{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762914460411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914460411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:27:40 2025 " "Processing started: Wed Nov 12 09:27:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914460411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914460411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914460412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762914460581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762914460581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/RND_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/RND_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RND_add " "Found entity 1: RND_add" {  } { { "../../02_rlt/RND_add.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/RND_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PSC_unit " "Found entity 1: PSC_unit" {  } { { "../../02_rlt/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_unit " "Found entity 1: SIGN_unit" {  } { { "../../02_rlt/SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../../02_rlt/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right_28bit " "Found entity 1: SHF_right_28bit" {  } { { "../../02_rlt/SHF_right_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left_28bit " "Found entity 1: SHF_left_28bit" {  } { { "../../02_rlt/SHF_left_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROUNDING_unit " "Found entity 1: ROUNDING_unit" {  } { { "../../02_rlt/ROUNDING_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NORMALIZATION_unit " "Found entity 1: NORMALIZATION_unit" {  } { { "../../02_rlt/NORMALIZATION_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_swap " "Found entity 1: MAN_swap" {  } { { "../../02_rlt/MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_ALU " "Found entity 1: MAN_ALU" {  } { { "../../02_rlt/MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rlt/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rlt/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../02_rlt/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rlt/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_unit " "Found entity 1: FPU_unit" {  } { { "../../02_rlt/FPU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465888 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4_to_1 " "Found entity 2: Mux_4_to_1" {  } { { "../../02_rlt/FPU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_swap " "Found entity 1: EXP_swap" {  } { { "../../02_rlt/EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_sub " "Found entity 1: EXP_sub" {  } { { "../../02_rlt/EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_adjust " "Found entity 1: EXP_adjust" {  } { { "../../02_rlt/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rlt/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rlt/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_2bit " "Found entity 1: COMP_2bit" {  } { { "../../02_rlt/COMP_2bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_28bit " "Found entity 1: COMP_28bit" {  } { { "../../02_rlt/COMP_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rlt/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rlt/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_28bit " "Found entity 1: CLA_28bit" {  } { { "../../02_rlt/CLA_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_top " "Found entity 1: FPU_top" {  } { { "FPU_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762914465893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914465893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_top " "Elaborating entity \"FPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762914465920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_unit FPU_unit:FPU_UNIT " "Elaborating entity \"FPU_unit\" for hierarchy \"FPU_unit:FPU_UNIT\"" {  } { { "FPU_top.sv" "FPU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_swap FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT " "Elaborating entity \"EXP_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_SWAP_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../02_rlt/EXP_swap.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rlt/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_2bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low " "Elaborating entity \"COMP_2bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low\"" {  } { { "../../02_rlt/COMP_4bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_sub FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT " "Elaborating entity \"EXP_sub\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\"" {  } { { "../../02_rlt/EXP_sub.sv" "CLA_8BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rlt/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT " "Elaborating entity \"MAN_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_EXPONENT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right_28bit FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT " "Elaborating entity \"SHF_right_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "SHF_RIGHT_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_28bit FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT " "Elaborating entity \"COMP_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_COMP_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_MAN_UNIT " "Elaborating entity \"MAN_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_MAN_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_MAN_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_unit FPU_unit:FPU_UNIT\|SIGN_unit:SIGN_OUT " "Elaborating entity \"SIGN_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|SIGN_unit:SIGN_OUT\"" {  } { { "../../02_rlt/FPU_unit.sv" "SIGN_OUT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_ALU FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT " "Elaborating entity \"MAN_ALU\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_ALU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_28bit FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT\"" {  } { { "../../02_rlt/MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "LOPD_24BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../02_rlt/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rlt/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_4bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0 " "Elaborating entity \"LOPD_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0\"" {  } { { "../../02_rlt/LOPD_8bit.sv" "LOPD_4bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_adjust FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT " "Elaborating entity \"EXP_adjust\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NORMALIZATION_unit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT " "Elaborating entity \"NORMALIZATION_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "NORMALIZATION_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left_28bit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit " "Elaborating entity \"SHF_left_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit\"" {  } { { "../../02_rlt/NORMALIZATION_unit.sv" "SHF_left_28bit_unit" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUNDING_unit FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT " "Elaborating entity \"ROUNDING_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_add FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\|RND_add:INCREASE_ROUNDING " "Elaborating entity \"RND_add\" for hierarchy \"FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\|RND_add:INCREASE_ROUNDING\"" {  } { { "../../02_rlt/ROUNDING_unit.sv" "INCREASE_ROUNDING" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSC_unit FPU_unit:FPU_UNIT\|PSC_unit:PSC_UNIT " "Elaborating entity \"PSC_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|PSC_unit:PSC_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_to_1 FPU_unit:FPU_UNIT\|Mux_4_to_1:SEL_MANTISSA_FOR_RESULT " "Elaborating entity \"Mux_4_to_1\" for hierarchy \"FPU_unit:FPU_UNIT\|Mux_4_to_1:SEL_MANTISSA_FOR_RESULT\"" {  } { { "../../02_rlt/FPU_unit.sv" "SEL_MANTISSA_FOR_RESULT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914465956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762914467855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762914470224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762914470224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762914470266 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762914470266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "553 " "Implemented 553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762914470266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762914470266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914470273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:27:50 2025 " "Processing ended: Wed Nov 12 09:27:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914470273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914470273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914470273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762914470273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762914471405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914471405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:27:51 2025 " "Processing started: Wed Nov 12 09:27:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914471405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762914471405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762914471405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762914471427 ""}
{ "Info" "0" "" "Project  = FPU_top" {  } {  } 0 0 "Project  = FPU_top" 0 0 "Fitter" 0 0 1762914471428 ""}
{ "Info" "0" "" "Revision = FPU_top" {  } {  } 0 0 "Revision = FPU_top" 0 0 "Fitter" 0 0 1762914471428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762914471529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762914471529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPU_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"FPU_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762914471533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762914471566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762914471566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762914471866 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762914471880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762914471917 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762914472081 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762914479863 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 99 global CLKCTRL_G15 " "i_clk~inputCLKENA0 with 99 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1762914480137 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762914480137 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762914480137 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver i_clk~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver i_clk~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_clk PIN_AA26 " "Refclk input I/O pad i_clk is placed onto PIN_AA26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1762914480137 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1762914480137 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1762914480137 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914480137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762914480141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762914480141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762914480142 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762914480143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762914480143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762914480143 ""}
{ "Info" "ISTA_SDC_FOUND" "FPU_top.out.sdc " "Reading SDC File: 'FPU_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762914480587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 75 i_floating_a\[0\] port " "Ignored filter at FPU_top.out.sdc(75): i_floating_a\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480589 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 76 i_floating_a\[1\] port " "Ignored filter at FPU_top.out.sdc(76): i_floating_a\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480589 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 77 i_floating_a\[2\] port " "Ignored filter at FPU_top.out.sdc(77): i_floating_a\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480590 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 78 i_floating_a\[3\] port " "Ignored filter at FPU_top.out.sdc(78): i_floating_a\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480590 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 79 i_floating_a\[4\] port " "Ignored filter at FPU_top.out.sdc(79): i_floating_a\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480590 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 80 i_floating_a\[5\] port " "Ignored filter at FPU_top.out.sdc(80): i_floating_a\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480591 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 81 i_floating_a\[6\] port " "Ignored filter at FPU_top.out.sdc(81): i_floating_a\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480591 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 82 i_floating_a\[7\] port " "Ignored filter at FPU_top.out.sdc(82): i_floating_a\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480591 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 83 i_floating_a\[8\] port " "Ignored filter at FPU_top.out.sdc(83): i_floating_a\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480591 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 84 i_floating_a\[9\] port " "Ignored filter at FPU_top.out.sdc(84): i_floating_a\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480592 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 85 i_floating_a\[10\] port " "Ignored filter at FPU_top.out.sdc(85): i_floating_a\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480592 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 86 i_floating_a\[11\] port " "Ignored filter at FPU_top.out.sdc(86): i_floating_a\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480592 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 87 i_floating_a\[12\] port " "Ignored filter at FPU_top.out.sdc(87): i_floating_a\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480593 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 88 i_floating_a\[13\] port " "Ignored filter at FPU_top.out.sdc(88): i_floating_a\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480593 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 89 i_floating_a\[14\] port " "Ignored filter at FPU_top.out.sdc(89): i_floating_a\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480593 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 90 i_floating_a\[15\] port " "Ignored filter at FPU_top.out.sdc(90): i_floating_a\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480593 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 91 i_floating_a\[16\] port " "Ignored filter at FPU_top.out.sdc(91): i_floating_a\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480594 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 92 i_floating_a\[17\] port " "Ignored filter at FPU_top.out.sdc(92): i_floating_a\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480594 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 93 i_floating_a\[18\] port " "Ignored filter at FPU_top.out.sdc(93): i_floating_a\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480594 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 94 i_floating_a\[19\] port " "Ignored filter at FPU_top.out.sdc(94): i_floating_a\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480594 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 95 i_floating_a\[20\] port " "Ignored filter at FPU_top.out.sdc(95): i_floating_a\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480594 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 96 i_floating_a\[21\] port " "Ignored filter at FPU_top.out.sdc(96): i_floating_a\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480595 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 97 i_floating_a\[22\] port " "Ignored filter at FPU_top.out.sdc(97): i_floating_a\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480595 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 98 i_floating_a\[23\] port " "Ignored filter at FPU_top.out.sdc(98): i_floating_a\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480595 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 99 i_floating_a\[24\] port " "Ignored filter at FPU_top.out.sdc(99): i_floating_a\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480595 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 100 i_floating_a\[25\] port " "Ignored filter at FPU_top.out.sdc(100): i_floating_a\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480595 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 101 i_floating_a\[26\] port " "Ignored filter at FPU_top.out.sdc(101): i_floating_a\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480596 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 102 i_floating_a\[27\] port " "Ignored filter at FPU_top.out.sdc(102): i_floating_a\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480596 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 103 i_floating_a\[28\] port " "Ignored filter at FPU_top.out.sdc(103): i_floating_a\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480596 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 104 i_floating_a\[29\] port " "Ignored filter at FPU_top.out.sdc(104): i_floating_a\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480596 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 105 i_floating_a\[30\] port " "Ignored filter at FPU_top.out.sdc(105): i_floating_a\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480596 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 106 i_floating_a\[31\] port " "Ignored filter at FPU_top.out.sdc(106): i_floating_a\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480597 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 107 i_floating_b\[0\] port " "Ignored filter at FPU_top.out.sdc(107): i_floating_b\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480597 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 108 i_floating_b\[1\] port " "Ignored filter at FPU_top.out.sdc(108): i_floating_b\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480597 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 109 i_floating_b\[2\] port " "Ignored filter at FPU_top.out.sdc(109): i_floating_b\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480597 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 110 i_floating_b\[3\] port " "Ignored filter at FPU_top.out.sdc(110): i_floating_b\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480597 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 111 i_floating_b\[4\] port " "Ignored filter at FPU_top.out.sdc(111): i_floating_b\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480598 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 112 i_floating_b\[5\] port " "Ignored filter at FPU_top.out.sdc(112): i_floating_b\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480598 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 113 i_floating_b\[6\] port " "Ignored filter at FPU_top.out.sdc(113): i_floating_b\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480598 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 114 i_floating_b\[7\] port " "Ignored filter at FPU_top.out.sdc(114): i_floating_b\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480598 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 115 i_floating_b\[8\] port " "Ignored filter at FPU_top.out.sdc(115): i_floating_b\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480598 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 116 i_floating_b\[9\] port " "Ignored filter at FPU_top.out.sdc(116): i_floating_b\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480599 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 117 i_floating_b\[10\] port " "Ignored filter at FPU_top.out.sdc(117): i_floating_b\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480599 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 118 i_floating_b\[11\] port " "Ignored filter at FPU_top.out.sdc(118): i_floating_b\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480599 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 119 i_floating_b\[12\] port " "Ignored filter at FPU_top.out.sdc(119): i_floating_b\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480599 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 120 i_floating_b\[13\] port " "Ignored filter at FPU_top.out.sdc(120): i_floating_b\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480599 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 121 i_floating_b\[14\] port " "Ignored filter at FPU_top.out.sdc(121): i_floating_b\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 122 i_floating_b\[15\] port " "Ignored filter at FPU_top.out.sdc(122): i_floating_b\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 123 i_floating_b\[16\] port " "Ignored filter at FPU_top.out.sdc(123): i_floating_b\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 124 i_floating_b\[17\] port " "Ignored filter at FPU_top.out.sdc(124): i_floating_b\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 125 i_floating_b\[18\] port " "Ignored filter at FPU_top.out.sdc(125): i_floating_b\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 126 i_floating_b\[19\] port " "Ignored filter at FPU_top.out.sdc(126): i_floating_b\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480600 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 127 i_floating_b\[20\] port " "Ignored filter at FPU_top.out.sdc(127): i_floating_b\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480601 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 128 i_floating_b\[21\] port " "Ignored filter at FPU_top.out.sdc(128): i_floating_b\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480601 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 129 i_floating_b\[22\] port " "Ignored filter at FPU_top.out.sdc(129): i_floating_b\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480601 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 130 i_floating_b\[23\] port " "Ignored filter at FPU_top.out.sdc(130): i_floating_b\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480601 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 131 i_floating_b\[24\] port " "Ignored filter at FPU_top.out.sdc(131): i_floating_b\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480601 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 132 i_floating_b\[25\] port " "Ignored filter at FPU_top.out.sdc(132): i_floating_b\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480602 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 133 i_floating_b\[26\] port " "Ignored filter at FPU_top.out.sdc(133): i_floating_b\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480602 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 134 i_floating_b\[27\] port " "Ignored filter at FPU_top.out.sdc(134): i_floating_b\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480602 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 135 i_floating_b\[28\] port " "Ignored filter at FPU_top.out.sdc(135): i_floating_b\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480602 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 136 i_floating_b\[29\] port " "Ignored filter at FPU_top.out.sdc(136): i_floating_b\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480602 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 137 i_floating_b\[30\] port " "Ignored filter at FPU_top.out.sdc(137): i_floating_b\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480603 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 138 i_floating_b\[31\] port " "Ignored filter at FPU_top.out.sdc(138): i_floating_b\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480603 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 139 i_fpu_op\[0\] port " "Ignored filter at FPU_top.out.sdc(139): i_fpu_op\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480603 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 147 o_floating_result\[0\] port " "Ignored filter at FPU_top.out.sdc(147): o_floating_result\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 147 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480603 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 148 o_floating_result\[1\] port " "Ignored filter at FPU_top.out.sdc(148): o_floating_result\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 148 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480603 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 149 o_floating_result\[2\] port " "Ignored filter at FPU_top.out.sdc(149): o_floating_result\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 149 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480604 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 150 o_floating_result\[3\] port " "Ignored filter at FPU_top.out.sdc(150): o_floating_result\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 150 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480604 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 151 o_floating_result\[4\] port " "Ignored filter at FPU_top.out.sdc(151): o_floating_result\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 151 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480604 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 152 o_floating_result\[5\] port " "Ignored filter at FPU_top.out.sdc(152): o_floating_result\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 152 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480604 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 153 o_floating_result\[6\] port " "Ignored filter at FPU_top.out.sdc(153): o_floating_result\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 153 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480604 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 154 o_floating_result\[7\] port " "Ignored filter at FPU_top.out.sdc(154): o_floating_result\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480605 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 155 o_floating_result\[8\] port " "Ignored filter at FPU_top.out.sdc(155): o_floating_result\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480605 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 156 o_floating_result\[9\] port " "Ignored filter at FPU_top.out.sdc(156): o_floating_result\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480605 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 157 o_floating_result\[10\] port " "Ignored filter at FPU_top.out.sdc(157): o_floating_result\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480605 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 158 o_floating_result\[11\] port " "Ignored filter at FPU_top.out.sdc(158): o_floating_result\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480605 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 159 o_floating_result\[12\] port " "Ignored filter at FPU_top.out.sdc(159): o_floating_result\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480606 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 160 o_floating_result\[13\] port " "Ignored filter at FPU_top.out.sdc(160): o_floating_result\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480606 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 161 o_floating_result\[14\] port " "Ignored filter at FPU_top.out.sdc(161): o_floating_result\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480606 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 162 o_floating_result\[15\] port " "Ignored filter at FPU_top.out.sdc(162): o_floating_result\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480606 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 163 o_floating_result\[16\] port " "Ignored filter at FPU_top.out.sdc(163): o_floating_result\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480606 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 164 o_floating_result\[17\] port " "Ignored filter at FPU_top.out.sdc(164): o_floating_result\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480607 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 165 o_floating_result\[18\] port " "Ignored filter at FPU_top.out.sdc(165): o_floating_result\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480607 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 166 o_floating_result\[19\] port " "Ignored filter at FPU_top.out.sdc(166): o_floating_result\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480607 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 167 o_floating_result\[20\] port " "Ignored filter at FPU_top.out.sdc(167): o_floating_result\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480607 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 168 o_floating_result\[21\] port " "Ignored filter at FPU_top.out.sdc(168): o_floating_result\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480607 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 169 o_floating_result\[22\] port " "Ignored filter at FPU_top.out.sdc(169): o_floating_result\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480608 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 170 o_floating_result\[23\] port " "Ignored filter at FPU_top.out.sdc(170): o_floating_result\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480608 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 171 o_floating_result\[24\] port " "Ignored filter at FPU_top.out.sdc(171): o_floating_result\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480608 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 172 o_floating_result\[25\] port " "Ignored filter at FPU_top.out.sdc(172): o_floating_result\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480608 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 173 o_floating_result\[26\] port " "Ignored filter at FPU_top.out.sdc(173): o_floating_result\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480608 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 174 o_floating_result\[27\] port " "Ignored filter at FPU_top.out.sdc(174): o_floating_result\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480609 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 175 o_floating_result\[28\] port " "Ignored filter at FPU_top.out.sdc(175): o_floating_result\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480609 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 176 o_floating_result\[29\] port " "Ignored filter at FPU_top.out.sdc(176): o_floating_result\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480609 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 177 o_floating_result\[30\] port " "Ignored filter at FPU_top.out.sdc(177): o_floating_result\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480609 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 178 o_floating_result\[31\] port " "Ignored filter at FPU_top.out.sdc(178): o_floating_result\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914480609 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1762914480609 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762914480613 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762914480613 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762914480613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762914480613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50MHZ " "  20.000    CLK_50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762914480613 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762914480613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762914480646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762914480647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762914480647 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914480684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762914484953 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762914485170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914487298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762914489458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762914492724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914492725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762914493476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762914497923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762914497923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762914502069 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1762914502069 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762914502069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914502072 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762914503946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762914503978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762914504456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762914504456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762914504949 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762914508445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762914508793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 200 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1844 " "Peak virtual memory: 1844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914509367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:28:29 2025 " "Processing ended: Wed Nov 12 09:28:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914509367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914509367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914509367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762914509367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762914510825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914510825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:28:30 2025 " "Processing started: Wed Nov 12 09:28:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914510825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762914510825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762914510825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762914511433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762914515739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914515888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:28:35 2025 " "Processing ended: Wed Nov 12 09:28:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914515888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914515888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914515888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762914515888 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762914516536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762914517037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914517038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:28:36 2025 " "Processing started: Wed Nov 12 09:28:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914517038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762914517038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPU_top -c FPU_top " "Command: quartus_sta FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762914517038 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762914517066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762914517452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762914517453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517491 ""}
{ "Info" "ISTA_SDC_FOUND" "FPU_top.out.sdc " "Reading SDC File: 'FPU_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762914517941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 75 i_floating_a\[0\] port " "Ignored filter at FPU_top.out.sdc(75): i_floating_a\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517943 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 76 i_floating_a\[1\] port " "Ignored filter at FPU_top.out.sdc(76): i_floating_a\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517944 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 77 i_floating_a\[2\] port " "Ignored filter at FPU_top.out.sdc(77): i_floating_a\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517944 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 78 i_floating_a\[3\] port " "Ignored filter at FPU_top.out.sdc(78): i_floating_a\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517944 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 79 i_floating_a\[4\] port " "Ignored filter at FPU_top.out.sdc(79): i_floating_a\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517945 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 80 i_floating_a\[5\] port " "Ignored filter at FPU_top.out.sdc(80): i_floating_a\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517945 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 81 i_floating_a\[6\] port " "Ignored filter at FPU_top.out.sdc(81): i_floating_a\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517945 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 82 i_floating_a\[7\] port " "Ignored filter at FPU_top.out.sdc(82): i_floating_a\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517945 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 83 i_floating_a\[8\] port " "Ignored filter at FPU_top.out.sdc(83): i_floating_a\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517945 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 84 i_floating_a\[9\] port " "Ignored filter at FPU_top.out.sdc(84): i_floating_a\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517946 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 85 i_floating_a\[10\] port " "Ignored filter at FPU_top.out.sdc(85): i_floating_a\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517946 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 86 i_floating_a\[11\] port " "Ignored filter at FPU_top.out.sdc(86): i_floating_a\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517946 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 87 i_floating_a\[12\] port " "Ignored filter at FPU_top.out.sdc(87): i_floating_a\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517946 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 88 i_floating_a\[13\] port " "Ignored filter at FPU_top.out.sdc(88): i_floating_a\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517946 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 89 i_floating_a\[14\] port " "Ignored filter at FPU_top.out.sdc(89): i_floating_a\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517947 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 90 i_floating_a\[15\] port " "Ignored filter at FPU_top.out.sdc(90): i_floating_a\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517947 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 91 i_floating_a\[16\] port " "Ignored filter at FPU_top.out.sdc(91): i_floating_a\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517947 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 92 i_floating_a\[17\] port " "Ignored filter at FPU_top.out.sdc(92): i_floating_a\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517947 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 93 i_floating_a\[18\] port " "Ignored filter at FPU_top.out.sdc(93): i_floating_a\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517947 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 94 i_floating_a\[19\] port " "Ignored filter at FPU_top.out.sdc(94): i_floating_a\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517948 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 95 i_floating_a\[20\] port " "Ignored filter at FPU_top.out.sdc(95): i_floating_a\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517948 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 96 i_floating_a\[21\] port " "Ignored filter at FPU_top.out.sdc(96): i_floating_a\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517948 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 97 i_floating_a\[22\] port " "Ignored filter at FPU_top.out.sdc(97): i_floating_a\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517948 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 98 i_floating_a\[23\] port " "Ignored filter at FPU_top.out.sdc(98): i_floating_a\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517949 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 99 i_floating_a\[24\] port " "Ignored filter at FPU_top.out.sdc(99): i_floating_a\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517949 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 100 i_floating_a\[25\] port " "Ignored filter at FPU_top.out.sdc(100): i_floating_a\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517949 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 101 i_floating_a\[26\] port " "Ignored filter at FPU_top.out.sdc(101): i_floating_a\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517949 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 102 i_floating_a\[27\] port " "Ignored filter at FPU_top.out.sdc(102): i_floating_a\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517949 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 103 i_floating_a\[28\] port " "Ignored filter at FPU_top.out.sdc(103): i_floating_a\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517950 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 104 i_floating_a\[29\] port " "Ignored filter at FPU_top.out.sdc(104): i_floating_a\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517950 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 105 i_floating_a\[30\] port " "Ignored filter at FPU_top.out.sdc(105): i_floating_a\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517950 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 106 i_floating_a\[31\] port " "Ignored filter at FPU_top.out.sdc(106): i_floating_a\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_a\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517950 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 107 i_floating_b\[0\] port " "Ignored filter at FPU_top.out.sdc(107): i_floating_b\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517950 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 108 i_floating_b\[1\] port " "Ignored filter at FPU_top.out.sdc(108): i_floating_b\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 109 i_floating_b\[2\] port " "Ignored filter at FPU_top.out.sdc(109): i_floating_b\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 110 i_floating_b\[3\] port " "Ignored filter at FPU_top.out.sdc(110): i_floating_b\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 111 i_floating_b\[4\] port " "Ignored filter at FPU_top.out.sdc(111): i_floating_b\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 112 i_floating_b\[5\] port " "Ignored filter at FPU_top.out.sdc(112): i_floating_b\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 113 i_floating_b\[6\] port " "Ignored filter at FPU_top.out.sdc(113): i_floating_b\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517951 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 114 i_floating_b\[7\] port " "Ignored filter at FPU_top.out.sdc(114): i_floating_b\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517952 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 115 i_floating_b\[8\] port " "Ignored filter at FPU_top.out.sdc(115): i_floating_b\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517952 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 116 i_floating_b\[9\] port " "Ignored filter at FPU_top.out.sdc(116): i_floating_b\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517952 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 117 i_floating_b\[10\] port " "Ignored filter at FPU_top.out.sdc(117): i_floating_b\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517952 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 118 i_floating_b\[11\] port " "Ignored filter at FPU_top.out.sdc(118): i_floating_b\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517953 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 119 i_floating_b\[12\] port " "Ignored filter at FPU_top.out.sdc(119): i_floating_b\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517953 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 120 i_floating_b\[13\] port " "Ignored filter at FPU_top.out.sdc(120): i_floating_b\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517953 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 121 i_floating_b\[14\] port " "Ignored filter at FPU_top.out.sdc(121): i_floating_b\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517953 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 122 i_floating_b\[15\] port " "Ignored filter at FPU_top.out.sdc(122): i_floating_b\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517953 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 123 i_floating_b\[16\] port " "Ignored filter at FPU_top.out.sdc(123): i_floating_b\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517954 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 124 i_floating_b\[17\] port " "Ignored filter at FPU_top.out.sdc(124): i_floating_b\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517954 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 125 i_floating_b\[18\] port " "Ignored filter at FPU_top.out.sdc(125): i_floating_b\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517954 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 126 i_floating_b\[19\] port " "Ignored filter at FPU_top.out.sdc(126): i_floating_b\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517954 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 127 i_floating_b\[20\] port " "Ignored filter at FPU_top.out.sdc(127): i_floating_b\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517954 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 128 i_floating_b\[21\] port " "Ignored filter at FPU_top.out.sdc(128): i_floating_b\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517955 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 129 i_floating_b\[22\] port " "Ignored filter at FPU_top.out.sdc(129): i_floating_b\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517955 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 130 i_floating_b\[23\] port " "Ignored filter at FPU_top.out.sdc(130): i_floating_b\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517955 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 131 i_floating_b\[24\] port " "Ignored filter at FPU_top.out.sdc(131): i_floating_b\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517955 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 132 i_floating_b\[25\] port " "Ignored filter at FPU_top.out.sdc(132): i_floating_b\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517955 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 133 i_floating_b\[26\] port " "Ignored filter at FPU_top.out.sdc(133): i_floating_b\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517956 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 134 i_floating_b\[27\] port " "Ignored filter at FPU_top.out.sdc(134): i_floating_b\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517956 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 135 i_floating_b\[28\] port " "Ignored filter at FPU_top.out.sdc(135): i_floating_b\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517956 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 136 i_floating_b\[29\] port " "Ignored filter at FPU_top.out.sdc(136): i_floating_b\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517956 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 137 i_floating_b\[30\] port " "Ignored filter at FPU_top.out.sdc(137): i_floating_b\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517956 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 138 i_floating_b\[31\] port " "Ignored filter at FPU_top.out.sdc(138): i_floating_b\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_floating_b\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517957 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 139 i_fpu_op\[0\] port " "Ignored filter at FPU_top.out.sdc(139): i_fpu_op\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPU_top.out.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at FPU_top.out.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.500 \[get_ports \{i_fpu_op\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517957 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 147 o_floating_result\[0\] port " "Ignored filter at FPU_top.out.sdc(147): o_floating_result\[0\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 147 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[0\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517957 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 148 o_floating_result\[1\] port " "Ignored filter at FPU_top.out.sdc(148): o_floating_result\[1\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 148 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[1\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517957 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 149 o_floating_result\[2\] port " "Ignored filter at FPU_top.out.sdc(149): o_floating_result\[2\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 149 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[2\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517957 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 150 o_floating_result\[3\] port " "Ignored filter at FPU_top.out.sdc(150): o_floating_result\[3\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 150 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[3\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517958 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 151 o_floating_result\[4\] port " "Ignored filter at FPU_top.out.sdc(151): o_floating_result\[4\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 151 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[4\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517958 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 152 o_floating_result\[5\] port " "Ignored filter at FPU_top.out.sdc(152): o_floating_result\[5\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 152 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[5\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517958 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 153 o_floating_result\[6\] port " "Ignored filter at FPU_top.out.sdc(153): o_floating_result\[6\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 153 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[6\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517958 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 154 o_floating_result\[7\] port " "Ignored filter at FPU_top.out.sdc(154): o_floating_result\[7\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[7\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517958 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 155 o_floating_result\[8\] port " "Ignored filter at FPU_top.out.sdc(155): o_floating_result\[8\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[8\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517959 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 156 o_floating_result\[9\] port " "Ignored filter at FPU_top.out.sdc(156): o_floating_result\[9\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[9\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517959 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 157 o_floating_result\[10\] port " "Ignored filter at FPU_top.out.sdc(157): o_floating_result\[10\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[10\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517959 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 158 o_floating_result\[11\] port " "Ignored filter at FPU_top.out.sdc(158): o_floating_result\[11\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[11\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517959 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 159 o_floating_result\[12\] port " "Ignored filter at FPU_top.out.sdc(159): o_floating_result\[12\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[12\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517959 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 160 o_floating_result\[13\] port " "Ignored filter at FPU_top.out.sdc(160): o_floating_result\[13\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[13\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517960 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 161 o_floating_result\[14\] port " "Ignored filter at FPU_top.out.sdc(161): o_floating_result\[14\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[14\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517960 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 162 o_floating_result\[15\] port " "Ignored filter at FPU_top.out.sdc(162): o_floating_result\[15\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[15\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517960 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 163 o_floating_result\[16\] port " "Ignored filter at FPU_top.out.sdc(163): o_floating_result\[16\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[16\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517960 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 164 o_floating_result\[17\] port " "Ignored filter at FPU_top.out.sdc(164): o_floating_result\[17\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[17\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517960 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 165 o_floating_result\[18\] port " "Ignored filter at FPU_top.out.sdc(165): o_floating_result\[18\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[18\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517961 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 166 o_floating_result\[19\] port " "Ignored filter at FPU_top.out.sdc(166): o_floating_result\[19\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[19\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517961 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 167 o_floating_result\[20\] port " "Ignored filter at FPU_top.out.sdc(167): o_floating_result\[20\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[20\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517961 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 168 o_floating_result\[21\] port " "Ignored filter at FPU_top.out.sdc(168): o_floating_result\[21\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[21\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517961 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 169 o_floating_result\[22\] port " "Ignored filter at FPU_top.out.sdc(169): o_floating_result\[22\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[22\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517961 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 170 o_floating_result\[23\] port " "Ignored filter at FPU_top.out.sdc(170): o_floating_result\[23\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[23\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 171 o_floating_result\[24\] port " "Ignored filter at FPU_top.out.sdc(171): o_floating_result\[24\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[24\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 172 o_floating_result\[25\] port " "Ignored filter at FPU_top.out.sdc(172): o_floating_result\[25\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[25\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 173 o_floating_result\[26\] port " "Ignored filter at FPU_top.out.sdc(173): o_floating_result\[26\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[26\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 174 o_floating_result\[27\] port " "Ignored filter at FPU_top.out.sdc(174): o_floating_result\[27\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[27\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 175 o_floating_result\[28\] port " "Ignored filter at FPU_top.out.sdc(175): o_floating_result\[28\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[28\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517962 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 176 o_floating_result\[29\] port " "Ignored filter at FPU_top.out.sdc(176): o_floating_result\[29\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[29\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517963 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 177 o_floating_result\[30\] port " "Ignored filter at FPU_top.out.sdc(177): o_floating_result\[30\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[30\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517963 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPU_top.out.sdc 178 o_floating_result\[31\] port " "Ignored filter at FPU_top.out.sdc(178): o_floating_result\[31\] could not be matched with a port" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPU_top.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at FPU_top.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLK_50MHZ\}\]  0.000 \[get_ports \{o_floating_result\[31\]\}\]" {  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762914517963 ""}  } { { "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762914517963 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762914517965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762914517966 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762914517971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762914517985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762914517985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.695 " "Worst-case setup slack is -0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695              -3.865 CLK_50MHZ  " "   -0.695              -3.865 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.726 " "Worst-case hold slack is 0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 CLK_50MHZ  " "    0.726               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.151 " "Worst-case recovery slack is 12.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.151               0.000 CLK_50MHZ  " "   12.151               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.874 " "Worst-case removal slack is 3.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.874               0.000 CLK_50MHZ  " "    3.874               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.383 " "Worst-case minimum pulse width slack is 9.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.383               0.000 CLK_50MHZ  " "    9.383               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914517991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914517991 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762914518001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762914518033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762914518933 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762914518997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762914519003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762914519003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.581 " "Worst-case setup slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -2.893 CLK_50MHZ  " "   -0.581              -2.893 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914519003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.679 " "Worst-case hold slack is 0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 CLK_50MHZ  " "    0.679               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914519005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.851 " "Worst-case recovery slack is 12.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.851               0.000 CLK_50MHZ  " "   12.851               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914519006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.296 " "Worst-case removal slack is 3.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.296               0.000 CLK_50MHZ  " "    3.296               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914519006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.294 " "Worst-case minimum pulse width slack is 9.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.294               0.000 CLK_50MHZ  " "    9.294               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914519007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914519007 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762914519017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762914519132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762914519962 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762914520030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.078 " "Worst-case setup slack is 8.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.078               0.000 CLK_50MHZ  " "    8.078               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 CLK_50MHZ  " "    0.418               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.390 " "Worst-case recovery slack is 14.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.390               0.000 CLK_50MHZ  " "   14.390               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.551 " "Worst-case removal slack is 2.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.551               0.000 CLK_50MHZ  " "    2.551               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.412 " "Worst-case minimum pulse width slack is 9.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLK_50MHZ  " "    9.412               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520037 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762914520048 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762914520185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.176 " "Worst-case setup slack is 9.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.176               0.000 CLK_50MHZ  " "    9.176               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CLK_50MHZ  " "    0.373               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.833 " "Worst-case recovery slack is 14.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.833               0.000 CLK_50MHZ  " "   14.833               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.410 " "Worst-case removal slack is 2.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.410               0.000 CLK_50MHZ  " "    2.410               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.415 " "Worst-case minimum pulse width slack is 9.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.415               0.000 CLK_50MHZ  " "    9.415               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762914520192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762914520192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762914521371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762914521372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 197 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914521407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:28:41 2025 " "Processing ended: Wed Nov 12 09:28:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914521407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914521407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914521407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762914521407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1762914522712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914522713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:28:42 2025 " "Processing started: Wed Nov 12 09:28:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914522713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762914522713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762914522713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1762914523401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPU_top.vo /home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/simulation/questa/ simulation " "Generated file FPU_top.vo in folder \"/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1762914523594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914523628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:28:43 2025 " "Processing ended: Wed Nov 12 09:28:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914523628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914523628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914523628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762914523628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 400 s " "Quartus Prime Full Compilation was successful. 0 errors, 400 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762914524250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762914688367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762914688367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 09:31:28 2025 " "Processing started: Wed Nov 12 09:31:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762914688367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762914688367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FPU_top -c FPU_top --netlist_type=sgate " "Command: quartus_npp FPU_top -c FPU_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762914688368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1762914688416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762914688461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 09:31:28 2025 " "Processing ended: Wed Nov 12 09:31:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762914688461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762914688461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762914688461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762914688461 ""}
