-- generated by newgenasym Fri Jul 15 14:04:29 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc1g125dbv is
    port (    
	A:         INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\oe*\:     IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	Y:         INOUT  STD_LOGIC);
end sn74lvc1g125dbv;
