============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 05 2024  11:22:17 pm
  Module:                 bist_decoder
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Late External Delay Assertion at pin reset
          Group: clk
     Startpoint: (F) q[0]
          Clock: (R) clk
       Endpoint: (F) reset
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     120            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     120            0     
                                              
      Output Delay:-       0                  
     Required Time:=     120                  
      Launch Clock:-       0                  
       Input Delay:-       0                  
         Data Path:-     116                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay               0              decoder.sdc_3_line_2_34_1 
  output_delay              0              decoder.sdc_3_line_3_41_1 

#------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  q[0]             -       -     F     (arrival)                   1  0.7     0     0       0    (-,-) 
  drc_buf_sp2496/Y -       A->Y  F     HB1xp67_ASAP7_75t_SL        8  5.6    36    24      24    (-,-) 
  g2474/Y          -       A->Y  R     INVx1_ASAP7_75t_L           6  3.9    29    20      43    (-,-) 
  g2457__8428/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL       4  3.1    46    26      69    (-,-) 
  g2443__9945/Y    -       B->Y  R     AOI21xp5_ASAP7_75t_SL       2  1.5    28    17      87    (-,-) 
  g2441/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL        2  1.6    17    10      96    (-,-) 
  g2424__4319/Y    -       B2->Y R     AOI322xp5_ASAP7_75t_SL      1  0.8    31    16     112    (-,-) 
  g2422/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL        1  0.4    10     4     116    (-,-) 
  reset            <<<     -     F     (port)                      -    -     -     0     116    (-,-) 
#------------------------------------------------------------------------------------------------------

