verilog work /home/diegoaranda/Documents/Tesis/full_mode/top.v
