// Seed: 1738891968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      -1
  );
endmodule
module module_1 (
    input wire id_0
);
  wand id_2, id_3;
  wor id_4;
  assign id_3 = -1 + id_0;
  wire id_5;
  assign id_2 = 1 ? id_4 : 1;
  logic [7:0][1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_5
  );
endmodule
