// Seed: 2917827238
`timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  type_13(
      id_3, id_3, 1
  );
  logic id_7;
  assign id_4 = id_5;
  logic id_8;
  logic id_9;
endmodule
