
# iiitb_sipo - serial in parallel out shift register

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.


## Introduction
Flip flops can be used to store a single bit of binary data (1or 0). However, in order to store multiple bits of data, we need multiple flip flops. N flip flops are to be connected in an order to store n bits of data. A Register is a device which is used to store such information. It is a group of flip flops connected in series used to store multiple bits of data.
The information stored within these registers can be transferred with the help of shift registers.
The logic circuit given below shows a serial-in-parallel-out shift register. The circuit consists of four D flip-flops which are connected. The clear (CLR) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them. The output of the first flip flop is connected to the input of the next flip flop and so on. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.

![App Screenshot](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/ff1.png)

## Applications

1. Temporary data storage
2. Data transfer
3. Data manipulation
4. As counters
5. The SIPO register is used for converting serial to parallel data therefore in communication lines.




## Block diagram
![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/sipo_blockdiagram.gif)

## Functional Characteristics

![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/waveform.png)

![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/sipo_waveform.png)



## Functional Simulation

In ubuntu    
first install iverilog and gtkwave by   
```
$   sudo apt get update  
$   sudo apt get install iverilog gtkwave
```
Now To clone the Repository and download the Netlist files for Simulation, enter the following commands in your terminal.
```
$ sudo apt install -y git   
$ git clone https://github.com/adityasingh6256/iiitb_sipo   
$ cd iiitb_sipo    
$ iverilog iiitb_sipo.v iiitb_sipo_tb.v    
$ ./a.out    
$ gtkwave sipo.vcd
```
you will see your waveforms on gtkwave   
this is RTL simulation,this is very raw and initial level simulation for design
now we do synthesis   

## Synthesis   

here we convert out RTL design code to gate level netlist using sky 130Technology standard library.   
for synthesis we install yosys and gvim   
command for that   
```
$ sudo apt-get update   
$ sudo apt-get -y install yosys   
$ sudo apt install vim-gtk3   
```
yosys is for synthesis and gvim is just a text editor   
now command for synthesis   
```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
read_verilog iiitb_sipo.v   
synth -top iiitb_sipo   
dfflibmap -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
flatten   
show   
write_verilog -noattr iiitb_sipo_net.v
```
 when you give the command 'show' you will see this   
 <p align="center">
 <img width=""1300 height="600" src="https://github.com/adityasingh6256/iiitb_sipo/blob/817dbc966e7ecf252f59aff4c21112b9dec073b8/images/connections.png">
 </p><br>   
 And now you get your netlist file iiitb_sipo_net.v   
 
 ```
 /* Generated by Yosys 1.9 (git sha1 1979e0b) */

module iiitb_sipo(d, clk, q);
  wire \aa.clk ;
  wire \aa.d ;
  wire \aa.q ;
  wire \bb.clk ;
  wire \bb.d ;
  wire \bb.q ;
  wire \cc.clk ;
  wire \cc.d ;
  wire \cc.q ;
  input clk;
  input d;
  wire \dd.clk ;
  wire \dd.d ;
  wire \dd.q ;
  output [3:0] q;
  sky130_fd_sc_hd__dfxtp_1 _0_ (
    .CLK(\aa.clk ),
    .D(\aa.d ),
    .Q(\aa.q )
  );
  sky130_fd_sc_hd__dfxtp_1 _1_ (
    .CLK(\bb.clk ),
    .D(\bb.d ),
    .Q(\bb.q )
  );
  sky130_fd_sc_hd__dfxtp_1 _2_ (
    .CLK(\cc.clk ),
    .D(\cc.d ),
    .Q(\cc.q )
  );
  sky130_fd_sc_hd__dfxtp_1 _3_ (
    .CLK(\dd.clk ),
    .D(\dd.d ),
    .Q(\dd.q )
  );
  assign \aa.clk  = clk;
  assign \aa.d  = d;
  assign q[3] = \aa.q ;
  assign \bb.clk  = clk;
  assign \bb.d  = q[3];
  assign q[2] = \bb.q ;
  assign \cc.clk  = clk;
  assign \cc.d  = q[2];
  assign q[1] = \cc.q ;
  assign \dd.clk  = clk;
  assign \dd.d  = q[1];
  assign q[0] = \dd.q ;
endmodule   
```

## Contributors
-   Aditya Singh
-   Kunal Ghosh
-   Vinay Rayapati   
   
## Acknowledgements


- Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.
## Contact Information

- Aditya Singh ,M.Tech student, IIIT Bangalore, 12345adityasingh@gmail.com
- Kunal Ghosh, Director, VSD Corp. Pvt. Ltd. kunalghosh@gmail.com
