/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
 * All rights reserved.</center></h2>
 *
 * This software component is licensed by ST under BSD 3-Clause license,
 * the "License"; You may not use this file except in compliance with the
 * License. You may obtain a copy of the License at:
 *                        opensource.org/licenses/BSD-3-Clause
 *
 ******************************************************************************
 */

#include <stdint.h>

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

#define IRQNO_TIM2 28
#define IRQNO_I2C1 31

uint32_t *pNVIC_IPRBase=(uint32_t *) 0xE000E400;
uint32_t *pNVIC_ISERBase=(uint32_t *) 0xE000E100;
uint32_t *pNVIC_ISPRBase=(uint32_t *) 0XE000E200;


void configure_priority_to_irqs(uint8_t irq_no, uint8_t priority_value){

	uint8_t iprx,pos;
	//1.find out iprx
	iprx = irq_no / 4;
	//2.position in iprx
	pos = (irq_no % 4) * 8 =pos;

	uint32_t *ipr = pNVIC_IPRBase + iprx;

	//3.configure the priority

	*ipr &= ~(1<<pos); // clear
	*iprt |= (priority_value<< pos); //set





}
int main(void)
{

	//1.configure the priority of the peripherals
	configure_priority_to_irqs(IRQNO_TIM2,0x80);
	configure_priority_to_irqs(IRQNO_I2C1,0x80);
	//2.Set the interrupt pending bit in the NVIC PR
	*pNVIC_ISPRBase |= (1<<IRQNO_TIM2);
	//3.Enable the IRQs in NVIC ISER
	*pNVIC_ISERBase |= (1<<IRQNO_TIM2);
	*pNVIC_ISERBase |= (1<<IRQNO_I2C1);



}

void I2C1_ER_IRQHandler(void){

	printf("it is in I2C1 handler\n");
}

void TIM2_IRQHandler(void){
	printf("it is in TIM2 handler\n");
}
