<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › cavium-octeon › octeon-irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>octeon-irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004-2008, 2009, 2010, 2011 Cavium Networks</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/percpu.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">);</span>

<span class="k">static</span> <span class="n">__read_mostly</span> <span class="n">u8</span> <span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">64</span><span class="p">];</span>

<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">l</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">line</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">core_irq_mutex</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">current_en</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">desired_en</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bit</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MIPS_CORE_IRQ_LINES 8</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="n">octeon_irq_core_chip_data</span><span class="p">[</span><span class="n">MIPS_CORE_IRQ_LINES</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bit</span><span class="p">,</span>
					      <span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
					      <span class="n">irq_flow_handler_t</span> <span class="n">handler</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handler</span><span class="p">);</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">l</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">=</span> <span class="n">line</span><span class="p">;</span>
	<span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span> <span class="o">=</span> <span class="n">bit</span><span class="p">;</span>

	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">cd</span><span class="p">.</span><span class="n">p</span><span class="p">);</span>
	<span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="n">line</span><span class="p">][</span><span class="n">bit</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">octeon_coreid_for_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">return</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">octeon_cpu_for_coreid</span><span class="p">(</span><span class="kt">int</span> <span class="n">coreid</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">return</span> <span class="n">cpu_number_map</span><span class="p">(</span><span class="n">coreid</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">smp_processor_id</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">bit</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We don&#39;t need to disable IRQs to make these atomic since</span>
<span class="cm">	 * they are already disabled earlier in the low level</span>
<span class="cm">	 * interrupt code.</span>
<span class="cm">	 */</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">);</span>
	<span class="cm">/* The two user interrupts must be cleared manually. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">clear_c0_cause</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We don&#39;t need to disable IRQs to make these atomic since</span>
<span class="cm">	 * they are already disabled earlier in the low level</span>
<span class="cm">	 * interrupt code.</span>
<span class="cm">	 */</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">bit</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_set_enable_local</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">bit</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Interrupts are already disabled, so these are atomic.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span><span class="p">)</span>
		<span class="n">set_c0_status</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_bus_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">core_irq_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_core_bus_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span> <span class="o">!=</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">current_en</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">octeon_irq_core_set_enable_local</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">cd</span><span class="o">-&gt;</span><span class="n">current_en</span> <span class="o">=</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">core_irq_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_core</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Core&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_core_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_core_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">octeon_irq_core_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">octeon_irq_core_eoi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span> <span class="o">=</span> <span class="n">octeon_irq_core_bus_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span> <span class="o">=</span> <span class="n">octeon_irq_core_bus_sync_unlock</span><span class="p">,</span>

	<span class="p">.</span><span class="n">irq_cpu_online</span> <span class="o">=</span> <span class="n">octeon_irq_core_eoi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_core_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQCHIP_ONOFFLINE_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">octeon_irq_init_core</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">octeon_core_chip_data</span> <span class="o">*</span><span class="n">cd</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MIPS_CORE_IRQ_LINES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_core_chip_data</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">cd</span><span class="o">-&gt;</span><span class="n">current_en</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">cd</span><span class="o">-&gt;</span><span class="n">desired_en</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">cd</span><span class="o">-&gt;</span><span class="n">bit</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">core_irq_mutex</span><span class="p">);</span>

		<span class="n">irq</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_SW0</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">OCTEON_IRQ_TIMER</span>:
		<span class="k">case</span> <span class="n">OCTEON_IRQ_SW0</span>:
		<span class="k">case</span> <span class="n">OCTEON_IRQ_SW1</span>:
		<span class="k">case</span> <span class="n">OCTEON_IRQ_5</span>:
		<span class="k">case</span> <span class="n">OCTEON_IRQ_PERF</span>:
			<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">cd</span><span class="p">);</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_core</span><span class="p">,</span>
						 <span class="n">handle_percpu_irq</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">next_cpu_for_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>

<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">weight</span> <span class="o">=</span> <span class="n">cpumask_weight</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">weight</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
		<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
			<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpumask_next</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">&gt;=</span> <span class="n">nr_cpu_ids</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpu</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">weight</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpumask_first</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">cpu</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">smp_processor_id</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">next_cpu_for_irq</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable_local</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_disable_local</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">);</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">);</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_disable_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">wmb</span><span class="p">();</span> <span class="cm">/* Make sure flag changes arrive before register updates. */</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable the irq on the next core in the affinity set for chips that</span>
<span class="cm"> * have the EN*_W1{S,C} registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">next_cpu_for_irq</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Called under the desc lock, so these should never get out</span>
<span class="cm">	 * of sync.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable the irq on the current CPU for chips that</span>
<span class="cm"> * have the EN*_W1{S,C} registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable_local_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_disable_local_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write to the W1C bit in CVMX_CIU_INTX_SUM0 to clear the irq.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">()</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_SUM0</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INT_SUM1</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable the irq on the all cores for chips that have the EN*_W1{S,C}</span>
<span class="cm"> * registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_disable_all_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">wmb</span><span class="p">();</span> <span class="cm">/* Make sure flag changes arrive before register updates. */</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable the irq on the all cores for chips that have the EN*_W1{S,C}</span>
<span class="cm"> * registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_enable_all_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_cpu_offline_ciu</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="n">cpumask_t</span> <span class="n">new_affinity</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_weight</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * It has multi CPU affinity, just remove this CPU</span>
<span class="cm">		 * from the affinity set.</span>
<span class="cm">		 */</span>
		<span class="n">cpumask_copy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">new_affinity</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">);</span>
		<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">new_affinity</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Otherwise, put it on lowest numbered online CPU. */</span>
		<span class="n">cpumask_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">new_affinity</span><span class="p">);</span>
		<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpumask_first</span><span class="p">(</span><span class="n">cpu_online_mask</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">new_affinity</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">__irq_set_affinity_locked</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">new_affinity</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">octeon_irq_ciu_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				       <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">enable_one</span> <span class="o">=</span> <span class="o">!</span><span class="n">irqd_irq_disabled</span><span class="p">(</span><span class="n">data</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">irqd_irq_masked</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For non-v2 CIU, we will allow only single CPU affinity.</span>
<span class="cm">	 * This removes the need to do locking in the .ack/.eoi</span>
<span class="cm">	 * functions.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_weight</span><span class="p">(</span><span class="n">dest</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">enable_one</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">dest</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">enable_one</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">enable_one</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">dest</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">enable_one</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">enable_one</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set affinity for the irq for chips that have the EN*_W1{S,C}</span>
<span class="cm"> * registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">octeon_irq_ciu_set_affinity_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
					  <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span>
					  <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">enable_one</span> <span class="o">=</span> <span class="o">!</span><span class="n">irqd_irq_disabled</span><span class="p">(</span><span class="n">data</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">irqd_irq_masked</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">octeon_ciu_chip_data</span> <span class="n">cd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">enable_one</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cd</span><span class="p">.</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">line</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">dest</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">enable_one</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">enable_one</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">octeon_coreid_for_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">dest</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">enable_one</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">enable_one</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1S</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">clear_bit</span><span class="p">(</span><span class="n">cd</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bit</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1C</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * The v1 CIU code already masks things, so supply a dummy version to</span>
<span class="cm"> * the core chip code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_dummy_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Newer octeon chips have support for lockless CIU operation.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_v2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_v2</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_set_affinity_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_cpu_offline_ciu</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_edge_v2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-E&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_v2</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_set_affinity_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_cpu_offline_ciu</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_dummy_mask</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_set_affinity</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_cpu_offline_ciu</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_edge</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-E&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_dummy_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_ack</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_set_affinity</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_cpu_offline_ciu</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/* The mbox versions don&#39;t do any affinity or round-robin. */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_mbox_v2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-M&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_all_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_local_v2</span><span class="p">,</span>

	<span class="p">.</span><span class="n">irq_cpu_online</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQCHIP_ONOFFLINE_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_mbox</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-M&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all</span><span class="p">,</span>

	<span class="p">.</span><span class="n">irq_cpu_online</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_local</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_cpu_offline</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQCHIP_ONOFFLINE_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Watchdog interrupts are special.  They are associated with a single</span>
<span class="cm"> * core, so we hardwire the affinity to that core.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu_wd_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pen</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OCTEON_IRQ_WDOG0</span><span class="p">;</span>	<span class="cm">/* Bit 0-63 of EN1 */</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">octeon_cpu_for_coreid</span><span class="p">(</span><span class="n">coreid</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pen</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">set_bit</span><span class="p">(</span><span class="n">coreid</span><span class="p">,</span> <span class="n">pen</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="o">*</span><span class="n">pen</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_ciu1_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Watchdog interrupts are special.  They are associated with a single</span>
<span class="cm"> * core, so we hardwire the affinity to that core.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ciu1_wd_enable_v2</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OCTEON_IRQ_WDOG0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">octeon_cpu_for_coreid</span><span class="p">(</span><span class="n">coreid</span><span class="p">);</span>

	<span class="n">set_bit</span><span class="p">(</span><span class="n">coreid</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1_W1S</span><span class="p">(</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">coreid</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_wd_v2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-W&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu1_wd_enable_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_local_v2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_enable_local_v2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_ciu_wd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CIU-W&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_wd_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">octeon_irq_dummy_mask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ip2_v1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">core_id</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
	<span class="n">u64</span> <span class="n">ciu_sum</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_SUM0</span><span class="p">(</span><span class="n">core_id</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>

	<span class="n">ciu_sum</span> <span class="o">&amp;=</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">);</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">fls64</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">bit</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ip2_v2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">core_id</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
	<span class="n">u64</span> <span class="n">ciu_sum</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_SUM0</span><span class="p">(</span><span class="n">core_id</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>

	<span class="n">ciu_sum</span> <span class="o">&amp;=</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">fls64</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">bit</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ip3_v1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">ciu_sum</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INT_SUM1</span><span class="p">);</span>

	<span class="n">ciu_sum</span> <span class="o">&amp;=</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">);</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">fls64</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">bit</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ip3_v2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">ciu_sum</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INT_SUM1</span><span class="p">);</span>

	<span class="n">ciu_sum</span> <span class="o">&amp;=</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="n">fls64</span><span class="p">(</span><span class="n">ciu_sum</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">octeon_irq_ciu_to_irq</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">bit</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_ip4_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP4</span><span class="p">);</span>
	<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">octeon_irq_ip2</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">octeon_irq_ip3</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">octeon_irq_ip4</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__cpuinitdata</span> <span class="p">(</span><span class="o">*</span><span class="n">octeon_irq_setup_secondary</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">octeon_irq_percpu_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cpu_online</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">octeon_irq_init_ciu_percpu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable All CIU Interrupts. The ones we need will be</span>
<span class="cm">	 * enabled later.  Read the SUM register so we know the write</span>
<span class="cm">	 * completed.</span>
<span class="cm">	 */</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">((</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN0</span><span class="p">((</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">((</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_EN1</span><span class="p">((</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_CIU_INTX_SUM0</span><span class="p">((</span><span class="n">coreid</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">octeon_irq_setup_secondary_ciu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu0_en_mirror</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">octeon_irq_ciu1_en_mirror</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">octeon_irq_init_ciu_percpu</span><span class="p">();</span>
	<span class="n">octeon_irq_percpu_enable</span><span class="p">();</span>

	<span class="cm">/* Enable the CIU lines */</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP3</span> <span class="o">|</span> <span class="n">STATUSF_IP2</span><span class="p">);</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">octeon_irq_init_ciu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip_edge</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip_mbox</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip_wd</span><span class="p">;</span>

	<span class="n">octeon_irq_init_ciu_percpu</span><span class="p">();</span>
	<span class="n">octeon_irq_setup_secondary</span> <span class="o">=</span> <span class="n">octeon_irq_setup_secondary_ciu</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX_PASS2_X</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX_PASS2_X</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX_PASS2_X</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN6XXX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">octeon_irq_ip2</span> <span class="o">=</span> <span class="n">octeon_irq_ip2_v2</span><span class="p">;</span>
		<span class="n">octeon_irq_ip3</span> <span class="o">=</span> <span class="n">octeon_irq_ip3_v2</span><span class="p">;</span>
		<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_v2</span><span class="p">;</span>
		<span class="n">chip_edge</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_edge_v2</span><span class="p">;</span>
		<span class="n">chip_mbox</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_mbox_v2</span><span class="p">;</span>
		<span class="n">chip_wd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_wd_v2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">octeon_irq_ip2</span> <span class="o">=</span> <span class="n">octeon_irq_ip2_v1</span><span class="p">;</span>
		<span class="n">octeon_irq_ip3</span> <span class="o">=</span> <span class="n">octeon_irq_ip3_v1</span><span class="p">;</span>
		<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu</span><span class="p">;</span>
		<span class="n">chip_edge</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_edge</span><span class="p">;</span>
		<span class="n">chip_mbox</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_mbox</span><span class="p">;</span>
		<span class="n">chip_wd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_ciu_wd</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">octeon_irq_ip4</span> <span class="o">=</span> <span class="n">octeon_irq_ip4_mask</span><span class="p">;</span>

	<span class="cm">/* Mips internal */</span>
	<span class="n">octeon_irq_init_core</span><span class="p">();</span>

	<span class="cm">/* CIU_0 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_WORKQ0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_GPIO0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MBOX0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">chip_mbox</span><span class="p">,</span> <span class="n">handle_percpu_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MBOX1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="n">chip_mbox</span><span class="p">,</span> <span class="n">handle_percpu_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_UART0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_UART1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_PCI_INT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">36</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_PCI_MSI0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">40</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_TWSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_RML</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_TRACE0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_GMX_DRP0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">48</span><span class="p">,</span> <span class="n">chip_edge</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_IPD_DRP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="n">chip_edge</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_KEY_ZERO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="n">chip_edge</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_TIMER0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">52</span><span class="p">,</span> <span class="n">chip_edge</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_USB0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_TWSI2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_POWIQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_IPDPPTHR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MII0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_BOOTDMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="cm">/* CIU_1 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_WDOG0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">chip_wd</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_UART2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_USB1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MII1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_NAND</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_MIO</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_IOB</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_FPA</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_POW</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_L2C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_IPD</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PIP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PKO</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_ZIP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_TIM</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_RAD</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_KEY</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_DFA</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_USBCTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_SLI</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_DPI</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_AGX0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_AGL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PTP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="n">chip_edge</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PEM0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_PEM1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_SRIO0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_SRIO1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_LMC0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_DFM</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">octeon_irq_set_ciu_mapping</span><span class="p">(</span><span class="n">OCTEON_IRQ_RST</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="cm">/* Enable the CIU lines */</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP3</span> <span class="o">|</span> <span class="n">STATUSF_IP2</span><span class="p">);</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">STATUSF_IP4</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="cm">/* Set the default affinity to the boot cpu. */</span>
	<span class="n">cpumask_clear</span><span class="p">(</span><span class="n">irq_default_affinity</span><span class="p">);</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">irq_default_affinity</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">octeon_irq_init_ciu</span><span class="p">();</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cop0_cause</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cop0_status</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cop0_cause</span> <span class="o">=</span> <span class="n">read_c0_cause</span><span class="p">();</span>
		<span class="n">cop0_status</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">();</span>
		<span class="n">cop0_cause</span> <span class="o">&amp;=</span> <span class="n">cop0_status</span><span class="p">;</span>
		<span class="n">cop0_cause</span> <span class="o">&amp;=</span> <span class="n">ST0_IM</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">cop0_cause</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP2</span><span class="p">))</span>
			<span class="n">octeon_irq_ip2</span><span class="p">();</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">cop0_cause</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP3</span><span class="p">))</span>
			<span class="n">octeon_irq_ip3</span><span class="p">();</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">cop0_cause</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP4</span><span class="p">))</span>
			<span class="n">octeon_irq_ip4</span><span class="p">();</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">cop0_cause</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">fls</span><span class="p">(</span><span class="n">cop0_cause</span><span class="p">)</span> <span class="o">-</span> <span class="mi">9</span> <span class="o">+</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_HOTPLUG_CPU</span>

<span class="kt">void</span> <span class="nf">fixup_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cpu_offline</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_HOTPLUG_CPU */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
