Model {
  Name			  "ec_fixed_slm_with_bypass_reset"
  Version		  10.0
  SavedCharacterEncoding  "ISO-8859-1"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.484"
    NumModelReferences	    0
    NumTestPointedSignals   3
    TestPointedSignal {
      SignalName	      "rin_linear"
      FullBlockPath	      "ec_fixed_slm_with_bypass_reset/Echo_Canceller/ec/Rin"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "sin_linear"
      FullBlockPath	      "ec_fixed_slm_with_bypass_reset/Echo_Canceller/ec/Sin"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "sout_linear"
      FullBlockPath	      "ec_fixed_slm_with_bypass_reset/Echo_Canceller/ec/Merge"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    IsArchitectureModel	    0
    IsAUTOSARArchitectureModel 0
    NumParameterArguments   0
    NumExternalFileReferences 19
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "ec_fixed_slm_with_bypass_reset/1. Left Reference Freq In Hz From Cell2"
      SID		      "1"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "ec_fixed_slm_with_bypass_reset/1. Left Reference Freq In Hz From Cell3"
      SID		      "2"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "ec_fixed_slm_with_bypass_reset/1. Left Reference Freq In Hz From Cell4"
      SID		      "3"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "ec_fixed_slm_with_bypass_reset/1. Left Reference Freq In Hz From Cell7"
      SID		      "4"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsigops/Delay"
      Path		      "ec_fixed_slm_with_bypass_reset/Echo_Canceller/ec/normal/Delay Equalizer1"
      SID		      "26"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspadpt3/LMS Filter"
      Path		      "ec_fixed_slm_with_bypass_reset/Echo_Canceller/ec/normal/LMS"
      SID		      "27"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Signal\nRouting/Manual Switch"
      Path		      "ec_fixed_slm_with_bypass_reset/Manual Switch2"
      SID		      "46"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Signal\nRouting/Manual Switch"
      Path		      "ec_fixed_slm_with_bypass_reset/Manual Switch5"
      SID		      "47"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "commchan3/AWGN\nChannel"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/AWGN Channel"
      SID		      "53"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "commchan3/AWGN\nChannel"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/AWGN Channel1"
      SID		      "54"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Matrix\nSum"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Compute Cancellation Statistic/Matrix Sum"
      SID		      "60"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmathops/dB Conversion"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Compute Cancellation Statistic/dB Conversion"
      SID		      "67"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmathops/dB Conversion"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Compute Cancellation Statistic/dB Conversion1"
      SID		      "68"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsnks4/Vector\nScope"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Rin vs Sin"
      SID		      "104"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsnks4/Spectrum\nScope"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Rin vs Sin (Hz)"
      SID		      "105"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsnks4/Vector\nScope"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Sin vs Sout"
      SID		      "106"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsnks4/Spectrum\nScope"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Sin vs Sout (Hz)"
      SID		      "107"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsnks4/Vector\nScope"
      Path		      "ec_fixed_slm_with_bypass_reset/Metrics/Wideal vs Wts"
      SID		      "109"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "ec_lib/Sources"
      Path		      "ec_fixed_slm_with_bypass_reset/Sources"
      SID		      "111"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  WebScopes_FoundationPlugin "on"
  DiagnosticSuppressor	  "on"
  AnimationPlugin	  "on"
  SLCCPlugin		  "on"
  NotesPlugin		  "on"
  LogicAnalyzerPlugin	  "on"
  PreLoadFcn		  "ec_fixed_setup;"
  EnableAccessToBaseWorkspace on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  StartFcn		  "tic;"
  StopFcn		  "toc;"
  LastSavedArchitecture	  "maci64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    WindowsInfo		    []
    BDUuid		    ""
  }
  HideAutomaticNames	  on
  Created		  "Fri Jan 19 17:04:21 2007"
  Creator		  "Kerry Schutz"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "bhisma"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 01 16:45:42 2021"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:484>"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations off
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  SILPILModeSetting	  "automated"
  SILPILSystemUnderTest	  "topmodel"
  SILPILSimulationModeTopModel "normal"
  SILPILSimulationModeModelRef "normal"
  SimTabSimulationMode	  "normal"
  CodeVerificationMode	  "software-in-the-loop (sil)"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "ec_fixed_slm_with_bypass_reset"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "ec_fixed_slm_with_bypass_reset"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  Object {
    $PropName		    "InstrumentedSignals"
    $ObjectID		    3
    $ClassName		    "Simulink.HMI.InstrumentedSignals"
    Array {
      Type		      "Struct"
      Dimension		      3
      MATStruct {
	UUID			"99805e87-6f82-4610-8e88-ea50d07e2360"
	BlockPath_		"Echo_Canceller/ec/Rin"
	SID_			"11"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[0.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"efc84c23-2ccb-4aab-8028-e930109269aa"
	BlockPath_		"Echo_Canceller/ec/Sin"
	SID_			"12"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[0.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"cffa4af4-5a40-4728-98b4-5c61c63cb10c"
	BlockPath_		"Echo_Canceller/ec/Merge"
	SID_			"16"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[0.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      PropName		      "Persistence"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      4
      Version		      "19.1.1"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  5
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  StartTime		  "0.0"
	  StopTime		  "20"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	  SolverOrder		  3
	}
	Simulink.DataIOCC {
	  $ObjectID		  6
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveOperatingPoint	  off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  7
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Inlined"
	  UseDivisionForNetSlopeComputation "off"
	  GainParamInheritBuiltInType off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  on
	  DataBitsets		  on
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup off
	  ZeroInternalMemoryAtStartup off
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  on
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "1"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  UseRowMajorAlgorithm	  off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  LabelGuidedReuse	  off
	  MultiThreadedLoops	  off
	  DenormalBehavior	  "GradualUnderflow"
	  EfficientTunableParamExpr on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  8
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "none"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "warning"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  OperatingPointInterfaceChecksumMismatchMsg "warning"
	  NonCurrentReleaseOperatingPointMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  PregeneratedLibrarySubsystemCodeDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "none"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	  DebugExecutionForFMUViaOutOfProcess off
	  ArithmeticOperatorsInVariantConditions "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  9
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  16
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  16
	  ProdBitPerSizeT	  16
	  ProdBitPerPtrDiffT	  16
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  16
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Microchip->dsPIC"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "32-bit Generic"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	  HardwareBoardFeatureSet "EmbeddedCoderHSP"
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  10
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  on
	  SimParseCustomCode	  off
	  SimAnalyzeCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  off
	  MATLABDynamicMemAllocThreshold 65536
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	  CustomCodeUndefinedFunction "FilterOut"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  12
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "Real-Time Workshop Embedded Coder (no auto configuration)"
	  SystemTargetFile	  "ert.tlc"
	  HardwareBoard		  "None"
	  ShowCustomHardwareApp	  off
	  ShowEmbeddedHardwareApp off
	  TLCOptions		  ""
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "ert_default_tmf"
	  PostCodeGenCommand	  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  on
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "SIL"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      13
	      Version		      "19.1.1"
	      DisabledProps	      []
	      Description	      ""
	      Components	      []
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Macros"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	      EnumMemberNameClash     "error"
	    }
	    Simulink.ERTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      14
	      Version		      "19.1.1"
	      DisabledProps	      []
	      Description	      ""
	      Components	      []
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      256
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   on
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  off
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     off
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      on
	      SupportNonFinite	      off
	      SupportComplex	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      PreserveStateflowLocalDataDimensions off
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.ERTCustomization"
	      ModelStepFunctionPrototypeControlCompliant on
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      GenerateASAP2	      off
	      DSAsUniqueAccess	      off
	      ExtMode		      off
	      ExtModeTransport	      0
	      ExtModeStaticAlloc      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTesting	      off
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      InlinedParameterPlacement	"NonHierarchical"
	      TargetOS		      "BareBoardExample"
	      MultiInstanceErrorCode  "Error"
	      RootIOFormat	      "Individual arguments"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      ERTSrcFileBannerTemplate "ert_code_template.cgt"
	      ERTHdrFileBannerTemplate "ert_code_template.cgt"
	      ERTDataSrcFileTemplate  "ert_code_template.cgt"
	      ERTDataHdrFileTemplate  "ert_code_template.cgt"
	      ERTCustomFileTemplate   "example_file_process.tlc"
	      EnableDataOwnership     off
	      SignalDisplayLevel      10
	      ParamTuneLevel	      10
	      GlobalDataDefinition    "Auto"
	      DataDefinitionFile      "global.c"
	      GlobalDataReference     "Auto"
	      ERTFilePackagingFormat  "Modular"
	      RateTransitionBlockCode "Inline"
	      DataReferenceFile	      "global.h"
	      PreserveExpressionOrder off
	      PreserveIfCondition     off
	      ConvertIfToSwitch	      off
	      PreserveExternInFcnDecls on
	      PreserveStaticInFcnDecls on
	      SuppressUnreachableDefaultCases off
	      EnableSignedLeftShifts  on
	      EnableSignedRightShifts on
	      IndentStyle	      "K&R"
	      IndentSize	      "2"
	      NewlineStyle	      "Default"
	      MaxLineWidth	      80
	      EnableUserReplacementTypes off
	      Array {
		Type			"Struct"
		Dimension		1
		MATStruct {
		  double		  ""
		  single		  ""
		  int32			  ""
		  int16			  ""
		  int8			  ""
		  uint32		  ""
		  uint16		  ""
		  uint8			  ""
		  boolean		  ""
		  int			  ""
		  uint			  ""
		  char			  ""
		  uint64		  ""
		  int64			  ""
		}
		PropName		"ReplacementTypes"
	      }
	      MaxIdInt64	      "MAX_int64_T"
	      MinIdInt64	      "MIN_int64_T"
	      MaxIdUint64	      "MAX_uint64_T"
	      MaxIdInt32	      "MAX_int32_T"
	      MinIdInt32	      "MIN_int32_T"
	      MaxIdUint32	      "MAX_uint32_T"
	      MaxIdInt16	      "MAX_int16_T"
	      MinIdInt16	      "MIN_int16_T"
	      MaxIdUint16	      "MAX_uint16_T"
	      MaxIdInt8		      "MAX_int8_T"
	      MinIdInt8		      "MIN_int8_T"
	      MaxIdUint8	      "MAX_uint8_T"
	      BooleanTrueId	      "true"
	      BooleanFalseId	      "false"
	      TypeLimitIdReplacementHeaderFile ""
	      MemSecPackage	      "--- None ---"
	      MemSecDataConstants     "Default"
	      MemSecDataIO	      "Default"
	      MemSecDataInternal      "Default"
	      MemSecDataParameters    "Default"
	      MemSecFuncInitTerm      "Default"
	      MemSecFuncExecute	      "Default"
	      MemSecFuncSharedUtil    "Default"
	      GroupConstants	      "Default"
	      GroupRootInputs	      "Default"
	      GroupRootOutputs	      "Default"
	      GroupInternal	      "Default"
	      GroupParameters	      "Default"
	      GroupDataTransfer	      "Default"
	      GroupSharedLocalDataStores "Default"
	      GroupInstanceSpecificParameters "Default"
	      GroupModelData	      "Default"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  15
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Components		  []
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dw"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  on
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  16
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "HDL Coder custom configuration component"
	  Components		  []
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Hardware Implementation"
      ConfigPrmDlgPosition    [ 579, 270, 1469, 1010 ]
      ExtraOptions	      ""
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    4
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    17
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ActionPort
      InitializeStates	      "held"
      PropagateVarSize	      "Only when execution is resumed"
      DisallowConstTsAndPrmTs off
      ActionPortLabel	      "Action"
    }
    Block {
      BlockType		      Concatenate
      NumInputs		      "2"
      Mode		      "Vector"
      ConcatenateDimension    "1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      Lockdown		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      If
      NumInputs		      "1"
      IfExpression	      "u1 > 0"
      ShowElse		      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      InportShadow
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Merge
      Inputs		      "2"
      InitialOutput	      "[]"
      AllowUnequalInputPortWidths off
      InputPortOffsets	      "[]"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected on
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      ScheduleAs	      "Sample time"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      VariantControlMode      "Expression"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      UnitDelay
      InitialCondition	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
      HasFrameUpgradeWarning  off
    }
    Block {
      BlockType		      Width
      OutDataTypeMode	      "Choose intrinsic data type"
      DataType		      "double"
    }
  }
  System {
    Name		    "ec_fixed_slm_with_bypass_reset"
    Location		    [8, 44, 854, 644]
    Open		    off
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "118"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "128"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "1. Left Reference\nFreq In Hz\nFrom Cell2"
      SID		      "1"
      Ports		      [0, 1]
      Position		      [95, 330, 115, 350]
      ZOrder		      -1
      ShowName		      off
      SourceBlock	      "dspsrcs4/DSP\nConstant"
      SourceType	      "DSP Constant"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Value		      "0"
      SampleMode	      "Discrete"
      discreteOutput	      "Sample-based"
      continuousOutput	      "Sample-based"
      sampTime		      "pic_frame_size/Fs"
      framePeriod	      "pic_frame_size/Fs"
      additionalParams	      on
      allowOverrides	      on
      dataType		      "int16"
      isSigned		      on
      wordLen		      "16"
      udDataType	      "sfix(16)"
      fracBitsMode	      "Best precision"
      numFracBits	      "15"
      InterpretAs1D	      "-inf"
      Ts		      "-inf"
      FramebasedOutput	      "-inf"
    }
    Block {
      BlockType		      Reference
      Name		      "1. Left Reference\nFreq In Hz\nFrom Cell3"
      SID		      "2"
      Ports		      [0, 1]
      Position		      [230, 330, 250, 350]
      ZOrder		      -2
      ShowName		      off
      SourceBlock	      "dspsrcs4/DSP\nConstant"
      SourceType	      "DSP Constant"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Value		      "0"
      SampleMode	      "Discrete"
      discreteOutput	      "Sample-based"
      continuousOutput	      "Sample-based"
      sampTime		      "pic_frame_size/Fs"
      framePeriod	      "pic_frame_size/Fs"
      additionalParams	      on
      allowOverrides	      on
      dataType		      "int16"
      isSigned		      on
      wordLen		      "16"
      udDataType	      "sfix(16)"
      fracBitsMode	      "Best precision"
      numFracBits	      "15"
      InterpretAs1D	      "-inf"
      Ts		      "-inf"
      FramebasedOutput	      "-inf"
    }
    Block {
      BlockType		      Reference
      Name		      "1. Left Reference\nFreq In Hz\nFrom Cell4"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [230, 310, 250, 330]
      ZOrder		      -3
      ShowName		      off
      SourceBlock	      "dspsrcs4/DSP\nConstant"
      SourceType	      "DSP Constant"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Value		      "1"
      SampleMode	      "Discrete"
      discreteOutput	      "Sample-based"
      continuousOutput	      "Sample-based"
      sampTime		      "pic_frame_size/Fs"
      framePeriod	      "pic_frame_size/Fs"
      additionalParams	      on
      allowOverrides	      on
      dataType		      "int16"
      isSigned		      on
      wordLen		      "16"
      udDataType	      "sfix(16)"
      fracBitsMode	      "Best precision"
      numFracBits	      "15"
      InterpretAs1D	      "-inf"
      Ts		      "-inf"
      FramebasedOutput	      "-inf"
    }
    Block {
      BlockType		      Reference
      Name		      "1. Left Reference\nFreq In Hz\nFrom Cell7"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [95, 310, 115, 330]
      ZOrder		      -4
      ShowName		      off
      SourceBlock	      "dspsrcs4/DSP\nConstant"
      SourceType	      "DSP Constant"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Value		      "1"
      SampleMode	      "Discrete"
      discreteOutput	      "Sample-based"
      continuousOutput	      "Sample-based"
      sampTime		      "pic_frame_size/Fs"
      framePeriod	      "pic_frame_size/Fs"
      additionalParams	      on
      allowOverrides	      on
      dataType		      "int16"
      isSigned		      on
      wordLen		      "16"
      udDataType	      "sfix(16)"
      fracBitsMode	      "Best precision"
      numFracBits	      "15"
      InterpretAs1D	      "-inf"
      Ts		      "-inf"
      FramebasedOutput	      "-inf"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Echo_Canceller"
      SID		      "5"
      Ports		      [4, 2]
      Position		      [340, 91, 440, 264]
      ZOrder		      -5
      BackgroundColor	      "green"
      FontSize		      14
      FontWeight	      "bold"
      RequestExecContextInheritance off
      System {
	Name			"Echo_Canceller"
	Location		[39, 190, 708, 705]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "Rin"
	  SID			  "6"
	  Position		  [50, 109, 80, 121]
	  ZOrder		  -1
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Sin "
	  SID			  "7"
	  Position		  [50, 158, 80, 172]
	  ZOrder		  -2
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "En"
	  SID			  "8"
	  Position		  [50, 208, 80, 222]
	  ZOrder		  -3
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "int16"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  SID			  "9"
	  Position		  [50, 258, 80, 272]
	  ZOrder		  -4
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "int16"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ec"
	  SID			  "10"
	  Ports			  [4, 2]
	  Position		  [230, 92, 345, 288]
	  ZOrder		  -5
	  BackgroundColor	  "green"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "ec"
	    Location		    [213, 80, 1017, 597]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "101"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Rin"
	      SID		      "11"
	      Position		      [50, 133, 80, 147]
	      ZOrder		      -1
	      FontSize		      14
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"rin_linear"
		TestPoint		on
		MustResolveToSignalObject on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Sin"
	      SID		      "12"
	      Position		      [50, 283, 80, 297]
	      ZOrder		      -2
	      FontSize		      14
	      Port		      "2"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"sin_linear"
		TestPoint		on
		MustResolveToSignalObject on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "EC_enable"
	      SID		      "13"
	      Position		      [50, 93, 80, 107]
	      ZOrder		      -3
	      NamePlacement	      "alternate"
	      FontSize		      14
	      Port		      "3"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"aecflag"
		Object {
		  $PropName		  "SignalObject"
		  $ObjectID		  18
		  $ClassName		  "Simulink.Signal"
		  Simulink.CoderInfo {
		    $PropName		    "CoderInfo"
		    $ObjectID		    19
		    StorageClass	    "ImportedExtern"
		    TypeQualifier	    ""
		    Alias		    ""
		    Alignment		    -1
		    CSCPackageName	    "Simulink"
		    ParameterOrSignal	    "Signal"
		    CustomStorageClass	    "Default"
		    SimulinkCSC.AttribClass_Simulink_Default {
		    $PropName		    "CustomAttributes"
		    $ObjectID		    20
		    }
		  }
		  Description		  ""
		  DataType		  "auto"
		  Min			  []
		  Max			  []
		  DocUnits		  ""
		  Dimensions		  [-1.0]
		  DimensionsMode	  "auto"
		  Complexity		  "auto"
		  SampleTime		  [-1.0]
		  SamplingMode		  "auto"
		  InitialValue		  ""
		  Simulink.LoggingInfo {
		    $PropName		    "LoggingInfo"
		    $ObjectID		    21
		    DataLogging		    0
		    NameMode		    0
		    LoggingName		    ""
		    DecimateData	    0
		    Decimation		    2
		    LimitDataPoints	    0
		    MaxPoints		    5000
		  }
		}
		RTWStorageClass		"ImportedExtern"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Rst"
	      SID		      "14"
	      Position		      [50, 183, 80, 197]
	      ZOrder		      -4
	      FontSize		      14
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "15"
	      Ports		      [1, 2]
	      Position		      [160, 79, 260, 121]
	      ZOrder		      -5
	      FontSize		      14
	      IfExpression	      "u1 == 1"
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "16"
	      Ports		      [2, 1]
	      Position		      [535, 189, 575, 256]
	      ZOrder		      -6
	      FontSize		      14
	      Port {
		PortNumber		1
		Name			"sout_linear"
		TestPoint		on
		MustResolveToSignalObject on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bypass"
	      SID		      "17"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [250, 209, 320, 271]
	      ZOrder		      -7
	      FontSize		      14
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      System {
		Name			"bypass"
		Location		[247, 95, 759, 570]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "Sin "
		  SID			  "18"
		  Position		  [65, 153, 95, 167]
		  ZOrder		  -1
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "19"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "else { }"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sout"
		  SID			  "20"
		  Position		  [370, 153, 400, 167]
		  ZOrder		  -3
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Sin "
		  SrcPort		  1
		  DstBlock		  "Sout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "normal"
	      SID		      "21"
	      Ports		      [3, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [400, 126, 475, 204]
	      ZOrder		      -8
	      BackgroundColor	      "cyan"
	      FontSize		      14
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      System {
		Name			"normal"
		Location		[288, 501, 909, 1070]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "Rin"
		  SID			  "22"
		  Position		  [30, 118, 60, 132]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sin"
		  SID			  "23"
		  Position		  [30, 183, 60, 197]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Reset"
		  SID			  "24"
		  Position		  [30, 248, 60, 262]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "25"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -4
		  ActionPortLabel	  "if { }"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay Equalizer1"
		  SID			  "26"
		  Ports			  [1, 1]
		  Position		  [110, 112, 160, 138]
		  ZOrder		  -5
		  SourceBlock		  "dspsigops/Delay"
		  SourceType		  "Delay"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  dly_unit		  "Samples"
		  delay			  "spkr_to_mic_delay +sm_length/2 - ec_length/2"
		  ic_detail		  "off"
		  dif_ic_for_ch		  "off"
		  dif_ic_for_dly	  "off"
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LMS"
		  SID			  "27"
		  Ports			  [3, 3]
		  Position		  [195, 89, 320, 291]
		  ZOrder		  -6
		  SourceBlock		  "dspadpt3/LMS Filter"
		  SourceType		  "LMS Filter"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "off"
		  Algo			  "LMS"
		  L			  "ec_length"
		  stepflag		  "Dialog"
		  mu			  "300/32768"
		  leakage		  "1"
		  ic			  "0"
		  Adapt			  "off"
		  resetflag		  "Non-zero sample"
		  weights		  "on"
		  firstCoeffMode	  "Same word length as first input"
		  firstCoeffWordLength	  "16"
		  firstCoeffFracLength	  "15"
		  secondCoeffMode	  "User-defined"
		  secondCoeffWordLength	  "2"
		  secondCoeffFracLength	  "14"
		  accumMode		  "Binary point scaling"
		  accumWordLength	  "LMS_Accum_WordLen"
		  accumFracLength	  "20"
		  accum2Mode		  "User-defined"
		  accum2FracLength	  "LMS_Accum_FracLen"
		  prodOutputMode	  "Binary point scaling"
		  prodOutputWordLength	  "LMS_Prod_WordLen"
		  prodOutputFracLength	  "20"
		  prodOutput2Mode	  "User-defined"
		  prodOutput2FracLength	  "LMS_Prod_FracLen"
		  prodOutput3Mode	  "User-defined"
		  prodOutput3FracLength	  "LMS_Prod_FracLen"
		  prodOutput4Mode	  "User-defined"
		  prodOutput4FracLength	  "LMS_Prod_FracLen"
		  quotientMode		  "User-defined"
		  quotientFracLength	  "20"
		  memoryMode		  "Binary point scaling"
		  memoryWordLength	  "LMS_Wts_WordLen"
		  memoryFracLength	  "LMS_Wts_FracLen"
		  roundingMode		  "Nearest"
		  overflowMode		  "off"
		  addnparflag		  "off"
		  LockScale		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  "28"
		  Position		  [380, 115, 400, 135]
		  ZOrder		  -7
		}
		Block {
		  BlockType		  Outport
		  Name			  "Wts"
		  SID			  "29"
		  Position		  [400, 248, 430, 262]
		  ZOrder		  -8
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sout"
		  SID			  "30"
		  Position		  [415, 183, 445, 197]
		  ZOrder		  -9
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Rin"
		  SrcPort		  1
		  DstBlock		  "Delay Equalizer1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Sin"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  2
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "LMS"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "LMS"
		  SrcPort		  2
		  DstBlock		  "Sout"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "LMS"
		  SrcPort		  3
		  DstBlock		  "Wts"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Delay Equalizer1"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Reset"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  3
		}
		Annotation {
		  SID			  "31"
		  Name			  "The delay of 2 is necessary based on the delay thru the speaker to microphone pathway.\nThe calculation "
		  "is delay = spkr_to_mic_delay +sm_length/2 - ec_length/2. The LMS\nadds 16 samples of delay (1/2 the FIR length) so"
		  " to get 18 samples of delay, we add 2 more."
		  Position		  [46, 327, 455, 365]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Wts"
	      SID		      "32"
	      Position		      [665, 138, 695, 152]
	      ZOrder		      -9
	      FontSize		      14
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Sout"
	      SID		      "33"
	      Position		      [665, 218, 695, 232]
	      ZOrder		      -10
	      FontSize		      14
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "sout_linear"
	      FontSize		      14
	      ZOrder		      1
	      Labels		      [0, 0]
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      "Sout"
	      DstPort		      1
	    }
	    Line {
	      Name		      "aecflag"
	      FontSize		      14
	      ZOrder		      2
	      Labels		      [0, 0]
	      SrcBlock		      "EC_enable"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "normal"
	      DstPort		      ifaction
	    }
	    Line {
	      Name		      "sin_linear"
	      FontSize		      14
	      ZOrder		      4
	      Labels		      [0, 0]
	      SrcBlock		      "Sin"
	      SrcPort		      1
	      Points		      [130, 0]
	      Branch {
		ZOrder			5
		Points			[155, 0; 0, -125]
		DstBlock		"normal"
		DstPort			2
	      }
	      Branch {
		ZOrder			6
		Points			[0, -50]
		DstBlock		"bypass"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "rin_linear"
	      FontSize		      14
	      ZOrder		      7
	      Labels		      [0, 0]
	      SrcBlock		      "Rin"
	      SrcPort		      1
	      DstBlock		      "normal"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0]
	      DstBlock		      "bypass"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "bypass"
	      SrcPort		      1
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "normal"
	      SrcPort		      1
	      DstBlock		      "Wts"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "normal"
	      SrcPort		      2
	      Points		      [40, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Rst"
	      SrcPort		      1
	      DstBlock		      "normal"
	      DstPort		      3
	    }
	    Annotation {
	      SID		      "34"
	      Name		      "The Echo Canceller Bypass Option\nUsing If-Else Subsystems"
	      Position		      [224, 10, 557, 58]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	      FontSize		      20
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  SID			  "35"
	  Position		  [485, 133, 515, 147]
	  ZOrder		  -6
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sout"
	  SID			  "36"
	  Position		  [485, 233, 515, 247]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Rin"
	  SrcPort		  1
	  DstBlock		  "ec"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Sin "
	  SrcPort		  1
	  DstBlock		  "ec"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "ec"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "ec"
	  SrcPort		  2
	  DstBlock		  "Sout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "En"
	  SrcPort		  1
	  DstBlock		  "ec"
	  DstPort		  3
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "ec"
	  DstPort		  4
	}
	Annotation {
	  SID			  "37"
	  Name			  "generate code for this\nsubsystem"
	  Position		  [241, 56, 339, 82]
	  InternalMargins	  [0, 0, 0, 0]
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "38"
      Position		      [545, 94, 580, 116]
      ZOrder		      -6
      BackgroundColor	      "gray"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      FontSize		      14
      FontWeight	      "bold"
      GotoTag		      "Rin"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "39"
      Position		      [545, 139, 580, 161]
      ZOrder		      -7
      BackgroundColor	      "gray"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      FontSize		      14
      FontWeight	      "bold"
      GotoTag		      "Sin"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      "40"
      Position		      [275, 189, 310, 211]
      ZOrder		      -8
      BackgroundColor	      "gray"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      FontSize		      14
      FontWeight	      "bold"
      GotoTag		      "En"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      "41"
      Position		      [270, 234, 305, 256]
      ZOrder		      -9
      BackgroundColor	      "gray"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      FontSize		      14
      FontWeight	      "bold"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "42"
      Position		      [310, 320, 350, 340]
      ZOrder		      -10
      BackgroundColor	      "gray"
      ShowName		      off
      FontSize		      12
      FontWeight	      "bold"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      "43"
      Position		      [175, 84, 210, 106]
      ZOrder		      -11
      BackgroundColor	      "gray"
      ShowName		      off
      FontSize		      12
      FontWeight	      "bold"
      GotoTag		      "Rin"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      "44"
      Position		      [175, 239, 210, 261]
      ZOrder		      -12
      BackgroundColor	      "gray"
      ShowName		      off
      FontSize		      12
      FontWeight	      "bold"
      GotoTag		      "Sin"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      SID		      "45"
      Position		      [175, 320, 215, 340]
      ZOrder		      -13
      BackgroundColor	      "gray"
      ShowName		      off
      FontSize		      12
      FontWeight	      "bold"
      GotoTag		      "En"
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch2"
      SID		      "46"
      Ports		      [2, 1]
      Position		      [135, 312, 165, 348]
      ZOrder		      -14
      BackgroundColor	      "yellow"
      ShowName		      off
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch5"
      SID		      "47"
      Ports		      [2, 1]
      Position		      [270, 312, 300, 348]
      ZOrder		      -15
      BackgroundColor	      "yellow"
      ShowName		      off
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Metrics"
      SID		      "48"
      Ports		      [4]
      Position		      [600, 84, 670, 261]
      ZOrder		      -16
      BackgroundColor	      "cyan"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"Metrics"
	Location		[851, 51, 1556, 877]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"111"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "Rin"
	  SID			  "49"
	  Position		  [25, 63, 55, 77]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Sin"
	  SID			  "50"
	  Position		  [25, 98, 55, 112]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Wts"
	  SID			  "51"
	  Position		  [35, 333, 65, 347]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Sout"
	  SID			  "52"
	  Position		  [30, 218, 60, 232]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AWGN\nChannel"
	  SID			  "53"
	  Ports			  [1, 1]
	  Position		  [280, 212, 320, 238]
	  ZOrder		  -5
	  ShowName		  off
	  SourceBlock		  "commchan3/AWGN\nChannel"
	  SourceType		  "AWGN Channel"
	  SourceProductName	  "Communications Toolbox"
	  SourceProductBaseCode	  "CM"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  seed			  "67"
	  noiseMode		  "Signal to noise ratio  (Eb/No)"
	  EbNodB		  "100"
	  EsNodB		  "10"
	  SNRdB			  "10"
	  bitsPerSym		  "1"
	  Ps			  "1"
	  Tsym			  "1/Fs"
	  variance		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AWGN\nChannel1"
	  SID			  "54"
	  Ports			  [1, 1]
	  Position		  [265, 97, 305, 123]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "commchan3/AWGN\nChannel"
	  SourceType		  "AWGN Channel"
	  SourceProductName	  "Communications Toolbox"
	  SourceProductBaseCode	  "CM"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  seed			  "67"
	  noiseMode		  "Signal to noise ratio  (Eb/No)"
	  EbNodB		  "100"
	  EsNodB		  "10"
	  SNRdB			  "10"
	  bitsPerSym		  "1"
	  Ps			  "1"
	  Tsym			  "1/Fs"
	  variance		  "1"
	}
	Block {
	  BlockType		  Display
	  Name			  "Cancellation in dB (only relevant in single talk)"
	  SID			  "55"
	  Ports			  [1]
	  Position		  [335, 395, 420, 425]
	  ZOrder		  -7
	  Decimation		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Compute Cancellation\nStatistic"
	  SID			  "56"
	  Ports			  [2, 1]
	  Position		  [135, 379, 225, 441]
	  ZOrder		  -8
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Compute Cancellation\nStatistic"
	    Location		    [643, 643, 1501, 1076]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Rin"
	      SID		      "57"
	      Position		      [25, 63, 55, 77]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Sout"
	      SID		      "58"
	      Position		      [25, 133, 55, 147]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      "59"
	      Ports		      [2, 1]
	      Position		      [705, 72, 735, 103]
	      ZOrder		      -3
	      BackgroundColor	      "green"
	      ShowName		      off
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Matrix\nSum"
	      SID		      "60"
	      Ports		      [1, 1]
	      Position		      [615, 64, 655, 96]
	      ZOrder		      -4
	      BackgroundColor	      "green"
	      ShowName		      off
	      SourceBlock	      "dspmtrx3/Matrix\nSum"
	      SourceType	      "Matrix Sum"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      Dim		      "Columns"
	      additionalParams	      "on"
	      allowOverrides	      "on"
	      outputMode	      "Binary point scaling"
	      outputWordLength	      "32"
	      outputFracLength	      "0"
	      accumMode		      "Binary point scaling"
	      accumWordLength	      "32"
	      accumFracLength	      "0"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      LockScale		      "off"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "61"
	      Ports		      [2, 1]
	      Position		      [330, 52, 360, 83]
	      ZOrder		      -5
	      BackgroundColor	      "green"
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "62"
	      Ports		      [2, 1]
	      Position		      [330, 122, 360, 153]
	      ZOrder		      -6
	      BackgroundColor	      "green"
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Subtract"
	      SID		      "63"
	      Ports		      [2, 1]
	      Position		      [255, 47, 285, 78]
	      ZOrder		      -7
	      BackgroundColor	      "green"
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Subtract1"
	      SID		      "64"
	      Ports		      [2, 1]
	      Position		      [255, 117, 285, 148]
	      ZOrder		      -8
	      BackgroundColor	      "green"
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Subtract2"
	      SID		      "65"
	      Ports		      [2, 1]
	      Position		      [560, 62, 590, 93]
	      ZOrder		      -9
	      BackgroundColor	      "green"
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Width
	      Name		      "Width"
	      SID		      "66"
	      Position		      [615, 100, 645, 130]
	      ZOrder		      -10
	      BackgroundColor	      "green"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dB Conversion"
	      SID		      "67"
	      Ports		      [1, 1]
	      Position		      [480, 126, 520, 154]
	      ZOrder		      -11
	      BackgroundColor	      "green"
	      ShowName		      off
	      SourceBlock	      "dspmathops/dB Conversion"
	      SourceType	      "dB Conversion"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      dBtype		      "dB"
	      intype		      "Power"
	      R			      "1"
	      fuzz		      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dB Conversion1"
	      SID		      "68"
	      Ports		      [1, 1]
	      Position		      [485, 56, 525, 84]
	      ZOrder		      -12
	      BackgroundColor	      "green"
	      ShowName		      off
	      SourceBlock	      "dspmathops/dB Conversion"
	      SourceType	      "dB Conversion"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      dBtype		      "dB"
	      intype		      "Power"
	      R			      "1"
	      fuzz		      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "exp_avg_1"
	      SID		      "69"
	      Ports		      [1, 1]
	      Position		      [155, 49, 220, 91]
	      ZOrder		      -13
	      BackgroundColor	      "green"
	      RequestExecContextInheritance off
	      System {
		Name			"exp_avg_1"
		Location		[517, 189, 887, 545]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "70"
		  Position		  [25, 43, 55, 57]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "71"
		  Ports			  [2, 1]
		  Position		  [160, 42, 190, 73]
		  ZOrder		  -2
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "72"
		  Position		  [80, 28, 115, 72]
		  ZOrder		  -3
		  Gain			  ".001"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "73"
		  Position		  [175, 114, 220, 156]
		  ZOrder		  -4
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  ".999"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay1"
		  SID			  "74"
		  Position		  [215, 43, 250, 77]
		  ZOrder		  -5
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "75"
		  Position		  [275, 53, 305, 67]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Unit Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, 75]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    3
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [-45, 0; 0, -70]
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Unit Delay1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "exp_avg_2"
	      SID		      "76"
	      Ports		      [1, 1]
	      Position		      [385, 49, 450, 91]
	      ZOrder		      -14
	      BackgroundColor	      "green"
	      RequestExecContextInheritance off
	      System {
		Name			"exp_avg_2"
		Location		[517, 189, 887, 545]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "77"
		  Position		  [25, 43, 55, 57]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "78"
		  Ports			  [2, 1]
		  Position		  [160, 42, 190, 73]
		  ZOrder		  -2
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "79"
		  Position		  [80, 28, 115, 72]
		  ZOrder		  -3
		  Gain			  ".001"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "80"
		  Position		  [175, 114, 220, 156]
		  ZOrder		  -4
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  ".999"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay1"
		  SID			  "81"
		  Position		  [215, 43, 250, 77]
		  ZOrder		  -5
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "82"
		  Position		  [275, 53, 305, 67]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Unit Delay1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [-45, 0; 0, -70]
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Unit Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    ZOrder		    6
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    7
		    Points		    [0, 75]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "exp_avg_3"
	      SID		      "83"
	      Ports		      [1, 1]
	      Position		      [155, 119, 220, 161]
	      ZOrder		      -15
	      BackgroundColor	      "green"
	      RequestExecContextInheritance off
	      System {
		Name			"exp_avg_3"
		Location		[517, 189, 887, 545]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "84"
		  Position		  [25, 43, 55, 57]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "85"
		  Ports			  [2, 1]
		  Position		  [160, 42, 190, 73]
		  ZOrder		  -2
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "86"
		  Position		  [80, 28, 115, 72]
		  ZOrder		  -3
		  Gain			  ".001"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "87"
		  Position		  [175, 114, 220, 156]
		  ZOrder		  -4
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  ".999"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay1"
		  SID			  "88"
		  Position		  [215, 43, 250, 77]
		  ZOrder		  -5
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "89"
		  Position		  [275, 53, 305, 67]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Unit Delay1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [-45, 0; 0, -70]
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Unit Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    ZOrder		    6
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    7
		    Points		    [0, 75]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "exp_avg_4"
	      SID		      "90"
	      Ports		      [1, 1]
	      Position		      [385, 119, 450, 161]
	      ZOrder		      -16
	      BackgroundColor	      "green"
	      RequestExecContextInheritance off
	      System {
		Name			"exp_avg_4"
		Location		[517, 189, 887, 545]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "91"
		  Position		  [25, 43, 55, 57]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "92"
		  Ports			  [2, 1]
		  Position		  [160, 42, 190, 73]
		  ZOrder		  -2
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "93"
		  Position		  [80, 28, 115, 72]
		  ZOrder		  -3
		  Gain			  ".001"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "94"
		  Position		  [175, 114, 220, 156]
		  ZOrder		  -4
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  ".999"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay1"
		  SID			  "95"
		  Position		  [215, 43, 250, 77]
		  ZOrder		  -5
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "96"
		  Position		  [275, 53, 305, 67]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Unit Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, 75]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    3
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [-45, 0; 0, -70]
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Unit Delay1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Cancel_dB"
	      SID		      "97"
	      Position		      [760, 83, 790, 97]
	      ZOrder		      -17
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Rin"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			2
		DstBlock		"exp_avg_1"
		DstPort			1
	      }
	      Branch {
		ZOrder			3
		Points			[0, -40; 165, 0]
		DstBlock		"Subtract"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Subtract"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			5
		Points			[0, -5]
		DstBlock		"Product"
		DstPort			1
	      }
	      Branch {
		ZOrder			6
		Points			[0, 10]
		DstBlock		"Product"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "exp_avg_2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "exp_avg_1"
	      SrcPort		      1
	      DstBlock		      "Subtract"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "Subtract1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			10
		Points			[0, 10]
		DstBlock		"Product1"
		DstPort			2
	      }
	      Branch {
		ZOrder			11
		Points			[0, -5]
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "exp_avg_4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "exp_avg_3"
	      SrcPort		      1
	      DstBlock		      "Subtract1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "dB Conversion"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Subtract2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "dB Conversion1"
	      SrcPort		      1
	      DstBlock		      "Subtract2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "exp_avg_4"
	      SrcPort		      1
	      DstBlock		      "dB Conversion"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "exp_avg_2"
	      SrcPort		      1
	      DstBlock		      "dB Conversion1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "Subtract2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		ZOrder			19
		DstBlock		"Width"
		DstPort			1
	      }
	      Branch {
		ZOrder			20
		DstBlock		"Matrix\nSum"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "Matrix\nSum"
	      SrcPort		      1
	      DstBlock		      "Divide"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "Width"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "Divide"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      DstBlock		      "Cancel_dB"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "Sout"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		ZOrder			25
		DstBlock		"exp_avg_3"
		DstPort			1
	      }
	      Branch {
		ZOrder			26
		Points			[0, -30; 95, 0; 0, 15]
		DstBlock		"Subtract1"
		DstPort			1
	      }
	    }
	    Annotation {
	      SID		      "98"
	      Name		      "This calculation of the cancellation in dB has some problems when you get close to complete cancel"
	      "lation and then there is\nany small error due to saturation. It has a drastic impact on the dB ratio. Anytime y"
	      "ou get close to zero you run into these problems."
	      Position		      [81, 206, 660, 232]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "left"
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Ideal Taps"
	  SID			  "99"
	  Position		  [30, 294, 70, 316]
	  ZOrder		  -9
	  Value			  "[zeros(1,(ec_length-sm_length)/2) spkr_to_mic_filter zeros(1,(ec_length-sm_length)/2)]"
	  SamplingMode		  "Frame based"
	  SampleTime		  "pic_frame_size/Fs"
	  FramePeriod		  "pic_frame_size/Fs"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Matrix\nConcatenate"
	  SID			  "100"
	  Ports			  [2, 1]
	  Position		  [160, 52, 215, 123]
	  ZOrder		  -10
	  ShowName		  off
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "2"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Matrix\nConcatenate1"
	  SID			  "101"
	  Ports			  [2, 1]
	  Position		  [155, 287, 210, 358]
	  ZOrder		  -11
	  ShowName		  off
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "2"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Matrix\nConcatenate2"
	  SID			  "102"
	  Ports			  [2, 1]
	  Position		  [150, 172, 205, 243]
	  ZOrder		  -12
	  ShowName		  off
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "2"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "Rin (dup)"
	  SID			  "103"
	  Position		  [25, 388, 55, 402]
	  ZOrder		  -13
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rin vs Sin"
	  SID			  "104"
	  Ports			  [1]
	  Position		  [355, 52, 390, 78]
	  ZOrder		  -14
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ScopeProperties	  "on"
	  Domain		  "Time"
	  HorizSpan		  "1"
	  DisplayProperties	  "off"
	  AxisGrid		  "on"
	  Memory		  "off"
	  FrameNumber		  "on"
	  AxisLegend		  "off"
	  AxisZoom		  "off"
	  OpenScopeAtSimStart	  "off"
	  OpenScopeImmediately	  "off"
	  FigPos		  "[21 752 277 182]"
	  AxisProperties	  "off"
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  "on"
	  XIncr			  "1"
	  XLabel		  "Time"
	  XLimit		  "Auto"
	  XMin			  "0"
	  XMax			  "1"
	  XStart		  "0"
	  YUnits		  "dB"
	  YMin			  "-1"
	  YMax			  "1"
	  YLabel		  "Amplitude"
	  LineProperties	  "off"
	  LineColors		  "[1 0 0]|[0 1 0]"
	  ShowPortLabels	  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rin vs Sin (Hz)"
	  SID			  "105"
	  Ports			  [1]
	  Position		  [355, 95, 390, 125]
	  ZOrder		  -15
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  "on"
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  "on"
	  BufferSize		  "512"
	  Overlap		  "64"
	  inpFftLenInherit	  "off"
	  FFTlength		  "128"
	  numAvg		  "2"
	  DisplayProperties	  "off"
	  AxisGrid		  "on"
	  Memory		  "off"
	  FrameNumber		  "on"
	  AxisLegend		  "off"
	  AxisZoom		  "off"
	  OpenScopeAtSimStart	  "off"
	  OpenScopeImmediately	  "off"
	  FigPos		  "[22 519 280 178]"
	  AxisProperties	  "off"
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  "on"
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dB"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-87.2863320440191"
	  YMax			  "22.6100164436924"
	  YLabel		  "Magnitude-squared, dB"
	  LineProperties	  "off"
	  LineColors		  "[1 0 0]|[0 1 0]"
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sin vs Sout"
	  SID			  "106"
	  Ports			  [1]
	  Position		  [355, 161, 390, 189]
	  ZOrder		  -16
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ScopeProperties	  "on"
	  Domain		  "Time"
	  HorizSpan		  "1"
	  DisplayProperties	  "off"
	  AxisGrid		  "on"
	  Memory		  "off"
	  FrameNumber		  "on"
	  AxisLegend		  "off"
	  AxisZoom		  "off"
	  OpenScopeAtSimStart	  "off"
	  OpenScopeImmediately	  "off"
	  FigPos		  "[309 518 291 181]"
	  AxisProperties	  "off"
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  "on"
	  XIncr			  "1"
	  XLabel		  "Time"
	  XLimit		  "Auto"
	  XMin			  "0"
	  XMax			  "1"
	  XStart		  "0"
	  YUnits		  "dB"
	  YMin			  "-1.10854137455551"
	  YMax			  "1.10983865900285"
	  YLabel		  "Amplitude"
	  LineProperties	  "off"
	  LineColors		  "[1 0 0]|[0 1 0]"
	  ShowPortLabels	  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sin vs Sout (Hz)"
	  SID			  "107"
	  Ports			  [1]
	  Position		  [355, 212, 390, 238]
	  ZOrder		  -17
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  "on"
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  "on"
	  BufferSize		  "512"
	  Overlap		  "64"
	  inpFftLenInherit	  "off"
	  FFTlength		  "128"
	  numAvg		  "2"
	  DisplayProperties	  "off"
	  AxisGrid		  "on"
	  Memory		  "off"
	  FrameNumber		  "on"
	  AxisLegend		  "off"
	  AxisZoom		  "off"
	  OpenScopeAtSimStart	  "off"
	  OpenScopeImmediately	  "off"
	  FigPos		  "[313 280 293 181]"
	  AxisProperties	  "off"
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  "on"
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dB"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-128.562839071617"
	  YMax			  "21.0948472865104"
	  YLabel		  "Magnitude-squared, dB"
	  LineProperties	  "off"
	  LineColors		  "[1 0 0]|[0 1 0]"
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "Sout(dup)"
	  SID			  "108"
	  Position		  [25, 418, 55, 432]
	  ZOrder		  -18
	  Port			  "4"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    ShowPropagatedSignals   "on"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Wideal vs Wts"
	  SID			  "109"
	  Ports			  [1]
	  Position		  [355, 311, 390, 339]
	  ZOrder		  -19
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ScopeProperties	  "on"
	  Domain		  "Time"
	  HorizSpan		  "1"
	  DisplayProperties	  "off"
	  AxisGrid		  "on"
	  Memory		  "off"
	  FrameNumber		  "on"
	  AxisLegend		  "off"
	  AxisZoom		  "off"
	  OpenScopeAtSimStart	  "on"
	  OpenScopeImmediately	  "off"
	  FigPos		  "[16 440 466 179]"
	  AxisProperties	  "off"
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  "on"
	  XIncr			  "1"
	  XLabel		  "Time"
	  XLimit		  "Auto"
	  XMin			  "0"
	  XMax			  "1"
	  XStart		  "0"
	  YUnits		  "dB"
	  YMin			  "-0.387806694375187"
	  YMax			  "0.388477789695183"
	  YLabel		  "Amplitude"
	  LineProperties	  "off"
	  LineColors		  "[1 0 0]|[0 1 0]"
	  ShowPortLabels	  "off"
	}
	Line {
	  ZOrder		  1
	  Labels		  [0, 0]
	  SrcBlock		  "Sout(dup)"
	  SrcPort		  1
	  DstBlock		  "Compute Cancellation\nStatistic"
	  DstPort		  2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Rin (dup)"
	  SrcPort		  1
	  DstBlock		  "Compute Cancellation\nStatistic"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Sin"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [0, 85]
	    DstBlock		    "Matrix\nConcatenate2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    5
	    DstBlock		    "Matrix\nConcatenate"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Rin"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Matrix\nConcatenate"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, 20]
	    DstBlock		    "AWGN\nChannel1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Labels		    [0, 0]
	    Points		    [0, -25]
	    DstBlock		    "Rin vs Sin"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "AWGN\nChannel"
	  SrcPort		  1
	  DstBlock		  "Sin vs Sout (Hz)"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "AWGN\nChannel1"
	  SrcPort		  1
	  DstBlock		  "Rin vs Sin (Hz)"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Matrix\nConcatenate1"
	  SrcPort		  1
	  DstBlock		  "Wideal vs Wts"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Matrix\nConcatenate2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    14
	    Points		    [0, 15]
	    DstBlock		    "AWGN\nChannel"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    15
	    Labels		    [0, 0]
	    Points		    [0, -35]
	    DstBlock		    "Sin vs Sout"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Ideal Taps"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Wts"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Sout"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Compute Cancellation\nStatistic"
	  SrcPort		  1
	  DstBlock		  "Cancellation in dB (only relevant in single talk)"
	  DstPort		  1
	}
	Annotation {
	  SID			  "110"
	  Name			  "Rin = Received from remote caller\nSin = sending to remote caller before EC\nSout = sending to remote cal"
	  "ler after EC\nRef denotes a known working unit\nDUT denotes the Device Under Test"
	  Position		  [365, 490, 546, 552]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Sources"
      SID		      "111"
      Ports		      [0, 2]
      Position		      [65, 82, 130, 253]
      ZOrder		      -17
      BackgroundColor	      "orange"
      FontSize		      14
      FontWeight	      "bold"
      SourceBlock	      "ec_lib/Sources"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ToDouble"
      SID		      "112"
      Ports		      [2, 2]
      Position		      [495, 91, 530, 264]
      ZOrder		      -18
      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
      FontSize		      14
      FontWeight	      "bold"
      RequestExecContextInheritance off
      System {
	Name			"ToDouble"
	Location		[719, 44, 1085, 427]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "113"
	  Position		  [25, 33, 55, 47]
	  ZOrder		  -1
	  ShowName		  off
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "114"
	  Position		  [25, 113, 55, 127]
	  ZOrder		  -2
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  " 6"
	  SID			  "115"
	  Position		  [80, 107, 120, 133]
	  ZOrder		  -3
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  " 8"
	  SID			  "116"
	  Position		  [80, 27, 120, 53]
	  ZOrder		  -4
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  SID			  "117"
	  Position		  [145, 33, 175, 47]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sout"
	  SID			  "118"
	  Position		  [145, 113, 175, 127]
	  ZOrder		  -6
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  " 8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  " 8"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  " 6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  " 6"
	  SrcPort		  1
	  DstBlock		  "Sout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ToFixed"
      SID		      "119"
      Ports		      [2, 2]
      Position		      [230, 81, 260, 254]
      ZOrder		      -19
      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
      FontSize		      14
      FontWeight	      "bold"
      RequestExecContextInheritance off
      System {
	Name			"ToFixed"
	Location		[578, 44, 973, 505]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "120"
	  Position		  [25, 23, 55, 37]
	  ZOrder		  -1
	  ShowName		  off
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  " In2"
	  SID			  "121"
	  Position		  [25, 63, 55, 77]
	  ZOrder		  -2
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  " 4"
	  SID			  "122"
	  Position		  [135, 17, 175, 43]
	  ZOrder		  -3
	  ShowName		  off
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  " 5"
	  SID			  "123"
	  Position		  [135, 57, 175, 83]
	  ZOrder		  -4
	  ShowName		  off
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Rin"
	  SID			  "124"
	  Position		  [275, 23, 305, 37]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sin"
	  SID			  "125"
	  Position		  [275, 63, 305, 77]
	  ZOrder		  -6
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  " 4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  " 4"
	  SrcPort		  1
	  DstBlock		  "Rin"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  " In2"
	  SrcPort		  1
	  DstBlock		  " 5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  " 5"
	  SrcPort		  1
	  DstBlock		  "Sin"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "ToFixed"
      SrcPort		      1
      Points		      [60, 0]
      DstBlock		      "Echo_Canceller"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "ToFixed"
      SrcPort		      2
      Points		      [0, 5; 60, 0]
      DstBlock		      "Echo_Canceller"
      DstPort		      2
    }
    Line {
      ZOrder		      3
      SrcBlock		      "Echo_Canceller"
      SrcPort		      1
      DstBlock		      "ToDouble"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "Echo_Canceller"
      SrcPort		      2
      DstBlock		      "ToDouble"
      DstPort		      2
    }
    Line {
      ZOrder		      5
      SrcBlock		      "Sources"
      SrcPort		      2
      Points		      [25, 0]
      Branch {
	ZOrder			6
	DstBlock		"ToFixed"
	DstPort			2
      }
      Branch {
	ZOrder			7
	DstBlock		"Goto5"
	DstPort			1
      }
    }
    Line {
      ZOrder		      8
      SrcBlock		      "Sources"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	ZOrder			9
	DstBlock		"ToFixed"
	DstPort			1
      }
      Branch {
	ZOrder			10
	DstBlock		"Goto4"
	DstPort			1
      }
    }
    Line {
      ZOrder		      11
      SrcBlock		      "ToDouble"
      SrcPort		      1
      Points		      [0, 40; 50, 0]
      DstBlock		      "Metrics"
      DstPort		      3
    }
    Line {
      ZOrder		      12
      SrcBlock		      "ToDouble"
      SrcPort		      2
      Points		      [50, 0]
      DstBlock		      "Metrics"
      DstPort		      4
    }
    Line {
      ZOrder		      13
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "Metrics"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "Metrics"
      DstPort		      2
    }
    Line {
      ZOrder		      15
      SrcBlock		      "1. Left Reference\nFreq In Hz\nFrom Cell7"
      SrcPort		      1
      DstBlock		      "Manual Switch2"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "Manual Switch2"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "1. Left Reference\nFreq In Hz\nFrom Cell2"
      SrcPort		      1
      DstBlock		      "Manual Switch2"
      DstPort		      2
    }
    Line {
      ZOrder		      18
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "Echo_Canceller"
      DstPort		      3
    }
    Line {
      ZOrder		      19
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "Echo_Canceller"
      DstPort		      4
    }
    Line {
      ZOrder		      20
      SrcBlock		      "1. Left Reference\nFreq In Hz\nFrom Cell4"
      SrcPort		      1
      DstBlock		      "Manual Switch5"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "Manual Switch5"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "1. Left Reference\nFreq In Hz\nFrom Cell3"
      SrcPort		      1
      DstBlock		      "Manual Switch5"
      DstPort		      2
    }
    Annotation {
      SID		      "126"
      Name		      "Echo Cancellor Test Bench w/ Bypass and Reset"
      Position		      [156, 17, 619, 42]
      InternalMargins	      [0, 0, 0, 0]
      ZOrder		      -1
      FontSize		      20
      FontWeight	      "bold"
    }
    Annotation {
      SID		      "127"
      Name		      "Close SimScopes"
      Position		      [559, 324, 655, 340]
      InternalMargins	      [0, 0, 0, 0]
      ForegroundColor	      "blue"
      DropShadow	      on
      ZOrder		      -2
      ClickFcn		      "action = 'CloseFig';\nstr1 = 'Metrics';                                                        "
      "        \nstr2 = 'Rin vs Sin';                                                       \nstr3 = 'Rin vs Sin (Hz)';"
      "                                                  \nstr4 = 'Sin vs Sout';                                       "
      "            \nstr5 = 'Sin vs Sout (Hz)';                                              \nstr6 = 'Wideal vs Wts'; "
      "                                                                                                      \nsdspfsco"
      "pe2([],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str2 ],action);\nsdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' "
      "str1 '/' str3 ],action);\nsdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str4 ],action);\nsdspfscope2(["
      "],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str5 ],action);\nsdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' str1 "
      "'/' str6 ],action);\n\n"
      FontSize		      12
    }
    Annotation {
      SID		      "128"
      Name		      "Open SimScopes"
      Position		      [560, 299, 655, 315]
      InternalMargins	      [0, 0, 0, 0]
      ForegroundColor	      "blue"
      DropShadow	      on
      ZOrder		      -3
      ClickFcn		      "str1 = 'Metrics';                                                               \nstr2 = 'Rin v"
      "s Sin';                                                      \nstr3 = 'Rin vs Sin (Hz)';                        "
      "                         \nstr4 = 'Sin vs Sout';                                                  \nstr5 = 'Sin "
      "vs Sout (Hz)';                                             \nstr6 = 'Wideal vs Wts';                            "
      "                                                                      \nsdspfscope2([],[],[],'ScopeUpdate',[bdro"
      "ot '/' str1 '/' str2 ],'OpenFig');\nsdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str3 ],'OpenFig');\n"
      "sdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str4 ],'OpenFig');\nsdspfscope2([],[],[],'ScopeUpdate',["
      "bdroot '/' str1 '/' str5 ],'OpenFig');\nsdspfscope2([],[],[],'ScopeUpdate',[bdroot '/' str1 '/' str6 ],'OpenFig'"
      ");"
      FontSize		      12
    }
  }
}
#Finite State Machines
#
#   Stateflow 80000019
#
#
Stateflow {
  machine {
    id			    1
    name		    "ec_fixed_slm_with_bypass_reset"
    sfVersion		    80000019
    firstTarget		    2
  }
  target {
    id			    2
    machine		    1
    name		    "sfun"
    codeFlags		    ""
    linkNode		    [1 0 0]
  }
}
