Analysis & Synthesis report for Project_3
Fri Nov 18 13:41:01 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |toplevel|seed_fsm:seed_driver|pr_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |toplevel
 16. Parameter Settings for User Entity Instance: VGA_PLL_148MHz:pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_fsm:vga_driver
 18. Parameter Settings for User Entity Instance: pipeline:engine
 19. Parameter Settings for User Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage
 20. Parameter Settings for User Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:1:stage
 21. Parameter Settings for Inferred Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1
 22. Parameter Settings for Inferred Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 25. altpll Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "pipeline:engine|pipeline_stage:\stage_generate:1:stage"
 28. Port Connectivity Checks: "pipeline:engine|pipeline_stage:\stage_generate:0:stage"
 29. Port Connectivity Checks: "pipeline:engine"
 30. Port Connectivity Checks: "vga_fsm:vga_driver"
 31. Port Connectivity Checks: "global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component"
 32. Port Connectivity Checks: "VGA_PLL_148MHz:pll"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 18 13:41:01 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Project_3                                   ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 765                                         ;
;     Total combinational functions  ; 758                                         ;
;     Dedicated logic registers      ; 195                                         ;
; Total registers                    ; 195                                         ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; toplevel           ; Project_3          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                             ; Library           ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; global_clock_mgmt/synthesis/global_clock_mgmt.vhd                       ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd                       ; global_clock_mgmt ;
; global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v ; yes             ; User Verilog HDL File        ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v ; global_clock_mgmt ;
; ADS/ads_fixed.vhd                                                       ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd                                                       ;                   ;
; ADS/ads_complex.vhd                                                     ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_complex.vhd                                                     ;                   ;
; VGA/vga_data.vhd                                                        ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_data.vhd                                                        ;                   ;
; VGA/vga_fsm.vhd                                                         ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_fsm.vhd                                                         ;                   ;
; VGA/vga_pkg.vhd                                                         ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_pkg.vhd                                                         ;                   ;
; toplevel.vhd                                                            ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd                                                            ;                   ;
; project_extras.vhd                                                      ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/project_extras.vhd                                                      ;                   ;
; mandlebrot_pkg.vhd                                                      ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/mandlebrot_pkg.vhd                                                      ;                   ;
; pipeline.vhd                                                            ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd                                                            ;                   ;
; pipeline_stage.vhd                                                      ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline_stage.vhd                                                      ;                   ;
; VGA_PLL_148MHz.vhd                                                      ; yes             ; User Wizard-Generated File   ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd                                                      ;                   ;
; seed_fsm.vhd                                                            ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/seed_fsm.vhd                                                            ;                   ;
; edge_detector.vhd                                                       ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/edge_detector.vhd                                                       ;                   ;
; clock_manager/clock_pkg.vhd                                             ; yes             ; User VHDL File               ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_pkg.vhd                                             ;                   ;
; altpll.tdf                                                              ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;                   ;
; aglobal211.inc                                                          ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                       ;                   ;
; stratix_pll.inc                                                         ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;                   ;
; stratixii_pll.inc                                                       ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;                   ;
; cycloneii_pll.inc                                                       ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;                   ;
; db/VGA_PLL_148MHz_altpll.v                                              ; yes             ; Auto-Generated Megafunction  ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/VGA_PLL_148MHz_altpll.v                                              ;                   ;
; lpm_mult.tdf                                                            ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;                   ;
; lpm_add_sub.inc                                                         ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;                   ;
; multcore.inc                                                            ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                         ;                   ;
; bypassff.inc                                                            ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;                   ;
; altshift.inc                                                            ; yes             ; Megafunction                 ; /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                         ;                   ;
; db/mult_9hs.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_9hs.tdf                                                         ;                   ;
; db/mult_bks.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_bks.tdf                                                         ;                   ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 765                                                                                                                                                                              ;
;                                             ;                                                                                                                                                                                  ;
; Total combinational functions               ; 758                                                                                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                  ;
;     -- 4 input functions                    ; 139                                                                                                                                                                              ;
;     -- 3 input functions                    ; 298                                                                                                                                                                              ;
;     -- <=2 input functions                  ; 321                                                                                                                                                                              ;
;                                             ;                                                                                                                                                                                  ;
; Logic elements by mode                      ;                                                                                                                                                                                  ;
;     -- normal mode                          ; 334                                                                                                                                                                              ;
;     -- arithmetic mode                      ; 424                                                                                                                                                                              ;
;                                             ;                                                                                                                                                                                  ;
; Total registers                             ; 195                                                                                                                                                                              ;
;     -- Dedicated logic registers            ; 195                                                                                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                  ;
; I/O pins                                    ; 17                                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 24                                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                  ;
; Maximum fan-out node                        ; global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 195                                                                                                                                                                              ;
; Total fan-out                               ; 2958                                                                                                                                                                             ;
; Average fan-out                             ; 2.92                                                                                                                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                   ; Entity Name                        ; Library Name      ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+
; |toplevel                                                                                  ; 758 (249)           ; 195 (126)                 ; 0           ; 0          ; 24           ; 0       ; 12        ; 17   ; 0            ; 0          ; |toplevel                                                                                                                                                             ; toplevel                           ; work              ;
;    |VGA_PLL_148MHz:pll|                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|VGA_PLL_148MHz:pll                                                                                                                                          ; VGA_PLL_148MHz                     ; work              ;
;       |altpll:altpll_component|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|VGA_PLL_148MHz:pll|altpll:altpll_component                                                                                                                  ; altpll                             ; work              ;
;          |VGA_PLL_148MHz_altpll:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|VGA_PLL_148MHz:pll|altpll:altpll_component|VGA_PLL_148MHz_altpll:auto_generated                                                                             ; VGA_PLL_148MHz_altpll              ; work              ;
;    |global_clock_mgmt:clock_manager|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|global_clock_mgmt:clock_manager                                                                                                                             ; global_clock_mgmt                  ; global_clock_mgmt ;
;       |global_clock_mgmt_altclkctrl_0:altclkctrl_0|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0                                                                                 ; global_clock_mgmt_altclkctrl_0     ; global_clock_mgmt ;
;          |global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component ; global_clock_mgmt_altclkctrl_0_sub ; global_clock_mgmt ;
;    |lpm_mult:Mult0|                                                                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |toplevel|lpm_mult:Mult0                                                                                                                                              ; lpm_mult                           ; work              ;
;       |mult_bks:auto_generated|                                                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |toplevel|lpm_mult:Mult0|mult_bks:auto_generated                                                                                                                      ; mult_bks                           ; work              ;
;    |lpm_mult:Mult1|                                                                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |toplevel|lpm_mult:Mult1                                                                                                                                              ; lpm_mult                           ; work              ;
;       |mult_bks:auto_generated|                                                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |toplevel|lpm_mult:Mult1|mult_bks:auto_generated                                                                                                                      ; mult_bks                           ; work              ;
;    |pipeline:engine|                                                                       ; 266 (0)             ; 4 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine                                                                                                                                             ; pipeline                           ; work              ;
;       |pipeline_stage:\stage_generate:0:stage|                                             ; 265 (105)           ; 2 (2)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage                                                                                                      ; pipeline_stage                     ; work              ;
;          |lpm_mult:Mult0|                                                                  ; 80 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult0                                                                                       ; lpm_mult                           ; work              ;
;             |mult_9hs:auto_generated|                                                      ; 80 (80)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult0|mult_9hs:auto_generated                                                               ; mult_9hs                           ; work              ;
;          |lpm_mult:Mult1|                                                                  ; 80 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1                                                                                       ; lpm_mult                           ; work              ;
;             |mult_9hs:auto_generated|                                                      ; 80 (80)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1|mult_9hs:auto_generated                                                               ; mult_9hs                           ; work              ;
;       |pipeline_stage:\stage_generate:1:stage|                                             ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:1:stage                                                                                                      ; pipeline_stage                     ; work              ;
;    |vga_fsm:vga_driver|                                                                    ; 175 (175)           ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|vga_fsm:vga_driver                                                                                                                                          ; vga_fsm                            ; work              ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------+
; N/A    ; altclkctrl   ; 21.1    ; N/A          ; N/A          ; |toplevel|global_clock_mgmt:clock_manager ; global_clock_mgmt.qsys ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |toplevel|VGA_PLL_148MHz:pll              ; VGA_PLL_148MHz.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|seed_fsm:seed_driver|pr_state                                                                                                         ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pr_state.state7 ; pr_state.state6 ; pr_state.state5 ; pr_state.state4 ; pr_state.state3 ; pr_state.state2 ; pr_state.state1 ; pr_state.state0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pr_state.state0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pr_state.state1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pr_state.state2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pr_state.state3 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pr_state.state4 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; pr_state.state5 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; pr_state.state6 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; pr_state.state7 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; vga_red[3]~reg0                                                                   ; Stuck at GND due to stuck port data_in ;
; vga_red[2]~reg0                                                                   ; Stuck at GND due to stuck port data_in ;
; vga_red[1]~reg0                                                                   ; Stuck at GND due to stuck port data_in ;
; vga_green[3]~reg0                                                                 ; Stuck at GND due to stuck port data_in ;
; vga_green[2]~reg0                                                                 ; Stuck at GND due to stuck port data_in ;
; vga_green[1]~reg0                                                                 ; Stuck at GND due to stuck port data_in ;
; pipeline:engine|pipeline_stage:\stage_generate:0:stage|stage_output.stage_data[0] ; Stuck at GND due to stuck port data_in ;
; edge_detector:edge_det|shift_register[0,1]                                        ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state0                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state1                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state2                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state3                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state4                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state5                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state6                                              ; Lost fanout                            ;
; seed_fsm:seed_driver|pr_state.state7                                              ; Lost fanout                            ;
; Total Number of Removed Registers = 17                                            ;                                        ;
+-----------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 195   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 192   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; z0.im[0]                                ; 4       ;
; z0.im[1]                                ; 4       ;
; z0.re[0]                                ; 4       ;
; z0.re[2]                                ; 4       ;
; z0.re[3]                                ; 4       ;
; z0.re[4]                                ; 4       ;
; z0.re[5]                                ; 4       ;
; z0.re[6]                                ; 4       ;
; z0.re[7]                                ; 4       ;
; z0.re[8]                                ; 4       ;
; z0.re[9]                                ; 4       ;
; z0.re[10]                               ; 4       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |toplevel|vga_fsm:vga_driver|tmp_point.x[14]                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |toplevel|vga_fsm:vga_driver|tmp_point.y[16]                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |toplevel|pipeline:engine|pipeline_stage:\stage_generate:0:stage|result ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |toplevel                                     ;
+----------------+----------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                      ; Type           ;
+----------------+----------------------------------------------------------------------------+----------------+
; vga_res        ; A(A(D"1920",D"88",D"44",D"148"),A(D"1080",D"4",D"5",D"36"),E"active_high") ; Array/Record   ;
; num_stages     ; 2                                                                          ; Signed Integer ;
+----------------+----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_PLL_148MHz:pll|altpll:altpll_component ;
+-------------------------------+----------------------------------+----------------------+
; Parameter Name                ; Value                            ; Type                 ;
+-------------------------------+----------------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped              ;
; PLL_TYPE                      ; AUTO                             ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_PLL_148MHz ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped              ;
; SCAN_CHAIN                    ; LONG                             ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped              ;
; LOCK_HIGH                     ; 1                                ; Untyped              ;
; LOCK_LOW                      ; 1                                ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped              ;
; SKIP_VCO                      ; OFF                              ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped              ;
; BANDWIDTH                     ; 0                                ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped              ;
; DOWN_SPREAD                   ; 0                                ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 297                              ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped              ;
; CLK0_DIVIDE_BY                ; 100                              ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped              ;
; DPA_DIVIDER                   ; 0                                ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped              ;
; VCO_MIN                       ; 0                                ; Untyped              ;
; VCO_MAX                       ; 0                                ; Untyped              ;
; VCO_CENTER                    ; 0                                ; Untyped              ;
; PFD_MIN                       ; 0                                ; Untyped              ;
; PFD_MAX                       ; 0                                ; Untyped              ;
; M_INITIAL                     ; 0                                ; Untyped              ;
; M                             ; 0                                ; Untyped              ;
; N                             ; 1                                ; Untyped              ;
; M2                            ; 1                                ; Untyped              ;
; N2                            ; 1                                ; Untyped              ;
; SS                            ; 1                                ; Untyped              ;
; C0_HIGH                       ; 0                                ; Untyped              ;
; C1_HIGH                       ; 0                                ; Untyped              ;
; C2_HIGH                       ; 0                                ; Untyped              ;
; C3_HIGH                       ; 0                                ; Untyped              ;
; C4_HIGH                       ; 0                                ; Untyped              ;
; C5_HIGH                       ; 0                                ; Untyped              ;
; C6_HIGH                       ; 0                                ; Untyped              ;
; C7_HIGH                       ; 0                                ; Untyped              ;
; C8_HIGH                       ; 0                                ; Untyped              ;
; C9_HIGH                       ; 0                                ; Untyped              ;
; C0_LOW                        ; 0                                ; Untyped              ;
; C1_LOW                        ; 0                                ; Untyped              ;
; C2_LOW                        ; 0                                ; Untyped              ;
; C3_LOW                        ; 0                                ; Untyped              ;
; C4_LOW                        ; 0                                ; Untyped              ;
; C5_LOW                        ; 0                                ; Untyped              ;
; C6_LOW                        ; 0                                ; Untyped              ;
; C7_LOW                        ; 0                                ; Untyped              ;
; C8_LOW                        ; 0                                ; Untyped              ;
; C9_LOW                        ; 0                                ; Untyped              ;
; C0_INITIAL                    ; 0                                ; Untyped              ;
; C1_INITIAL                    ; 0                                ; Untyped              ;
; C2_INITIAL                    ; 0                                ; Untyped              ;
; C3_INITIAL                    ; 0                                ; Untyped              ;
; C4_INITIAL                    ; 0                                ; Untyped              ;
; C5_INITIAL                    ; 0                                ; Untyped              ;
; C6_INITIAL                    ; 0                                ; Untyped              ;
; C7_INITIAL                    ; 0                                ; Untyped              ;
; C8_INITIAL                    ; 0                                ; Untyped              ;
; C9_INITIAL                    ; 0                                ; Untyped              ;
; C0_MODE                       ; BYPASS                           ; Untyped              ;
; C1_MODE                       ; BYPASS                           ; Untyped              ;
; C2_MODE                       ; BYPASS                           ; Untyped              ;
; C3_MODE                       ; BYPASS                           ; Untyped              ;
; C4_MODE                       ; BYPASS                           ; Untyped              ;
; C5_MODE                       ; BYPASS                           ; Untyped              ;
; C6_MODE                       ; BYPASS                           ; Untyped              ;
; C7_MODE                       ; BYPASS                           ; Untyped              ;
; C8_MODE                       ; BYPASS                           ; Untyped              ;
; C9_MODE                       ; BYPASS                           ; Untyped              ;
; C0_PH                         ; 0                                ; Untyped              ;
; C1_PH                         ; 0                                ; Untyped              ;
; C2_PH                         ; 0                                ; Untyped              ;
; C3_PH                         ; 0                                ; Untyped              ;
; C4_PH                         ; 0                                ; Untyped              ;
; C5_PH                         ; 0                                ; Untyped              ;
; C6_PH                         ; 0                                ; Untyped              ;
; C7_PH                         ; 0                                ; Untyped              ;
; C8_PH                         ; 0                                ; Untyped              ;
; C9_PH                         ; 0                                ; Untyped              ;
; L0_HIGH                       ; 1                                ; Untyped              ;
; L1_HIGH                       ; 1                                ; Untyped              ;
; G0_HIGH                       ; 1                                ; Untyped              ;
; G1_HIGH                       ; 1                                ; Untyped              ;
; G2_HIGH                       ; 1                                ; Untyped              ;
; G3_HIGH                       ; 1                                ; Untyped              ;
; E0_HIGH                       ; 1                                ; Untyped              ;
; E1_HIGH                       ; 1                                ; Untyped              ;
; E2_HIGH                       ; 1                                ; Untyped              ;
; E3_HIGH                       ; 1                                ; Untyped              ;
; L0_LOW                        ; 1                                ; Untyped              ;
; L1_LOW                        ; 1                                ; Untyped              ;
; G0_LOW                        ; 1                                ; Untyped              ;
; G1_LOW                        ; 1                                ; Untyped              ;
; G2_LOW                        ; 1                                ; Untyped              ;
; G3_LOW                        ; 1                                ; Untyped              ;
; E0_LOW                        ; 1                                ; Untyped              ;
; E1_LOW                        ; 1                                ; Untyped              ;
; E2_LOW                        ; 1                                ; Untyped              ;
; E3_LOW                        ; 1                                ; Untyped              ;
; L0_INITIAL                    ; 1                                ; Untyped              ;
; L1_INITIAL                    ; 1                                ; Untyped              ;
; G0_INITIAL                    ; 1                                ; Untyped              ;
; G1_INITIAL                    ; 1                                ; Untyped              ;
; G2_INITIAL                    ; 1                                ; Untyped              ;
; G3_INITIAL                    ; 1                                ; Untyped              ;
; E0_INITIAL                    ; 1                                ; Untyped              ;
; E1_INITIAL                    ; 1                                ; Untyped              ;
; E2_INITIAL                    ; 1                                ; Untyped              ;
; E3_INITIAL                    ; 1                                ; Untyped              ;
; L0_MODE                       ; BYPASS                           ; Untyped              ;
; L1_MODE                       ; BYPASS                           ; Untyped              ;
; G0_MODE                       ; BYPASS                           ; Untyped              ;
; G1_MODE                       ; BYPASS                           ; Untyped              ;
; G2_MODE                       ; BYPASS                           ; Untyped              ;
; G3_MODE                       ; BYPASS                           ; Untyped              ;
; E0_MODE                       ; BYPASS                           ; Untyped              ;
; E1_MODE                       ; BYPASS                           ; Untyped              ;
; E2_MODE                       ; BYPASS                           ; Untyped              ;
; E3_MODE                       ; BYPASS                           ; Untyped              ;
; L0_PH                         ; 0                                ; Untyped              ;
; L1_PH                         ; 0                                ; Untyped              ;
; G0_PH                         ; 0                                ; Untyped              ;
; G1_PH                         ; 0                                ; Untyped              ;
; G2_PH                         ; 0                                ; Untyped              ;
; G3_PH                         ; 0                                ; Untyped              ;
; E0_PH                         ; 0                                ; Untyped              ;
; E1_PH                         ; 0                                ; Untyped              ;
; E2_PH                         ; 0                                ; Untyped              ;
; E3_PH                         ; 0                                ; Untyped              ;
; M_PH                          ; 0                                ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped              ;
; CLK0_COUNTER                  ; G0                               ; Untyped              ;
; CLK1_COUNTER                  ; G0                               ; Untyped              ;
; CLK2_COUNTER                  ; G0                               ; Untyped              ;
; CLK3_COUNTER                  ; G0                               ; Untyped              ;
; CLK4_COUNTER                  ; G0                               ; Untyped              ;
; CLK5_COUNTER                  ; G0                               ; Untyped              ;
; CLK6_COUNTER                  ; E0                               ; Untyped              ;
; CLK7_COUNTER                  ; E1                               ; Untyped              ;
; CLK8_COUNTER                  ; E2                               ; Untyped              ;
; CLK9_COUNTER                  ; E3                               ; Untyped              ;
; L0_TIME_DELAY                 ; 0                                ; Untyped              ;
; L1_TIME_DELAY                 ; 0                                ; Untyped              ;
; G0_TIME_DELAY                 ; 0                                ; Untyped              ;
; G1_TIME_DELAY                 ; 0                                ; Untyped              ;
; G2_TIME_DELAY                 ; 0                                ; Untyped              ;
; G3_TIME_DELAY                 ; 0                                ; Untyped              ;
; E0_TIME_DELAY                 ; 0                                ; Untyped              ;
; E1_TIME_DELAY                 ; 0                                ; Untyped              ;
; E2_TIME_DELAY                 ; 0                                ; Untyped              ;
; E3_TIME_DELAY                 ; 0                                ; Untyped              ;
; M_TIME_DELAY                  ; 0                                ; Untyped              ;
; N_TIME_DELAY                  ; 0                                ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped              ;
; ENABLE0_COUNTER               ; L0                               ; Untyped              ;
; ENABLE1_COUNTER               ; L0                               ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped              ;
; LOOP_FILTER_C                 ; 5                                ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped              ;
; VCO_POST_SCALE                ; 0                                ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped              ;
; M_TEST_SOURCE                 ; 5                                ; Untyped              ;
; C0_TEST_SOURCE                ; 5                                ; Untyped              ;
; C1_TEST_SOURCE                ; 5                                ; Untyped              ;
; C2_TEST_SOURCE                ; 5                                ; Untyped              ;
; C3_TEST_SOURCE                ; 5                                ; Untyped              ;
; C4_TEST_SOURCE                ; 5                                ; Untyped              ;
; C5_TEST_SOURCE                ; 5                                ; Untyped              ;
; C6_TEST_SOURCE                ; 5                                ; Untyped              ;
; C7_TEST_SOURCE                ; 5                                ; Untyped              ;
; C8_TEST_SOURCE                ; 5                                ; Untyped              ;
; C9_TEST_SOURCE                ; 5                                ; Untyped              ;
; CBXI_PARAMETER                ; VGA_PLL_148MHz_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped              ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fsm:vga_driver                                            ;
+----------------+----------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                      ; Type         ;
+----------------+----------------------------------------------------------------------------+--------------+
; vga_res        ; A(A(D"1920",D"88",D"44",D"148"),A(D"1080",D"4",D"5",D"36"),E"active_high") ; Array/Record ;
+----------------+----------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:engine ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; num_stages     ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage ;
+----------------+-------------------------------+----------------------------------------------------+
; Parameter Name ; Value                         ; Type                                               ;
+----------------+-------------------------------+----------------------------------------------------+
; threshold      ; 00000000100000000000000000000 ; Unsigned Binary                                    ;
; stage_number   ; 0                             ; Signed Integer                                     ;
+----------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:1:stage ;
+----------------+-------------------------------+----------------------------------------------------+
; Parameter Name ; Value                         ; Type                                               ;
+----------------+-------------------------------+----------------------------------------------------+
; threshold      ; 00000000100000000000000000000 ; Unsigned Binary                                    ;
; stage_number   ; 1                             ; Signed Integer                                     ;
+----------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                       ;
+------------------------------------------------+----------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 29       ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 29       ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 58       ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 58       ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                    ;
; LATENCY                                        ; 0        ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                    ;
; USE_EAB                                        ; OFF      ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; mult_9hs ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                    ;
+------------------------------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                       ;
+------------------------------------------------+----------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 29       ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 29       ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 58       ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 58       ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                    ;
; LATENCY                                        ; 0        ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                    ;
; USE_EAB                                        ; OFF      ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; mult_9hs ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                    ;
+------------------------------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 29       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 40       ; Untyped             ;
; LPM_WIDTHR                                     ; 40       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 29       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 40       ; Untyped             ;
; LPM_WIDTHR                                     ; 40       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bks ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; VGA_PLL_148MHz:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                     ;
; Entity Instance                       ; pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 29                                                                    ;
;     -- LPM_WIDTHB                     ; 29                                                                    ;
;     -- LPM_WIDTHP                     ; 58                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 29                                                                    ;
;     -- LPM_WIDTHB                     ; 29                                                                    ;
;     -- LPM_WIDTHP                     ; 58                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; lpm_mult:Mult0                                                        ;
;     -- LPM_WIDTHA                     ; 29                                                                    ;
;     -- LPM_WIDTHB                     ; 11                                                                    ;
;     -- LPM_WIDTHP                     ; 40                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; lpm_mult:Mult1                                                        ;
;     -- LPM_WIDTHA                     ; 29                                                                    ;
;     -- LPM_WIDTHB                     ; 11                                                                    ;
;     -- LPM_WIDTHP                     ; 40                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:engine|pipeline_stage:\stage_generate:1:stage"                                                       ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; stage_output.z                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stage_output.c                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stage_output.stage_data[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stage_output.stage_overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:engine|pipeline_stage:\stage_generate:0:stage" ;
+----------------------------+-------+----------+------------------------------------+
; Port                       ; Type  ; Severity ; Details                            ;
+----------------------------+-------+----------+------------------------------------+
; stage_input.stage_data     ; Input ; Info     ; Stuck at GND                       ;
; stage_input.stage_overflow ; Input ; Info     ; Stuck at GND                       ;
; stage_input.stage_valid    ; Input ; Info     ; Stuck at VCC                       ;
+----------------------------+-------+----------+------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pipeline:engine" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fsm:vga_driver"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; point ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                                                           ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_PLL_148MHz:pll"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 195                         ;
;     CLR               ; 130                         ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 62                          ;
; cycloneiii_lcell_comb ; 759                         ;
;     arith             ; 424                         ;
;         2 data inputs ; 257                         ;
;         3 data inputs ; 167                         ;
;     normal            ; 335                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 139                         ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.40                       ;
; Average LUT depth     ; 8.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Nov 18 13:40:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_3 -c Project_3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file global_clock_mgmt/synthesis/global_clock_mgmt.vhd
    Info (12022): Found design unit 1: global_clock_mgmt-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd Line: 16
    Info (12023): Found entity 1: global_clock_mgmt File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v
    Info (12023): Found entity 1: global_clock_mgmt_altclkctrl_0_sub File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: global_clock_mgmt_altclkctrl_0 File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v Line: 90
Info (12021): Found 2 design units, including 0 entities, in source file ADS/ads_fixed.vhd
    Info (12022): Found design unit 1: ads_fixed File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 7
    Info (12022): Found design unit 2: ads_fixed-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 60
Info (12021): Found 2 design units, including 0 entities, in source file ADS/ads_complex.vhd
    Info (12022): Found design unit 1: ads_complex_pkg File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_complex.vhd Line: 6
    Info (12022): Found design unit 2: ads_complex_pkg-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_complex.vhd Line: 52
Info (12021): Found 2 design units, including 0 entities, in source file VGA/vga_data.vhd
    Info (12022): Found design unit 1: vga_data File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_data.vhd Line: 4
    Info (12022): Found design unit 2: vga_data-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_data.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file VGA/vga_fsm.vhd
    Info (12022): Found design unit 1: vga_fsm-fsm File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_fsm.vhd Line: 23
    Info (12023): Found entity 1: vga_fsm File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_fsm.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file VGA/vga_pkg.vhd
    Info (12022): Found design unit 1: vga_pkg File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_pkg.vhd Line: 7
    Info (12022): Found design unit 2: vga_pkg-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_pkg.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file VGA_PLL.vhd
    Info (12022): Found design unit 1: vga_pll-SYN File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL.vhd Line: 54
    Info (12023): Found entity 1: VGA_PLL File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: toplevel-arch File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 39
    Info (12023): Found entity 1: toplevel File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 20
Info (12021): Found 2 design units, including 0 entities, in source file project_extras.vhd
    Info (12022): Found design unit 1: project_extras File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/project_extras.vhd Line: 4
    Info (12022): Found design unit 2: project_extras-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/project_extras.vhd Line: 44
Info (12021): Found 2 design units, including 0 entities, in source file mandlebrot_pkg.vhd
    Info (12022): Found design unit 1: mandlebrot_pkg File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/mandlebrot_pkg.vhd Line: 14
    Info (12022): Found design unit 2: mandlebrot_pkg-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/mandlebrot_pkg.vhd Line: 1286
Info (12021): Found 2 design units, including 1 entities, in source file pipeline.vhd
    Info (12022): Found design unit 1: pipeline-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd Line: 28
    Info (12023): Found entity 1: pipeline File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_stage.vhd
    Info (12022): Found design unit 1: pipeline_stage-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline_stage.vhd Line: 26
    Info (12023): Found entity 1: pipeline_stage File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline_stage.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file Vga_Pll_40MHz.vhd
    Info (12022): Found design unit 1: vga_pll_40mhz-SYN File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/Vga_Pll_40MHz.vhd Line: 54
    Info (12023): Found entity 1: Vga_Pll_40MHz File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/Vga_Pll_40MHz.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file VGA_PLL_148MHz.vhd
    Info (12022): Found design unit 1: vga_pll_148mhz-SYN File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd Line: 54
    Info (12023): Found entity 1: VGA_PLL_148MHz File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file seed_fsm.vhd
    Info (12022): Found design unit 1: seed_fsm-fsm File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/seed_fsm.vhd Line: 17
    Info (12023): Found entity 1: seed_fsm File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/seed_fsm.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-arch File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/edge_detector.vhd Line: 13
    Info (12023): Found entity 1: edge_detector File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/edge_detector.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file clock_manager/clock_pkg.vhd
    Info (12022): Found design unit 1: clock_pkg File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_pkg.vhd Line: 4
    Info (12022): Found design unit 2: clock_pkg-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file clock_manager/clock_mgmt_altclkctrl_0.v
    Info (12023): Found entity 1: clock_mgmt_altclkctrl_0_sub File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clock_mgmt_altclkctrl_0 File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt_altclkctrl_0.v Line: 90
Info (12021): Found 2 design units, including 1 entities, in source file clock_manager/clock_mgmt.vhd
    Info (12022): Found design unit 1: clock_mgmt-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt.vhd Line: 16
    Info (12023): Found entity 1: clock_mgmt File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt.vhd Line: 9
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhd(45): object "point" assigned a value but never read File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 45
Info (12128): Elaborating entity "edge_detector" for hierarchy "edge_detector:edge_det" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 66
Info (12128): Elaborating entity "seed_fsm" for hierarchy "seed_fsm:seed_driver" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 74
Info (12128): Elaborating entity "VGA_PLL_148MHz" for hierarchy "VGA_PLL_148MHz:pll" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 82
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_PLL_148MHz:pll|altpll:altpll_component" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "VGA_PLL_148MHz:pll|altpll:altpll_component" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd Line: 141
Info (12133): Instantiated megafunction "VGA_PLL_148MHz:pll|altpll:altpll_component" with the following parameter: File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_PLL_148MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/VGA_PLL_148MHz_altpll.v
    Info (12023): Found entity 1: VGA_PLL_148MHz_altpll File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/VGA_PLL_148MHz_altpll.v Line: 31
Info (12128): Elaborating entity "VGA_PLL_148MHz_altpll" for hierarchy "VGA_PLL_148MHz:pll|altpll:altpll_component|VGA_PLL_148MHz_altpll:auto_generated" File: /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "global_clock_mgmt" for hierarchy "global_clock_mgmt:clock_manager" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 89
Info (12128): Elaborating entity "global_clock_mgmt_altclkctrl_0" for hierarchy "global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd Line: 26
Info (12128): Elaborating entity "global_clock_mgmt_altclkctrl_0_sub" for hierarchy "global_clock_mgmt:clock_manager|global_clock_mgmt_altclkctrl_0:altclkctrl_0|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v Line: 113
Info (12128): Elaborating entity "vga_fsm" for hierarchy "vga_fsm:vga_driver" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 95
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:engine" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 109
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "pipeline:engine|pipeline_stage:\stage_generate:0:stage" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd Line: 51
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "pipeline:engine|pipeline_stage:\stage_generate:1:stage" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd Line: 51
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipeline:engine|pipeline_stage:\stage_generate:0:stage|Mult1" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipeline:engine|pipeline_stage:\stage_generate:0:stage|Mult0" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
Info (12130): Elaborated megafunction instantiation "pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
Info (12133): Instantiated megafunction "pipeline:engine|pipeline_stage:\stage_generate:0:stage|lpm_mult:Mult1" with the following parameter: File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "29"
    Info (12134): Parameter "LPM_WIDTHP" = "58"
    Info (12134): Parameter "LPM_WIDTHR" = "58"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf
    Info (12023): Found entity 1: mult_9hs File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_9hs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bks.tdf
    Info (12023): Found entity 1: mult_bks File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_bks.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd Line: 328
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 590 buffer(s)
    Info (13019): Ignored 590 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_red[1]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
    Warning (13410): Pin "vga_red[2]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
    Warning (13410): Pin "vga_red[3]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
    Warning (13410): Pin "vga_green[1]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
    Warning (13410): Pin "vga_green[2]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
    Warning (13410): Pin "vga_green[3]" is stuck at GND File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 158
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "toggle" File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd Line: 29
Info (21057): Implemented 862 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 819 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Fri Nov 18 13:41:01 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:42


