Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 22:08:36 2022
| Host         : ethan-A320M-S2H running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   4           
XDCH-2     Warning           Same min and max delay values on IO port        49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.223        0.000                      0                 2439        0.059        0.000                      0                 2439        4.500        0.000                       0                  1646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1                                                                                                                                                        8.408        0.000                       0                     1  
tio_clkin           2.668        0.000                      0                 1190        0.135        0.000                      0                 1190        4.500        0.000                       0                   921  
usb_clk             2.365        0.000                      0                  855        0.059        0.000                      0                  855        4.500        0.000                       0                   724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
usb_clk       tio_clkin           0.223        0.000                      0                  264        0.161        0.000                      0                  264  
tio_clkin     usb_clk             7.618        0.000                      0                  130        0.114        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I0



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.295ns (17.817%)  route 5.973ns (82.183%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.115    10.164 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.653    10.817    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X69Y71         LUT6 (Prop_lut6_I2_O)        0.275    11.092 r  aes_core/state[12]_i_2/O
                         net (fo=2, routed)           0.753    11.845    aes_core/ks_inst/data_o_reg[12]
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.105    11.950 r  aes_core/ks_inst/state[12]_i_1/O
                         net (fo=1, routed)           0.000    11.950    aes_core/p_1_in[12]
    SLICE_X73Y76         FDRE                                         r  aes_core/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.322    14.399    aes_core/CLK
    SLICE_X73Y76         FDRE                                         r  aes_core/state_reg[12]/C
                         clock pessimism              0.225    14.624    
                         clock uncertainty           -0.035    14.588    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.030    14.618    aes_core/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.295ns (18.015%)  route 5.893ns (81.985%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.115    10.164 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.653    10.817    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X69Y71         LUT6 (Prop_lut6_I2_O)        0.275    11.092 r  aes_core/state[12]_i_2/O
                         net (fo=2, routed)           0.674    11.765    aes_core/ks_inst/data_o_reg[12]
    SLICE_X72Y76         LUT4 (Prop_lut4_I1_O)        0.105    11.870 r  aes_core/ks_inst/data_o[12]_i_1/O
                         net (fo=1, routed)           0.000    11.870    aes_core/ks_inst_n_183
    SLICE_X72Y76         FDRE                                         r  aes_core/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.322    14.399    aes_core/CLK
    SLICE_X72Y76         FDRE                                         r  aes_core/data_o_reg[12]/C
                         clock pessimism              0.225    14.624    
                         clock uncertainty           -0.035    14.588    
    SLICE_X72Y76         FDRE (Setup_fdre_C_D)        0.032    14.620    aes_core/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.295ns (18.176%)  route 5.830ns (81.824%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.115    10.164 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.649    10.813    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X69Y71         LUT6 (Prop_lut6_I2_O)        0.275    11.088 r  aes_core/state[11]_i_2/O
                         net (fo=2, routed)           0.614    11.701    aes_core/ks_inst/data_o_reg[11]
    SLICE_X75Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.806 r  aes_core/ks_inst/state[11]_i_1/O
                         net (fo=1, routed)           0.000    11.806    aes_core/p_1_in[11]
    SLICE_X75Y75         FDRE                                         r  aes_core/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.323    14.400    aes_core/CLK
    SLICE_X75Y75         FDRE                                         r  aes_core/state_reg[11]/C
                         clock pessimism              0.225    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X75Y75         FDRE (Setup_fdre_C_D)        0.030    14.619    aes_core/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 1.295ns (18.143%)  route 5.843ns (81.857%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.115    10.164 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.649    10.813    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X69Y71         LUT6 (Prop_lut6_I2_O)        0.275    11.088 r  aes_core/state[11]_i_2/O
                         net (fo=2, routed)           0.627    11.714    aes_core/ks_inst/data_o_reg[11]
    SLICE_X74Y75         LUT4 (Prop_lut4_I1_O)        0.105    11.819 r  aes_core/ks_inst/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    11.819    aes_core/ks_inst_n_184
    SLICE_X74Y75         FDRE                                         r  aes_core/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.323    14.400    aes_core/CLK
    SLICE_X74Y75         FDRE                                         r  aes_core/data_o_reg[11]/C
                         clock pessimism              0.225    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X74Y75         FDRE (Setup_fdre_C_D)        0.072    14.661    aes_core/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 aes_core/state_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.010ns (14.535%)  route 5.939ns (85.465%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.434     4.670    aes_core/CLK
    SLICE_X73Y79         FDRE                                         r  aes_core/state_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.348     5.018 r  aes_core/state_reg[102]/Q
                         net (fo=47, routed)          1.817     6.835    aes_core/state__0[102]
    SLICE_X72Y74         LUT6 (Prop_lut6_I1_O)        0.242     7.077 r  aes_core/data_o[71]_i_10/O
                         net (fo=1, routed)           0.353     7.430    aes_core/data_o[71]_i_10_n_0
    SLICE_X72Y74         LUT4 (Prop_lut4_I3_O)        0.105     7.535 r  aes_core/data_o[71]_i_6/O
                         net (fo=1, routed)           0.553     8.089    aes_core/data_o[71]_i_6_n_0
    SLICE_X71Y75         LUT6 (Prop_lut6_I3_O)        0.105     8.194 r  aes_core/data_o[71]_i_2/O
                         net (fo=11, routed)          1.889    10.082    aes_core/sbb_o_96[7]
    SLICE_X86Y78         LUT6 (Prop_lut6_I2_O)        0.105    10.187 r  aes_core/data_o[95]_i_3/O
                         net (fo=1, routed)           0.552    10.739    aes_core/ks_inst/data_o_reg[95]_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I3_O)        0.105    10.844 r  aes_core/ks_inst/data_o[95]_i_1/O
                         net (fo=2, routed)           0.774    11.618    aes_core/D[49]
    SLICE_X81Y74         FDRE                                         r  aes_core/data_o_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.330    14.407    aes_core/CLK
    SLICE_X81Y74         FDRE                                         r  aes_core/data_o_reg[95]/C
                         clock pessimism              0.225    14.632    
                         clock uncertainty           -0.035    14.596    
    SLICE_X81Y74         FDRE (Setup_fdre_C_D)       -0.039    14.557    aes_core/data_o_reg[95]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 aes_core/state_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 1.125ns (16.144%)  route 5.844ns (83.856%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.434     4.670    aes_core/CLK
    SLICE_X73Y79         FDRE                                         r  aes_core/state_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.348     5.018 r  aes_core/state_reg[102]/Q
                         net (fo=47, routed)          1.817     6.835    aes_core/state__0[102]
    SLICE_X72Y74         LUT6 (Prop_lut6_I1_O)        0.242     7.077 r  aes_core/data_o[71]_i_10/O
                         net (fo=1, routed)           0.353     7.430    aes_core/data_o[71]_i_10_n_0
    SLICE_X72Y74         LUT4 (Prop_lut4_I3_O)        0.105     7.535 r  aes_core/data_o[71]_i_6/O
                         net (fo=1, routed)           0.553     8.089    aes_core/data_o[71]_i_6_n_0
    SLICE_X71Y75         LUT6 (Prop_lut6_I3_O)        0.105     8.194 r  aes_core/data_o[71]_i_2/O
                         net (fo=11, routed)          1.889    10.082    aes_core/sbb_o_96[7]
    SLICE_X86Y78         LUT6 (Prop_lut6_I2_O)        0.105    10.187 r  aes_core/data_o[95]_i_3/O
                         net (fo=1, routed)           0.552    10.739    aes_core/ks_inst/data_o_reg[95]_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I3_O)        0.105    10.844 r  aes_core/ks_inst/data_o[95]_i_1/O
                         net (fo=2, routed)           0.679    11.523    U_reg_aes/U_go_pulse/state_reg[119]_0[49]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.115    11.638 r  U_reg_aes/U_go_pulse/state[95]_i_1/O
                         net (fo=1, routed)           0.000    11.638    aes_core/state_reg[119]_0[49]
    SLICE_X85Y78         FDRE                                         r  aes_core/state_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.338    14.415    aes_core/CLK
    SLICE_X85Y78         FDRE                                         r  aes_core/state_reg[95]/C
                         clock pessimism              0.225    14.640    
                         clock uncertainty           -0.035    14.604    
    SLICE_X85Y78         FDRE (Setup_fdre_C_D)        0.069    14.673    aes_core/state_reg[95]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 1.010ns (14.754%)  route 5.836ns (85.246%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT5 (Prop_lut5_I1_O)        0.105    10.154 r  aes_core/state[8]_i_2/O
                         net (fo=2, routed)           1.268    11.422    aes_core/ks_inst/data_o_reg[8]
    SLICE_X86Y76         LUT4 (Prop_lut4_I1_O)        0.105    11.527 r  aes_core/ks_inst/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    11.527    aes_core/ks_inst_n_187
    SLICE_X86Y76         FDRE                                         r  aes_core/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.338    14.415    aes_core/CLK
    SLICE_X86Y76         FDRE                                         r  aes_core/data_o_reg[8]/C
                         clock pessimism              0.225    14.640    
                         clock uncertainty           -0.035    14.604    
    SLICE_X86Y76         FDRE (Setup_fdre_C_D)        0.030    14.634    aes_core/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 aes_core/state_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.010ns (15.020%)  route 5.715ns (84.980%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.434     4.670    aes_core/CLK
    SLICE_X73Y79         FDRE                                         r  aes_core/state_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.348     5.018 r  aes_core/state_reg[102]/Q
                         net (fo=47, routed)          1.817     6.835    aes_core/state__0[102]
    SLICE_X72Y74         LUT6 (Prop_lut6_I1_O)        0.242     7.077 r  aes_core/data_o[71]_i_10/O
                         net (fo=1, routed)           0.353     7.430    aes_core/data_o[71]_i_10_n_0
    SLICE_X72Y74         LUT4 (Prop_lut4_I3_O)        0.105     7.535 r  aes_core/data_o[71]_i_6/O
                         net (fo=1, routed)           0.553     8.089    aes_core/data_o[71]_i_6_n_0
    SLICE_X71Y75         LUT6 (Prop_lut6_I3_O)        0.105     8.194 r  aes_core/data_o[71]_i_2/O
                         net (fo=11, routed)          1.802     9.995    aes_core/sbb_o_96[7]
    SLICE_X86Y77         LUT6 (Prop_lut6_I2_O)        0.105    10.100 r  aes_core/data_o[87]_i_3/O
                         net (fo=1, routed)           0.356    10.457    aes_core/ks_inst/data_o_reg[87]_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I3_O)        0.105    10.562 r  aes_core/ks_inst/data_o[87]_i_1/O
                         net (fo=2, routed)           0.833    11.394    aes_core/D[44]
    SLICE_X79Y77         FDRE                                         r  aes_core/data_o_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.329    14.406    aes_core/CLK
    SLICE_X79Y77         FDRE                                         r  aes_core/data_o_reg[87]/C
                         clock pessimism              0.225    14.631    
                         clock uncertainty           -0.035    14.595    
    SLICE_X79Y77         FDRE (Setup_fdre_C_D)       -0.027    14.568    aes_core/data_o_reg[87]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.295ns (19.232%)  route 5.438ns (80.768%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.115    10.164 r  aes_core/state[12]_i_4/O
                         net (fo=3, routed)           0.220    10.384    aes_core/subbytes_pst.subbytes_pst_encrypt.b185_out[7]
    SLICE_X71Y72         LUT6 (Prop_lut6_I2_O)        0.275    10.659 r  aes_core/state[9]_i_2/O
                         net (fo=2, routed)           0.651    11.310    aes_core/ks_inst/data_o_reg[9]
    SLICE_X75Y74         LUT4 (Prop_lut4_I1_O)        0.105    11.415 r  aes_core/ks_inst/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.415    aes_core/ks_inst_n_186
    SLICE_X75Y74         FDRE                                         r  aes_core/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.323    14.400    aes_core/CLK
    SLICE_X75Y74         FDRE                                         r  aes_core/data_o_reg[9]/C
                         clock pessimism              0.225    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X75Y74         FDRE (Setup_fdre_C_D)        0.030    14.619    aes_core/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 aes_core/state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.010ns (14.853%)  route 5.790ns (85.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 14.412 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.446     4.682    aes_core/CLK
    SLICE_X85Y77         FDRE                                         r  aes_core/state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.348     5.030 r  aes_core/state_reg[72]/Q
                         net (fo=59, routed)          2.504     7.534    aes_core/state__0[72]
    SLICE_X68Y63         LUT6 (Prop_lut6_I0_O)        0.242     7.776 r  aes_core/state[15]_i_31/O
                         net (fo=1, routed)           0.506     8.282    aes_core/state[15]_i_31_n_0
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.105     8.387 r  aes_core/state[15]_i_17/O
                         net (fo=1, routed)           0.398     8.785    aes_core/state[15]_i_17_n_0
    SLICE_X69Y63         LUT6 (Prop_lut6_I3_O)        0.105     8.890 r  aes_core/state[15]_i_6/O
                         net (fo=10, routed)          1.159    10.049    aes_core/sbb_o_72[7]
    SLICE_X71Y72         LUT5 (Prop_lut5_I1_O)        0.105    10.154 r  aes_core/state[8]_i_2/O
                         net (fo=2, routed)           1.223    11.377    aes_core/ks_inst/data_o_reg[8]
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.482 r  aes_core/ks_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.482    aes_core/p_1_in[8]
    SLICE_X84Y75         FDRE                                         r  aes_core/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.335    14.412    aes_core/CLK
    SLICE_X84Y75         FDRE                                         r  aes_core/state_reg[8]/C
                         clock pessimism              0.243    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.074    14.693    aes_core/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.189ns (67.634%)  route 0.090ns (32.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.595     1.543    U_reg_aes/CLK
    SLICE_X81Y83         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  U_reg_aes/reg_crypt_key_crypt_reg[39]/Q
                         net (fo=2, routed)           0.090     1.775    aes_core/ks_inst/state_reg[244]_0[38]
    SLICE_X80Y83         LUT5 (Prop_lut5_I0_O)        0.048     1.823 r  aes_core/ks_inst/state[167]_i_1/O
                         net (fo=1, routed)           0.000     1.823    aes_core/ks_inst/state[167]_i_1_n_0
    SLICE_X80Y83         FDRE                                         r  aes_core/ks_inst/state_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.865     2.059    aes_core/ks_inst/CLK
    SLICE_X80Y83         FDRE                                         r  aes_core/ks_inst/state_reg[167]/C
                         clock pessimism             -0.503     1.556    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.131     1.687    aes_core/ks_inst/state_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.599     1.547    U_reg_aes/U_go_pulse/CLK
    SLICE_X81Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.688 f  U_reg_aes/U_go_pulse/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.775    U_reg_aes/U_go_pulse/dst_req_r
    SLICE_X80Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  U_reg_aes/U_go_pulse/dst_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.820    U_reg_aes/U_go_pulse/dst_pulse0
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.870     2.065    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/C
                         clock pessimism             -0.505     1.560    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.120     1.680    U_reg_aes/U_go_pulse/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.582     1.530    U_reg_aes/CLK
    SLICE_X77Y75         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y75         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  U_reg_aes/reg_crypt_textin_crypt_reg[10]/Q
                         net (fo=1, routed)           0.090     1.762    aes_core/ks_inst/state_reg[127][10]
    SLICE_X76Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  aes_core/ks_inst/state[10]_i_1/O
                         net (fo=1, routed)           0.000     1.807    aes_core/p_1_in[10]
    SLICE_X76Y75         FDRE                                         r  aes_core/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.852     2.046    aes_core/CLK
    SLICE_X76Y75         FDRE                                         r  aes_core/state_reg[10]/C
                         clock pessimism             -0.503     1.543    
    SLICE_X76Y75         FDRE (Hold_fdre_C_D)         0.121     1.664    aes_core/state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.595     1.543    U_reg_aes/CLK
    SLICE_X81Y83         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  U_reg_aes/reg_crypt_key_crypt_reg[39]/Q
                         net (fo=2, routed)           0.090     1.775    aes_core/ks_inst/state_reg[244]_0[38]
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  aes_core/ks_inst/ks_o[39]_i_1/O
                         net (fo=1, routed)           0.000     1.820    aes_core/ks_inst/p_1_in[39]
    SLICE_X80Y83         FDRE                                         r  aes_core/ks_inst/ks_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.865     2.059    aes_core/ks_inst/CLK
    SLICE_X80Y83         FDRE                                         r  aes_core/ks_inst/ks_o_reg[39]/C
                         clock pessimism             -0.503     1.556    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.121     1.677    aes_core/ks_inst/ks_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.596     1.544    U_reg_aes/CLK
    SLICE_X79Y89         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  U_reg_aes/reg_crypt_key_crypt_reg[17]/Q
                         net (fo=2, routed)           0.097     1.782    aes_core/ks_inst/state_reg[244]_0[17]
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  aes_core/ks_inst/ks_o[17]_i_1/O
                         net (fo=1, routed)           0.000     1.827    aes_core/ks_inst/p_1_in[17]
    SLICE_X78Y89         FDRE                                         r  aes_core/ks_inst/ks_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.868     2.062    aes_core/ks_inst/CLK
    SLICE_X78Y89         FDRE                                         r  aes_core/ks_inst/ks_o_reg[17]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X78Y89         FDRE (Hold_fdre_C_D)         0.120     1.677    aes_core/ks_inst/ks_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.564     1.512    U_reg_aes/CLK
    SLICE_X71Y89         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_reg_aes/reg_crypt_key_crypt_reg[108]/Q
                         net (fo=2, routed)           0.101     1.754    aes_core/ks_inst/state_reg[244]_0[62]
    SLICE_X70Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  aes_core/ks_inst/ks_o[108]_i_1/O
                         net (fo=1, routed)           0.000     1.799    aes_core/ks_inst/p_1_in[108]
    SLICE_X70Y89         FDRE                                         r  aes_core/ks_inst/ks_o_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.836     2.030    aes_core/ks_inst/CLK
    SLICE_X70Y89         FDRE                                         r  aes_core/ks_inst/ks_o_reg[108]/C
                         clock pessimism             -0.505     1.525    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121     1.646    aes_core/ks_inst/ks_o_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.251%)  route 0.124ns (46.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.582     1.530    aes_core/CLK
    SLICE_X75Y74         FDRE                                         r  aes_core/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  aes_core/data_o_reg[9]/Q
                         net (fo=1, routed)           0.124     1.795    U_reg_aes/reg_crypt_cipherout_reg[127]_0[9]
    SLICE_X72Y74         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.849     2.043    U_reg_aes/CLK
    SLICE_X72Y74         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[9]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.075     1.638    U_reg_aes/reg_crypt_cipherout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_aes/go_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.595     1.543    U_reg_aes/CLK
    SLICE_X88Y130        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.164     1.707 r  U_reg_aes/go_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.763    U_reg_aes/go_pipe[0]
    SLICE_X88Y130        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.864     2.059    U_reg_aes/CLK
    SLICE_X88Y130        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.060     1.603    U_reg_aes/go_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.557     1.505    aes_core/CLK
    SLICE_X69Y79         FDRE                                         r  aes_core/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aes_core/data_o_reg[3]/Q
                         net (fo=1, routed)           0.100     1.747    U_reg_aes/reg_crypt_cipherout_reg[127]_0[3]
    SLICE_X71Y79         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.827     2.021    U_reg_aes/CLK
    SLICE_X71Y79         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[3]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.066     1.585    U_reg_aes/reg_crypt_cipherout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.251%)  route 0.124ns (46.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.585     1.533    aes_core/CLK
    SLICE_X75Y72         FDRE                                         r  aes_core/data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aes_core/data_o_reg[24]/Q
                         net (fo=1, routed)           0.124     1.798    U_reg_aes/reg_crypt_cipherout_reg[127]_0[24]
    SLICE_X72Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.852     2.046    U_reg_aes/CLK
    SLICE_X72Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[24]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.070     1.636    U_reg_aes/reg_crypt_cipherout_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   U_clocks/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X70Y76   U_reg_aes/done_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y130  U_reg_aes/go_pipe_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y130  U_reg_aes/go_pipe_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y100  U_reg_aes/go_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y118  U_reg_aes/go_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X72Y77   U_reg_aes/reg_crypt_cipherout_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y79   U_reg_aes/reg_crypt_cipherout_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X67Y75   U_reg_aes/reg_crypt_cipherout_reg[101]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y76   U_reg_aes/done_r_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y76   U_reg_aes/done_r_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y100  U_reg_aes/go_r_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y100  U_reg_aes/go_r_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y118  U_reg_aes/go_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y118  U_reg_aes/go_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y76   U_reg_aes/done_r_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y76   U_reg_aes/done_r_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y130  U_reg_aes/go_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y100  U_reg_aes/go_r_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y100  U_reg_aes/go_r_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y118  U_reg_aes/go_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y118  U_reg_aes/go_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.131ns (14.944%)  route 6.437ns (85.056%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.374 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         3.960     8.975    U_reg_aes/read_data_reg[0]_0[2]
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.105     9.080 r  U_reg_aes/read_data[1]_i_29/O
                         net (fo=1, routed)           0.000     9.080    U_reg_aes/read_data[1]_i_29_n_0
    SLICE_X88Y64         MUXF7 (Prop_muxf7_I0_O)      0.201     9.281 r  U_reg_aes/read_data_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     9.281    U_reg_aes/read_data_reg[1]_i_19_n_0
    SLICE_X88Y64         MUXF8 (Prop_muxf8_I0_O)      0.082     9.363 r  U_reg_aes/read_data_reg[1]_i_10/O
                         net (fo=1, routed)           1.291    10.654    U_reg_aes/read_data_reg[1]_i_10_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I4_O)        0.259    10.913 f  U_reg_aes/read_data[1]_i_4/O
                         net (fo=1, routed)           1.186    12.099    U_usb_reg_fe/read_data_reg[1]_1
    SLICE_X78Y93         LUT6 (Prop_lut6_I3_O)        0.105    12.204 r  U_usb_reg_fe/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.204    U_reg_aes/read_data_reg[7]_2[1]
    SLICE_X78Y93         FDRE                                         r  U_reg_aes/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.343    14.374    U_reg_aes/usb_clk_buf
    SLICE_X78Y93         FDRE                                         r  U_reg_aes/read_data_reg[1]/C
                         clock pessimism              0.158    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X78Y93         FDRE (Setup_fdre_C_D)        0.072    14.569    U_reg_aes/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 1.131ns (15.060%)  route 6.379ns (84.940%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         4.257     9.272    U_reg_aes/read_data_reg[0]_0[2]
    SLICE_X88Y65         LUT6 (Prop_lut6_I2_O)        0.105     9.377 r  U_reg_aes/read_data[7]_i_36/O
                         net (fo=1, routed)           0.000     9.377    U_reg_aes/read_data[7]_i_36_n_0
    SLICE_X88Y65         MUXF7 (Prop_muxf7_I0_O)      0.201     9.578 r  U_reg_aes/read_data_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.578    U_reg_aes/read_data_reg[7]_i_30_n_0
    SLICE_X88Y65         MUXF8 (Prop_muxf8_I0_O)      0.082     9.660 r  U_reg_aes/read_data_reg[7]_i_15/O
                         net (fo=1, routed)           1.102    10.763    U_reg_aes/read_data_reg[7]_i_15_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I5_O)        0.259    11.022 f  U_reg_aes/read_data[7]_i_5/O
                         net (fo=1, routed)           1.019    12.041    U_usb_reg_fe/read_data_reg[7]_2
    SLICE_X80Y92         LUT6 (Prop_lut6_I3_O)        0.105    12.146 r  U_usb_reg_fe/read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    12.146    U_reg_aes/read_data_reg[7]_2[7]
    SLICE_X80Y92         FDRE                                         r  U_reg_aes/read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.347    14.378    U_reg_aes/usb_clk_buf
    SLICE_X80Y92         FDRE                                         r  U_reg_aes/read_data_reg[7]/C
                         clock pessimism              0.158    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.072    14.573    U_reg_aes/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 1.100ns (15.049%)  route 6.210ns (84.951%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         3.816     8.831    U_reg_aes/read_data_reg[0]_0[2]
    SLICE_X84Y67         LUT6 (Prop_lut6_I2_O)        0.105     8.936 r  U_reg_aes/read_data[4]_i_40/O
                         net (fo=1, routed)           0.000     8.936    U_reg_aes/read_data[4]_i_40_n_0
    SLICE_X84Y67         MUXF7 (Prop_muxf7_I1_O)      0.178     9.114 r  U_reg_aes/read_data_reg[4]_i_24/O
                         net (fo=1, routed)           0.000     9.114    U_reg_aes/read_data_reg[4]_i_24_n_0
    SLICE_X84Y67         MUXF8 (Prop_muxf8_I1_O)      0.074     9.188 r  U_reg_aes/read_data_reg[4]_i_12/O
                         net (fo=1, routed)           1.266    10.454    U_reg_aes/read_data_reg[4]_i_12_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I4_O)        0.259    10.713 f  U_reg_aes/read_data[4]_i_4/O
                         net (fo=1, routed)           1.127    11.841    U_usb_reg_fe/read_data_reg[4]_4
    SLICE_X77Y93         LUT6 (Prop_lut6_I3_O)        0.105    11.946 r  U_usb_reg_fe/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.946    U_reg_aes/read_data_reg[7]_2[4]
    SLICE_X77Y93         FDRE                                         r  U_reg_aes/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.340    14.371    U_reg_aes/usb_clk_buf
    SLICE_X77Y93         FDRE                                         r  U_reg_aes/read_data_reg[4]/C
                         clock pessimism              0.158    14.530    
                         clock uncertainty           -0.035    14.494    
    SLICE_X77Y93         FDRE (Setup_fdre_C_D)        0.030    14.524    U_reg_aes/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 0.694ns (9.465%)  route 6.639ns (90.535%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 14.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.896     8.911    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.105     9.016 r  U_reg_aes/read_data[2]_i_7/O
                         net (fo=1, routed)           2.101    11.117    U_usb_reg_fe/read_data_reg[2]_0
    SLICE_X78Y87         LUT6 (Prop_lut6_I5_O)        0.105    11.222 r  U_usb_reg_fe/read_data[2]_i_3/O
                         net (fo=1, routed)           0.642    11.864    U_usb_reg_fe/read_data[2]_i_3_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I2_O)        0.105    11.969 r  U_usb_reg_fe/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.969    U_reg_aes/read_data_reg[7]_2[2]
    SLICE_X78Y91         FDRE                                         r  U_reg_aes/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.342    14.373    U_reg_aes/usb_clk_buf
    SLICE_X78Y91         FDRE                                         r  U_reg_aes/read_data_reg[2]/C
                         clock pessimism              0.158    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X78Y91         FDRE (Setup_fdre_C_D)        0.072    14.568    U_reg_aes/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.694ns (9.462%)  route 6.640ns (90.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.892     8.907    U_reg_aes/read_data_reg[0]_0[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     9.012 r  U_reg_aes/read_data[0]_i_8/O
                         net (fo=1, routed)           2.261    11.274    U_reg_aes/read_data[0]_i_8_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I1_O)        0.105    11.379 f  U_reg_aes/read_data[0]_i_4/O
                         net (fo=1, routed)           0.487    11.865    U_usb_reg_fe/read_data_reg[0]_0
    SLICE_X80Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.970 r  U_usb_reg_fe/read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.970    U_reg_aes/read_data_reg[7]_2[0]
    SLICE_X80Y93         FDRE                                         r  U_reg_aes/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.347    14.378    U_reg_aes/usb_clk_buf
    SLICE_X80Y93         FDRE                                         r  U_reg_aes/read_data_reg[0]/C
                         clock pessimism              0.158    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X80Y93         FDRE (Setup_fdre_C_D)        0.072    14.573    U_reg_aes/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.136ns (15.835%)  route 6.038ns (84.165%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.374 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         3.815     8.831    U_reg_aes/read_data_reg[0]_0[2]
    SLICE_X88Y68         LUT6 (Prop_lut6_I2_O)        0.105     8.936 r  U_reg_aes/read_data[3]_i_26/O
                         net (fo=1, routed)           0.000     8.936    U_reg_aes/read_data[3]_i_26_n_0
    SLICE_X88Y68         MUXF7 (Prop_muxf7_I1_O)      0.206     9.142 r  U_reg_aes/read_data_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     9.142    U_reg_aes/read_data_reg[3]_i_17_n_0
    SLICE_X88Y68         MUXF8 (Prop_muxf8_I0_O)      0.082     9.224 r  U_reg_aes/read_data_reg[3]_i_9/O
                         net (fo=1, routed)           0.986    10.209    U_reg_aes/read_data_reg[3]_i_9_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I4_O)        0.259    10.468 f  U_reg_aes/read_data[3]_i_3/O
                         net (fo=1, routed)           1.237    11.705    U_usb_reg_fe/read_data_reg[3]_1
    SLICE_X78Y92         LUT6 (Prop_lut6_I4_O)        0.105    11.810 r  U_usb_reg_fe/read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.810    U_reg_aes/read_data_reg[7]_2[3]
    SLICE_X78Y92         FDRE                                         r  U_reg_aes/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.343    14.374    U_reg_aes/usb_clk_buf
    SLICE_X78Y92         FDRE                                         r  U_reg_aes/read_data_reg[3]/C
                         clock pessimism              0.158    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X78Y92         FDRE (Setup_fdre_C_D)        0.076    14.573    U_reg_aes/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.110ns (15.565%)  route 6.021ns (84.435%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 14.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         4.182     9.197    U_reg_aes/read_data_reg[0]_0[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I2_O)        0.105     9.302 r  U_reg_aes/read_data[5]_i_38/O
                         net (fo=1, routed)           0.000     9.302    U_reg_aes/read_data[5]_i_38_n_0
    SLICE_X87Y64         MUXF7 (Prop_muxf7_I0_O)      0.178     9.480 r  U_reg_aes/read_data_reg[5]_i_23/O
                         net (fo=1, routed)           0.000     9.480    U_reg_aes/read_data_reg[5]_i_23_n_0
    SLICE_X87Y64         MUXF8 (Prop_muxf8_I1_O)      0.079     9.559 r  U_reg_aes/read_data_reg[5]_i_11/O
                         net (fo=1, routed)           1.060    10.620    U_reg_aes/read_data_reg[5]_i_11_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I4_O)        0.264    10.884 f  U_reg_aes/read_data[5]_i_4/O
                         net (fo=1, routed)           0.779    11.663    U_usb_reg_fe/read_data_reg[5]_3
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.105    11.768 r  U_usb_reg_fe/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.768    U_reg_aes/read_data_reg[7]_2[5]
    SLICE_X78Y91         FDRE                                         r  U_reg_aes/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.342    14.373    U_reg_aes/usb_clk_buf
    SLICE_X78Y91         FDRE                                         r  U_reg_aes/read_data_reg[5]/C
                         clock pessimism              0.158    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X78Y91         FDRE (Setup_fdre_C_D)        0.076    14.572    U_reg_aes/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 1.132ns (16.824%)  route 5.596ns (83.176%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.436     4.626    U_usb_reg_fe/usb_clk_buf
    SLICE_X88Y117        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.433     5.059 f  U_usb_reg_fe/usb_addr_r_reg[14]/Q
                         net (fo=1, routed)           0.839     5.898    U_usb_reg_fe/reg_address[7]
    SLICE_X88Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.003 f  U_usb_reg_fe/O_clksettings[4]_i_4/O
                         net (fo=1, routed)           1.295     7.298    U_usb_reg_fe/O_clksettings[4]_i_4_n_0
    SLICE_X87Y106        LUT5 (Prop_lut5_I0_O)        0.105     7.403 f  U_usb_reg_fe/O_clksettings[4]_i_3/O
                         net (fo=13, routed)          1.243     8.646    U_usb_reg_fe/O_clksettings[4]_i_3_n_0
    SLICE_X80Y95         LUT3 (Prop_lut3_I2_O)        0.115     8.761 r  U_usb_reg_fe/O_user_led_i_2/O
                         net (fo=2, routed)           0.352     9.113    U_usb_reg_fe/O_user_led_i_2_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.264     9.377 f  U_usb_reg_fe/reg_crypt_cipherin[95]_i_2/O
                         net (fo=37, routed)          0.809    10.185    U_usb_reg_fe/reg_crypt_cipherin[95]_i_2_n_0
    SLICE_X77Y96         LUT2 (Prop_lut2_I1_O)        0.110    10.295 r  U_usb_reg_fe/reg_crypt_cipherin[103]_i_1/O
                         net (fo=8, routed)           1.060    11.355    U_reg_aes/reg_crypt_cipherin_reg[103]_0
    SLICE_X77Y99         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.340    14.371    U_reg_aes/usb_clk_buf
    SLICE_X77Y99         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[103]/C
                         clock pessimism              0.158    14.530    
                         clock uncertainty           -0.035    14.494    
    SLICE_X77Y99         FDRE (Setup_fdre_C_CE)      -0.331    14.163    U_reg_aes/reg_crypt_cipherin_reg[103]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.130ns (16.845%)  route 5.578ns (83.155%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.436     4.626    U_usb_reg_fe/usb_clk_buf
    SLICE_X88Y117        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.433     5.059 f  U_usb_reg_fe/usb_addr_r_reg[14]/Q
                         net (fo=1, routed)           0.839     5.898    U_usb_reg_fe/reg_address[7]
    SLICE_X88Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.003 f  U_usb_reg_fe/O_clksettings[4]_i_4/O
                         net (fo=1, routed)           1.295     7.298    U_usb_reg_fe/O_clksettings[4]_i_4_n_0
    SLICE_X87Y106        LUT5 (Prop_lut5_I0_O)        0.105     7.403 f  U_usb_reg_fe/O_clksettings[4]_i_3/O
                         net (fo=13, routed)          1.243     8.646    U_usb_reg_fe/O_clksettings[4]_i_3_n_0
    SLICE_X80Y95         LUT3 (Prop_lut3_I2_O)        0.115     8.761 r  U_usb_reg_fe/O_user_led_i_2/O
                         net (fo=2, routed)           0.352     9.113    U_usb_reg_fe/O_user_led_i_2_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.264     9.377 f  U_usb_reg_fe/reg_crypt_cipherin[95]_i_2/O
                         net (fo=37, routed)          0.990    10.367    U_usb_reg_fe/reg_crypt_cipherin[95]_i_2_n_0
    SLICE_X75Y94         LUT2 (Prop_lut2_I1_O)        0.108    10.475 r  U_usb_reg_fe/reg_crypt_cipherin[63]_i_1/O
                         net (fo=8, routed)           0.860    11.334    U_reg_aes/reg_crypt_cipherin_reg[56]_0
    SLICE_X74Y98         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.340    14.371    U_reg_aes/usb_clk_buf
    SLICE_X74Y98         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[56]/C
                         clock pessimism              0.158    14.530    
                         clock uncertainty           -0.035    14.494    
    SLICE_X74Y98         FDRE (Setup_fdre_C_CE)      -0.306    14.188    U_reg_aes/reg_crypt_cipherin_reg[56]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.130ns (16.845%)  route 5.578ns (83.155%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.436     4.626    U_usb_reg_fe/usb_clk_buf
    SLICE_X88Y117        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.433     5.059 f  U_usb_reg_fe/usb_addr_r_reg[14]/Q
                         net (fo=1, routed)           0.839     5.898    U_usb_reg_fe/reg_address[7]
    SLICE_X88Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.003 f  U_usb_reg_fe/O_clksettings[4]_i_4/O
                         net (fo=1, routed)           1.295     7.298    U_usb_reg_fe/O_clksettings[4]_i_4_n_0
    SLICE_X87Y106        LUT5 (Prop_lut5_I0_O)        0.105     7.403 f  U_usb_reg_fe/O_clksettings[4]_i_3/O
                         net (fo=13, routed)          1.243     8.646    U_usb_reg_fe/O_clksettings[4]_i_3_n_0
    SLICE_X80Y95         LUT3 (Prop_lut3_I2_O)        0.115     8.761 r  U_usb_reg_fe/O_user_led_i_2/O
                         net (fo=2, routed)           0.352     9.113    U_usb_reg_fe/O_user_led_i_2_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.264     9.377 f  U_usb_reg_fe/reg_crypt_cipherin[95]_i_2/O
                         net (fo=37, routed)          0.990    10.367    U_usb_reg_fe/reg_crypt_cipherin[95]_i_2_n_0
    SLICE_X75Y94         LUT2 (Prop_lut2_I1_O)        0.108    10.475 r  U_usb_reg_fe/reg_crypt_cipherin[63]_i_1/O
                         net (fo=8, routed)           0.860    11.334    U_reg_aes/reg_crypt_cipherin_reg[56]_0
    SLICE_X74Y98         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.340    14.371    U_reg_aes/usb_clk_buf
    SLICE_X74Y98         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[58]/C
                         clock pessimism              0.158    14.530    
                         clock uncertainty           -0.035    14.494    
    SLICE_X74Y98         FDRE (Setup_fdre_C_CE)      -0.306    14.188    U_reg_aes/reg_crypt_cipherin_reg[58]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  2.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 usb_cen
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_cen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 1.347ns (46.801%)  route 1.531ns (53.199%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 r  usb_cen (IN)
                         net (fo=0)                   0.000     2.000    usb_cen
    A3                   IBUF (Prop_ibuf_I_O)         1.347     3.347 r  usb_cen_IBUF_inst/O
                         net (fo=2, routed)           1.531     4.877    U_usb_reg_fe/usb_cen_IBUF
    SLICE_X82Y101        FDRE                                         r  U_usb_reg_fe/usb_cen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.445     4.635    U_usb_reg_fe/usb_clk_buf
    SLICE_X82Y101        FDRE                                         r  U_usb_reg_fe/usb_cen_r_reg/C
                         clock pessimism              0.000     4.635    
                         clock uncertainty            0.035     4.671    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.148     4.819    U_usb_reg_fe/usb_cen_r_reg
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_aes/busy_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.597     1.496    U_reg_aes/usb_clk_buf
    SLICE_X75Y93         FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U_reg_aes/busy_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.692    U_reg_aes/busy_pipe[0]
    SLICE_X75Y93         FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.870     2.014    U_reg_aes/usb_clk_buf
    SLICE_X75Y93         FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/C
                         clock pessimism             -0.518     1.496    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.075     1.571    U_reg_aes/busy_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 usb_rdn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_rdn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.351ns (44.975%)  route 1.653ns (55.025%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A4                                                0.000     2.000 r  usb_rdn (IN)
                         net (fo=0)                   0.000     2.000    usb_rdn
    A4                   IBUF (Prop_ibuf_I_O)         1.351     3.351 r  usb_rdn_IBUF_inst/O
                         net (fo=2, routed)           1.653     5.004    U_usb_reg_fe/usb_rdn_IBUF
    SLICE_X84Y101        FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.445     4.635    U_usb_reg_fe/usb_clk_buf
    SLICE_X84Y101        FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
                         clock pessimism              0.000     4.635    
                         clock uncertainty            0.035     4.671    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.201     4.872    U_usb_reg_fe/usb_rdn_r_reg
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/src_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/src_req_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.603     1.502    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X81Y99         FDRE                                         r  U_reg_aes/U_go_pulse/src_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  U_reg_aes/U_go_pulse/src_ack_reg/Q
                         net (fo=1, routed)           0.090     1.733    U_reg_aes/U_go_pulse/src_ack
    SLICE_X80Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.778 r  U_reg_aes/U_go_pulse/src_req_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_reg_aes/U_go_pulse/src_req_i_1_n_0
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/src_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.875     2.019    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/src_req_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.121     1.636    U_reg_aes/U_go_pulse/src_req_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.603     1.502    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.721    U_reg_aes/U_go_pulse/ack_pipe[0]
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.875     2.019    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.060     1.562    U_reg_aes/U_go_pulse/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.852%)  route 0.365ns (72.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.602     1.501    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U_usb_reg_fe/reg_datao_reg[2]/Q
                         net (fo=49, routed)          0.365     2.007    U_reg_aes/Q[2]
    SLICE_X78Y97         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.873     2.017    U_reg_aes/usb_clk_buf
    SLICE_X78Y97         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[50]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X78Y97         FDRE (Hold_fdre_C_D)         0.076     1.848    U_reg_aes/reg_crypt_cipherin_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.505%)  route 0.372ns (72.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.602     1.501    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y102        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U_usb_reg_fe/reg_datao_reg[2]/Q
                         net (fo=49, routed)          0.372     2.014    U_reg_aes/Q[2]
    SLICE_X79Y96         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.016    U_reg_aes/usb_clk_buf
    SLICE_X79Y96         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[18]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.070     1.841    U_reg_aes/reg_crypt_cipherin_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/O_clksettings_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.424%)  route 0.358ns (68.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.602     1.501    U_usb_reg_fe/usb_clk_buf
    SLICE_X88Y102        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U_usb_reg_fe/reg_datao_reg[3]/Q
                         net (fo=49, routed)          0.358     2.023    U_reg_aes/Q[3]
    SLICE_X78Y95         FDRE                                         r  U_reg_aes/O_clksettings_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.872     2.016    U_reg_aes/usb_clk_buf
    SLICE_X78Y95         FDRE                                         r  U_reg_aes/O_clksettings_reg[3]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.063     1.834    U_reg_aes/O_clksettings_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.260%)  route 0.396ns (73.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_usb_reg_fe/usb_clk_buf
    SLICE_X86Y106        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_usb_reg_fe/reg_datao_reg[5]/Q
                         net (fo=48, routed)          0.396     2.037    U_reg_aes/Q[5]
    SLICE_X78Y97         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.873     2.017    U_reg_aes/usb_clk_buf
    SLICE_X78Y97         FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[53]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X78Y97         FDRE (Hold_fdre_C_D)         0.076     1.848    U_reg_aes/reg_crypt_cipherin_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_go_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.341%)  route 0.407ns (68.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.599     1.498    U_usb_reg_fe/usb_clk_buf
    SLICE_X86Y110        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U_usb_reg_fe/usb_addr_r_reg[7]/Q
                         net (fo=36, routed)          0.407     2.046    U_usb_reg_fe/usb_addr_r_reg[8]_0[5]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.091 r  U_usb_reg_fe/reg_crypt_go_pulse_i_1/O
                         net (fo=1, routed)           0.000     2.091    U_reg_aes/reg_crypt_go_pulse0
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/reg_crypt_go_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.875     2.019    U_reg_aes/usb_clk_buf
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/reg_crypt_go_pulse_reg/C
                         clock pessimism             -0.245     1.774    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.121     1.895    U_reg_aes/reg_crypt_go_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  U_clocks/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    usb_timer_heartbeat_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y82    usb_timer_heartbeat_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y82    usb_timer_heartbeat_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 U_reg_aes/O_clksettings_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clocks/CWOUT_ODDR/CE
                            (falling edge-triggered cell ODDR clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin fall@5.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.630ns (15.573%)  route 3.415ns (84.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 9.403 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.456     4.646    U_reg_aes/usb_clk_buf
    SLICE_X78Y95         FDRE                                         r  U_reg_aes/O_clksettings_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.398     5.044 f  U_reg_aes/O_clksettings_reg[4]/Q
                         net (fo=2, routed)           0.861     5.905    U_clocks/Q[2]
    SLICE_X73Y95         LUT4 (Prop_lut4_I2_O)        0.232     6.137 r  U_clocks//i_/O
                         net (fo=1, routed)           2.554     8.691    U_clocks/cclk_output_ext
    OLOGIC_X0Y86         ODDR                                         r  U_clocks/CWOUT_ODDR/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000     5.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.077 f  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.326     9.403    U_clocks/CLK
    OLOGIC_X0Y86         ODDR                                         f  U_clocks/CWOUT_ODDR/C
                         clock pessimism              0.000     9.403    
                         clock uncertainty           -0.035     9.367    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_CE)      -0.453     8.914    U_clocks/CWOUT_ODDR
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_pulse_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.547ns (22.206%)  route 5.420ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           3.507     5.439    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.115     5.554 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.913     7.467    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.331    14.408    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/C
                         clock pessimism              0.000    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X80Y100        FDRE (Setup_fdre_C_R)       -0.585    13.788    U_reg_aes/U_go_pulse/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_req_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.547ns (22.206%)  route 5.420ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           3.507     5.439    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.115     5.554 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.913     7.467    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.331    14.408    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/C
                         clock pessimism              0.000    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X80Y100        FDRE (Setup_fdre_C_R)       -0.585    13.788    U_reg_aes/U_go_pulse/dst_req_reg
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/req_pipe_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.547ns (22.206%)  route 5.420ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           3.507     5.439    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.115     5.554 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.913     7.467    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.331    14.408    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[0]/C
                         clock pessimism              0.000    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X80Y100        FDRE (Setup_fdre_C_R)       -0.585    13.788    U_reg_aes/U_go_pulse/req_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/req_pipe_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.547ns (22.206%)  route 5.420ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           3.507     5.439    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.115     5.554 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.913     7.467    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.331    14.408    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/req_pipe_reg[1]/C
                         clock pessimism              0.000    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X80Y100        FDRE (Setup_fdre_C_R)       -0.585    13.788    U_reg_aes/U_go_pulse/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_req_r_reg/R
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.547ns (22.206%)  route 5.420ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=5, routed)           3.507     5.439    U_reg_aes/U_go_pulse/pushbutton_IBUF
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.115     5.554 r  U_reg_aes/U_go_pulse/dst_req_i_1/O
                         net (fo=19, routed)          1.913     7.467    U_reg_aes/U_go_pulse/SR[0]
    SLICE_X81Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.331    14.408    U_reg_aes/U_go_pulse/CLK
    SLICE_X81Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/C
                         clock pessimism              0.000    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X81Y100        FDRE (Setup_fdre_C_R)       -0.514    13.859    U_reg_aes/U_go_pulse/dst_req_r_reg
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 usb_trigger
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.443ns (20.481%)  route 1.722ns (79.519%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A5                                                0.000     2.000 r  usb_trigger (IN)
                         net (fo=0)                   0.000     2.000    usb_trigger
    A5                   IBUF (Prop_ibuf_I_O)         0.443     2.443 r  usb_trigger_IBUF_inst/O
                         net (fo=1, routed)           1.722     4.165    U_reg_aes/go_pipe_reg[0]_0[0]
    SLICE_X88Y130        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.595    11.543    U_reg_aes/CLK
    SLICE_X88Y130        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
                         clock pessimism              0.000    11.543    
                         clock uncertainty           -0.035    11.508    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)       -0.022    11.486    U_reg_aes/go_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.379ns (16.929%)  route 1.860ns (83.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.457     4.647    U_reg_aes/usb_clk_buf
    SLICE_X82Y84         FDRE                                         r  U_reg_aes/reg_crypt_key_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.379     5.026 r  U_reg_aes/reg_crypt_key_reg[101]/Q
                         net (fo=4, routed)           1.860     6.885    U_reg_aes/reg_crypt_key[101]
    SLICE_X75Y83         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.332    14.409    U_reg_aes/CLK
    SLICE_X75Y83         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[101]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.035    14.374    
    SLICE_X75Y83         FDRE (Setup_fdre_C_D)       -0.059    14.315    U_reg_aes/reg_crypt_key_crypt_reg[101]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.379ns (17.240%)  route 1.819ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.441     4.631    U_reg_aes/usb_clk_buf
    SLICE_X75Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.379     5.010 r  U_reg_aes/reg_crypt_textin_reg[100]/Q
                         net (fo=3, routed)           1.819     6.829    U_reg_aes/reg_crypt_textin[100]
    SLICE_X75Y80         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.329    14.406    U_reg_aes/CLK
    SLICE_X75Y80         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[100]/C
                         clock pessimism              0.000    14.406    
                         clock uncertainty           -0.035    14.371    
    SLICE_X75Y80         FDRE (Setup_fdre_C_D)       -0.039    14.332    U_reg_aes/reg_crypt_textin_crypt_reg[100]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.433ns (20.305%)  route 1.699ns (79.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 14.424 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.461     4.651    U_reg_aes/usb_clk_buf
    SLICE_X84Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.433     5.084 r  U_reg_aes/reg_crypt_key_reg[88]/Q
                         net (fo=4, routed)           1.699     6.783    U_reg_aes/reg_crypt_key[88]
    SLICE_X85Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.347    14.424    U_reg_aes/CLK
    SLICE_X85Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[88]/C
                         clock pessimism              0.000    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X85Y88         FDRE (Setup_fdre_C_D)       -0.059    14.330    U_reg_aes/reg_crypt_key_crypt_reg[88]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.411%)  route 0.669ns (82.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.587     1.486    U_reg_aes/usb_clk_buf
    SLICE_X75Y78         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_reg_aes/reg_crypt_textin_reg[59]/Q
                         net (fo=3, routed)           0.669     2.296    U_reg_aes/reg_crypt_textin[59]
    SLICE_X74Y76         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.853     2.047    U_reg_aes/CLK
    SLICE_X74Y76         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[59]/C
                         clock pessimism              0.000     2.047    
                         clock uncertainty            0.035     2.083    
    SLICE_X74Y76         FDRE (Hold_fdre_C_D)         0.052     2.135    U_reg_aes/reg_crypt_textin_crypt_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.846%)  route 0.696ns (83.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.604     1.503    U_reg_aes/usb_clk_buf
    SLICE_X83Y89         FDRE                                         r  U_reg_aes/reg_crypt_key_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  U_reg_aes/reg_crypt_key_reg[126]/Q
                         net (fo=4, routed)           0.696     2.340    U_reg_aes/reg_crypt_key[126]
    SLICE_X82Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.874     2.068    U_reg_aes/CLK
    SLICE_X82Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[126]/C
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.035     2.104    
    SLICE_X82Y88         FDRE (Hold_fdre_C_D)         0.070     2.174    U_reg_aes/reg_crypt_key_crypt_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.377%)  route 0.670ns (82.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.588     1.487    U_reg_aes/usb_clk_buf
    SLICE_X75Y79         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_reg_aes/reg_crypt_textin_reg[1]/Q
                         net (fo=3, routed)           0.670     2.298    U_reg_aes/reg_crypt_textin[1]
    SLICE_X72Y79         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.854     2.048    U_reg_aes/CLK
    SLICE_X72Y79         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[1]/C
                         clock pessimism              0.000     2.048    
                         clock uncertainty            0.035     2.084    
    SLICE_X72Y79         FDRE (Hold_fdre_C_D)         0.047     2.131    U_reg_aes/reg_crypt_textin_crypt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.561%)  route 0.674ns (80.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.601     1.500    U_reg_aes/usb_clk_buf
    SLICE_X80Y91         FDRE                                         r  U_reg_aes/reg_crypt_key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  U_reg_aes/reg_crypt_key_reg[1]/Q
                         net (fo=4, routed)           0.674     2.338    U_reg_aes/reg_crypt_key[1]
    SLICE_X79Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.868     2.062    U_reg_aes/CLK
    SLICE_X79Y88         FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[1]/C
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.035     2.098    
    SLICE_X79Y88         FDRE (Hold_fdre_C_D)         0.071     2.169    U_reg_aes/reg_crypt_key_crypt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.164ns (19.486%)  route 0.678ns (80.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.593     1.492    U_reg_aes/usb_clk_buf
    SLICE_X78Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  U_reg_aes/reg_crypt_textin_reg[105]/Q
                         net (fo=3, routed)           0.678     2.333    U_reg_aes/reg_crypt_textin[105]
    SLICE_X76Y80         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.858     2.052    U_reg_aes/CLK
    SLICE_X76Y80         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[105]/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.035     2.088    
    SLICE_X76Y80         FDRE (Hold_fdre_C_D)         0.076     2.164    U_reg_aes/reg_crypt_textin_crypt_reg[105]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.406%)  route 0.681ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/usb_clk_buf
    SLICE_X74Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_reg_aes/reg_crypt_textin_reg[44]/Q
                         net (fo=3, routed)           0.681     2.334    U_reg_aes/reg_crypt_textin[44]
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.856     2.050    U_reg_aes/CLK
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[44]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.086    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.076     2.162    U_reg_aes/reg_crypt_textin_crypt_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.241%)  route 0.677ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.588     1.487    U_reg_aes/usb_clk_buf
    SLICE_X73Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_reg_aes/reg_crypt_textin_reg[107]/Q
                         net (fo=3, routed)           0.677     2.305    U_reg_aes/reg_crypt_textin[107]
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.856     2.050    U_reg_aes/CLK
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[107]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.086    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.046     2.132    U_reg_aes/reg_crypt_textin_crypt_reg[107]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.532%)  route 0.712ns (83.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.592     1.491    U_reg_aes/usb_clk_buf
    SLICE_X79Y80         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U_reg_aes/reg_crypt_textin_reg[81]/Q
                         net (fo=3, routed)           0.712     2.344    U_reg_aes/reg_crypt_textin[81]
    SLICE_X81Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.863     2.057    U_reg_aes/CLK
    SLICE_X81Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[81]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.078     2.171    U_reg_aes/reg_crypt_textin_crypt_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.437%)  route 0.680ns (80.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.587     1.486    U_reg_aes/usb_clk_buf
    SLICE_X76Y77         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U_reg_aes/reg_crypt_textin_reg[18]/Q
                         net (fo=3, routed)           0.680     2.330    U_reg_aes/reg_crypt_textin[18]
    SLICE_X77Y72         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.855     2.049    U_reg_aes/CLK
    SLICE_X77Y72         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[18]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.085    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.070     2.155    U_reg_aes/reg_crypt_textin_crypt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.164ns (19.245%)  route 0.688ns (80.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/usb_clk_buf
    SLICE_X76Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_reg_aes/reg_crypt_textin_reg[98]/Q
                         net (fo=3, routed)           0.688     2.341    U_reg_aes/reg_crypt_textin[98]
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.856     2.050    U_reg_aes/CLK
    SLICE_X72Y81         FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[98]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.086    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.078     2.164    U_reg_aes/reg_crypt_textin_crypt_reg[98]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 U_reg_aes/U_go_pulse/dst_req_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/ack_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.398ns (21.114%)  route 1.487ns (78.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.441     4.677    U_reg_aes/U_go_pulse/CLK
    SLICE_X80Y100        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.398     5.075 r  U_reg_aes/U_go_pulse/dst_req_reg/Q
                         net (fo=3, routed)           1.487     6.562    U_reg_aes/U_go_pulse/dst_req
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.347    14.378    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X80Y99         FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
                         clock pessimism              0.000    14.378    
                         clock uncertainty           -0.035    14.343    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)       -0.163    14.180    U_reg_aes/U_go_pulse/ack_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.433ns (22.984%)  route 1.451ns (77.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.365     4.601    U_reg_aes/CLK
    SLICE_X66Y80         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_reg_aes/reg_crypt_cipherout_reg[108]/Q
                         net (fo=1, routed)           1.451     6.485    U_reg_aes/reg_crypt_cipherout[108]
    SLICE_X66Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.254    14.285    U_reg_aes/usb_clk_buf
    SLICE_X66Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[108]/C
                         clock pessimism              0.000    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X66Y78         FDRE (Setup_fdre_C_D)       -0.015    14.235    U_reg_aes/reg_crypt_cipherout_usb_reg[108]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.433ns (24.210%)  route 1.356ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.437     4.673    U_reg_aes/CLK
    SLICE_X78Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.433     5.106 r  U_reg_aes/reg_crypt_cipherout_reg[64]/Q
                         net (fo=1, routed)           1.356     6.461    U_reg_aes/reg_crypt_cipherout[64]
    SLICE_X73Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.326    14.357    U_reg_aes/usb_clk_buf
    SLICE_X73Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[64]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X73Y77         FDRE (Setup_fdre_C_D)       -0.072    14.250    U_reg_aes/reg_crypt_cipherout_usb_reg[64]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.379ns (21.782%)  route 1.361ns (78.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.431     4.667    U_reg_aes/CLK
    SLICE_X73Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y72         FDRE (Prop_fdre_C_Q)         0.379     5.046 r  U_reg_aes/reg_crypt_cipherout_reg[58]/Q
                         net (fo=1, routed)           1.361     6.407    U_reg_aes/reg_crypt_cipherout[58]
    SLICE_X68Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.257    14.288    U_reg_aes/usb_clk_buf
    SLICE_X68Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[58]/C
                         clock pessimism              0.000    14.288    
                         clock uncertainty           -0.035    14.253    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)       -0.027    14.226    U_reg_aes/reg_crypt_cipherout_usb_reg[58]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.379ns (21.755%)  route 1.363ns (78.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.431     4.667    U_reg_aes/CLK
    SLICE_X77Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDRE (Prop_fdre_C_Q)         0.379     5.046 r  U_reg_aes/reg_crypt_cipherout_reg[48]/Q
                         net (fo=1, routed)           1.363     6.409    U_reg_aes/reg_crypt_cipherout[48]
    SLICE_X73Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.326    14.357    U_reg_aes/usb_clk_buf
    SLICE_X73Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[48]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X73Y77         FDRE (Setup_fdre_C_D)       -0.073    14.249    U_reg_aes/reg_crypt_cipherout_usb_reg[48]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.433ns (24.603%)  route 1.327ns (75.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.440     4.676    U_reg_aes/CLK
    SLICE_X76Y83         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y83         FDRE (Prop_fdre_C_Q)         0.433     5.109 r  U_reg_aes/reg_crypt_cipherout_reg[41]/Q
                         net (fo=1, routed)           1.327     6.436    U_reg_aes/reg_crypt_cipherout[41]
    SLICE_X75Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.333    14.364    U_reg_aes/usb_clk_buf
    SLICE_X75Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[41]/C
                         clock pessimism              0.000    14.364    
                         clock uncertainty           -0.035    14.329    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.042    14.287    U_reg_aes/reg_crypt_cipherout_usb_reg[41]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.433ns (24.049%)  route 1.367ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.359     4.595    U_reg_aes/CLK
    SLICE_X66Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.433     5.028 r  U_reg_aes/reg_crypt_cipherout_reg[27]/Q
                         net (fo=1, routed)           1.367     6.395    U_reg_aes/reg_crypt_cipherout[27]
    SLICE_X73Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.326    14.357    U_reg_aes/usb_clk_buf
    SLICE_X73Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[27]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X73Y78         FDRE (Setup_fdre_C_D)       -0.073    14.249    U_reg_aes/reg_crypt_cipherout_usb_reg[27]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.379ns (21.691%)  route 1.368ns (78.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.362     4.598    U_reg_aes/CLK
    SLICE_X68Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.379     4.977 r  U_reg_aes/reg_crypt_cipherout_reg[106]/Q
                         net (fo=1, routed)           1.368     6.345    U_reg_aes/reg_crypt_cipherout[106]
    SLICE_X68Y74         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.254    14.285    U_reg_aes/usb_clk_buf
    SLICE_X68Y74         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[106]/C
                         clock pessimism              0.000    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.047    14.203    U_reg_aes/reg_crypt_cipherout_usb_reg[106]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.860ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.379ns (21.876%)  route 1.354ns (78.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.364     4.600    U_reg_aes/CLK
    SLICE_X67Y79         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.379     4.979 r  U_reg_aes/reg_crypt_cipherout_reg[114]/Q
                         net (fo=1, routed)           1.354     6.332    U_reg_aes/reg_crypt_cipherout[114]
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.255    14.286    U_reg_aes/usb_clk_buf
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[114]/C
                         clock pessimism              0.000    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.059    14.192    U_reg_aes/reg_crypt_cipherout_usb_reg[114]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  7.860    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.379ns (22.437%)  route 1.310ns (77.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         1.431     4.667    U_reg_aes/CLK
    SLICE_X75Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.379     5.046 r  U_reg_aes/reg_crypt_cipherout_reg[50]/Q
                         net (fo=1, routed)           1.310     6.356    U_reg_aes/reg_crypt_cipherout[50]
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.255    14.286    U_reg_aes/usb_clk_buf
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[50]/C
                         clock pessimism              0.000    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.027    14.224    U_reg_aes/reg_crypt_cipherout_usb_reg[50]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  7.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.883%)  route 0.534ns (79.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.556     1.504    U_reg_aes/CLK
    SLICE_X69Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_reg_aes/reg_crypt_cipherout_reg[26]/Q
                         net (fo=1, routed)           0.534     2.180    U_reg_aes/reg_crypt_cipherout[26]
    SLICE_X68Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.827     1.971    U_reg_aes/usb_clk_buf
    SLICE_X68Y72         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[26]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X68Y72         FDRE (Hold_fdre_C_D)         0.059     2.065    U_reg_aes/reg_crypt_cipherout_usb_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.664%)  route 0.576ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.583     1.531    U_reg_aes/CLK
    SLICE_X72Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  U_reg_aes/reg_crypt_cipherout_reg[19]/Q
                         net (fo=1, routed)           0.576     2.248    U_reg_aes/reg_crypt_cipherout[19]
    SLICE_X72Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.855     1.999    U_reg_aes/usb_clk_buf
    SLICE_X72Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[19]/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.066     2.100    U_reg_aes/reg_crypt_cipherout_usb_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.637%)  route 0.577ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.556     1.504    U_reg_aes/CLK
    SLICE_X68Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_reg_aes/reg_crypt_cipherout_reg[12]/Q
                         net (fo=1, routed)           0.577     2.222    U_reg_aes/reg_crypt_cipherout[12]
    SLICE_X68Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.828     1.972    U_reg_aes/usb_clk_buf
    SLICE_X68Y78         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[12]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X68Y78         FDRE (Hold_fdre_C_D)         0.066     2.073    U_reg_aes/reg_crypt_cipherout_usb_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.164ns (22.853%)  route 0.554ns (77.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.554     1.502    U_reg_aes/CLK
    SLICE_X70Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  U_reg_aes/reg_crypt_cipherout_reg[34]/Q
                         net (fo=1, routed)           0.554     2.220    U_reg_aes/reg_crypt_cipherout[34]
    SLICE_X69Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.825     1.969    U_reg_aes/usb_clk_buf
    SLICE_X69Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[34]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X69Y73         FDRE (Hold_fdre_C_D)         0.066     2.070    U_reg_aes/reg_crypt_cipherout_usb_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.682%)  route 0.575ns (80.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.560     1.508    U_reg_aes/CLK
    SLICE_X69Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_reg_aes/reg_crypt_cipherout_reg[127]/Q
                         net (fo=1, routed)           0.575     2.225    U_reg_aes/reg_crypt_cipherout[127]
    SLICE_X70Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.832     1.976    U_reg_aes/usb_clk_buf
    SLICE_X70Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[127]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X70Y82         FDRE (Hold_fdre_C_D)         0.063     2.074    U_reg_aes/reg_crypt_cipherout_usb_reg[127]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.038%)  route 0.548ns (76.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.561     1.509    U_reg_aes/CLK
    SLICE_X66Y83         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  U_reg_aes/reg_crypt_cipherout_reg[122]/Q
                         net (fo=1, routed)           0.548     2.221    U_reg_aes/reg_crypt_cipherout[122]
    SLICE_X66Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.832     1.976    U_reg_aes/usb_clk_buf
    SLICE_X66Y82         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[122]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.059     2.070    U_reg_aes/reg_crypt_cipherout_usb_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.799%)  route 0.609ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.556     1.504    U_reg_aes/CLK
    SLICE_X68Y71         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_reg_aes/reg_crypt_cipherout_reg[30]/Q
                         net (fo=1, routed)           0.609     2.254    U_reg_aes/reg_crypt_cipherout[30]
    SLICE_X73Y75         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.851     1.995    U_reg_aes/usb_clk_buf
    SLICE_X73Y75         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[30]/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X73Y75         FDRE (Hold_fdre_C_D)         0.070     2.100    U_reg_aes/reg_crypt_cipherout_usb_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.002%)  route 0.564ns (79.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.553     1.501    U_reg_aes/CLK
    SLICE_X67Y75         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U_reg_aes/reg_crypt_cipherout_reg[2]/Q
                         net (fo=1, routed)           0.564     2.206    U_reg_aes/reg_crypt_cipherout[2]
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.825     1.969    U_reg_aes/usb_clk_buf
    SLICE_X69Y76         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[2]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X69Y76         FDRE (Hold_fdre_C_D)         0.047     2.051    U_reg_aes/reg_crypt_cipherout_usb_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.549%)  route 0.580ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.556     1.504    U_reg_aes/CLK
    SLICE_X68Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_reg_aes/reg_crypt_cipherout_reg[117]/Q
                         net (fo=1, routed)           0.580     2.226    U_reg_aes/reg_crypt_cipherout[117]
    SLICE_X68Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.825     1.969    U_reg_aes/usb_clk_buf
    SLICE_X68Y73         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[117]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.066     2.070    U_reg_aes/reg_crypt_cipherout_usb_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.094%)  route 0.542ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=921, routed)         0.583     1.531    U_reg_aes/CLK
    SLICE_X72Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  U_reg_aes/reg_crypt_cipherout_reg[65]/Q
                         net (fo=1, routed)           0.542     2.202    U_reg_aes/reg_crypt_cipherout[65]
    SLICE_X74Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.857     2.001    U_reg_aes/usb_clk_buf
    SLICE_X74Y77         FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[65]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.010     2.046    U_reg_aes/reg_crypt_cipherout_usb_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.155    





