Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 193242f74caa4730980bd124ebd2fe98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_rtl_TB_behav xil_defaultlib.signal_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_rom
Compiling module xil_defaultlib.signal_rtl
Compiling module xil_defaultlib.signal_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_rtl_TB_behav
