<stg><name>fpsub503.84.85_Pipeline_VITIS_LOOP_47_1</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %b_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %b_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_0_offset

]]></Node>
<StgValue><ssdm name="b_0_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset

]]></Node>
<StgValue><ssdm name="c_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln44 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_98 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_98"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln47 = icmp_eq  i4 %i_98, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln47 = add i4 %i_98, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_98, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:10 %tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_0_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:11 %zext_ln48_2 = zext i3 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:12 %b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:13 %tmp_508 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_1_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:14 %zext_ln48_3 = zext i3 %tmp_508

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:15 %b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln48_3

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:16 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:17 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln44 = store i4 %add_ln47, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4">
<![CDATA[
for.inc.split:0 %trunc_ln47 = trunc i4 %i_98

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:1 %trunc_ln47_1 = trunc i4 %i_98

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:6 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %c_offset_read, i3 %trunc_ln47_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln48_1 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:9 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:16 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:17 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %select_ln48 = select i1 %trunc_ln47, i64 %b_1_load, i64 %b_0_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.split

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:9 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %tempReg = sub i64 %c_load, i64 %select_ln48

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:0 %write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %xor_ln105 = xor i64 %c_load, i64 %select_ln48

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %xor_ln105_72 = xor i64 %tempReg, i64 %select_ln48

]]></Node>
<StgValue><ssdm name="xor_ln105_72"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %or_ln105 = or i64 %xor_ln105_72, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %xor_ln105_73 = xor i64 %c_load, i64 %or_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_73"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:24 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_73, i32 63

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:27 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:28 %xor_ln48 = xor i1 %tmp_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:29 %and_ln48 = and i1 %borrow, i1 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:30 %borrowReg = or i1 %and_ln48, i1 %tmp_168

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:31 %zext_ln48 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:32 %sub_ln48 = sub i64 %tempReg, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:33 %store_ln48 = store i64 %sub_ln48, i4 %c_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln47 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="c_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_offset"/></StgValue>
</port>
<port id="75" name="c" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="b_0_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_0_offset"/></StgValue>
</port>
<port id="77" name="b_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="b_1_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_1_offset"/></StgValue>
</port>
<port id="79" name="b_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="borrow_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="borrow_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i1" to="b_1_offset_read" fromId="83" toId="8">
</dataflow>
<dataflow id="85" from="b_1_offset" to="b_1_offset_read" fromId="78" toId="8">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i1" to="b_0_offset_read" fromId="83" toId="9">
</dataflow>
<dataflow id="87" from="b_0_offset" to="b_0_offset_read" fromId="76" toId="9">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i1" to="c_offset_read" fromId="83" toId="10">
</dataflow>
<dataflow id="89" from="c_offset" to="c_offset_read" fromId="74" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln44" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="i" to="store_ln44" fromId="7" toId="11">
</dataflow>
<dataflow id="93" from="i" to="i_98" fromId="7" toId="13">
</dataflow>
<dataflow id="94" from="i_98" to="icmp_ln47" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln47" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="i_98" to="add_ln47" fromId="13" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln47" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="i_98" to="lshr_ln" fromId="13" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_81" to="lshr_ln" fromId="81" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="lshr_ln" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_s" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="b_0_offset_read" to="tmp_s" fromId="9" toId="17">
</dataflow>
<dataflow id="109" from="lshr_ln" to="tmp_s" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="tmp_s" to="zext_ln48_2" fromId="17" toId="18">
</dataflow>
<dataflow id="111" from="b_0" to="b_0_addr" fromId="77" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="b_0_addr" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="zext_ln48_2" to="b_0_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_508" fromId="106" toId="20">
</dataflow>
<dataflow id="116" from="b_1_offset_read" to="tmp_508" fromId="8" toId="20">
</dataflow>
<dataflow id="117" from="lshr_ln" to="tmp_508" fromId="16" toId="20">
</dataflow>
<dataflow id="118" from="tmp_508" to="zext_ln48_3" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="b_1" to="b_1_addr" fromId="79" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_112" to="b_1_addr" fromId="112" toId="22">
</dataflow>
<dataflow id="121" from="zext_ln48_3" to="b_1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="122" from="b_0_addr" to="b_0_load" fromId="19" toId="23">
</dataflow>
<dataflow id="123" from="b_1_addr" to="b_1_load" fromId="22" toId="24">
</dataflow>
<dataflow id="124" from="add_ln47" to="store_ln44" fromId="15" toId="25">
</dataflow>
<dataflow id="125" from="i" to="store_ln44" fromId="7" toId="25">
</dataflow>
<dataflow id="126" from="i_98" to="trunc_ln47" fromId="13" toId="26">
</dataflow>
<dataflow id="127" from="i_98" to="trunc_ln47_1" fromId="13" toId="27">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp" fromId="128" toId="28">
</dataflow>
<dataflow id="130" from="c_offset_read" to="tmp" fromId="10" toId="28">
</dataflow>
<dataflow id="131" from="trunc_ln47_1" to="tmp" fromId="27" toId="28">
</dataflow>
<dataflow id="132" from="tmp" to="zext_ln48_1" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="c" to="c_addr" fromId="75" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_112" to="c_addr" fromId="112" toId="30">
</dataflow>
<dataflow id="135" from="zext_ln48_1" to="c_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="136" from="c_addr" to="c_load" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="b_0_addr" to="b_0_load" fromId="19" toId="32">
</dataflow>
<dataflow id="138" from="b_1_addr" to="b_1_load" fromId="22" toId="33">
</dataflow>
<dataflow id="139" from="trunc_ln47" to="select_ln48" fromId="26" toId="34">
</dataflow>
<dataflow id="140" from="b_1_load" to="select_ln48" fromId="33" toId="34">
</dataflow>
<dataflow id="141" from="b_0_load" to="select_ln48" fromId="32" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_142" to="borrow" fromId="142" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln0" to="borrow" fromId="12" toId="35">
</dataflow>
<dataflow id="145" from="borrowReg" to="borrow" fromId="52" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln47" to="borrow" fromId="56" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="147" from="icmp_ln47" to="br_ln47" fromId="14" toId="36">
</dataflow>
<dataflow id="148" from="c_addr" to="c_load" fromId="30" toId="37">
</dataflow>
<dataflow id="149" from="c_load" to="tempReg" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="select_ln48" to="tempReg" fromId="34" toId="38">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="151" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specpipeline_ln44" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="StgValue_112" to="specpipeline_ln44" fromId="112" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_112" to="specpipeline_ln44" fromId="112" toId="39">
</dataflow>
<dataflow id="157" from="StgValue_112" to="specpipeline_ln44" fromId="112" toId="39">
</dataflow>
<dataflow id="159" from="empty_44" to="specpipeline_ln44" fromId="158" toId="39">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="160" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_162" to="speclooptripcount_ln44" fromId="162" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_162" to="speclooptripcount_ln44" fromId="162" toId="40">
</dataflow>
<dataflow id="165" from="StgValue_162" to="speclooptripcount_ln44" fromId="162" toId="40">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="166" toId="41">
</dataflow>
<dataflow id="169" from="empty_35" to="specloopname_ln47" fromId="168" toId="41">
</dataflow>
<dataflow id="170" from="c_load" to="xor_ln105" fromId="37" toId="42">
</dataflow>
<dataflow id="171" from="select_ln48" to="xor_ln105" fromId="34" toId="42">
</dataflow>
<dataflow id="172" from="tempReg" to="xor_ln105_72" fromId="38" toId="43">
</dataflow>
<dataflow id="173" from="select_ln48" to="xor_ln105_72" fromId="34" toId="43">
</dataflow>
<dataflow id="174" from="xor_ln105_72" to="or_ln105" fromId="43" toId="44">
</dataflow>
<dataflow id="175" from="xor_ln105" to="or_ln105" fromId="42" toId="44">
</dataflow>
<dataflow id="176" from="c_load" to="xor_ln105_73" fromId="37" toId="45">
</dataflow>
<dataflow id="177" from="or_ln105" to="xor_ln105_73" fromId="44" toId="45">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_168" fromId="178" toId="46">
</dataflow>
<dataflow id="180" from="xor_ln105_73" to="tmp_168" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_168" fromId="181" toId="46">
</dataflow>
<dataflow id="184" from="StgValue_183" to="sub_ln95" fromId="183" toId="47">
</dataflow>
<dataflow id="185" from="tempReg" to="sub_ln95" fromId="38" toId="47">
</dataflow>
<dataflow id="186" from="tempReg" to="or_ln95" fromId="38" toId="48">
</dataflow>
<dataflow id="187" from="sub_ln95" to="or_ln95" fromId="47" toId="48">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_169" fromId="178" toId="49">
</dataflow>
<dataflow id="189" from="or_ln95" to="tmp_169" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="StgValue_181" to="tmp_169" fromId="181" toId="49">
</dataflow>
<dataflow id="191" from="tmp_169" to="xor_ln48" fromId="49" toId="50">
</dataflow>
<dataflow id="193" from="StgValue_192" to="xor_ln48" fromId="192" toId="50">
</dataflow>
<dataflow id="194" from="borrow" to="and_ln48" fromId="35" toId="51">
</dataflow>
<dataflow id="195" from="xor_ln48" to="and_ln48" fromId="50" toId="51">
</dataflow>
<dataflow id="196" from="and_ln48" to="borrowReg" fromId="51" toId="52">
</dataflow>
<dataflow id="197" from="tmp_168" to="borrowReg" fromId="46" toId="52">
</dataflow>
<dataflow id="198" from="borrow" to="zext_ln48" fromId="35" toId="53">
</dataflow>
<dataflow id="199" from="tempReg" to="sub_ln48" fromId="38" toId="54">
</dataflow>
<dataflow id="200" from="zext_ln48" to="sub_ln48" fromId="53" toId="54">
</dataflow>
<dataflow id="201" from="sub_ln48" to="store_ln48" fromId="54" toId="55">
</dataflow>
<dataflow id="202" from="c_addr" to="store_ln48" fromId="30" toId="55">
</dataflow>
<dataflow id="204" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln48" fromId="203" toId="57">
</dataflow>
<dataflow id="205" from="borrow_out" to="write_ln48" fromId="80" toId="57">
</dataflow>
<dataflow id="206" from="borrow" to="write_ln48" fromId="35" toId="57">
</dataflow>
<dataflow id="207" from="icmp_ln47" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="208" from="icmp_ln47" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="209" from="icmp_ln47" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="210" from="icmp_ln47" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
