/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [50:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[19:7] + { _00_[12:3], celloutsig_0_0z };
  reg [9:0] _02_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { in_data[86:80], celloutsig_0_0z };
  assign _00_[12:3] = _02_;
  assign celloutsig_1_1z = celloutsig_1_0z[9:4] & in_data[112:107];
  assign celloutsig_0_18z = celloutsig_0_15z[4:0] & { celloutsig_0_9z[7:4], celloutsig_0_10z };
  assign celloutsig_0_34z = celloutsig_0_11z[2:0] / { 1'h1, celloutsig_0_28z[3:2] };
  assign celloutsig_1_2z = in_data[137:122] === { in_data[119:110], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_0z[2:0], celloutsig_1_3z[6], 6'h00 } === in_data[133:124];
  assign celloutsig_1_13z = celloutsig_1_8z[5:3] === in_data[164:162];
  assign celloutsig_0_35z = { celloutsig_0_6z[8:4], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_5z } > { celloutsig_0_9z[8:5], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_15z[2:0], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_5z } > { celloutsig_0_7z[11:10], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_10z } > { celloutsig_0_20z[3:0], celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_16z = celloutsig_0_15z || { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[12:4], celloutsig_1_2z } % { 1'h1, in_data[156:148] };
  assign celloutsig_0_11z = { celloutsig_0_8z[19], celloutsig_0_0z } % { 1'h1, celloutsig_0_7z[4:2] };
  assign celloutsig_0_14z = celloutsig_0_7z[4:2] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_1_17z = { in_data[120:118], celloutsig_1_13z } * celloutsig_1_1z[5:2];
  assign celloutsig_0_28z = { celloutsig_0_25z[7:5], celloutsig_0_23z, celloutsig_0_25z } * { celloutsig_0_0z[2:1], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_9z = celloutsig_0_8z[1] ? celloutsig_0_8z[19:10] : celloutsig_0_4z[9:0];
  assign celloutsig_0_10z = _00_[12:6] != celloutsig_0_6z[9:3];
  assign celloutsig_0_12z = { celloutsig_0_1z[41:31], celloutsig_0_3z, _00_[12:3], celloutsig_0_7z } != { celloutsig_0_7z[6:5], celloutsig_0_3z, _00_[12:3], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_6z[4:3], celloutsig_0_5z, celloutsig_0_17z } != celloutsig_0_13z[6:3];
  assign celloutsig_0_7z = ~ { celloutsig_0_4z[9:8], _00_[12:3] };
  assign celloutsig_0_33z = { celloutsig_0_29z[5:4], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_22z } | { celloutsig_0_15z[1], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_24z = & { celloutsig_0_20z, celloutsig_0_0z[0] };
  assign celloutsig_1_9z = celloutsig_1_3z[6] & celloutsig_1_5z[4];
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_0z[0];
  assign celloutsig_1_4z = { celloutsig_1_3z[6], 6'h00, celloutsig_1_1z } >> celloutsig_1_0z[14:2];
  assign celloutsig_0_20z = _00_[12:7] >> { celloutsig_0_14z[2:1], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_25z[6:0], celloutsig_0_12z } >> { celloutsig_0_6z[3], celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[4:2] <<< in_data[58:56];
  assign celloutsig_0_25z = celloutsig_0_7z[9:1] <<< { celloutsig_0_7z[6], celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_7z } >>> celloutsig_1_0z[13:0];
  assign celloutsig_0_1z = in_data[79:29] >>> { in_data[57:10], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_8z[18:13] >>> celloutsig_0_8z[12:7];
  assign celloutsig_0_6z = { celloutsig_0_4z[12:5], celloutsig_0_5z, celloutsig_0_3z } - { in_data[95:87], celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[86:71], celloutsig_0_0z, celloutsig_0_3z } - in_data[45:26];
  assign celloutsig_1_0z = in_data[171:157] ^ in_data[170:156];
  assign celloutsig_1_18z = { celloutsig_1_12z[9:2], celloutsig_1_12z[2], celloutsig_1_12z[0] } ^ celloutsig_1_4z[11:2];
  assign celloutsig_1_19z = ~((celloutsig_1_8z[12] & celloutsig_1_4z[10]) | celloutsig_1_17z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_5z & in_data[20]) | celloutsig_0_9z[2]);
  assign celloutsig_0_3z = ~((_00_[10] & _00_[7]) | (celloutsig_0_0z[2] & _00_[10]));
  assign celloutsig_1_11z = ~((celloutsig_1_4z[3] & celloutsig_1_2z) | (celloutsig_1_9z & celloutsig_1_8z[12]));
  assign { celloutsig_0_13z[1], celloutsig_0_13z[2], celloutsig_0_13z[9:3] } = ~ { celloutsig_0_10z, celloutsig_0_5z, _00_[9:3] };
  assign celloutsig_1_3z[6] = celloutsig_1_0z[7] ^ celloutsig_1_0z[1];
  assign { celloutsig_1_12z[0], celloutsig_1_12z[2], celloutsig_1_12z[16:3] } = ~ { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z[13:0] };
  assign _00_[2:0] = celloutsig_0_0z;
  assign celloutsig_0_13z[0] = celloutsig_0_13z[2];
  assign celloutsig_1_12z[1] = celloutsig_1_12z[2];
  assign celloutsig_1_3z[5:0] = 6'h00;
  assign { out_data[137:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
