\section{Signal tables}
In this section the more important signals tables are presented. The total signal table is in Appendix section.\\
%---------------------------------------------------------SFP1
\begin{footnotesize}
	\begin{longtable}{|p{7cm}|p{1cm}|p{5cm}|}
	\hline
	\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{SFP1}}}}\\
	\multicolumn{3}{|c|}{} \\ \hline
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline 
MGTHTXN0\_224	&	AN3	&	SFP1TX\_N	\\ \hline
MGTHTXP0\_224	&	AN4	&	SFP1TX\_P	\\ \hline
MGTHRXN0\_224	&	AP1	&	SFP1RX\_N	\\ \hline
MGTHRXP0\_224	&	AP2	&	SFP1RX\_P	\\ \hline
IO\_L14N\_T2L\_N3\_GC\_64	&	AG9	&	SFP1\_LED1	\\ \hline
IO\_T2U\_N12\_64	&	AJ10	&	SFP1\_LED2	\\ \hline
IO\_L3P\_T0L\_N4\_AD15P\_64	&	AM11	&	SFP1\_LOS	\\ \hline
IO\_L2N\_T0L\_N3\_64	&	AP13	&	SFP1\_MOD\_DEF2	\\ \hline
IO\_L2P\_T0L\_N2\_64	&	AN13	&	SFP1\_MOD\_DEF1	\\ \hline
IO\_L3N\_T0L\_N5\_AD15N\_64	&	AN11	&	SFP1\_MOD\_DEF0	\\ \hline
IO\_T0U\_N12\_64	&	AK11	&	SFP1\_RATE\_SELECT	\\ \hline
IO\_L1P\_T0L\_N0\_DBC\_64	&	AP11	&	SFP1\_TX\_DISABLE	\\ \hline
IO\_L1N\_T0L\_N1\_DBC\_64	&	AP10	&	SFP1\_TX\_FAULT	\\ \hline
	

		
	\end{longtable}
\end{footnotesize}

%---------------------------------------------------------SFP2
\begin{footnotesize}
	\begin{longtable}{|p{7cm}|p{1cm}|p{5cm}|}
		\hline
		\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{SFP2}}}}\\
		\multicolumn{3}{|c|}{} \\ \hline 
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline
MGTHTXN1\_224	&	AM5	&	SFP2TX\_N	\\ \hline
MGTHTXP1\_224	&	AM6	&	SFP2TX\_P	\\ \hline
MGTHRXN1\_224	&	AM1	&	SFP2RX\_N	\\ \hline
MGTHRXP1\_224	&	AM2	&	SFP2RX\_P	\\ \hline
IO\_L8N\_T1L\_N3\_AD5N\_64	&	AJ13	&	SFP2\_LED1	\\ \hline
IO\_L7P\_T1L\_N0\_QBC\_AD13P\_64	&	AE13	&	SFP2\_LED2	\\ \hline
IO\_L7N\_T1L\_N1\_QBC\_AD13N\_64	&	AF13	&	SFP2\_LOS	\\ \hline
IO\_L5P\_T0U\_N8\_AD14P\_64	&	AK12	&	SFP2\_MOD\_DEF2	\\ \hline
IO\_L6N\_T0U\_N11\_AD6N\_64	&	AL13	&	SFP2\_MOD\_DEF1	\\ \hline
IO\_L6P\_T0U\_N10\_AD6P\_64	&	AK13	&	SFP2\_MOD\_DEF0	\\ \hline
IO\_L5N\_T0U\_N9\_AD14N\_64	&	AL12	&	SFP2\_RATE\_SELECT	\\ \hline
IO\_L4P\_T0U\_N6\_DBC\_AD7P\_64	&	AM12	&	SFP2\_TX\_DISABLE	\\ \hline
IO\_L4N\_T0U\_N7\_DBC\_AD7N\_64	&	AN12	&	SFP2\_TX\_FAULT	\\ \hline


		
	\end{longtable}
\end{footnotesize}

%%---------------------------------------------------------FMC1
%\begin{footnotesize}
%	\begin{longtable}{|p{7cm}|p{1cm}|p{5cm}|}
%		\hline
%		\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{FMC1}}}}\\
%		\multicolumn{3}{|c|}{} \\ \hline 
%IO\_L12P\_T1U\_N10\_GC\_47	&	AA24	&	FMC1\_CLK0\_M2C\_P	\\ \hline
%IO\_L12N\_T1U\_N11\_GC\_47	&	AA25	&	FMC1\_CLK0\_M2C\_N	\\ \hline
%IO\_L11P\_T1U\_N8\_GC\_47	&	Y23	&	FMC1\_CLK1\_M2C\_P	\\ \hline
%IO\_L11N\_T1U\_N9\_GC\_47	&	AA23	&	FMC1\_CLK1\_M2C\_N	\\ \hline
%IO\_L12P\_T1U\_N10\_GC\_48	&	AC31	&	FMC1\_GBTCLK0\_M2C\_P	\\ \hline
%IO\_L12N\_T1U\_N11\_GC\_48	&	AC32	&	FMC1\_GBTCLK0\_M2C\_N	\\ \hline
%IO\_L1P\_T0L\_N0\_DBC\_48	&	AE27	&	FMC1\_DP0\_M2C\_P	\\ \hline
%IO\_L1N\_T0L\_N1\_DBC\_48	&	AF27	&	FMC1\_DP0\_M2C\_N	\\ \hline
%IO\_L2P\_T0L\_N2\_48	&	AE28	&	FMC1\_DP0\_C2M\_P	\\ \hline
%IO\_L2N\_T0L\_N3\_48	&	AF28	&	FMC1\_DP0\_C2M\_N	\\ \hline
%IO\_L13P\_T2L\_N0\_GC\_QBC\_48	&	AA32	&	FMC1\_LA00\_CC\_P	\\ \hline
%IO\_L13N\_T2L\_N1\_GC\_QBC\_48	&	AB32	&	FMC1\_LA00\_CC\_N	\\ \hline
%IO\_L14P\_T2L\_N2\_GC\_48	&	AB30	&	FMC1\_LA01\_CC\_P	\\ \hline
%IO\_L14N\_T2L\_N3\_GC\_48	&	AB31	&	FMC1\_LA01\_CC\_N	\\ \hline
%IO\_L8P\_T1L\_N2\_AD5P\_48	&	AF33	&	FMC1\_LA02\_P	\\ \hline
%IO\_L8N\_T1L\_N3\_AD5N\_48	&	AG34	&	FMC1\_LA02\_N	\\ \hline
%IO\_L21P\_T3L\_N4\_AD8P\_48	&	V33	&	FMC1\_LA03\_P	\\ \hline
%IO\_L21N\_T3L\_N5\_AD8N\_48	&	W34	&	FMC1\_LA03\_N	\\ \hline
%IO\_L7P\_T1L\_N0\_QBC\_AD13P\_48	&	AG31	&	FMC1\_LA04\_P	\\ \hline
%IO\_L7N\_T1L\_N1\_QBC\_AD13N\_48	&	AG32	&	FMC1\_LA04\_N	\\ \hline
%IO\_L10P\_T1U\_N6\_QBC\_AD4P\_48	&	AE33	&	FMC1\_LA05\_P	\\ \hline
%IO\_L10N\_T1U\_N7\_QBC\_AD4N\_48	&	AF34	&	FMC1\_LA05\_N	\\ \hline
%IO\_L15P\_T2L\_N4\_AD11P\_48	&	AC34	&	FMC1\_LA06\_P	\\ \hline
%IO\_L15N\_T2L\_N5\_AD11N\_48	&	AD34	&	FMC1\_LA06\_N	\\ \hline
%IO\_L18P\_T2U\_N10\_AD2P\_48	&	AC33	&	FMC1\_LA07\_P	\\ \hline
%IO\_L18N\_T2U\_N11\_AD2N\_48	&	AD33	&	FMC1\_LA07\_N	\\ \hline
%IO\_L11P\_T1U\_N8\_GC\_48	&	AD30	&	FMC1\_LA08\_P	\\ \hline
%IO\_L11N\_T1U\_N9\_GC\_48	&	AD31	&	FMC1\_LA08\_N	\\ \hline
%IO\_L9P\_T1L\_N4\_AD12P\_48	&	AE32	&	FMC1\_LA09\_P	\\ \hline
%IO\_L9N\_T1L\_N5\_AD12N\_48	&	AF32	&	FMC1\_LA09\_N	\\ \hline
%IO\_L17P\_T2U\_N8\_AD10P\_48	&	AA34	&	FMC1\_LA10\_P	\\ \hline
%IO\_L17N\_T2U\_N9\_AD10N\_48	&	AB34	&	FMC1\_LA10\_N	\\ \hline
%IO\_L16P\_T2U\_N6\_QBC\_AD3P\_48	&	AA29	&	FMC1\_LA11\_P	\\ \hline
%IO\_L16N\_T2U\_N7\_QBC\_AD3N\_48	&	AB29	&	FMC1\_LA11\_N	\\ \hline
%IO\_L24P\_T3U\_N10\_48	&	V31	&	FMC1\_LA12\_P	\\ \hline
%IO\_L24N\_T3U\_N11\_48	&	W31	&	FMC1\_LA12\_N	\\ \hline
%IO\_L19P\_T3L\_N0\_DBC\_AD9P\_48	&	W33	&	FMC1\_LA13\_P	\\ \hline
%IO\_L19N\_T3L\_N1\_DBC\_AD9N\_48	&	Y33	&	FMC1\_LA13\_N	\\ \hline
%IO\_L23P\_T3U\_N8\_48	&	U34	&	FMC1\_LA14\_P	\\ \hline
%IO\_L23N\_T3U\_N9\_48	&	V34	&	FMC1\_LA14\_N	\\ \hline
%IO\_L22P\_T3U\_N6\_DBC\_AD0P\_48	&	Y31	&	FMC1\_LA15\_P	\\ \hline
%IO\_L22N\_T3U\_N7\_DBC\_AD0N\_48	&	Y32	&	FMC1\_LA15\_N	\\ \hline
%IO\_L20P\_T3L\_N2\_AD1P\_48	&	W30	&	FMC1\_LA16\_P	\\ \hline
%IO\_L20N\_T3L\_N3\_AD1N\_48	&	Y30	&	FMC1\_LA16\_N	\\ \hline
%IO\_L13P\_T2L\_N0\_GC\_QBC\_47	&	W23	&	FMC1\_LA17\_CC\_P	\\ \hline
%IO\_L13N\_T2L\_N1\_GC\_QBC\_47	&	W24	&	FMC1\_LA17\_CC\_N	\\ \hline
%IO\_L14P\_T2L\_N2\_GC\_47	&	W25	&	FMC1\_LA18\_CC\_P	\\ \hline
%IO\_L14N\_T2L\_N3\_GC\_47	&	Y25	&	FMC1\_LA18\_CC\_N	\\ \hline
%IO\_L16P\_T2U\_N6\_QBC\_AD3P\_47	&	V22	&	FMC1\_LA19\_P	\\ \hline
%IO\_L16N\_T2U\_N7\_QBC\_AD3N\_47	&	V23	&	FMC1\_LA19\_N	\\ \hline
%IO\_L17P\_T2U\_N8\_AD10P\_47	&	T22	&	FMC1\_LA20\_P	\\ \hline
%IO\_L17N\_T2U\_N9\_AD10N\_47	&	T23	&	FMC1\_LA20\_N	\\ \hline
%IO\_L18P\_T2U\_N10\_AD2P\_47	&	V21	&	FMC1\_LA21\_P	\\ \hline
%IO\_L18N\_T2U\_N11\_AD2N\_47	&	W21	&	FMC1\_LA21\_N	\\ \hline
%IO\_L15P\_T2L\_N4\_AD11P\_47	&	U21	&	FMC1\_LA22\_P	\\ \hline
%IO\_L15N\_T2L\_N5\_AD11N\_47	&	U22	&	FMC1\_LA22\_N	\\ \hline
%IO\_L10P\_T1U\_N6\_QBC\_AD4P\_47	&	AB21	&	FMC1\_LA23\_P	\\ \hline
%IO\_L10N\_T1U\_N7\_QBC\_AD4N\_47	&	AC21	&	FMC1\_LA23\_N	\\ \hline
%IO\_L8P\_T1L\_N2\_AD5P\_47	&	AC22	&	FMC1\_LA24\_P	\\ \hline
%IO\_L8N\_T1L\_N3\_AD5N\_47	&	AC23	&	FMC1\_LA24\_N	\\ \hline
%IO\_L9P\_T1L\_N4\_AD12P\_47	&	AA20	&	FMC1\_LA25\_P	\\ \hline
%IO\_L9N\_T1L\_N5\_AD12N\_47	&	AB20	&	FMC1\_LA25\_N	\\ \hline
%IO\_L7P\_T1L\_N0\_QBC\_AD13P\_47	&	AA22	&	FMC1\_LA26\_P	\\ \hline
%IO\_L7N\_T1L\_N1\_QBC\_AD13N\_47	&	AB22	&	FMC1\_LA26\_N	\\ \hline
%IO\_L6P\_T0U\_N10\_AD6P\_47	&	AB25	&	FMC1\_LA27\_P	\\ \hline
%IO\_L6N\_T0U\_N11\_AD6N\_47	&	AB26	&	FMC1\_LA27\_N	\\ \hline
%IO\_L24P\_T3U\_N10\_47	&	V26	&	FMC1\_LA28\_P	\\ \hline
%IO\_L24N\_T3U\_N11\_47	&	W26	&	FMC1\_LA28\_N	\\ \hline
%IO\_L23P\_T3U\_N8\_47	&	V29	&	FMC1\_LA29\_P	\\ \hline
%IO\_L23N\_T3U\_N9\_47	&	W29	&	FMC1\_LA29\_N	\\ \hline
%IO\_L22P\_T3U\_N6\_DBC\_AD0P\_47	&	U26	&	FMC1\_LA30\_P	\\ \hline
%IO\_L22N\_T3U\_N7\_DBC\_AD0N\_47	&	U27	&	FMC1\_LA30\_N	\\ \hline
%IO\_L21P\_T3L\_N4\_AD8P\_47	&	W28	&	FMC1\_LA31\_P	\\ \hline
%IO\_L21N\_T3L\_N5\_AD8N\_47	&	Y28	&	FMC1\_LA31\_N	\\ \hline
%IO\_L20P\_T3L\_N2\_AD1P\_47	&	U24	&	FMC1\_LA32\_P	\\ \hline
%IO\_L20N\_T3L\_N3\_AD1N\_47	&	U25	&	FMC1\_LA32\_N	\\ \hline
%IO\_L19P\_T3L\_N0\_DBC\_AD9P\_47	&	V27	&	FMC1\_LA33\_P	\\ \hline
%IO\_L19N\_T3L\_N1\_DBC\_AD9N\_47	&	V28	&	FMC1\_LA33\_N	\\ \hline
%VREF\_48	&	AA30	&	FMC1\_VREF\_A\_M2C	\\ \hline
%VREF\_47	&	V24	&	FMC1\_VREF\_A\_M2C	\\ \hline
%	
%	\end{longtable}
%\end{footnotesize}

%---------------------------------------------------------AMC
\begin{footnotesize}
	\begin{longtable}{|p{7cm}|p{1cm}|p{5cm}|}
		\hline
		\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{AMC}}}}\\
		\multicolumn{3}{|c|}{} \\ \hline 
		\multicolumn{3}{|c|}{\textbf{\large{FP1}}}\\ \hline
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline
MGTHTXN2\_224	&	AL3	&	TX4C\_N	\\ \hline
MGTHTXP2\_224	&	AL4	&	TX4C\_P	\\ \hline
MGTHRXN2\_224	&	AK1	&	RX4\_N	\\ \hline
MGTHRXP2\_224	&	AK2	&	RX4\_P	\\ \hline
MGTHTXN3\_224	&	AK5	&	TX5C\_N	\\ \hline
MGTHTXP3\_224	&	AK6	&	TX5C\_P	\\ \hline
MGTHRXN3\_224	&	AJ3	&	RX5\_N	\\ \hline
MGTHRXP3\_224	&	AJ4	&	RX5\_P	\\ \hline
IO\_L13N\_T2L\_N1\_GC\_QBC\_45	&	AH17	&	TXC6\_N	\\ \hline
IO\_L13P\_T2L\_N0\_GC\_QBC\_45	&	AH18	&	TXC6\_P	\\ \hline
IO\_L14N\_T2L\_N3\_GC\_45	&	AJ16	&	RXC6\_N	\\ \hline
IO\_L14P\_T2L\_N2\_GC\_45	&	AH16	&	RXC6\_P	\\ \hline
IO\_L6N\_T0U\_N11\_AD6N\_45	&	AP15	&	TXC7\_N	\\ \hline
IO\_L6P\_T0U\_N10\_AD6P\_45	&	AP16	&	TXC7\_P	\\ \hline
IO\_L7N\_T1L\_N1\_QBC\_AD13N\_45	&	AM14	&	RXC7\_N	\\ \hline
IO\_L7P\_T1L\_N0\_QBC\_AD13P\_45	&	AL14	&	RXC7\_P	\\ \hline
		
		
%----------------------------------------------------------------------------------------------------------		
			\multicolumn{3}{|c|}{\textbf{\large{FP2}}}\\ \hline
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline
IO\_L17N\_T2U\_N9\_AD10N\_66	&	K12	&	TXC8\_N	\\ \hline
IO\_L17P\_T2U\_N8\_AD10P\_66	&	L12	&	TXC8\_P	\\ \hline
IO\_L18N\_T2U\_N11\_AD2N\_66	&	H13	&	RXC8\_N	\\ \hline
IO\_L18P\_T2U\_N10\_AD2P\_66	&	J13	&	RXC8\_P	\\ \hline
IO\_L15P\_T2L\_N4\_AD11P\_66	&	K11	&	TXC9\_N	\\ \hline
IO\_L15N\_T2L\_N5\_AD11N\_66	&	J11	&	TXC9\_P	\\ \hline
IO\_L16N\_T2U\_N7\_QBC\_AD3N\_66	&	K13	&	RXC9\_N	\\ \hline
IO\_L16P\_T2U\_N6\_QBC\_AD3P\_66	&	L13	&	RXC9\_P	\\ \hline
IO\_L4N\_T0U\_N7\_DBC\_AD7N\_45	&	AN17	&	TXC10\_N	\\ \hline
IO\_L4P\_T0U\_N6\_DBC\_AD7P\_45	&	AN18	&	TXC10\_P	\\ \hline
IO\_L5N\_T0U\_N9\_AD14N\_45	&	AM15	&	RXC10\_N	\\ \hline
IO\_L5P\_T0U\_N8\_AD14P\_45	&	AM16	&	RXC10\_P	\\ \hline
IO\_L2N\_T0L\_N3\_45	&	AP18	&	TXC11\_N	\\ \hline
IO\_L2P\_T0L\_N2\_45	&	AN19	&	TXC11\_P	\\ \hline
IO\_L3N\_T0L\_N5\_AD15N\_45	&	AN16	&	RXC11\_N	\\ \hline
IO\_L3P\_T0L\_N4\_AD15P\_45	&	AM17	&	RXC11\_P	\\ \hline

		
%---------------------------------------------------------------------------------------------------------		
			\multicolumn{3}{|c|}{\textbf{\large{P2P}}}\\ \hline
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline
IO\_L4N\_T0U\_N7\_DBC\_AD7N\_47	&	AC27	&	TXC12\_N	\\ \hline
IO\_L4P\_T0U\_N6\_DBC\_AD7P\_47	&	AC26	&	TXC12\_P	\\ \hline
IO\_L5N\_T0U\_N9\_AD14N\_47	&	AB27	&	RXC12\_N	\\ \hline
IO\_L5P\_T0U\_N8\_AD14P\_47	&	AA27	&	RXC12\_P	\\ \hline
IO\_L2N\_T0L\_N3\_47	&	AD26	&	TXC13\_N	\\ \hline
IO\_L2P\_T0L\_N2\_47	&	AD25	&	TXC13\_P	\\ \hline
IO\_L3N\_T0L\_N5\_AD15N\_47	&	AC24	&	RXC13\_N	\\ \hline
IO\_L3P\_T0L\_N4\_AD15P\_47	&	AB24	&	RXC13\_P	\\ \hline
IO\_L5N\_T0U\_N9\_AD14N\_48	&	AE30	&	TXC14\_N	\\ \hline
IO\_L5P\_T0U\_N8\_AD14P\_48	&	AD29	&	TXC14\_P	\\ \hline
IO\_L6N\_T0U\_N11\_AD6N\_48	&	AG30	&	RXC14\_N	\\ \hline
IO\_L6P\_T0U\_N10\_AD6P\_48	&	AF30	&	RXC14\_P	\\ \hline
IO\_L3N\_T0L\_N5\_AD15N\_48	&	AD28	&	TXC15\_N	\\ \hline
IO\_L3P\_T0L\_N4\_AD15P\_48	&	AC28	&	TXC15\_P	\\ \hline
IO\_L4N\_T0U\_N7\_DBC\_AD7N\_48	&	AG29	&	RXC15\_N	\\ \hline
IO\_L4P\_T0U\_N6\_DBC\_AD7P\_48	&	AF29	&	RXC15\_P	\\ \hline

		
			
	\end{longtable}
\end{footnotesize}
%---------------------------------------------------------RTM
\begin{footnotesize}
	\begin{longtable}{|p{7cm}|p{1cm}|p{5cm}|}
		\hline
		\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{RTM}}}}\\
		\multicolumn{3}{|c|}{} \\ \hline 
FPGA signal	&	FPGA ball	&	Signal on the board	\\ \hline
MGTHTXP2\_228	&	C4	&	GTP1TXC\_P	\\ \hline
MGTHRXN2\_228	&	B1	&	GTP1RX\_N	\\ \hline
MGTHRXP2\_228	&	B2	&	GTP1RX\_P	\\ \hline
MGTHTXN1\_228	&	D5	&	GTP2TXC\_N	\\ \hline
MGTHTXP1\_228	&	D6	&	GTP2TXC\_P	\\ \hline
MGTHRXN1\_228	&	D1	&	GTP2RX\_N	\\ \hline
MGTHRXP1\_228	&	D2	&	GTP2RX\_P	\\ \hline
MGTHTXN0\_228	&	F5	&	GTP3TXC\_N	\\ \hline
MGTHTXP0\_228	&	F6	&	GTP3TXC\_P	\\ \hline
MGTHRXN0\_228	&	E3	&	GTP3RX\_N	\\ \hline
MGTHRXP0\_228	&	E4	&	GTP3RX\_P	\\ \hline
MGTHTXN3\_227	&	G3	&	GTP4TXC\_N	\\ \hline
MGTHTXP3\_227	&	G4	&	GTP4TXC\_P	\\ \hline
MGTHRXN3\_227	&	F1	&	GTP4RX\_N	\\ \hline
MGTHRXP3\_227	&	F2	&	GTP4RX\_P	\\ \hline
MGTHTXN2\_227	&	J3	&	GTP5TXC\_N	\\ \hline
MGTHTXP2\_227	&	J4	&	GTP5TXC\_P	\\ \hline
MGTHRXN2\_227	&	H1	&	GTP5RX\_N	\\ \hline
MGTHRXP2\_227	&	H2	&	GTP5RX\_P	\\ \hline
MGTHTXN1\_227	&	L3	&	GTP6TXC\_N	\\ \hline
MGTHTXP1\_227	&	L4	&	GTP6TXC\_P	\\ \hline
MGTHRXN1\_227	&	K1	&	GTP6RX\_N	\\ \hline
MGTHRXP1\_227	&	K2	&	GTP6RX\_P	\\ \hline
MGTHTXN0\_227	&	N3	&	GTP7TXC\_N	\\ \hline
MGTHTXP0\_227	&	N4	&	GTP7TXC\_P	\\ \hline
MGTHRXN0\_227	&	M1	&	GTP7RX\_N	\\ \hline
MGTHRXP0\_227	&	M2	&	GTP7RX\_P	\\ \hline
MGTHTXN3\_226	&	R3	&	GTP8TXC\_N	\\ \hline
MGTHTXP3\_226	&	R4	&	GTP8TXC\_P	\\ \hline
MGTHRXN3\_226	&	P1	&	GTP8RX\_N	\\ \hline
MGTHRXP3\_226	&	P2	&	GTP8RX\_P	\\ \hline
MGTHTXN2\_226	&	U3	&	GTP9TXC\_N	\\ \hline
MGTHTXP2\_226	&	U4	&	GTP9TXC\_P	\\ \hline
MGTHRXN2\_226	&	T1	&	GTP9RX\_N	\\ \hline
MGTHRXP2\_226	&	T2	&	GTP9RX\_P	\\ \hline
MGTHTXN1\_226	&	W3	&	GTP10TXC\_N	\\ \hline
MGTHTXP1\_226	&	W4	&	GTP10TXC\_P	\\ \hline
MGTHRXN1\_226	&	V1	&	GTP10RX\_N	\\ \hline
MGTHRXP1\_226	&	V2	&	GTP10RX\_P	\\ \hline
MGTHTXN0\_226	&	AA3	&	GTP11TXC\_N	\\ \hline
MGTHTXP0\_226	&	AA4	&	GTP11TXC\_P	\\ \hline

MGTHTXN3\_225	&	AC3	&	GTP12TXC\_N	\\ \hline
MGTHTXP3\_225	&	AC4	&	GTP12TXC\_P	\\ \hline
MGTHRXN3\_225	&	AB1	&	GTP12RX\_N	\\ \hline
MGTHRXP3\_225	&	AB2	&	GTP12RX\_P	\\ \hline
MGTHTXN2\_225	&	AE3	&	GTP13TXC\_N	\\ \hline
MGTHTXP2\_225	&	AE4	&	GTP13TXC\_P	\\ \hline
MGTHRXN2\_225	&	AD1	&	GTP13RX\_N	\\ \hline
MGTHRXP2\_225	&	AD2	&	GTP13RX\_P	\\ \hline
MGTHTXN1\_225	&	AG3	&	GTP14TXC\_N	\\ \hline
MGTHTXP1\_225	&	AG4	&	GTP14TXC\_P	\\ \hline
MGTHRXN1\_225	&	AF1	&	GTP14RX\_N	\\ \hline
MGTHRXP1\_225	&	AF2	&	GTP14RX\_P	\\ \hline

MGTHTXN0\_225	&	AH5	&	GTP15TXC\_N	\\ \hline
MGTHTXP0\_225	&	AH6	&	GTP15TXC\_P	\\ \hline
MGTHRXN0\_225	&	AH1	&	GTP15RX\_N	\\ \hline
MGTHRXP0\_225	&	AH2	&	GTP15RX\_P	\\ \hline

		
	\end{longtable}
\end{footnotesize}
