m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vcascade_low_pass_filter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 11 opo_package 0 22 hoHc<boaWF7AJ7gVa4UeQ0
DXx4 work 31 cascade_low_pass_filter_sv_unit 0 22 YZgXMJoE9K^PcK=AncFdi2
Z2 !s110 1610339924
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 M6Ni6EjVVzm@LWEFZRaiH1
I0OMNhoVE4l_UWJcjInV;o1
!s105 cascade_low_pass_filter_sv_unit
S1
Z4 dD:/repos/red_pitaya_opo_locking/modelsim_project
Z5 w1610339919
Z6 8D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv
Z7 FD:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv
!i122 12
L0 6 64
Z8 OV;L;2020.3;71
31
Z9 !s108 1610339924.000000
Z10 !s107 D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xcascade_low_pass_filter_sv_unit
R0
R1
R2
VYZgXMJoE9K^PcK=AncFdi2
r1
!s85 0
!i10b 1
!s100 NZi01kFjR>?J0Nz4iG]B<1
IYZgXMJoE9K^PcK=AncFdi2
!i103 1
S1
R4
R5
R6
R7
!i122 12
Z14 L0 1 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vfilter_tb
R0
!s110 1610421213
!i10b 1
!s100 :RlIA0dff4k@nm3imSbXQ2
Z15 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5iYekz[c;dEUNGLXm=AeF1
S1
R4
w1610421204
Z16 8D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv
Z17 FD:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv
!i122 20
L0 5 218
R3
R8
r1
!s85 0
31
!s108 1610421213.000000
Z18 !s107 D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv|
!i113 1
R12
R13
Xfilter_tb_sv_unit
R0
R1
!s110 1610345147
Vb?Rf<`dj<5=lJd^1?bGYO1
r1
!s85 0
!i10b 1
!s100 WcPSM42m4YH2A3cdbY@c:3
Ib?Rf<`dj<5=lJd^1?bGYO1
!i103 1
S1
R4
w1610345139
R16
R17
!i122 18
R14
R8
31
!s108 1610345147.000000
R18
R19
!i113 1
R12
R13
vfilter_tb_wrapper
R0
!s110 1610420983
!i10b 1
!s100 eW`MWOQ7=Ql5ZRTFE[Vbz3
R15
IR;h95C<D4]]VK2=O;;E<13
S1
R4
w1610420744
8D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb_wrapper.sv
FD:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb_wrapper.sv
!i122 19
L0 4 18
R3
R8
r1
!s85 0
31
!s108 1610420983.000000
!s107 D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb_wrapper.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb_wrapper.sv|
!i113 1
R12
R13
Xlow_pass_filter_sv_unit
R0
R1
Z20 !s110 1610339422
V4CUQXGfYlb[[AzYLPO>6W1
r1
!s85 0
!i10b 1
!s100 jieG_10`FMzaA<Km@?=hK0
I4CUQXGfYlb[[AzYLPO>6W1
!i103 1
S1
R4
Z21 w1610339413
Z22 8D:/repos/red_pitaya_opo_locking/verilog_source/rtl/low_pass_filter.sv
Z23 FD:/repos/red_pitaya_opo_locking/verilog_source/rtl/low_pass_filter.sv
!i122 8
L0 2 0
R8
31
Z24 !s108 1610339421.000000
Z25 !s107 D:/repos/red_pitaya_opo_locking/verilog_source/rtl/low_pass_filter.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/rtl/low_pass_filter.sv|
!i113 1
R12
R13
vmoving_average_2
R0
R1
Z27 DXx4 work 23 low_pass_filter_sv_unit 0 22 4CUQXGfYlb[[AzYLPO>6W1
R20
R3
r1
!s85 0
!i10b 1
!s100 GSC1ezbDn<Y@bYb3acOo`2
I5TUQhHJi[?;6l^=ZHkBI02
Z28 !s105 low_pass_filter_sv_unit
S1
R4
R21
R22
R23
!i122 8
L0 159 61
R8
31
R24
R25
R26
!i113 1
R12
R13
vn_moving_average_filter
R0
R1
R27
R20
R3
r1
!s85 0
!i10b 1
!s100 ^eH;W;NVhi>feDXXkOlY=2
ICeii7`?TmjikXGSfIY5c`1
R28
S1
R4
R21
R22
R23
!i122 8
L0 8 147
R8
31
R24
R25
R26
!i113 1
R12
R13
Xopo_package
R0
!s110 1610338828
!i10b 1
!s100 Hn^7MNX12Zl@P8k1C54Ba1
R15
IhoHc<boaWF7AJ7gVa4UeQ0
S1
R4
w1610338804
8D:/repos/red_pitaya_opo_locking/verilog_source/rtl/opo_package.sv
FD:/repos/red_pitaya_opo_locking/verilog_source/rtl/opo_package.sv
!i122 1
R14
VhoHc<boaWF7AJ7gVa4UeQ0
R8
r1
!s85 0
31
!s108 1610338828.000000
!s107 D:/repos/red_pitaya_opo_locking/verilog_source/rtl/opo_package.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/rtl/opo_package.sv|
!i113 1
R12
R13
vsine_gen
R0
R1
DXx4 work 16 sine_gen_sv_unit 0 22 B[6cc@B5UOLUN]eQzAniI3
Z29 !s110 1610339217
R3
r1
!s85 0
!i10b 1
!s100 ^mhW>BAU[n40haBdQ8hhE2
ISGaBJEUfE]Gl5f]2fQ4Di1
!s105 sine_gen_sv_unit
S1
R4
Z30 w1610339214
Z31 8D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_gen.sv
Z32 FD:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_gen.sv
!i122 5
L0 6 55
R8
31
Z33 !s108 1610339217.000000
Z34 !s107 D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_gen.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_gen.sv|
!i113 1
R12
R13
Xsine_gen_sv_unit
R0
R1
R29
VB[6cc@B5UOLUN]eQzAniI3
r1
!s85 0
!i10b 1
!s100 5BINDaMBH[QX8E<ZeL^Ma3
IB[6cc@B5UOLUN]eQzAniI3
!i103 1
S1
R4
R30
R31
R32
!i122 5
Z36 L0 4 0
R8
31
R33
R34
R35
!i113 1
R12
R13
vsine_lut
R0
R1
DXx4 work 16 sine_lut_sv_unit 0 22 i25fJK59]cMg`ZY5NIkN<1
Z37 !s110 1610339167
R3
r1
!s85 0
!i10b 1
!s100 gIKBZUJe^PmT26hL_i^If1
I=^YgC^ndb`<@8e2a4cVWX2
!s105 sine_lut_sv_unit
S1
R4
Z38 w1610339151
Z39 8D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_lut.sv
Z40 FD:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_lut.sv
!i122 4
L0 6 1038
R8
31
Z41 !s108 1610339167.000000
Z42 !s107 D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_lut.sv|
Z43 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_lut.sv|
!i113 1
R12
R13
Xsine_lut_sv_unit
R0
R1
R37
Vi25fJK59]cMg`ZY5NIkN<1
r1
!s85 0
!i10b 1
!s100 5RP[aVK=n4NY^12HnJEQe1
Ii25fJK59]cMg`ZY5NIkN<1
!i103 1
S1
R4
R38
R39
R40
!i122 4
R36
R8
31
R41
R42
R43
!i113 1
R12
R13
