#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f7cf10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f7a140 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x1f8c760 .functor NOT 1, L_0x1fb7c40, C4<0>, C4<0>, C4<0>;
L_0x1fb79c0 .functor XOR 1, L_0x1fb7740, L_0x1fb7890, C4<0>, C4<0>;
L_0x1fb7b30 .functor XOR 1, L_0x1fb79c0, L_0x1fb7a60, C4<0>, C4<0>;
v0x1fb5f80_0 .net *"_ivl_10", 0 0, L_0x1fb7a60;  1 drivers
v0x1fb6080_0 .net *"_ivl_12", 0 0, L_0x1fb7b30;  1 drivers
v0x1fb6160_0 .net *"_ivl_2", 0 0, L_0x1fb7680;  1 drivers
v0x1fb6220_0 .net *"_ivl_4", 0 0, L_0x1fb7740;  1 drivers
v0x1fb6300_0 .net *"_ivl_6", 0 0, L_0x1fb7890;  1 drivers
v0x1fb6430_0 .net *"_ivl_8", 0 0, L_0x1fb79c0;  1 drivers
v0x1fb6510_0 .var "clk", 0 0;
v0x1fb65b0_0 .var/2u "stats1", 159 0;
v0x1fb6690_0 .var/2u "strobe", 0 0;
v0x1fb67e0_0 .net "tb_match", 0 0, L_0x1fb7c40;  1 drivers
v0x1fb68a0_0 .net "tb_mismatch", 0 0, L_0x1f8c760;  1 drivers
v0x1fb6960_0 .net "wavedrom_enable", 0 0, v0x1f75d00_0;  1 drivers
v0x1fb6a00_0 .net "wavedrom_title", 511 0, v0x1fb3c20_0;  1 drivers
v0x1fb6aa0_0 .net "x", 0 0, v0x1fb3ce0_0;  1 drivers
v0x1fb6b40_0 .net "z_dut", 0 0, L_0x1fb75c0;  1 drivers
v0x1fb6be0_0 .net "z_ref", 0 0, L_0x1fb6c80;  1 drivers
L_0x1fb7680 .concat [ 1 0 0 0], L_0x1fb6c80;
L_0x1fb7740 .concat [ 1 0 0 0], L_0x1fb6c80;
L_0x1fb7890 .concat [ 1 0 0 0], L_0x1fb75c0;
L_0x1fb7a60 .concat [ 1 0 0 0], L_0x1fb6c80;
L_0x1fb7c40 .cmp/eeq 1, L_0x1fb7680, L_0x1fb7b30;
S_0x1f851e0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x1f7a140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x1f74b60_0 .net "clk", 0 0, v0x1fb6510_0;  1 drivers
v0x1f74e50_0 .var "s", 2 0;
v0x1f75140_0 .net "x", 0 0, v0x1fb3ce0_0;  alias, 1 drivers
v0x1f75430_0 .net "z", 0 0, L_0x1fb6c80;  alias, 1 drivers
E_0x1f827c0 .event posedge, v0x1f74b60_0;
L_0x1fb6c80 .reduce/nor v0x1f74e50_0;
S_0x1fb35a0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x1f7a140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1f75a10_0 .net "clk", 0 0, v0x1fb6510_0;  alias, 1 drivers
v0x1f75d00_0 .var "wavedrom_enable", 0 0;
v0x1fb3c20_0 .var "wavedrom_title", 511 0;
v0x1fb3ce0_0 .var "x", 0 0;
E_0x1f82a30/0 .event negedge, v0x1f74b60_0;
E_0x1f82a30/1 .event posedge, v0x1f74b60_0;
E_0x1f82a30 .event/or E_0x1f82a30/0, E_0x1f82a30/1;
E_0x1f82c80 .event negedge, v0x1f74b60_0;
S_0x1fb37c0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1fb35a0;
 .timescale -12 -12;
v0x1f75720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fb3a20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1fb35a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fb3e10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f7a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x1fb6f70 .functor NOT 1, L_0x1fb6ea0, C4<0>, C4<0>, C4<0>;
L_0x1fb7260 .functor NOT 1, L_0x1fb71d0, C4<0>, C4<0>, C4<0>;
v0x1fb56f0_0 .net "clk", 0 0, v0x1fb6510_0;  alias, 1 drivers
v0x1fb5800_0 .net "d_out0", 0 0, L_0x1f7e1f0;  1 drivers
v0x1fb58c0_0 .net "d_out1", 0 0, L_0x1fb6ea0;  1 drivers
v0x1fb59b0_0 .net "d_out2", 0 0, L_0x1fb71d0;  1 drivers
v0x1fb5aa0_0 .var "d_reg", 2 0;
v0x1fb5b90_0 .net "x", 0 0, v0x1fb3ce0_0;  alias, 1 drivers
v0x1fb5c80_0 .net "z", 0 0, L_0x1fb75c0;  alias, 1 drivers
L_0x1fb6e00 .part v0x1fb5aa0_0, 0, 1;
L_0x1fb70e0 .part v0x1fb5aa0_0, 1, 1;
L_0x1fb73b0 .part v0x1fb5aa0_0, 2, 1;
S_0x1fb3ff0 .scope module, "gate1" "xor_gate" 4 15, 4 27 0, S_0x1fb3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f7e1f0 .functor XOR 1, L_0x1f7e1f0, L_0x1fb6e00, C4<0>, C4<0>;
v0x1fb4210_0 .net "a", 0 0, L_0x1f7e1f0;  alias, 1 drivers
v0x1fb42f0_0 .net "b", 0 0, L_0x1fb6e00;  1 drivers
v0x1fb43b0_0 .net "y", 0 0, L_0x1f7e1f0;  alias, 1 drivers
S_0x1fb44f0 .scope module, "gate2" "and_gate" 4 16, 4 34 0, S_0x1fb3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1fb6ea0 .functor AND 1, L_0x1fb6f70, L_0x1fb70e0, C4<1>, C4<1>;
v0x1fb46d0_0 .net "a", 0 0, L_0x1fb6f70;  1 drivers
v0x1fb47b0_0 .net "b", 0 0, L_0x1fb70e0;  1 drivers
v0x1fb4870_0 .net "y", 0 0, L_0x1fb6ea0;  alias, 1 drivers
S_0x1fb49c0 .scope module, "gate3" "or_gate" 4 17, 4 41 0, S_0x1fb3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1fb71d0 .functor OR 1, L_0x1fb7260, L_0x1fb73b0, C4<0>, C4<0>;
v0x1fb4bd0_0 .net "a", 0 0, L_0x1fb7260;  1 drivers
v0x1fb4c90_0 .net "b", 0 0, L_0x1fb73b0;  1 drivers
v0x1fb4d50_0 .net "y", 0 0, L_0x1fb71d0;  alias, 1 drivers
S_0x1fb4ea0 .scope module, "gate4" "xnor_gate" 4 25, 4 48 0, S_0x1fb3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x1fb7450 .functor XOR 1, L_0x1fb71d0, L_0x1fb6ea0, C4<0>, C4<0>;
L_0x1fb74e0 .functor XOR 1, L_0x1fb7450, L_0x1f7e1f0, C4<0>, C4<0>;
L_0x1fb75c0 .functor NOT 1, L_0x1fb74e0, C4<0>, C4<0>, C4<0>;
v0x1fb5140_0 .net *"_ivl_0", 0 0, L_0x1fb7450;  1 drivers
v0x1fb5220_0 .net *"_ivl_2", 0 0, L_0x1fb74e0;  1 drivers
v0x1fb5300_0 .net "a", 0 0, L_0x1fb71d0;  alias, 1 drivers
v0x1fb5400_0 .net "b", 0 0, L_0x1fb6ea0;  alias, 1 drivers
v0x1fb54d0_0 .net "c", 0 0, L_0x1f7e1f0;  alias, 1 drivers
v0x1fb5610_0 .net "y", 0 0, L_0x1fb75c0;  alias, 1 drivers
S_0x1fb5d80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1f7a140;
 .timescale -12 -12;
E_0x1f6b9f0 .event anyedge, v0x1fb6690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb6690_0;
    %nor/r;
    %assign/vec4 v0x1fb6690_0, 0;
    %wait E_0x1f6b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb35a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f82c80;
    %wait E_0x1f827c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f827c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %wait E_0x1f82c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fb3a20;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f82a30;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1fb3ce0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f851e0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f74e50_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x1f851e0;
T_5 ;
    %wait E_0x1f827c0;
    %load/vec4 v0x1f74e50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1f75140_0;
    %xor;
    %load/vec4 v0x1f74e50_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x1f75140_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f74e50_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x1f75140_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f74e50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fb3e10;
T_6 ;
    %wait E_0x1f827c0;
    %load/vec4 v0x1fb59b0_0;
    %load/vec4 v0x1fb58c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fb5b90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1fb5aa0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f7a140;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6690_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1f7a140;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb6510_0;
    %inv;
    %store/vec4 v0x1fb6510_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1f7a140;
T_9 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f75a10_0, v0x1fb68a0_0, v0x1fb6510_0, v0x1fb6aa0_0, v0x1fb6be0_0, v0x1fb6b40_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1f7a140;
T_10 ;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1f7a140;
T_11 ;
    %wait E_0x1f82a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb65b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb65b0_0, 4, 32;
    %load/vec4 v0x1fb67e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb65b0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb65b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb65b0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1fb6be0_0;
    %load/vec4 v0x1fb6be0_0;
    %load/vec4 v0x1fb6b40_0;
    %xor;
    %load/vec4 v0x1fb6be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb65b0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1fb65b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb65b0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/ece241_2014_q4/iter3/response0/top_module.sv";
