module mux4to1(u, v, w, x, s0, s1, m);
	input u, v, w, x, s0, s1;
	output m;
	
	wire mux1_to_mux3, mux2_to_mux3;
	
	mux2to1(u, w, s0, mux1_to_mux3);
	mux2to1(v, x, s0, mux2_to_mux3);
	mux2to1(mux1_to_mux3, mux2_to_mux3, s1, m);

endmodule




//SW[2:0] data inputs
//SW[9] select signal

//LEDR[0] output display

module mux(LEDR, SW);
    input [9:0] SW;
    output [9:0] LEDR;

    mux2to1 u0(
        .x(SW[0]),
        .y(SW[1]),
        .s(SW[9]),
        .m(LEDR[0])
        );
endmodule

module mux2to1(x, y, s, m);
    input x; //selected when s is 0
    input y; //selected when s is 1
    input s; //select signal
    output m; //output
  
    assign m = s & y | ~s & x;
    // OR
    // assign m = s ? y : x;

endmodule
