
---------- Begin Simulation Statistics ----------
final_tick                               2170135484000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62390                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702196                       # Number of bytes of host memory used
host_op_rate                                    62591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37746.17                       # Real time elapsed on the host
host_tick_rate                               57492869                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354973407                       # Number of instructions simulated
sim_ops                                    2362582329                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.170135                       # Number of seconds simulated
sim_ticks                                2170135484000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.428284                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292630224                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334708872                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19237329                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461789789                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38949163                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39503939                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          554776                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587185884                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3973279                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13633076                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555048752                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58156669                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       96256207                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224897245                       # Number of instructions committed
system.cpu0.commit.committedOps            2228704409                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4031577833                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552812                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.295773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2935475759     72.81%     72.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    648487483     16.09%     88.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    166372999      4.13%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    160904841      3.99%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35515974      0.88%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     10978996      0.27%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7251607      0.18%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8433505      0.21%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58156669      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4031577833                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44166335                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151001442                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691561751                       # Number of loads committed
system.cpu0.commit.membars                    7608901                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608907      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238844111     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695363607     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264769498     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228704409                       # Class of committed instruction
system.cpu0.commit.refs                     960133133                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224897245                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228704409                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.947307                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.947307                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            692790628                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5628056                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291300305                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360718954                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1721698462                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1612159294                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13657823                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18359610                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11316939                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587185884                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422338920                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2343922631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5685744                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2389195760                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          494                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38524302                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135529                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1688437727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331579387                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551452                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4051623146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888693                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2370062145     58.50%     58.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1245922814     30.75%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229296254      5.66%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167199324      4.13%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24288972      0.60%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7009968      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  226425      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612054      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5190      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4051623146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      280935040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13828961                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567335301                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531647                       # Inst execution rate
system.cpu0.iew.exec_refs                  1002133302                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275775267                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              565272524                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728519822                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810945                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6807256                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277616722                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2324922123                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726358035                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10754484                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2303389622                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3609419                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11540121                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13657823                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19158567                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       216802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35219141                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        63591                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25080                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8839088                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36958071                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9045340                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25080                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2004679                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11824282                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                962578302                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2286400881                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.888150                       # average fanout of values written-back
system.cpu0.iew.wb_producers                854914220                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527725                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2286557848                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2815463143                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1460054591                       # number of integer regfile writes
system.cpu0.ipc                              0.513530                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513530                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611920      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277136312     55.19%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18333331      0.79%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802457      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734885742     31.76%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272374294     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2314144107                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5222564                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002257                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 823439     15.77%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3901356     74.70%     90.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               497767      9.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2311754698                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8685443950                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2286400831                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2421163450                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2313501843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2314144107                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420280                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       96217710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           310131                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           758                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41760133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4051623146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803216                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2360461356     58.26%     58.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1204934065     29.74%     88.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383370470      9.46%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79482750      1.96%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17602497      0.43%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2559831      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1999100      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             887507      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325570      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4051623146                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534129                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         41401202                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5832017                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728519822                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277616722                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4332558186                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7728988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612952344                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421400843                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25450566                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1738125460                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28790082                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54945                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2866323255                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2344038078                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1504307162                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1604744654                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27025844                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13657823                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             81924421                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                82906314                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2866323208                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        218444                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8889                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52859483                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8842                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6298344522                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4670026608                       # The number of ROB writes
system.cpu0.timesIdled                       56377091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.505634                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17866776                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19107700                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1773754                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32461309                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            908852                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         921623                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12771                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35658328                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48235                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1376228                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518949                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3388012                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14659159                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076162                       # Number of instructions committed
system.cpu1.commit.committedOps             133877920                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    679302641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197081                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.880434                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    624317266     91.91%     91.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27222846      4.01%     95.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8978138      1.32%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8771177      1.29%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2030314      0.30%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       734262      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3535777      0.52%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324849      0.05%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3388012      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    679302641                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457331                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282069                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891626                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457425     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693202     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123873      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877920                       # Class of committed instruction
system.cpu1.commit.refs                      48817087                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076162                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877920                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.251309                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.251309                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            600714567                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               415675                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17228756                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154268662                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21206184                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49980623                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1377870                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1110660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8801857                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35658328                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21017414                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657971263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               144823                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155090672                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3550792                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052203                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22334427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18775628                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227049                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         682081101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232953                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               587362245     86.11%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53956359      7.91%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24684192      3.62%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10751922      1.58%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3388413      0.50%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1871437      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65095      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     664      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           682081101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         989055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1503897                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31567326                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210948                       # Inst execution rate
system.cpu1.iew.exec_refs                    51939808                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12321277                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514484430                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40138902                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802248                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1106651                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12620280                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148523875                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39618531                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1448644                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144092554                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3337227                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5271490                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1377870                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12871644                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        57810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1103817                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31142                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1976                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4596                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3247276                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       694819                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1976                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521602                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        982295                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82836341                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143070164                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849644                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70381371                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209452                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143114814                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179169436                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96197359                       # number of integer regfile writes
system.cpu1.ipc                              0.190429                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190429                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603388      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85562610     58.79%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43814053     30.10%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8560999      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145541198                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4213695                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028952                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 806753     19.15%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3057808     72.57%     91.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               349132      8.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142151491                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         977676377                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143070152                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163171445                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137118213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145541198                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405662                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14645954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           299211                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5997936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    682081101                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213378                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.686030                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          594114425     87.10%     87.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56290762      8.25%     95.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17996031      2.64%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6018236      0.88%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5302757      0.78%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             817310      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1044504      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             337544      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             159532      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      682081101                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213069                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23687791                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2275117                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40138902                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12620280                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       683070156                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3657193776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              553882377                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331269                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25050607                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24417190                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4566918                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45372                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189465520                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151974862                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102146925                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53511514                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18195572                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1377870                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48861256                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12815656                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189465508                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30894                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49350154                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   824451409                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299861951                       # The number of ROB writes
system.cpu1.timesIdled                          16487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6199871                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31020                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6461411                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20304857                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12456007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24808951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       313228                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106615                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122592413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8140399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245226200                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8247014                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7626539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5543175                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6809641                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              366                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4828540                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4828534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7626539                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           422                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37264024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37264024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1151887872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1151887872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12456135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12456135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12456135                       # Request fanout histogram
system.membus.respLayer1.occupancy        65633027225                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         50389116137                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       772899300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   775205696.284106                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       938000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1657729500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2166270987500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3864496500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356122562                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356122562                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356122562                       # number of overall hits
system.cpu0.icache.overall_hits::total      356122562                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66216358                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66216358                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66216358                       # number of overall misses
system.cpu0.icache.overall_misses::total     66216358                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 872187718997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 872187718997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 872187718997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 872187718997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422338920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422338920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422338920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422338920                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156785                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156785                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156785                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156785                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13171.786328                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13171.786328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13171.786328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13171.786328                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2083                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.815789                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62437923                       # number of writebacks
system.cpu0.icache.writebacks::total         62437923                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3778401                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3778401                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3778401                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3778401                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62437957                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62437957                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62437957                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62437957                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 774519287998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 774519287998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 774519287998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 774519287998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147839                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147839                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147839                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147839                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12404.622528                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12404.622528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12404.622528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12404.622528                       # average overall mshr miss latency
system.cpu0.icache.replacements              62437923                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356122562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356122562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66216358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66216358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 872187718997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 872187718997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422338920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422338920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156785                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156785                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13171.786328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13171.786328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3778401                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3778401                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62437957                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62437957                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 774519287998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 774519287998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12404.622528                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12404.622528                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418560265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62437923                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.703622                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907115795                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907115795                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862546332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862546332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862546332                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862546332                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     83622607                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      83622607                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     83622607                       # number of overall misses
system.cpu0.dcache.overall_misses::total     83622607                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2157872125135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2157872125135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2157872125135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2157872125135                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    946168939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    946168939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    946168939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    946168939                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088380                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088380                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088380                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088380                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25804.889402                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25804.889402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25804.889402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25804.889402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14520839                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1226463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           243681                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14820                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.589541                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.757287                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56443638                       # number of writebacks
system.cpu0.dcache.writebacks::total         56443638                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28640077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28640077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28640077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28640077                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54982530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54982530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54982530                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54982530                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 982482840414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 982482840414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 982482840414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 982482840414                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058111                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17869.000215                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17869.000215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17869.000215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17869.000215                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56443638                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    612769874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      612769874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68635428                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68635428                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1483845283500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1483845283500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    681405302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    681405302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21619.232614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21619.232614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19774617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19774617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48860811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48860811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 765611238000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 765611238000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15669.229027                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15669.229027                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249776458                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249776458                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14987179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14987179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 674026841635                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 674026841635                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264763637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264763637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056606                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056606                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44973.563179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44973.563179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8865460                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8865460                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6121719                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6121719                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 216871602414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 216871602414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023121                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023121                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35426.585639                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35426.585639                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12751500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12751500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.463758                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.463758                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4613.422576                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4613.422576                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60894.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60894.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       703500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       703500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024996                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024996                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4785.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4785.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3785.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3785.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468202                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468202                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130552755000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130552755000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88920.158806                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88920.158806                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468202                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468202                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129084553000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129084553000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87920.158806                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87920.158806                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921338932                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56450482                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.321188                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995712                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999866                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999866                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1956415802                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1956415802                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62207621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51869075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              745737                       # number of demand (read+write) hits
system.l2.demand_hits::total                114837602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62207621                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51869075                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15169                       # number of overall hits
system.l2.overall_hits::.cpu1.data             745737                       # number of overall hits
system.l2.overall_hits::total               114837602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            230335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4573837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2955447                       # number of demand (read+write) misses
system.l2.demand_misses::total                7767349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           230335                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4573837                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7730                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2955447                       # number of overall misses
system.l2.overall_misses::total               7767349                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20777636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 448113602995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    721695999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 303420181998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     773033116992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20777636000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 448113602995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    721695999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 303420181998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    773033116992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62437956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56442912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3701184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122604951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62437956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56442912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3701184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122604951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.337569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.798514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063353                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.337569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.798514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063353                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90206.160592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97973.234069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93363.001164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102664.734640                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99523.417448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90206.160592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97973.234069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93363.001164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102664.734640                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99523.417448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        81                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      51.234568                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3951575                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5543175                       # number of writebacks
system.l2.writebacks::total                   5543175                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         166931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          72821                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              239829                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        166931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         72821                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             239829                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       230309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4406906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2882626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7527520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       230309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4406906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2882626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4958740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12486260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18473537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 390501903497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    642334999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 267089014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 676706789996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18473537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 390501903497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    642334999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 267089014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 417981624172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1094688414168                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.335342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.778839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.335342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.778839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80211.963058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88611.353067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83648.261362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92654.758023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89897.707345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80211.963058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88611.353067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83648.261362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92654.758023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84291.901606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87671.441582                       # average overall mshr miss latency
system.l2.replacements                       20553579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13498424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13498424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13498424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13498424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108824567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108824567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108824567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108824567                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4958740                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4958740                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 417981624172                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 417981624172                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84291.901606                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84291.901606                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       182500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.815789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1951.612903                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2310.126582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       958500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       616000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1574500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.815789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.897727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19968.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19870.967742                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19930.379747                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       238500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       316500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19781.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4763940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           323616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5087556                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2826428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2177094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5003522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281944581497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223323568499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  505268149996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7590368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10091078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.372370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.495836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99752.967879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102578.744188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100982.497928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       118714                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60129                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           178843                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2707714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2116965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4824679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 244129878498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195387004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 439516882498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.356730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.846546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90160.880543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92295.812165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91097.642454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62207621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62222790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       230335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           238065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20777636000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    721695999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21499331999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62437956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62460855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.337569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90206.160592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93363.001164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90308.663596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       230309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       237988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18473537000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    642334999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19115871999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003689                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.335342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80211.963058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83648.261362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80322.839803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47105135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       422121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47527256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1747409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       778353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2525762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 166169021498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80096613499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 246265634997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48852544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50053018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.648371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95094.520801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102905.254427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97501.520332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        48217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        60909                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1699192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       765661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2464853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 146372024999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71702010500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 218074035499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.637799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86142.134025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93647.202221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88473.444663                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          508                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             531                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8472000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       665000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9137000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.859560                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863415                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16677.165354                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28913.043478                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17207.156309                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          406                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          421                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8007999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8300499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.686971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.684553                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19724.135468                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19716.149644                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   249615563                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20553772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.144514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.257702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.096363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.771166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.342669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.525714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.273839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1979983132                       # Number of tag accesses
system.l2.tags.data_accesses               1979983132                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      14739712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     282205440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        491456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184576640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    315111424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          797124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14739712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       491456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15231168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    354763200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       354763200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         230308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4409460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2884010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4923616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12455073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5543175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5543175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6792070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130040471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85053049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145203572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             367315625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6792070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7018533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163475139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163475139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163475139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6792070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130040471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85053049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145203572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            530790764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5449761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    230308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4291160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2811805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4916398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014296988750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26731886                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5128385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12455073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5543175                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12455073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5543175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 197723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 93414                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            602739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            618048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            615380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            691741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1421953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1201138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            824476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            771021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            719659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            849830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           697557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           685696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           642436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           635581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           645767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            289581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            345298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            400791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            407481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            408364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            374587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            403312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           350935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           305095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           314539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           306472                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 398454816196                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61286750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            628280128696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32507.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51257.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7586670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2900868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12455073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5543175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4561744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2710015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1346565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1082600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  916883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  465482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  322334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  267519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  196694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  126736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  69846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  25790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 353428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 362436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 363747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 342913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 344116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7219535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.970056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.827839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.486392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4627265     64.09%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1274625     17.66%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       552485      7.65%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       326217      4.52%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       123787      1.71%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61531      0.85%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34268      0.47%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28538      0.40%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190819      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7219535                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.703722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.146314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.065046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333952    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288740     86.46%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5009      1.50%     87.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26035      7.80%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9409      2.82%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3263      0.98%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1045      0.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              311      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              100      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              784470400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12654272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348783168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               797124672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            354763200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       361.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    367.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2170135380000                       # Total gap between requests
system.mem_ctrls.avgGap                     120574.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14739712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    274634240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       491456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179955520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    314649472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348783168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6792069.946173002012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126551656.348106622696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226463.280114726716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82923633.720925793052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 144990704.184071123600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160719535.978980392218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       230308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4409460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2884010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4923616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5543175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8939348861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 208686383473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    320169395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 147957684897                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 262376542070                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51689552038374                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38814.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47326.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41694.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51302.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53289.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9324899.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24679459980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13117421295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39347497560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14257412100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171308158320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     381400665750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     512152518240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1156263133245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.806888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1327028350683                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72465380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 770641753317                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26868119880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14280714030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48169981440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14190215040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171308158320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     669096060090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     269882712480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1213795961280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.318057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 693285919282                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72465380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1404384184718                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20542168983.146069                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99870353969.419479                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 786502730500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   341882444500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1828253039500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20991925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20991925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20991925                       # number of overall hits
system.cpu1.icache.overall_hits::total       20991925                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25489                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25489                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25489                       # number of overall misses
system.cpu1.icache.overall_misses::total        25489                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1020608500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1020608500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1020608500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1020608500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21017414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21017414                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21017414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21017414                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001213                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001213                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001213                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001213                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40041.135392                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40041.135392                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40041.135392                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40041.135392                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22867                       # number of writebacks
system.cpu1.icache.writebacks::total            22867                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2590                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2590                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2590                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2590                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22899                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22899                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    921232000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    921232000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    921232000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    921232000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001090                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001090                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001090                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001090                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40230.228394                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40230.228394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40230.228394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40230.228394                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20991925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20991925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25489                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25489                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1020608500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1020608500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21017414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21017414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40041.135392                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40041.135392                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2590                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2590                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    921232000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    921232000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40230.228394                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40230.228394                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.968723                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20530355                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22867                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           897.815848                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347512500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.968723                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999023                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42057727                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42057727                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37700746                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37700746                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37700746                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37700746                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8721154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8721154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8721154                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8721154                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 783660622537                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 783660622537                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 783660622537                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 783660622537                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46421900                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46421900                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46421900                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46421900                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187867                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89857.445762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89857.445762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89857.445762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89857.445762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4089374                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       821060                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            57288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10468                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.382733                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.435231                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3701361                       # number of writebacks
system.cpu1.dcache.writebacks::total          3701361                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6362482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6362482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6362482                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6362482                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2358672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2358672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2358672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2358672                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200941212609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200941212609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200941212609                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200941212609                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050809                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050809                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050809                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050809                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85192.520456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85192.520456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85192.520456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85192.520456                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3701361                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33084585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33084585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5213885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5213885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 399730291000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 399730291000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38298470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38298470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76666.495521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76666.495521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4012850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4012850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87480058500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87480058500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031360                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031360                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72837.226642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72837.226642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4616161                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4616161                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3507269                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3507269                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 383930331537                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 383930331537                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.431747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.431747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109467.033050                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109467.033050                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2349632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2349632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113461154109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113461154109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98010.994905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98010.994905                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6877000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6877000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42450.617284                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42450.617284                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094262                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094262                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67532.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67532.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       829000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       829000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273731                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273731                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6685.483871                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6685.483871                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.273731                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273731                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5709.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5709.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       101500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       101500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451776                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451776                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349800                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349800                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119709371000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119709371000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355063                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355063                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88686.746925                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88686.746925                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349800                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349800                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118359571000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118359571000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355063                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355063                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87686.746925                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87686.746925                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.885763                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43860295                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3708357                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.827420                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347524000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.885763                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104157218                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104157218                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2170135484000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112514936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19041599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109107361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15010404                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8468206                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            643                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10104198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10104198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62460855                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50054082                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          615                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187313834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    169338092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11111259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367831850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7992056192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7224739136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2929024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473762688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15693487040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29036511                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355671168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        151642190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236177                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143095409     94.36%     94.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8413037      5.55%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 132221      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1523      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          151642190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245218895479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84683464284                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93675753781                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5564016325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34398899                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2411320912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 455995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730180                       # Number of bytes of host memory used
host_op_rate                                   458301                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6028.96                       # Real time elapsed on the host
host_tick_rate                               40004489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749175052                       # Number of instructions simulated
sim_ops                                    2763078519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.241185                       # Number of seconds simulated
sim_ticks                                241185428500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.430357                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26475627                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29939523                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           651011                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39615869                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3411007                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3417261                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6254                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55138197                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2749                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1879                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573841                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774911                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12996617                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12658124                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746834                       # Number of instructions committed
system.cpu0.commit.committedOps             203893989                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    476372526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.428014                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.476521                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    413342831     86.77%     86.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25357275      5.32%     92.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12411559      2.61%     94.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5477106      1.15%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3055538      0.64%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1719717      0.36%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1594576      0.33%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       417307      0.09%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12996617      2.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    476372526                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999317                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307661                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868947                       # Number of loads committed
system.cpu0.commit.membars                    4721186                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721317      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005330     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870674     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219188      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893989                       # Class of committed instruction
system.cpu0.commit.refs                      50090080                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746834                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893989                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.397016                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.397016                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            376658417                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77200                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25973071                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218488246                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20774109                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 75027117                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574570                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               153246                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5330857                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55138197                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34569996                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    441146231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141190                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220497805                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1303480                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114586                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36567042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29886634                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.458231                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         478365070                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.467522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.862389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               334378861     69.90%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                84604008     17.69%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47559699      9.94%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8563703      1.79%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1234206      0.26%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  430740      0.09%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17356      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575035      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1462      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           478365070                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      642                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     455                       # number of floating regfile writes
system.cpu0.idleCycles                        2828204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583781                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52711416                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.445412                       # Inst execution rate
system.cpu0.iew.exec_refs                    54413984                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4726004                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25203079                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49056984                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576711                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            92039                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4890364                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216373012                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49687980                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           350069                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214329444                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                433116                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             69594060                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574570                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             70391339                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       591032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279858                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16371                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3188037                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       669231                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           429                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425659                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158122                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                169130222                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212239950                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735723                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124433064                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.441070                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212344053                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277798194                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155080485                       # number of integer regfile writes
system.cpu0.ipc                              0.417185                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.417185                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721713      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155331553     72.36%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27435      0.01%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49440      0.02%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                231      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49822856     23.21%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725809      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            176      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214679512                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    738                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1444                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          701                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               781                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1188897                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005538                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1069156     89.93%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                118580      9.97%     99.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1119      0.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211145958                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         908944382                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212239249                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228851666                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210074796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214679512                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298216                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12479026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32834                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           836                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5547786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    478365070                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448778                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.020650                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          360907294     75.45%     75.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67165940     14.04%     89.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29321927      6.13%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6934329      1.45%     97.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7717004      1.61%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2513916      0.53%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2555070      0.53%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             698005      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             551585      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      478365070                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.446140                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2516472                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          790676                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49056984                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4890364                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1103                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       481193274                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1177583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97624095                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752793                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2531010                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23000457                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              47151543                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               116539                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282647246                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217269697                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158821413                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77419164                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3288675                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574570                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56067965                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10068625                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              668                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282646578                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     223678819                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574697                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20279203                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574573                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   679923433                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435202013                       # The number of ROB writes
system.cpu0.timesIdled                          86375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  396                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.191946                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27978643                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31369024                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982865                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40848994                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3087900                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3088476                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             576                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56449786                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          487                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1522                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981013                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334817                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12320291                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297147                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20112929                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454811                       # Number of instructions committed
system.cpu1.commit.committedOps             196602201                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    432397591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.454679                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.499838                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    369527241     85.46%     85.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25307523      5.85%     91.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13290010      3.07%     94.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6599557      1.53%     95.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2790620      0.65%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       598062      0.14%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1549140      0.36%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       415147      0.10%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12320291      2.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    432397591                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123308                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018625                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433976                       # Number of loads committed
system.cpu1.commit.membars                    4721424                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721424      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540902     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435498     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904201      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602201                       # Class of committed instruction
system.cpu1.commit.refs                      47339699                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454811                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602201                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.253739                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.253739                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            327476403                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2101                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27188881                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220098449                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21054059                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 81067732                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981350                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3018                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4932517                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56449786                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34876458                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    399204533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99243                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224005394                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.129473                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35324326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31066543                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.513778                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         435512061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.521580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.904390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               290368907     66.67%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84618565     19.43%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48385968     11.11%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8989855      2.06%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98525      0.02%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475756      0.34%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     220      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573871      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     394      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           435512061                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         484688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1024788                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52677012                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.484846                       # Inst execution rate
system.cpu1.iew.exec_refs                    51901649                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946044                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27107416                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48618091                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576019                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           144292                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4078500                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216440703                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47955605                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           701380                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211391464                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                458894                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49233283                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981350                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50021954                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       262599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1536                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5184115                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       172777                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719287                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305501                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                167127019                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209641894                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731198                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122202997                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.480834                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209879922                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274083662                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153193594                       # number of integer regfile writes
system.cpu1.ipc                              0.443707                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.443707                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721743      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155270718     73.21%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  86      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48155067     22.70%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945134      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212092844                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1182605                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005576                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1131981     95.72%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 50575      4.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   49      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208553706                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         860963490                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209641894                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        236279226                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210143062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212092844                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297641                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19838502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            83136                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           494                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8966024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    435512061                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.486996                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.062638                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          320125791     73.51%     73.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65444563     15.03%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29542191      6.78%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6861620      1.58%     96.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7261040      1.67%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1454741      0.33%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3638245      0.84%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             639256      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             544614      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      435512061                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.486455                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2386280                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          761211                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48618091                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4078500                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    319                       # number of misc regfile reads
system.cpu1.numCycles                       435996749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    46273855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               81132425                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777813                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2676616                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23229706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31418611                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               191536                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284132929                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218160026                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159556903                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83021625                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3274932                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981350                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40350763                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16779090                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284132929                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     206796192                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574466                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15188872                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574459                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   636791039                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436695989                       # The number of ROB writes
system.cpu1.timesIdled                           4925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4560684                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                57176                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4872978                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17883998                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9528538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18940283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268861                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       115647                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7313056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5594530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14625479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5710177                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9431750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505031                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8906842                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1059                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            748                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94853                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9431750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28466884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28466884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    642024448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               642024448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1588                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9528410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9528410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9528410                       # Request fanout histogram
system.membus.respLayer1.occupancy        49790062022                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22971386468                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   241185428500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   241185428500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 84                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14019345.238095                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16877754.360034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38377500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   240596616000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    588812500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34429699                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34429699                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34429699                       # number of overall hits
system.cpu0.icache.overall_hits::total       34429699                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140297                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140297                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140297                       # number of overall misses
system.cpu0.icache.overall_misses::total       140297                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3217448498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3217448498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3217448498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3217448498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34569996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34569996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34569996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34569996                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004058                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22933.124001                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22933.124001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22933.124001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22933.124001                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1817                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.060606                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104227                       # number of writebacks
system.cpu0.icache.writebacks::total           104227                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36071                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36071                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104226                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104226                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104226                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104226                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2750684498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2750684498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2750684498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2750684498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26391.538560                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26391.538560                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26391.538560                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26391.538560                       # average overall mshr miss latency
system.cpu0.icache.replacements                104227                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34429699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34429699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140297                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140297                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3217448498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3217448498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34569996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34569996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22933.124001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22933.124001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104226                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104226                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2750684498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2750684498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26391.538560                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26391.538560                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34534178                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104259                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           331.234503                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69244219                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69244219                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38382201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38382201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38382201                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38382201                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10501237                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10501237                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10501237                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10501237                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 691396974747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 691396974747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 691396974747                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 691396974747                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48883438                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48883438                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48883438                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48883438                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214822                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65839.574399                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65839.574399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65839.574399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65839.574399                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     42666371                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           735503                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.009785                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.625000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4107027                       # number of writebacks
system.cpu0.dcache.writebacks::total          4107027                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6413432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6413432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6413432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6413432                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4087805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4087805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4087805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4087805                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 328440818076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 328440818076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 328440818076                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 328440818076                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083624                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083624                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083624                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083624                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80346.498445                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80346.498445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80346.498445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80346.498445                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4107027                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36742885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36742885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9495087                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9495087                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 612882919500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 612882919500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46237972                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46237972                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.205353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.205353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64547.372710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64547.372710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5513704                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5513704                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3981383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3981383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 320942757000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 320942757000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80610.872403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80610.872403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1639316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1639316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1006150                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1006150                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78514055247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78514055247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645466                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645466                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.380330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78034.145254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78034.145254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       899728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       899728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7498061076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7498061076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70455.930879                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70455.930879                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20577                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20577                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    521917000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    521917000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25364.095835                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25364.095835                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          249                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          249                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20328                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20328                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    492399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    492399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012914                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012914                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24222.722353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24222.722353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573368                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573368                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2858000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2858000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573787                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573787                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6821.002387                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6821.002387                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2439000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2439000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5821.002387                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5821.002387                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          966                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          966                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25498500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25498500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1879                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1879                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.514103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.514103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26395.962733                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26395.962733                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24532500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24532500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.514103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.514103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25395.962733                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25395.962733                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45620721                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4108554                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.103839                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108174976                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108174976                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               84677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              888191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              505261                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1478775                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              84677                       # number of overall hits
system.l2.overall_hits::.cpu0.data             888191                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                646                       # number of overall hits
system.l2.overall_hits::.cpu1.data             505261                       # number of overall hits
system.l2.overall_hits::total                 1478775                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3218847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2588957                       # number of demand (read+write) misses
system.l2.demand_misses::total                5831475                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19550                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3218847                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4121                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2588957                       # number of overall misses
system.l2.overall_misses::total               5831475                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1581808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 310651225497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    341873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 250308114968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     562883021965                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1581808000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 310651225497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    341873500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 250308114968                       # number of overall miss cycles
system.l2.overall_miss_latency::total    562883021965                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4107038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3094218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7310250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4107038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3094218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7310250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.187571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.783739                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.864485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.836708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.797712                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.187571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.783739                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.864485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.836708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.797712                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80910.895141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96510.093675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82958.869207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96682.994336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96524.982438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80910.895141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96510.093675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82958.869207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96682.994336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96524.982438                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              13339                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       418                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.911483                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3123639                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505031                       # number of writebacks
system.l2.writebacks::total                    505031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          89424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         89424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118250                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3129423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2560182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5713225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3129423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2560182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3832849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9546074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1385788502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 274014943497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299975500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 222901048969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 498601756468                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1385788502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 274014943497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299975500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 222901048969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 293634389583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 792236146051                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.187427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.761966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.856933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.827408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.781536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.187427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.761966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.856933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.827408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.305848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70938.751062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87560.851792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73433.414933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87064.532509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87271.507155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70938.751062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87560.851792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73433.414933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87064.532509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76609.955045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82990.781975                       # average overall mshr miss latency
system.l2.replacements                       15096785                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6486054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6486054                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6486054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6486054                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3832849                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3832849                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 293634389583                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 293634389583                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76609.955045                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76609.955045                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                165                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       326000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       542500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       868500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.891892                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4939.393939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5479.797980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5263.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1297500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1979000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3276500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19961.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19989.898990                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19978.658537                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.622642                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2772.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1633.928571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       650000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       461500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1111500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.603774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.723684                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20065.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20209.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39493                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          67010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              129651                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6921322500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6584089500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13505412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.629184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.626974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.628115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103287.904790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105108.307658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104167.434112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17541                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17259                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34800                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        49469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        45382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5254116000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4972806000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10226922000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.464485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.454229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106210.273100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109576.616280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107820.919126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         84677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1581808000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    341873500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1923681500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.187571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.864485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.217177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80910.895141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82958.869207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81267.436948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1385788502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299975500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1685764002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.187427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.856933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.216709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70938.751062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73433.414933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71370.194835                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       848698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       467992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1316690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3151837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2526316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5678153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 303729902997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 243724025468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 547453928465                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4000535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2994308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6994843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.787854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96365.993228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96474.085375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96414.085437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        71883                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83399                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3079954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2514800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5594754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 268760827497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 217928242969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 486689070466                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.769886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87261.312181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86658.280169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86990.253810                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    18051742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15096849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.195729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.398404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.070260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.464193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.089837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.960991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.287475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.101003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.079529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.530640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 129949681                       # Number of tag accesses
system.l2.tags.data_accesses                129949681                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1250240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     200386048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        261440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     163864192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    243940544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          609702464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1250240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       261440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1511680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32321984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32321984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3131032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2560378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3811571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9526601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5183729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        830838120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1083979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        679411659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1011423225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2527940713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5183729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1083979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6267709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134013005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134013005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134013005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5183729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       830838120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1083979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       679411659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1011423225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2661953717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3124028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2556921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3807642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009622173750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16530547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473880                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9526601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505031                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9526601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3048                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            550755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            551896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            566027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            573301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            516857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            676901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            740656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            685874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            615222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            676423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           577460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           545256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           560720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           539435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           574139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           561289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257319682377                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47561055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            435673638627                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27051.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45801.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7081446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  473753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9526601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2188614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1676024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1303939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1182891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1009100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  663057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  469485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  346812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  244004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  163751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 104260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  42774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2458993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.638647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.918763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.307877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1321815     53.75%     53.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       359877     14.64%     68.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202820      8.25%     76.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134841      5.48%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66873      2.72%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        50212      2.04%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37652      1.53%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30767      1.25%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       254136     10.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2458993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     314.451438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.490722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6945.489710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30234     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.594347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.556029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.195925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22482     74.32%     74.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1088      3.60%     77.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4812     15.91%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1168      3.86%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              338      1.12%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              154      0.51%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.24%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.12%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               30      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              608781504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  920960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32126656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               609702464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32321984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2524.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2527.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  241185395500                       # Total gap between requests
system.mem_ctrls.avgGap                      24042.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1250240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    199937792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       261440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163642944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    243689088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32126656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5183729.414233663119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 828979566.649068951607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1083979.250429716660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 678494322.885679602623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1010380641.631507158279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133203138.347970306873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3131032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2560378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3811571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    577524264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 144530632558                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130070279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117021130576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 173414280950                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5898121186559                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29563.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46160.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31840.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45704.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45496.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11678730.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8545073460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4541821845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33200600160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307714400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19039088640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101258385870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7344984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175237668855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.568226                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18072028709                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8053760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215059639791                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9012122280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4790056590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34716586380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312615980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19039088640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     102235807050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6521892960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       177628169880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.479691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15887016639                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8053760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 217244651861                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                424                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    108859906.103286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   208246861.179159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    640916500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   217998268500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  23187160000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34871383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34871383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34871383                       # number of overall hits
system.cpu1.icache.overall_hits::total       34871383                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5075                       # number of overall misses
system.cpu1.icache.overall_misses::total         5075                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    377037000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    377037000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    377037000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    377037000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34876458                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34876458                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34876458                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34876458                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74293.004926                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74293.004926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74293.004926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74293.004926                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4767                       # number of writebacks
system.cpu1.icache.writebacks::total             4767                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          308                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          308                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4767                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4767                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    356572500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    356572500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    356572500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    356572500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74800.188798                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74800.188798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74800.188798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74800.188798                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4767                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34871383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34871383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    377037000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    377037000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34876458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34876458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74293.004926                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74293.004926                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          308                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    356572500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    356572500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74800.188798                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74800.188798                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35360619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4799                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7368.330694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69757683                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69757683                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38237904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38237904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38237904                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38237904                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9772368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9772368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9772368                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9772368                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 652844614497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 652844614497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 652844614497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 652844614497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48010272                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48010272                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48010272                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48010272                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.203547                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.203547                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.203547                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.203547                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66805.160683                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66805.160683                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66805.160683                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66805.160683                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23015668                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4795                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           318542                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             78                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.253166                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.474359                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3094238                       # number of writebacks
system.cpu1.dcache.writebacks::total          3094238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6700388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6700388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6700388                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6700388                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3071980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3071980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3071980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3071980                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 262453296000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 262453296000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 262453296000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 262453296000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85434.571840                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85434.571840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85434.571840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85434.571840                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3094238                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36893081                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36893081                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8786872                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8786872                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 575500294500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 575500294500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45679953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45679953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65495.468069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65495.468069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5814916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5814916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2971956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2971956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 255326430000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 255326430000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85911.914577                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85911.914577                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1344823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1344823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       985496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       985496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  77344319997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  77344319997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422902                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422902                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78482.632093                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78482.632093                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       885472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       885472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7126866000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7126866000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71251.559626                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71251.559626                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550603                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550603                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23401                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23401                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    571420500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    571420500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24418.635956                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24418.635956                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23289                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23289                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    542057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    542057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23275.237236                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23275.237236                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          350                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          350                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2060000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2060000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5885.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5885.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          350                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          350                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1710000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1710000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4885.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4885.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1007                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1007                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13383000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13383000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1522                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1522                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.661629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.661629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13289.970209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13289.970209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1007                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1007                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12376000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12376000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.661629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.661629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12289.970209                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12289.970209                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935322                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44460873                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3095820                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.361582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935322                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105415109                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105415109                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 241185428500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7105931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6750228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14591754                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6596939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1088                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6996937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       312681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12323721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9285243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21935946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13341056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525700160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       610176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396061184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              935712576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21698369                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32517760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29008925                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210185                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23027342     79.38%     79.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5865936     20.22%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 115647      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29008925                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14623031434                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6165459649                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156354472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4646835051                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7169961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
