$date
	Thu Jun  8 01:10:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ init $end
$var reg 1 % rst $end
$scope module block $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 8 ' data_out [7:0] $end
$var wire 1 $ init $end
$var wire 1 % rst $end
$var wire 1 ( tmp0 $end
$var wire 1 ) tmp12 $end
$var wire 1 * tmp16 $end
$var wire 1 + tmp6 $end
$var wire 1 , tmp9 $end
$var wire 1 - tmp8 $end
$var wire 1 . tmp7 $end
$var wire 1 / tmp5 $end
$var wire 1 0 tmp4 $end
$var wire 1 1 tmp3 $end
$var wire 1 2 tmp2 $end
$var wire 8 3 tmp18 [7:0] $end
$var wire 8 4 tmp17 [7:0] $end
$var wire 8 5 tmp15 [7:0] $end
$var wire 1 6 tmp14 $end
$var wire 1 7 tmp13 $end
$var wire 1 8 tmp11 $end
$var wire 1 9 tmp10 $end
$var wire 1 : tmp1 $end
$var reg 8 ; data_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
09
08
07
06
b0 5
b0 4
b0 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
1(
b0 '
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
b10100101 3
1*
0(
0"
1$
b10100101 #
b10100101 &
#15
1+
1)
12
1/
1.
1-
18
17
b1010111 5
16
b10100101 4
b10100101 !
b10100101 '
b10100101 ;
1"
#20
0*
b1010111 4
1(
b1010111 3
0"
0$
b0 #
b0 &
#25
b10101110 3
0+
1,
b10101110 4
1:
02
11
0/
0-
19
08
b10101110 5
06
b1010111 !
b1010111 '
b1010111 ;
1"
#30
0"
#35
b1000001 3
0,
0)
b1000001 4
0:
12
01
10
1/
1-
18
07
b1000001 5
16
b10101110 !
b10101110 '
b10101110 ;
1"
#40
0"
#45
b10000010 3
b10000010 4
1:
02
00
0/
0.
0-
09
08
17
b10000010 5
06
b1000001 !
b1000001 '
b1000001 ;
1"
#50
0"
#55
b11001 3
1+
1,
b11001 4
0:
1/
1-
19
18
07
b11001 5
16
b10000010 !
b10000010 '
b10000010 ;
1"
#60
0"
#65
b110010 3
0,
b110010 4
11
10
0/
0-
09
08
17
b110010 5
06
b11001 !
b11001 '
b11001 ;
1"
#70
0"
#75
b1100100 3
0+
1)
b1100100 4
12
00
19
b1100100 5
07
b110010 !
b110010 '
b110010 ;
1"
#80
0"
#85
b11001000 3
b11001000 4
1,
0)
1:
b11001000 5
01
1.
09
b1100100 !
b1100100 '
b1100100 ;
1"
#90
0"
#95
b10001101 3
1)
b10001101 4
02
10
1/
0.
1-
18
b10001101 5
16
b11001000 !
b11001000 '
b11001000 ;
1"
#100
0"
#105
b111 3
0,
b111 4
0:
1.
b111 5
17
b10001101 !
b10001101 '
b10001101 ;
1"
#110
0"
#115
b1110 3
1,
b1110 4
00
0/
0-
19
08
b1110 5
06
b111 !
b111 '
b111 ;
1"
#120
b10100101 3
1*
b111 4
0(
0"
1$
b10100101 #
b10100101 &
#125
1+
0,
12
1/
1-
09
18
b1010111 5
16
b10100101 4
b10100101 !
b10100101 '
b10100101 ;
1"
#130
0*
b1010111 4
1(
b1010111 3
0"
0$
b0 #
b0 &
#135
b10101110 3
0+
1,
b10101110 4
1:
02
11
0/
0-
19
08
b10101110 5
06
b1010111 !
b1010111 '
b1010111 ;
1"
#140
0"
#145
b1000001 3
0,
0)
b1000001 4
0:
12
01
10
1/
1-
18
07
b1000001 5
16
b10101110 !
b10101110 '
b10101110 ;
1"
#150
0"
#155
b10000010 3
b10000010 4
1:
02
00
0/
0.
0-
09
08
17
b10000010 5
06
b1000001 !
b1000001 '
b1000001 ;
1"
#160
0"
#165
b11001 3
1+
1,
b11001 4
0:
1/
1-
19
18
07
b11001 5
16
b10000010 !
b10000010 '
b10000010 ;
1"
#170
0"
#175
b110010 3
0,
b110010 4
11
10
0/
0-
09
08
17
b110010 5
06
b11001 !
b11001 '
b11001 ;
1"
#180
0"
#185
b1100100 3
0+
1)
b1100100 4
12
00
19
b1100100 5
07
b110010 !
b110010 '
b110010 ;
1"
#190
0"
#195
b11001000 3
b11001000 4
1,
0)
1:
b11001000 5
01
1.
09
b1100100 !
b1100100 '
b1100100 ;
1"
#200
0"
#205
b10001101 3
1)
b10001101 4
02
10
1/
0.
1-
18
b10001101 5
16
b11001000 !
b11001000 '
b11001000 ;
1"
#210
0"
#215
b111 3
0,
b111 4
0:
1.
b111 5
17
b10001101 !
b10001101 '
b10001101 ;
1"
#220
0"
#225
b1110 3
1,
b1110 4
00
0/
0-
19
08
b1110 5
06
b111 !
b111 '
b111 ;
1"
#230
0"
#235
b11100 3
1+
b11100 4
10
b11100 5
07
b1110 !
b1110 '
b1110 ;
1"
#240
0"
