# ESE_TP_FPGA_FARIS_BENABDELHADI
## Cr√©ation du projet et fichier VHDL

![image](https://github.com/user-attachments/assets/cc96e5e8-a7f8-49ce-a5f3-19d23ffa2958)

![image](https://github.com/user-attachments/assets/1a469142-2cc3-4db2-8517-a11b2742fae5)
