
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000699                       # Number of seconds simulated
sim_ticks                                   698546000                       # Number of ticks simulated
final_tick                                  698546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152761                       # Simulator instruction rate (inst/s)
host_op_rate                                   296204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47408033                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449164                       # Number of bytes of host memory used
host_seconds                                    14.73                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         269952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             365568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        50112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           50112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136878602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         386448423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             523327025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136878602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136878602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       71737581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71737581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       71737581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136878602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        386448423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            595064606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340927750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1764                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5713                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 355840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  365632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               112896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    55                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     698544000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.879537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.815763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.572433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          384     29.65%     29.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          315     24.32%     53.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          154     11.89%     65.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      7.18%     73.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      3.24%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      4.02%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      3.40%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.93%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          186     14.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.854369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.857946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.121857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             64     62.14%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            19     18.45%     80.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11     10.68%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.97%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.91%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.94%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88     85.44%     85.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.97%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     11.65%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.97%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       262720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       107520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 133305465.924935519695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376095489.774474442005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153919713.232915222645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56755000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    143718750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16195181250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37963.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34072.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9180941.75                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     96223750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               200473750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17306.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36056.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    523.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93425.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6361740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3354780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24097500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6055200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65983770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1837440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       144184350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        39581280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         35015280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              370725420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            530.710104                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            548865500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2437000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    129787000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    103066500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     128374250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    316161250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2991660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1559745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15593760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2714400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45606840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       130551090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        28890720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         59758320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              326393175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.246502                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            592111750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4444500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    230583250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     75231750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      86649750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    286296750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  211721                       # Number of BP lookups
system.cpu.branchPred.condPredicted            211721                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10377                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               104927                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31362                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                360                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          104927                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94474                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10453                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1757                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890759                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164417                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           613                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           117                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      263243                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           380                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       698546000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1397093                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             307412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2515014                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      211721                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             125836                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        998918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21218                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1755                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          148                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    262973                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1319293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.703985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.683000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   581586     44.08%     44.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14515      1.10%     45.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60729      4.60%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37513      2.84%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47987      3.64%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36986      2.80%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14010      1.06%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30545      2.32%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   495422     37.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1319293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151544                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.800177                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   304356                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                294363                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    693807                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16158                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10609                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4798050                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10609                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   313789                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  144832                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5411                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    698862                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                145790                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4761871                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3042                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18797                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  43474                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85457                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5437939                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10558757                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4717829                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3486295                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   478552                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75472                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               907450                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169247                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16253                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4679722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 255                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4570195                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15125                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          315483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       523908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1319293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.464124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.805035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              338104     25.63%     25.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               81621      6.19%     31.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              144801     10.98%     42.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              105805      8.02%     50.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143419     10.87%     61.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130844      9.92%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105779      8.02%     79.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              132373     10.03%     89.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136547     10.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1319293                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14732      7.23%      7.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17077      8.39%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.01%     15.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2725      1.34%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             80720     39.63%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            50595     24.84%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1385      0.68%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   829      0.41%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35514     17.44%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7615      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1903809     41.66%     41.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12592      0.28%     42.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1865      0.04%     42.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566035     12.39%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  688      0.02%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26620      0.58%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1693      0.04%     55.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390071      8.54%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                717      0.02%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.16%     70.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9989      0.22%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.83%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               300023      6.56%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124418      2.72%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          589287     12.89%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41069      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4570195                       # Type of FU issued
system.cpu.iq.rate                           3.271217                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      203659                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044562                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5288584                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2328554                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1949818                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5389883                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2666976                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568257                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1983073                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2783166                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140609                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        70769                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8829                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10609                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96983                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6182                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4679977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               340                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                907450                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169247                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    802                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4860                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5275                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6926                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12201                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4542788                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                875311                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27407                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1039719                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173513                       # Number of branches executed
system.cpu.iew.exec_stores                     164408                       # Number of stores executed
system.cpu.iew.exec_rate                     3.251600                       # Inst execution rate
system.cpu.iew.wb_sent                        4522086                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4518075                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2826567                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4488257                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.233911                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629769                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          315508                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10551                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1272366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.430218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.183885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       381768     30.00%     30.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       156023     12.26%     42.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81135      6.38%     48.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78127      6.14%     54.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96125      7.55%     62.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        73322      5.76%     68.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        66196      5.20%     73.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53827      4.23%     77.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       285843     22.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1272366                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                285843                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5666524                       # The number of ROB reads
system.cpu.rob.rob_writes                     9407400                       # The number of ROB writes
system.cpu.timesIdled                             760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.620686                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.620686                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.611122                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.611122                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4355863                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1666966                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430993                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526644                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    728282                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   946062                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1391274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1622.130035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              319357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.379403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1622.130035                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.792056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.792056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1975                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1902                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1817576                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1817576                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       729634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          729634                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159211                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       888845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           888845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       888845                       # number of overall hits
system.cpu.dcache.overall_hits::total          888845                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16624                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1210                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        17834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17834                       # number of overall misses
system.cpu.dcache.overall_misses::total         17834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    942978500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    942978500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77193499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77193499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1020171999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1020171999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1020171999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1020171999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       746258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       746258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       906679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       906679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906679                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022276                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007543                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019670                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56723.923244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56723.923244                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63796.280165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63796.280165                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57203.768027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57203.768027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57203.768027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57203.768027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.754464                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          783                       # number of writebacks
system.cpu.dcache.writebacks::total               783                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13612                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13616                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3012                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1206                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4218                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    200534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    200534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     75811499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75811499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    276345499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    276345499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    276345499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    276345499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004652                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66578.353254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66578.353254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62861.939469                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62861.939469                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65515.765529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65515.765529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65515.765529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65515.765529                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2243                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.878430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.354379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.878430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            527436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           527436                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       260883                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          260883                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       260883                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           260883                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       260883                       # number of overall hits
system.cpu.icache.overall_hits::total          260883                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2088                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2088                       # number of overall misses
system.cpu.icache.overall_misses::total          2088                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135248999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135248999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135248999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135248999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135248999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135248999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       262971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262971                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007940                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007940                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007940                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007940                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007940                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64774.424808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64774.424808                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64774.424808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64774.424808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64774.424808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64774.424808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2478                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.935484                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          982                       # number of writebacks
system.cpu.icache.writebacks::total               982                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          593                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          593                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1495                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1495                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1495                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1495                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104736999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104736999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104736999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104736999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104736999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104736999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005685                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70058.193311                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70058.193311                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70058.193311                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70058.193311                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70058.193311                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70058.193311                       # average overall mshr miss latency
system.cpu.icache.replacements                    982                       # number of replacements
system.membus.snoop_filter.tot_requests          8938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    698546000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          783                       # Transaction distribution
system.membus.trans_dist::WritebackClean          982                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1460                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1206                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3012                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       320064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       320064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  478528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5713                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032393                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5707     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5713                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17088500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7915997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22207249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
