{"vcs1":{"timestamp_begin":1698783855.075979660, "rt":0.33, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698783855.462202247, "rt":0.26, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698783855.761000817, "rt":0.34, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783854.744616849}
{"VCS_COMP_START_TIME": 1698783854.744616849}
{"VCS_COMP_END_TIME": 1698783856.155275375}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337832}}
{"stitch_vcselab": {"peak_mem": 222552}}
