+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                           zybo_design_i/toplevel_0/inst/open_set_size_7_reg_3668_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
