<html>
  <head>
    <title>L4Re Reference Manual</title>      
    <link href="doxygen.css" rel="stylesheet" type="text/css">
    <link href="tabs.css" rel="stylesheet" type="text/css">
  </HEAD>

  <body style="background: #fff url(header-bg.png) repeat-x scroll 0 0">
   <div>
    <div style="text-align: center; margin-bottom: 10px; border-width: 0 0 1px 0; border-color: #000; border-style: solid">
    L4Re - L4 Runtime Environment
    </div>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript">
function hasClass(ele,cls) {
  return ele.className.match(new RegExp('(\\s|^)'+cls+'(\\s|$)'));
}

function addClass(ele,cls) {
  if (!this.hasClass(ele,cls)) ele.className += " "+cls;
}

function removeClass(ele,cls) {
  if (hasClass(ele,cls)) {
    var reg = new RegExp('(\\s|^)'+cls+'(\\s|$)');
    ele.className=ele.className.replace(reg,' ');
  }
}

function toggleVisibility(linkObj) {
 var base = linkObj.getAttribute('id');
 var summary = document.getElementById(base + '-summary');
 var content = document.getElementById(base + '-content');
 var trigger = document.getElementById(base + '-trigger');
 if ( hasClass(linkObj,'closed') ) {
   summary.style.display = 'none';
   content.style.display = 'block';
   trigger.src = 'open.png';
   removeClass(linkObj,'closed');
   addClass(linkObj,'opened');
 } else if ( hasClass(linkObj,'opened') ) {
   summary.style.display = 'block';
   content.style.display = 'none';
   trigger.src = 'closed.png';
   removeClass(linkObj,'opened');
   addClass(linkObj,'closed');
 }
 return false;
}
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>l4_vcpu_regs_t Struct Reference<br/>
<small>
[<a class="el" href="group__l4__vcpu__api.html">vCPU API</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="l4_vcpu_regs_t" -->
<p>vCPU registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arm_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f6687e67ef2d8eca6a9236a4c6dbcae"></a><!-- doxytag: member="l4_vcpu_regs_t::pfa" ref="a3f6687e67ef2d8eca6a9236a4c6dbcae" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a3f6687e67ef2d8eca6a9236a4c6dbcae">pfa</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">page fault address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a7a4e5198caf269f1afdcdfbf6475d4"></a><!-- doxytag: member="l4_vcpu_regs_t::err" ref="a1a7a4e5198caf269f1afdcdfbf6475d4" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a1a7a4e5198caf269f1afdcdfbf6475d4">err</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">error code <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a006a9a913bbf2ca0e775897a5d494034"></a><!-- doxytag: member="l4_vcpu_regs_t::sp" ref="a006a9a913bbf2ca0e775897a5d494034" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a006a9a913bbf2ca0e775897a5d494034">sp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stack pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0ae8c3fa639fae83bfeaa3dfd19e6c"></a><!-- doxytag: member="l4_vcpu_regs_t::ip" ref="afa0ae8c3fa639fae83bfeaa3dfd19e6c" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#afa0ae8c3fa639fae83bfeaa3dfd19e6c">ip</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">instruction pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9eb8d042f40cf3fd790f03b6c072037"></a><!-- doxytag: member="l4_vcpu_regs_t::flags" ref="ac9eb8d042f40cf3fd790f03b6c072037" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#ac9eb8d042f40cf3fd790f03b6c072037">flags</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">eflags <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73a4389c27703230f0f122be72e4d153"></a><!-- doxytag: member="l4_vcpu_regs_t::r15" ref="a73a4389c27703230f0f122be72e4d153" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a73a4389c27703230f0f122be72e4d153">r15</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r15 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06a1f96b7dd959b63da2fe05c5f35e68"></a><!-- doxytag: member="l4_vcpu_regs_t::r14" ref="a06a1f96b7dd959b63da2fe05c5f35e68" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a06a1f96b7dd959b63da2fe05c5f35e68">r14</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r14 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fcc07f3cce3d4391373d81d92c217c9"></a><!-- doxytag: member="l4_vcpu_regs_t::r13" ref="a4fcc07f3cce3d4391373d81d92c217c9" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a4fcc07f3cce3d4391373d81d92c217c9">r13</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r13 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a656a610f25cf26ed02ba69a2fd3ce848"></a><!-- doxytag: member="l4_vcpu_regs_t::r12" ref="a656a610f25cf26ed02ba69a2fd3ce848" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a656a610f25cf26ed02ba69a2fd3ce848">r12</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r12 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b09184de6c95454e228ef86a2db2ab8"></a><!-- doxytag: member="l4_vcpu_regs_t::r11" ref="a4b09184de6c95454e228ef86a2db2ab8" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a4b09184de6c95454e228ef86a2db2ab8">r11</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r11 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92f4abaa382950ea212b569d61cc76e0"></a><!-- doxytag: member="l4_vcpu_regs_t::r10" ref="a92f4abaa382950ea212b569d61cc76e0" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a92f4abaa382950ea212b569d61cc76e0">r10</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r10 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e11b0e103b12c43f0d63cbb2e62b669"></a><!-- doxytag: member="l4_vcpu_regs_t::r9" ref="a3e11b0e103b12c43f0d63cbb2e62b669" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a3e11b0e103b12c43f0d63cbb2e62b669">r9</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r9 register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c58aa2dab500781a16675de53d89339"></a><!-- doxytag: member="l4_vcpu_regs_t::r8" ref="a9c58aa2dab500781a16675de53d89339" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a9c58aa2dab500781a16675de53d89339">r8</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">r8 reigster <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a64d2d6442a3ba78f42df2f2862420821">di</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rdi register  <a href="#a64d2d6442a3ba78f42df2f2862420821"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#ad40fc50396e2788b007b3a85cbeaea80">si</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rsi register  <a href="#ad40fc50396e2788b007b3a85cbeaea80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a4fe5cfd1c0f65372ca52287e625f0653">bp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rbp register  <a href="#a4fe5cfd1c0f65372ca52287e625f0653"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a99391c7f92f1a71e0c17a09517c7c3d7">bx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rbx register  <a href="#a99391c7f92f1a71e0c17a09517c7c3d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#aff89ffe0278c4294e251fb462b5a1da4">dx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rdx register  <a href="#aff89ffe0278c4294e251fb462b5a1da4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a67b367032b745f2213c60c2f1244f2e9">cx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rcx register  <a href="#a67b367032b745f2213c60c2f1244f2e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#aba5f038ee2752020250b2907f10f1f56">ax</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rax register  <a href="#aba5f038ee2752020250b2907f10f1f56"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa366588ec6a68ddaa5d87d87095bf44e"></a><!-- doxytag: member="l4_vcpu_regs_t::trapno" ref="aa366588ec6a68ddaa5d87d87095bf44e" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#aa366588ec6a68ddaa5d87d87095bf44e">trapno</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">trap number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb834f3811b8c41deb777c1707f280f2"></a><!-- doxytag: member="l4_vcpu_regs_t::dummy1" ref="afb834f3811b8c41deb777c1707f280f2" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#afb834f3811b8c41deb777c1707f280f2">dummy1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">dummy <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f460bd254d78c51e36044f8bdefc2e7"></a><!-- doxytag: member="l4_vcpu_regs_t::ss" ref="a2f460bd254d78c51e36044f8bdefc2e7" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a2f460bd254d78c51e36044f8bdefc2e7">ss</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ss register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2afac5e032ce5dc0b3c7f7d5f1104ec"></a><!-- doxytag: member="l4_vcpu_regs_t::es" ref="ad2afac5e032ce5dc0b3c7f7d5f1104ec" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#ad2afac5e032ce5dc0b3c7f7d5f1104ec">es</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">gs register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2acd159392ad670c137b7b0bf594da3"></a><!-- doxytag: member="l4_vcpu_regs_t::ds" ref="ab2acd159392ad670c137b7b0bf594da3" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#ab2acd159392ad670c137b7b0bf594da3">ds</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fs register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae4ea27e5cc00607e349ec5515f5b3cf"></a><!-- doxytag: member="l4_vcpu_regs_t::gs" ref="aae4ea27e5cc00607e349ec5515f5b3cf" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#aae4ea27e5cc00607e349ec5515f5b3cf">gs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">gs register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b71e072cc9cab01a5d0f6d842f4b554"></a><!-- doxytag: member="l4_vcpu_regs_t::fs" ref="a1b71e072cc9cab01a5d0f6d842f4b554" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__vcpu__regs__t.html#a1b71e072cc9cab01a5d0f6d842f4b554">fs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fs register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>vCPU registers. </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00027">27</a> of file <a class="el" href="arm_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a64d2d6442a3ba78f42df2f2862420821"></a><!-- doxytag: member="l4_vcpu_regs_t::di" ref="a64d2d6442a3ba78f42df2f2862420821" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#a64d2d6442a3ba78f42df2f2862420821">l4_vcpu_regs_t::di</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rdi register </p>
<p>edi register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00044">44</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad40fc50396e2788b007b3a85cbeaea80"></a><!-- doxytag: member="l4_vcpu_regs_t::si" ref="ad40fc50396e2788b007b3a85cbeaea80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#ad40fc50396e2788b007b3a85cbeaea80">l4_vcpu_regs_t::si</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rsi register </p>
<p>esi register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00045">45</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4fe5cfd1c0f65372ca52287e625f0653"></a><!-- doxytag: member="l4_vcpu_regs_t::bp" ref="a4fe5cfd1c0f65372ca52287e625f0653" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#a4fe5cfd1c0f65372ca52287e625f0653">l4_vcpu_regs_t::bp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rbp register </p>
<p>ebp register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00046">46</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99391c7f92f1a71e0c17a09517c7c3d7"></a><!-- doxytag: member="l4_vcpu_regs_t::bx" ref="a99391c7f92f1a71e0c17a09517c7c3d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#a99391c7f92f1a71e0c17a09517c7c3d7">l4_vcpu_regs_t::bx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rbx register </p>
<p>ebx register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00048">48</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff89ffe0278c4294e251fb462b5a1da4"></a><!-- doxytag: member="l4_vcpu_regs_t::dx" ref="aff89ffe0278c4294e251fb462b5a1da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#aff89ffe0278c4294e251fb462b5a1da4">l4_vcpu_regs_t::dx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rdx register </p>
<p>edx register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00049">49</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67b367032b745f2213c60c2f1244f2e9"></a><!-- doxytag: member="l4_vcpu_regs_t::cx" ref="a67b367032b745f2213c60c2f1244f2e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#a67b367032b745f2213c60c2f1244f2e9">l4_vcpu_regs_t::cx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rcx register </p>
<p>ecx register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00050">50</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba5f038ee2752020250b2907f10f1f56"></a><!-- doxytag: member="l4_vcpu_regs_t::ax" ref="aba5f038ee2752020250b2907f10f1f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__vcpu__regs__t.html#aba5f038ee2752020250b2907f10f1f56">l4_vcpu_regs_t::ax</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>rax register </p>
<p>eax register </p>

<p>Definition at line <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00051">51</a> of file <a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>arm/l4/sys/<a class="el" href="arm_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a></li>
<li>amd64/l4/sys/<a class="el" href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a></li>
<li>x86/l4/sys/<a class="el" href="x86_2l4_2sys_2____vcpu-arch_8h_source.html">__vcpu-arch.h</a></li>
</ul>
</div>
    <div style="background-color: #fff; border-width: 1px 0 0 0; border-color: #000; border-style: solid; text-align: center; margin-top: 10px">
    L4Re - L4 Runtime Environment
    </div>
   </div>
  </body>
</html>
