Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: mod_PS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_PS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_PS"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : mod_PS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Programas_Lab_E6/UART/mod_PS.vhd" in Library work.
Entity <mod_ps> compiled.
Entity <mod_ps> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mod_PS> in library <work> (architecture <behavioral>) with generics.
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <mod_PS> in library <work> (Architecture <behavioral>).
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52
Entity <mod_PS> analyzed. Unit <mod_PS> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_PS>.
    Related source file is "C:/Programas_Lab_E6/UART/mod_PS.vhd".
INFO:Xst:1799 - State stop is never reached in FSM <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <IO_P1>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$share0000> created at line 36.
    Found 7-bit comparator greater for signal <estado$cmp_gt0000> created at line 49.
    Found 7-bit comparator greater for signal <estado$cmp_gt0001> created at line 74.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 66.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mod_PS> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 2
 3-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 7-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | unreached
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 2
 7-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mod_PS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_PS, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mod_PS.ngr
Top Level Output File Name         : mod_PS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 36
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT3                        : 9
#      LUT3_L                      : 3
#      LUT4                        : 13
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXF5                       : 2
# FlipFlops/Latches                : 14
#      FD                          : 10
#      FDR                         : 1
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 9
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       18  out of    704     2%  
 Number of Slice Flip Flops:             14  out of   1408     0%  
 Number of 4 input LUTs:                 34  out of   1408     2%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.377ns (Maximum Frequency: 296.138MHz)
   Minimum input arrival time before clock: 3.240ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: 5.600ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.377ns (frequency: 296.138MHz)
  Total number of paths / destination ports: 131 / 18
-------------------------------------------------------------------------
Delay:               3.377ns (Levels of Logic = 3)
  Source:            estado_FSM_FFd2 (FF)
  Destination:       conteo_6 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: estado_FSM_FFd2 to conteo_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             18   0.495   0.974  estado_FSM_FFd2 (estado_FSM_FFd2)
     LUT3:I1->O            1   0.562   0.000  conteo_mux0000<0>_SW1_SW1_F (N50)
     MUXF5:I0->O           1   0.229   0.359  conteo_mux0000<0>_SW1_SW1 (N44)
     LUT4:I3->O            1   0.561   0.000  conteo_mux0000<0> (conteo_mux0000<0>)
     FD:D                      0.197          conteo_6
    ----------------------------------------
    Total                      3.377ns (2.044ns logic, 1.333ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              3.240ns (Levels of Logic = 4)
  Source:            DPSwitch<4> (PAD)
  Destination:       IO_P1_0 (FF)
  Destination Clock: Clk rising

  Data Path: DPSwitch<4> to IO_P1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.488  DPSwitch_4_IBUF (LED_4_OBUF)
     LUT3:I0->O            1   0.561   0.380  IO_P1_0_mux000187 (IO_P1_0_mux000187)
     LUT4:I2->O            1   0.561   0.000  IO_P1_0_mux00011521_F (N48)
     MUXF5:I0->O           1   0.229   0.000  IO_P1_0_mux00011521 (IO_P1_0_mux0001152)
     FDS:D                     0.197          IO_P1_0
    ----------------------------------------
    Total                      3.240ns (2.372ns logic, 0.868ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            IO_P1_1 (FF)
  Destination:       IO_P1<1> (PAD)
  Source Clock:      Clk rising

  Data Path: IO_P1_1 to IO_P1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.495   0.380  IO_P1_1 (IO_P1_1)
     OBUF:I->O                 4.396          IO_P1_1_OBUF (IO_P1<1>)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.600ns (Levels of Logic = 2)
  Source:            DPSwitch<7> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: DPSwitch<7> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  DPSwitch_7_IBUF (LED_7_OBUF)
     OBUF:I->O                 4.396          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      5.600ns (5.220ns logic, 0.380ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.82 secs
 
--> 

Total memory usage is 4513316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

