<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p888" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_888{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_888{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_888{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_888{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_888{left:242px;bottom:560px;letter-spacing:0.18px;word-spacing:0.45px;}
#t6_888{left:324px;bottom:560px;}
#t7_888{left:330px;bottom:560px;letter-spacing:0.18px;}
#t8_888{left:374px;bottom:560px;letter-spacing:0.16px;word-spacing:0.03px;}
#t9_888{left:96px;bottom:513px;letter-spacing:0.13px;word-spacing:-0.35px;}
#ta_888{left:315px;bottom:513px;}
#tb_888{left:321px;bottom:513px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_888{left:96px;bottom:482px;}
#td_888{left:124px;bottom:482px;letter-spacing:0.14px;word-spacing:-0.45px;}
#te_888{left:510px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tf_888{left:124px;bottom:461px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tg_888{left:124px;bottom:439px;letter-spacing:0.12px;word-spacing:-0.48px;}
#th_888{left:96px;bottom:412px;}
#ti_888{left:124px;bottom:412px;letter-spacing:0.05px;word-spacing:-1.02px;}
#tj_888{left:572px;bottom:412px;letter-spacing:0.11px;word-spacing:-1.08px;}
#tk_888{left:124px;bottom:391px;letter-spacing:0.12px;word-spacing:-0.56px;}
#tl_888{left:96px;bottom:363px;}
#tm_888{left:124px;bottom:363px;letter-spacing:0.04px;word-spacing:-0.4px;}
#tn_888{left:558px;bottom:363px;letter-spacing:0.12px;word-spacing:-0.51px;}
#to_888{left:124px;bottom:342px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tp_888{left:96px;bottom:314px;}
#tq_888{left:124px;bottom:314px;letter-spacing:0.15px;word-spacing:-0.97px;}
#tr_888{left:458px;bottom:314px;letter-spacing:0.11px;word-spacing:-0.97px;}
#ts_888{left:124px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_888{left:96px;bottom:267px;}
#tu_888{left:124px;bottom:267px;letter-spacing:0.15px;word-spacing:-0.5px;}
#tv_888{left:536px;bottom:267px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tw_888{left:124px;bottom:245px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tx_888{left:96px;bottom:218px;}
#ty_888{left:124px;bottom:218px;letter-spacing:0.15px;word-spacing:-0.5px;}
#tz_888{left:540px;bottom:218px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t10_888{left:124px;bottom:196px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t11_888{left:96px;bottom:169px;}
#t12_888{left:124px;bottom:169px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t13_888{left:557px;bottom:169px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t14_888{left:124px;bottom:148px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_888{left:99px;bottom:1004px;letter-spacing:0.12px;}
#t16_888{left:148px;bottom:1004px;letter-spacing:0.16px;}
#t17_888{left:302px;bottom:1004px;letter-spacing:0.12px;}
#t18_888{left:626px;bottom:1004px;letter-spacing:0.12px;word-spacing:0.04px;}
#t19_888{left:99px;bottom:982px;letter-spacing:0.12px;}
#t1a_888{left:148px;bottom:982px;letter-spacing:0.13px;}
#t1b_888{left:626px;bottom:982px;letter-spacing:0.18px;}
#t1c_888{left:99px;bottom:961px;letter-spacing:0.12px;}
#t1d_888{left:148px;bottom:961px;letter-spacing:0.12px;}
#t1e_888{left:302px;bottom:961px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1f_888{left:626px;bottom:961px;letter-spacing:0.2px;}
#t1g_888{left:99px;bottom:939px;letter-spacing:0.12px;}
#t1h_888{left:148px;bottom:939px;letter-spacing:0.13px;}
#t1i_888{left:626px;bottom:939px;letter-spacing:0.18px;}
#t1j_888{left:99px;bottom:918px;letter-spacing:0.11px;}
#t1k_888{left:148px;bottom:918px;letter-spacing:0.02px;}
#t1l_888{left:302px;bottom:918px;letter-spacing:0.06px;word-spacing:-0.15px;}
#t1m_888{left:626px;bottom:918px;letter-spacing:0.2px;}
#t1n_888{left:99px;bottom:897px;letter-spacing:0.11px;}
#t1o_888{left:148px;bottom:897px;letter-spacing:0.02px;}
#t1p_888{left:302px;bottom:897px;letter-spacing:0.06px;word-spacing:-0.16px;}
#t1q_888{left:626px;bottom:897px;letter-spacing:0.2px;}
#t1r_888{left:99px;bottom:875px;letter-spacing:0.11px;}
#t1s_888{left:148px;bottom:875px;letter-spacing:0.13px;}
#t1t_888{left:626px;bottom:875px;letter-spacing:0.18px;}
#t1u_888{left:99px;bottom:854px;letter-spacing:0.11px;}
#t1v_888{left:148px;bottom:854px;letter-spacing:0.14px;}
#t1w_888{left:302px;bottom:854px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_888{left:626px;bottom:854px;letter-spacing:0.2px;}
#t1y_888{left:99px;bottom:832px;letter-spacing:0.11px;}
#t1z_888{left:148px;bottom:832px;letter-spacing:0.15px;}
#t20_888{left:302px;bottom:832px;letter-spacing:0.12px;word-spacing:-0.14px;}
#t21_888{left:626px;bottom:832px;letter-spacing:0.2px;}
#t22_888{left:99px;bottom:811px;letter-spacing:0.11px;}
#t23_888{left:148px;bottom:811px;letter-spacing:0.16px;}
#t24_888{left:302px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t25_888{left:626px;bottom:811px;letter-spacing:0.2px;}
#t26_888{left:99px;bottom:790px;letter-spacing:0.12px;}
#t27_888{left:148px;bottom:790px;letter-spacing:0.13px;}
#t28_888{left:626px;bottom:790px;letter-spacing:0.18px;}
#t29_888{left:99px;bottom:768px;}
#t2a_888{left:148px;bottom:768px;letter-spacing:0.13px;}
#t2b_888{left:302px;bottom:768px;letter-spacing:0.12px;word-spacing:-0.15px;}
#t2c_888{left:626px;bottom:768px;letter-spacing:0.2px;}
#t2d_888{left:99px;bottom:747px;}
#t2e_888{left:148px;bottom:747px;letter-spacing:0.13px;}
#t2f_888{left:302px;bottom:747px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2g_888{left:626px;bottom:747px;letter-spacing:0.2px;}
#t2h_888{left:99px;bottom:725px;}
#t2i_888{left:148px;bottom:725px;letter-spacing:0.13px;}
#t2j_888{left:626px;bottom:725px;letter-spacing:0.18px;}
#t2k_888{left:99px;bottom:704px;}
#t2l_888{left:148px;bottom:704px;letter-spacing:0.13px;}
#t2m_888{left:302px;bottom:704px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t2n_888{left:626px;bottom:704px;letter-spacing:0.15px;}
#t2o_888{left:99px;bottom:683px;}
#t2p_888{left:148px;bottom:683px;letter-spacing:0.13px;}
#t2q_888{left:302px;bottom:683px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2r_888{left:626px;bottom:683px;letter-spacing:0.15px;}
#t2s_888{left:99px;bottom:661px;}
#t2t_888{left:148px;bottom:661px;letter-spacing:0.13px;}
#t2u_888{left:626px;bottom:661px;letter-spacing:0.18px;}
#t2v_888{left:99px;bottom:640px;}
#t2w_888{left:148px;bottom:640px;letter-spacing:0.13px;}
#t2x_888{left:302px;bottom:640px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t2y_888{left:626px;bottom:640px;letter-spacing:0.15px;}
#t2z_888{left:99px;bottom:619px;}
#t30_888{left:148px;bottom:619px;letter-spacing:0.13px;}
#t31_888{left:302px;bottom:619px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t32_888{left:626px;bottom:619px;letter-spacing:0.15px;}
#t33_888{left:99px;bottom:597px;}
#t34_888{left:148px;bottom:597px;letter-spacing:0.14px;}
#t35_888{left:302px;bottom:597px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t36_888{left:626px;bottom:597px;letter-spacing:0.2px;}
#t37_888{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_888{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_888{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_888{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_888{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_888{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_888{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_888{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_888{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_888{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_888{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sb_888{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts888" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg888Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg888" style="-webkit-user-select: none;"><object width="935" height="1210" data="888/888.svg" type="image/svg+xml" id="pdf888" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_888" class="t s1_888">433 </span><span id="t2_888" class="t s2_888">Software Debug and Performance Resources </span>
<span id="t3_888" class="t s1_888">AMD64 Technology </span><span id="t4_888" class="t s1_888">24593—Rev. 3.41—June 2023 </span>
<span id="t5_888" class="t s3_888">Figure 13</span><span id="t6_888" class="t s4_888">-</span><span id="t7_888" class="t s3_888">25. </span><span id="t8_888" class="t s3_888">IBS Op Data 3 Register (IbsOpData3) </span>
<span id="t9_888" class="t s5_888">The fields shown in Figure 13</span><span id="ta_888" class="t s6_888">-</span><span id="tb_888" class="t s5_888">25 are further described below: </span>
<span id="tc_888" class="t s7_888">• </span><span id="td_888" class="t s8_888">IbsDcMissLat[15:0] (IBS Data Cache Miss Latency)</span><span id="te_888" class="t s5_888">—Bits 47:32, read/write. This field indicates </span>
<span id="tf_888" class="t s5_888">the number of core clock cycles from when a miss is detected in the data cache to when the data is </span>
<span id="tg_888" class="t s5_888">delivered to the core. The value is not valid for data cache store operations. </span>
<span id="th_888" class="t s7_888">• </span><span id="ti_888" class="t s8_888">IbsDcPhyAddrValid (IBS Data Cache Physical Address Valid)</span><span id="tj_888" class="t s5_888">—Bit 18, read/write. This bit is set if </span>
<span id="tk_888" class="t s5_888">the physical address in the IBS DC Physical Address Register is valid for a load or store operation. </span>
<span id="tl_888" class="t s7_888">• </span><span id="tm_888" class="t s8_888">IbsDcLinAddrValid (IBS Data Cache Linear Address Valid)</span><span id="tn_888" class="t s5_888">—Bit 17, read/write. This bit is set if </span>
<span id="to_888" class="t s5_888">the linear address in the IBS DC Linear Address Register is valid for a load or store operation. </span>
<span id="tp_888" class="t s7_888">• </span><span id="tq_888" class="t s8_888">IbsDcLockedOp (IBS Data Cache Locked Op)</span><span id="tr_888" class="t s5_888">—Bit 15, read/write. This bit is set if the tagged load </span>
<span id="ts_888" class="t s5_888">or store operation was a locked operation. </span>
<span id="tt_888" class="t s7_888">• </span><span id="tu_888" class="t s8_888">IbsDcUcMemAcc (IBS Data Cache UC Memory Access)</span><span id="tv_888" class="t s5_888">—Bit 14, read/write. This bit is set if the </span>
<span id="tw_888" class="t s5_888">tagged load or store operation accessed uncacheable memory. </span>
<span id="tx_888" class="t s7_888">• </span><span id="ty_888" class="t s8_888">IbsDcWcMemAcc (IBS Data Cache WC Memory Access)</span><span id="tz_888" class="t s5_888">—Bit 13, read/write. This bit is set if the </span>
<span id="t10_888" class="t s5_888">tagged load or store operation accessed write combining memory. </span>
<span id="t11_888" class="t s7_888">• </span><span id="t12_888" class="t s8_888">IbsDcMisAcc (IBS Data Cache Misaligned Access Penalty)</span><span id="t13_888" class="t s5_888">—Bit 8, read/write. This bit is set if a </span>
<span id="t14_888" class="t s5_888">tagged load or store operation incurred a performance penalty due to a misaligned access. </span>
<span id="t15_888" class="t s9_888">Bits </span><span id="t16_888" class="t s9_888">Mnemonic </span><span id="t17_888" class="t s9_888">Description </span><span id="t18_888" class="t s9_888">Access type </span>
<span id="t19_888" class="t sa_888">63:48 </span><span id="t1a_888" class="t sa_888">Reserved </span><span id="t1b_888" class="t sa_888">MBZ </span>
<span id="t1c_888" class="t sa_888">47:32 </span><span id="t1d_888" class="t sa_888">IbsDcMissLat[15:0] </span><span id="t1e_888" class="t sa_888">IBS Data Cache Miss Latency </span><span id="t1f_888" class="t sa_888">R/W </span>
<span id="t1g_888" class="t sa_888">31:19 </span><span id="t1h_888" class="t sa_888">Reserved </span><span id="t1i_888" class="t sa_888">MBZ </span>
<span id="t1j_888" class="t sa_888">18 </span><span id="t1k_888" class="t sa_888">IbsDcPhyAddrValid </span><span id="t1l_888" class="t sa_888">IBS Data Cache Physical Address Valid </span><span id="t1m_888" class="t sa_888">R/W </span>
<span id="t1n_888" class="t sa_888">17 </span><span id="t1o_888" class="t sa_888">IbsDcLinAddrValid </span><span id="t1p_888" class="t sa_888">IBS Data Cache Linear Address Valid </span><span id="t1q_888" class="t sa_888">R/W </span>
<span id="t1r_888" class="t sa_888">16 </span><span id="t1s_888" class="t sa_888">Reserved </span><span id="t1t_888" class="t sa_888">MBZ </span>
<span id="t1u_888" class="t sa_888">15 </span><span id="t1v_888" class="t sa_888">IbsDcLockedOp </span><span id="t1w_888" class="t sa_888">IBS Data Cache Locked Op </span><span id="t1x_888" class="t sa_888">R/W </span>
<span id="t1y_888" class="t sa_888">14 </span><span id="t1z_888" class="t sa_888">IbsDcUcMemAcc </span><span id="t20_888" class="t sa_888">IBS Data Cache UC Memory Access </span><span id="t21_888" class="t sa_888">R/W </span>
<span id="t22_888" class="t sa_888">13 </span><span id="t23_888" class="t sa_888">IbsDcWcMemAcc </span><span id="t24_888" class="t sa_888">IBS Data Cache WC Memory Access </span><span id="t25_888" class="t sa_888">R/W </span>
<span id="t26_888" class="t sa_888">12:9 </span><span id="t27_888" class="t sa_888">Reserved </span><span id="t28_888" class="t sa_888">MBZ </span>
<span id="t29_888" class="t sa_888">8 </span><span id="t2a_888" class="t sa_888">IbsDcMisAcc </span><span id="t2b_888" class="t sa_888">IBS Data Cache Misaligned Access Penalty </span><span id="t2c_888" class="t sa_888">R/W </span>
<span id="t2d_888" class="t sa_888">7 </span><span id="t2e_888" class="t sa_888">IbsDcMiss </span><span id="t2f_888" class="t sa_888">IBS Data Cache Miss </span><span id="t2g_888" class="t sa_888">R/W </span>
<span id="t2h_888" class="t sa_888">6 </span><span id="t2i_888" class="t sa_888">Reserved </span><span id="t2j_888" class="t sa_888">MBZ </span>
<span id="t2k_888" class="t sa_888">5 </span><span id="t2l_888" class="t sa_888">IbsDcL1tlbHit1G </span><span id="t2m_888" class="t sa_888">IBS Data Cache L1 TLB Hit 1-Gbyte Page </span><span id="t2n_888" class="t sa_888">R/W </span>
<span id="t2o_888" class="t sa_888">4 </span><span id="t2p_888" class="t sa_888">IbsDcL1tlbHit2M </span><span id="t2q_888" class="t sa_888">IBS Data Cache L1 TLB Hit 2-Mbyte Page </span><span id="t2r_888" class="t sa_888">R/W </span>
<span id="t2s_888" class="t sa_888">3 </span><span id="t2t_888" class="t sa_888">Reserved </span><span id="t2u_888" class="t sa_888">MBZ </span>
<span id="t2v_888" class="t sa_888">2 </span><span id="t2w_888" class="t sa_888">IbsDcL1tlbMiss </span><span id="t2x_888" class="t sa_888">IBS Data Cache L1 TLB Miss </span><span id="t2y_888" class="t sa_888">R/W </span>
<span id="t2z_888" class="t sa_888">1 </span><span id="t30_888" class="t sa_888">IbsStOp </span><span id="t31_888" class="t sa_888">IBS Store Operation </span><span id="t32_888" class="t sa_888">R/W </span>
<span id="t33_888" class="t sa_888">0 </span><span id="t34_888" class="t sa_888">IbsLdOp </span><span id="t35_888" class="t sa_888">IBS Load Operation </span><span id="t36_888" class="t sa_888">R/W </span>
<span id="t37_888" class="t sb_888">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
