module reg0(input wire data_in[0],
				input wire load,
				input wire clk,
				input wire rst,
				input wire data_in[1:8],
				input wire data_in[9],
				input wire data_in[10],
				output reg [10:0]data_out);
				
reg [10:0] mem [0:2043];

always @(posedge clk)
begin
	if (rst == 0)
		data_out == 0;
	else 
		begin 
			if (load == 1)
				data_out <= 
			else
				data_out <= data_out; // do nothing
		end
end
endmodule 