$date
	Thu Nov 16 14:52:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter_4b $end
$var wire 4 ! nums [3:0] $end
$var wire 1 " cout $end
$var parameter 32 # PERIOD $end
$var reg 1 $ clk $end
$var reg 1 % rstn $end
$scope module u_counter_4b $end
$var wire 1 $ clk $end
$var wire 1 % rstn $end
$var reg 1 " cout $end
$var reg 4 & nums [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 &
0%
1$
0"
b0 !
$end
#5000
0$
#10000
1%
1$
#15000
0$
#20000
b1 !
b1 &
1$
#25000
0$
#30000
b10 !
b10 &
1$
#35000
0$
#40000
b11 !
b11 &
1$
#45000
0$
#50000
b100 !
b100 &
1$
#55000
0$
#60000
b101 !
b101 &
1$
#65000
0$
#70000
b110 !
b110 &
1$
#75000
0$
#80000
b111 !
b111 &
1$
#85000
0$
#90000
b1000 !
b1000 &
1$
#95000
0$
#100000
b1001 !
b1001 &
1$
#105000
0$
#110000
b1010 !
b1010 &
1$
#115000
0$
#120000
b1011 !
b1011 &
1$
#125000
0$
#130000
b1100 !
b1100 &
1$
#135000
0$
#140000
b1101 !
b1101 &
1$
#145000
0$
#150000
b1110 !
b1110 &
1$
#155000
0$
#160000
b1111 !
b1111 &
1$
#165000
0$
#170000
b0 !
b0 &
1"
1$
#175000
0$
#180000
b1 !
b1 &
0"
1$
#185000
0$
#190000
b10 !
b10 &
1$
#195000
0$
#200000
b11 !
b11 &
1$
#205000
0$
#210000
b0 !
b0 &
0%
1$
#215000
0$
#220000
1%
1$
#225000
0$
#230000
b1 !
b1 &
1$
#235000
0$
#240000
b10 !
b10 &
1$
#245000
0$
#250000
b11 !
b11 &
1$
#255000
0$
#260000
b100 !
b100 &
1$
#265000
0$
#270000
b101 !
b101 &
1$
#275000
0$
#280000
b110 !
b110 &
1$
#285000
0$
#290000
b111 !
b111 &
1$
#295000
0$
#300000
b1000 !
b1000 &
1$
#305000
0$
#310000
b1001 !
b1001 &
1$
#315000
0$
#320000
b1010 !
b1010 &
1$
#325000
0$
#330000
b1011 !
b1011 &
1$
#335000
0$
#340000
b1100 !
b1100 &
1$
#345000
0$
#350000
b1101 !
b1101 &
1$
#355000
0$
#360000
b1110 !
b1110 &
1$
#365000
0$
#370000
b1111 !
b1111 &
1$
#375000
0$
#380000
b0 !
b0 &
1"
1$
#385000
0$
#390000
b1 !
b1 &
0"
1$
#395000
0$
#400000
b10 !
b10 &
1$
#405000
0$
#410000
b11 !
b11 &
1$
#415000
0$
#420000
b100 !
b100 &
1$
