Simulator report for SIFO_3_1
Fri Dec 16 11:21:14 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ALTSYNCRAM
  6. |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 252 nodes    ;
; Simulation Coverage         ;      49.22 % ;
; Total Number of Transitions ; 1890         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; SIFO_3_1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------+
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------------------+
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.22 % ;
; Total nodes checked                                 ; 252          ;
; Total output ports checked                          ; 258          ;
; Total output ports with complete 1/0-value coverage ; 127          ;
; Total output ports with no 1/0-value coverage       ; 90           ;
; Total output ports with no 1-value coverage         ; 111          ;
; Total output ports with no 0-value coverage         ; 110          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |SIFO_3_1|comparator                                                                                                                 ; |SIFO_3_1|comparator                                                                                                                 ; pin_out          ;
; |SIFO_3_1|inst16                                                                                                                     ; |SIFO_3_1|inst16                                                                                                                     ; out0             ;
; |SIFO_3_1|clk                                                                                                                        ; |SIFO_3_1|clk                                                                                                                        ; out              ;
; |SIFO_3_1|READ                                                                                                                       ; |SIFO_3_1|READ                                                                                                                       ; out              ;
; |SIFO_3_1|WRITE                                                                                                                      ; |SIFO_3_1|WRITE                                                                                                                      ; out              ;
; |SIFO_3_1|counter[1]                                                                                                                 ; |SIFO_3_1|counter[1]                                                                                                                 ; pin_out          ;
; |SIFO_3_1|counter[0]                                                                                                                 ; |SIFO_3_1|counter[0]                                                                                                                 ; pin_out          ;
; |SIFO_3_1|REG1[3]                                                                                                                    ; |SIFO_3_1|REG1[3]                                                                                                                    ; pin_out          ;
; |SIFO_3_1|REG1[0]                                                                                                                    ; |SIFO_3_1|REG1[0]                                                                                                                    ; pin_out          ;
; |SIFO_3_1|RESULT[3]                                                                                                                  ; |SIFO_3_1|RESULT[3]                                                                                                                  ; pin_out          ;
; |SIFO_3_1|RESULT[2]                                                                                                                  ; |SIFO_3_1|RESULT[2]                                                                                                                  ; pin_out          ;
; |SIFO_3_1|RESULT[1]                                                                                                                  ; |SIFO_3_1|RESULT[1]                                                                                                                  ; pin_out          ;
; |SIFO_3_1|RESULT[0]                                                                                                                  ; |SIFO_3_1|RESULT[0]                                                                                                                  ; pin_out          ;
; |SIFO_3_1|RESULT~4                                                                                                                   ; |SIFO_3_1|RESULT~4                                                                                                                   ; out0             ;
; |SIFO_3_1|RESULT~5                                                                                                                   ; |SIFO_3_1|RESULT~5                                                                                                                   ; out0             ;
; |SIFO_3_1|RESULT~6                                                                                                                   ; |SIFO_3_1|RESULT~6                                                                                                                   ; out0             ;
; |SIFO_3_1|RESULT~7                                                                                                                   ; |SIFO_3_1|RESULT~7                                                                                                                   ; out0             ;
; |SIFO_3_1|inst37                                                                                                                     ; |SIFO_3_1|inst37                                                                                                                     ; out0             ;
; |SIFO_3_1|inst35                                                                                                                     ; |SIFO_3_1|inst35                                                                                                                     ; out0             ;
; |SIFO_3_1|ADDRESS[7]                                                                                                                 ; |SIFO_3_1|ADDRESS[7]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[6]                                                                                                                 ; |SIFO_3_1|ADDRESS[6]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[5]                                                                                                                 ; |SIFO_3_1|ADDRESS[5]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[4]                                                                                                                 ; |SIFO_3_1|ADDRESS[4]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[3]                                                                                                                 ; |SIFO_3_1|ADDRESS[3]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[2]                                                                                                                 ; |SIFO_3_1|ADDRESS[2]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[1]                                                                                                                 ; |SIFO_3_1|ADDRESS[1]                                                                                                                 ; out              ;
; |SIFO_3_1|ADDRESS[0]                                                                                                                 ; |SIFO_3_1|ADDRESS[0]                                                                                                                 ; out              ;
; |SIFO_3_1|inst4                                                                                                                      ; |SIFO_3_1|inst4                                                                                                                      ; out0             ;
; |SIFO_3_1|inst3                                                                                                                      ; |SIFO_3_1|inst3                                                                                                                      ; out0             ;
; |SIFO_3_1|inst19                                                                                                                     ; |SIFO_3_1|inst19                                                                                                                     ; out0             ;
; |SIFO_3_1|REG2[0]                                                                                                                    ; |SIFO_3_1|REG2[0]                                                                                                                    ; pin_out          ;
; |SIFO_3_1|REG4[2]                                                                                                                    ; |SIFO_3_1|REG4[2]                                                                                                                    ; pin_out          ;
; |SIFO_3_1|REG4[1]                                                                                                                    ; |SIFO_3_1|REG4[1]                                                                                                                    ; pin_out          ;
; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                  ; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                  ; sumout           ;
; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                  ; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                  ; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                  ; sumout           ;
; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                ; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                           ; regout           ;
; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                ; |SIFO_3_1|lpm_counter_read_buff:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                           ; regout           ;
; |SIFO_3_1|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                          ; |SIFO_3_1|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                          ; out0             ;
; |SIFO_3_1|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                 ; |SIFO_3_1|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                 ; out0             ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                                            ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                                            ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; regout           ;
; |SIFO_3_1|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                           ; |SIFO_3_1|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                           ; out0             ;
; |SIFO_3_1|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                  ; |SIFO_3_1|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                  ; out0             ;
; |SIFO_3_1|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                           ; |SIFO_3_1|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                           ; out0             ;
; |SIFO_3_1|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                  ; |SIFO_3_1|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                  ; out0             ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1                                    ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1                                    ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout                                      ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout                                      ; out0             ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a0                             ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[0]                                   ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a3                             ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[3]                                   ; portadataout0    ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                                  ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                                  ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                                  ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                                  ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                                  ; out              ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a1                              ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[1]                                    ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a2                              ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[2]                                    ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a3                              ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[3]                                    ; portadataout0    ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                                                  ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                                                  ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                                                  ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                                                  ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                                                  ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                                                  ; out              ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cout_actual                        ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cout_actual                        ; out0             ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita0                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita0                 ; sumout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita0                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita1                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita1                 ; sumout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita1                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita2                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita2                 ; sumout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita2                 ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_reg_bit1a[2]               ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|safe_q[2]                          ; regout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_reg_bit1a[1]               ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|safe_q[1]                          ; regout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|counter_reg_bit1a[0]               ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|safe_q[0]                          ; regout           ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0] ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0] ; out0             ;
; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cmpr_9dc:cmpr2|data_wire[0]        ; |SIFO_3_1|lpm_counter_write_buff:inst15|lpm_counter:lpm_counter_component|cntr_udj:auto_generated|cmpr_9dc:cmpr2|data_wire[0]        ; out0             ;
; |SIFO_3_1|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_lni:auto_generated|aneb_result_wire[0]                           ; |SIFO_3_1|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_lni:auto_generated|aneb_result_wire[0]                           ; out0             ;
; |SIFO_3_1|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_lni:auto_generated|data_wire[0]                                  ; |SIFO_3_1|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_lni:auto_generated|data_wire[0]                                  ; out0             ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                            ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                            ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cout_actual                                  ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cout_actual                                  ; out0             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita0                           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita0                           ; sumout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita0                           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita0~COUT                      ; cout             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita1                           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita1                           ; sumout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita1                           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita1~COUT                      ; cout             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2                           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2                           ; sumout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_reg_bit1a[1]                         ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|safe_q[1]                                    ; regout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_reg_bit1a[0]                         ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|safe_q[0]                                    ; regout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0]           ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0]           ; out0             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cmpr_9dc:cmpr2|data_wire[0]                  ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|cmpr_9dc:cmpr2|data_wire[0]                  ; out0             ;
; |SIFO_3_1|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                          ; |SIFO_3_1|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]                          ; out0             ;
; |SIFO_3_1|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                 ; |SIFO_3_1|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]                                 ; out0             ;
; |SIFO_3_1|lpm_add_sub1:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_tph:auto_generated|op_1~0                                    ; |SIFO_3_1|lpm_add_sub1:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_tph:auto_generated|op_1~0                                    ; out0             ;
; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0                                    ; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0                                    ; out0             ;
; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1                                    ; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1                                    ; out0             ;
; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2                                    ; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2                                    ; out0             ;
; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3                                    ; |SIFO_3_1|lpm_add_sub0:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3                                    ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |SIFO_3_1|counter[2]                                                                                         ; |SIFO_3_1|counter[2]                                                                                            ; pin_out          ;
; |SIFO_3_1|REG1[7]                                                                                            ; |SIFO_3_1|REG1[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[6]                                                                                            ; |SIFO_3_1|REG1[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[5]                                                                                            ; |SIFO_3_1|REG1[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[4]                                                                                            ; |SIFO_3_1|REG1[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|RESULT[7]                                                                                          ; |SIFO_3_1|RESULT[7]                                                                                             ; pin_out          ;
; |SIFO_3_1|RESULT[6]                                                                                          ; |SIFO_3_1|RESULT[6]                                                                                             ; pin_out          ;
; |SIFO_3_1|RESULT[5]                                                                                          ; |SIFO_3_1|RESULT[5]                                                                                             ; pin_out          ;
; |SIFO_3_1|RESULT[4]                                                                                          ; |SIFO_3_1|RESULT[4]                                                                                             ; pin_out          ;
; |SIFO_3_1|RESULT~0                                                                                           ; |SIFO_3_1|RESULT~0                                                                                              ; out0             ;
; |SIFO_3_1|RESULT~1                                                                                           ; |SIFO_3_1|RESULT~1                                                                                              ; out0             ;
; |SIFO_3_1|RESULT~2                                                                                           ; |SIFO_3_1|RESULT~2                                                                                              ; out0             ;
; |SIFO_3_1|RESULT~3                                                                                           ; |SIFO_3_1|RESULT~3                                                                                              ; out0             ;
; |SIFO_3_1|ROM_RAM                                                                                            ; |SIFO_3_1|ROM_RAM                                                                                               ; out              ;
; |SIFO_3_1|REG2[7]                                                                                            ; |SIFO_3_1|REG2[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[6]                                                                                            ; |SIFO_3_1|REG2[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[5]                                                                                            ; |SIFO_3_1|REG2[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[4]                                                                                            ; |SIFO_3_1|REG2[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[7]                                                                                            ; |SIFO_3_1|REG3[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[6]                                                                                            ; |SIFO_3_1|REG3[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[5]                                                                                            ; |SIFO_3_1|REG3[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[4]                                                                                            ; |SIFO_3_1|REG3[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[3]                                                                                            ; |SIFO_3_1|REG3[3]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[2]                                                                                            ; |SIFO_3_1|REG3[2]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[7]                                                                                            ; |SIFO_3_1|REG4[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[6]                                                                                            ; |SIFO_3_1|REG4[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[5]                                                                                            ; |SIFO_3_1|REG4[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[4]                                                                                            ; |SIFO_3_1|REG4[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[3]                                                                                            ; |SIFO_3_1|REG4[3]                                                                                               ; pin_out          ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                        ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                        ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                        ; out              ;
; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                     ; |SIFO_3_1|lpm_bustri_buff:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                        ; out              ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a4     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[4]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a5     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[5]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a6     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[6]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a7     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[7]              ; portadataout0    ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |SIFO_3_1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a4      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[4]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a5      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[5]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a6      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[6]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a7      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[7]               ; portadataout0    ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |SIFO_3_1|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2   ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_reg_bit1a[2] ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|safe_q[2]               ; regout           ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |SIFO_3_1|counter[2]                                                                                         ; |SIFO_3_1|counter[2]                                                                                            ; pin_out          ;
; |SIFO_3_1|REG1[7]                                                                                            ; |SIFO_3_1|REG1[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[6]                                                                                            ; |SIFO_3_1|REG1[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[5]                                                                                            ; |SIFO_3_1|REG1[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[4]                                                                                            ; |SIFO_3_1|REG1[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[2]                                                                                            ; |SIFO_3_1|REG1[2]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG1[1]                                                                                            ; |SIFO_3_1|REG1[1]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[7]                                                                                            ; |SIFO_3_1|REG2[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[6]                                                                                            ; |SIFO_3_1|REG2[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[5]                                                                                            ; |SIFO_3_1|REG2[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[4]                                                                                            ; |SIFO_3_1|REG2[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[3]                                                                                            ; |SIFO_3_1|REG2[3]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[2]                                                                                            ; |SIFO_3_1|REG2[2]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG2[1]                                                                                            ; |SIFO_3_1|REG2[1]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[7]                                                                                            ; |SIFO_3_1|REG3[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[6]                                                                                            ; |SIFO_3_1|REG3[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[5]                                                                                            ; |SIFO_3_1|REG3[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[4]                                                                                            ; |SIFO_3_1|REG3[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[3]                                                                                            ; |SIFO_3_1|REG3[3]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[2]                                                                                            ; |SIFO_3_1|REG3[2]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[1]                                                                                            ; |SIFO_3_1|REG3[1]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG3[0]                                                                                            ; |SIFO_3_1|REG3[0]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[7]                                                                                            ; |SIFO_3_1|REG4[7]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[6]                                                                                            ; |SIFO_3_1|REG4[6]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[5]                                                                                            ; |SIFO_3_1|REG4[5]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[4]                                                                                            ; |SIFO_3_1|REG4[4]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[3]                                                                                            ; |SIFO_3_1|REG4[3]                                                                                               ; pin_out          ;
; |SIFO_3_1|REG4[0]                                                                                            ; |SIFO_3_1|REG4[0]                                                                                               ; pin_out          ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |SIFO_3_1|lpm_dff3:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |SIFO_3_1|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |SIFO_3_1|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1            ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1               ; out0             ;
; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout              ; |SIFO_3_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout                 ; out0             ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a2     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[2]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a4     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[4]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a5     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[5]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a6     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[6]              ; portadataout0    ;
; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a7     ; |SIFO_3_1|lpm_rom_block:inst|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[7]              ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a0      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[0]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a4      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[4]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a5      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[5]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a6      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[6]               ; portadataout0    ;
; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a7      ; |SIFO_3_1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[7]               ; portadataout0    ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |SIFO_3_1|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2   ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|counter_reg_bit1a[2] ; |SIFO_3_1|lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_tdj:auto_generated|safe_q[2]               ; regout           ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Dec 16 11:21:14 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SIFO_3_1 -c SIFO_3_1
Warning: Tcl Script File ../SIFO_3/lpm_bustri3.qip not found
    Info: set_global_assignment -name QIP_FILE ../SIFO_3/lpm_bustri3.qip
Info: Using vector source file "//Mac/Home/Desktop/Sifo labs/lab3/SIFO_3_1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      49.22 %
Info: Number of transitions in simulation is 1890
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 327 megabytes
    Info: Processing ended: Fri Dec 16 11:21:14 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


