v 4
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "Export_BatchNormTest.vhdl" "e7267916636cee12b89bc34f011fe439aaf5052e" "20230811144042.779":
  entity batchnormtest_export at 1( 0) + 0 on 27;
  architecture rtl of batchnormtest_export at 45( 1069) + 0 on 28;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "BatchNormTest.vhdl" "37cb0fc5e8941328b0ae9290bf3c8f43560a3b3d" "20230811144041.729":
  entity batchnormtest at 1( 0) + 0 on 23;
  architecture rtl of batchnormtest at 100( 3203) + 0 on 24;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "CNN_MultiplyTwo.vhdl" "93590086e8c0cdde4d10032b8810e8e03f230f48" "20230811144041.592":
  entity cnn_multiplytwo at 1( 0) + 0 on 19;
  architecture rtl of cnn_multiplytwo at 49( 1133) + 0 on 20;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "CNN_Align.vhdl" "1b311d63fbe0eddb0c041f89da7264e461a70d9f" "20230811144041.445":
  entity cnn_align at 1( 0) + 0 on 15;
  architecture rtl of cnn_align at 54( 1327) + 0 on 16;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "system_types.vhdl" "767dc4c173b588d0856f1148dc082d95c6a1ba64" "20230811144041.286":
  package system_types at 1( 0) + 0 on 11 body;
  package body system_types at 1053( 40171) + 0 on 12;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "Types_BatchNormTest.vhdl" "33828550ff6f2d290625a565729c544ba6864ae7" "20230811144041.359":
  package custom_types at 1( 0) + 0 on 13;
  package body custom_types at 27( 555) + 0 on 14;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "CNN_PlusTwo.vhdl" "bbab03ff9066ee7f429cdd7c4601934a3684e4c6" "20230811144041.496":
  entity cnn_plustwo at 1( 0) + 0 on 17;
  architecture rtl of cnn_plustwo at 49( 1125) + 0 on 18;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "csv_util.vhdl" "99c6968a8e5fc9ac20dd9fb8f8f75b32c291c484" "20230811144041.614":
  package csv_util at 1( 0) + 0 on 21 body;
  package body csv_util at 61( 1823) + 0 on 22;
file "/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/vhdl/batchnorm-2-11/vhdl/" "TestBench_BatchNormTest.vhdl" "a146a78244ae8798826cea51deb0d6e5559f0dad" "20230811144041.894":
  entity batchnormtest_tb at 1( 0) + 0 on 25;
  architecture testbench of batchnormtest_tb at 22( 375) + 0 on 26;
