 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 04:44:13 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U148/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U342/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U356/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U355/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[7]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U148/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U341/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U352/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U351/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[6]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U148/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U340/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U348/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U347/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[5]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U145/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U339/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U324/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U323/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[4]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U145/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U338/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U320/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U319/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[3]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U145/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U337/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U316/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U315/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[2]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U148/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U314/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U312/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U311/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[1]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_RegFile/U359/Y (INVX2M)                              0.10       1.89 f
  U0_RegFile/U149/Y (BUFX2M)                              0.16       2.05 f
  U0_RegFile/U145/Y (INVX2M)                              0.77       2.83 r
  U0_RegFile/U336/Y (MX4X1M)                              0.49       3.32 f
  U0_RegFile/U344/Y (MX4X1M)                              0.34       3.66 f
  U0_RegFile/U343/Y (AO22X1M)                             0.32       3.98 f
  U0_RegFile/RdData_reg[0]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       95.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U309/Y (OAI2BB2X1M)                          0.28       2.91 f
  U0_RegFile/regArr_reg[2][5]/D (SDFFSQX2M)               0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][5]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.44      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U308/Y (OAI2BB2X1M)                          0.28       2.91 f
  U0_RegFile/regArr_reg[2][0]/D (SDFFSQX2M)               0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][0]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.44      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U154/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U310/Y (OAI2BB2X1M)                          0.28       2.91 f
  U0_RegFile/regArr_reg[3][3]/D (SDFFSQX2M)               0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[3][3]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.44      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U244/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][7]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][7]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U240/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][2]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U239/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][1]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U243/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][6]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][6]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U154/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U245/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[3][0]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[3][0]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U154/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U246/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[3][1]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[3][1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U242/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][4]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][4]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U154/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U247/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[3][2]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[3][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U40/Y (NOR4X1M)                  0.56       1.05 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.60       1.98 r
  U0_RegFile/Address[1] (RegFile_test_1)                  0.00       1.98 r
  U0_RegFile/U376/Y (INVX2M)                              0.15       2.13 f
  U0_RegFile/U140/Y (NOR2X2M)                             0.25       2.38 r
  U0_RegFile/U153/Y (NAND2X2M)                            0.24       2.62 f
  U0_RegFile/U241/Y (OAI2BB2X1M)                          0.28       2.90 f
  U0_RegFile/regArr_reg[2][3]/D (SDFFRQX2M)               0.00       2.90 f
  data arrival time                                                  2.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


1
