Item(by='MrBuddyCasino', descendants=None, kids=[25857147], score=None, time=1611221692, title=None, item_type='comment', url=None, parent=25848625, text='&gt; The Apple Silicon chips are one of the first desktop chips that are a heterogeneous design with distinct performance and efficiency cores. Weâ€™re revising much of our core threading and thread pooling architecture to handle the distinction better, improve efficiency, and eventually be able to schedule less performance-critical tasks on the efficiency cores.<p>Isn&#x27;t this at the wrong abstraction level? I would expect this to be a job for the OS scheduler.')