
cots.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000298a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002a  00800060  0000298a  00002a1e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  0080008a  0080008a  00002a48  2**0
                  ALLOC
  3 .stab         0000393c  00000000  00000000  00002a48  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001767  00000000  00000000  00006384  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007aeb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007d9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000099e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a8cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b67c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b7dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000ba69  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c237  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 16 07 	jmp	0xe2c	; 0xe2c <__vector_1>
       8:	0c 94 49 07 	jmp	0xe92	; 0xe92 <__vector_2>
       c:	0c 94 7c 07 	jmp	0xef8	; 0xef8 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 1b 06 	jmp	0xc36	; 0xc36 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e8       	ldi	r30, 0x8A	; 138
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 38       	cpi	r26, 0x8A	; 138
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e8       	ldi	r26, 0x8A	; 138
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 39       	cpi	r26, 0x93	; 147
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 da 13 	call	0x27b4	; 0x27b4 <main>
      8a:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 8c 14 	jmp	0x2918	; 0x2918 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 8c 14 	jmp	0x2918	; 0x2918 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 98 14 	jmp	0x2930	; 0x2930 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 9c 14 	jmp	0x2938	; 0x2938 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 b8 14 	jmp	0x2970	; 0x2970 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIMER0_voidInit>:
#include "TIMER_private.h"
#include "TIMER_configrtion.h"
static void (*TIMER0_pvCallBackFunc)(void)=NULL;

void TIMER0_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0,TCCR0_WGM00);
#elif TIMER0_MODE==PWM
	CLR_BIT(TCCR0,TCCR0_WGM01);
	SET_BIT(TCCR0,TCCR0_WGM00);
#elif TIMER0_MODE==Fast_PWM
	SET_BIT(TCCR0,TCCR0_WGM01);
     b4e:	a3 e5       	ldi	r26, 0x53	; 83
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e3 e5       	ldi	r30, 0x53	; 83
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 60       	ori	r24, 0x08	; 8
     b5a:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_WGM00);
     b5c:	a3 e5       	ldi	r26, 0x53	; 83
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e3 e5       	ldi	r30, 0x53	; 83
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	80 64       	ori	r24, 0x40	; 64
     b68:	8c 93       	st	X, r24
	SET_BIT(TIMSK,TIMSK_OCIE0);

#elif TIMER0_INTERRUPT_MODE==Overflow_Interrupt
	SET_BIT(TIMSK,TIMSK_TOIE0);
#elif TIMER0_INTERRUPT_MODE==DESABLE
	CLR_BIT(TIMSK,TIMSK_TOIE0);
     b6a:	a9 e5       	ldi	r26, 0x59	; 89
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e9 e5       	ldi	r30, 0x59	; 89
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8e 7f       	andi	r24, 0xFE	; 254
     b76:	8c 93       	st	X, r24
	CLR_BIT(TIMSK,TIMSK_OCIE0);
     b78:	a9 e5       	ldi	r26, 0x59	; 89
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e9 e5       	ldi	r30, 0x59	; 89
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	8d 7f       	andi	r24, 0xFD	; 253
     b84:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_CS00);
	SET_BIT(TCCR0,TCCR0_CS01);
	CLR_BIT(TCCR0,TCCR0_CS02);
#elif TIMER0_PRE==clkI_64
	/*Select prescaler div by 64*/
	SET_BIT(TCCR0,TCCR0_CS00);
     b86:	a3 e5       	ldi	r26, 0x53	; 83
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e3 e5       	ldi	r30, 0x53	; 83
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	81 60       	ori	r24, 0x01	; 1
     b92:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS01);
     b94:	a3 e5       	ldi	r26, 0x53	; 83
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e3 e5       	ldi	r30, 0x53	; 83
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	82 60       	ori	r24, 0x02	; 2
     ba0:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_CS02);
     ba2:	a3 e5       	ldi	r26, 0x53	; 83
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e3 e5       	ldi	r30, 0x53	; 83
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	8b 7f       	andi	r24, 0xFB	; 251
     bae:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_CS01);
	SET_BIT(TCCR0,TCCR0_CS02);
#else
#error "Wrong TIMER0_INTERRUPT_MODE confg option"
#endif
}
     bb0:	cf 91       	pop	r28
     bb2:	df 91       	pop	r29
     bb4:	08 95       	ret

00000bb6 <TIMER0_outputfastpwmmode>:

void TIMER0_outputfastpwmmode(void)
{
     bb6:	df 93       	push	r29
     bb8:	cf 93       	push	r28
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62

#if Fast_PWM_mode==clearoncompmatch_setontop
		CLR_BIT(TCCR0,TCCR0_COM00);
     bbe:	a3 e5       	ldi	r26, 0x53	; 83
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e3 e5       	ldi	r30, 0x53	; 83
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 7e       	andi	r24, 0xEF	; 239
     bca:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     bcc:	a3 e5       	ldi	r26, 0x53	; 83
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	e3 e5       	ldi	r30, 0x53	; 83
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	80 81       	ld	r24, Z
     bd6:	80 62       	ori	r24, 0x20	; 32
     bd8:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
#else
#error "Wrong TIMER0_Fast_PWM_MODE confg option"
#endif

}
     bda:	cf 91       	pop	r28
     bdc:	df 91       	pop	r29
     bde:	08 95       	ret

00000be0 <TIMER0_u8setcompmatchvalue>:

void TIMER0_u8setcompmatchvalue(u8 copy_u8value)
{
     be0:	df 93       	push	r29
     be2:	cf 93       	push	r28
     be4:	0f 92       	push	r0
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	89 83       	std	Y+1, r24	; 0x01
	OCR0=copy_u8value;
     bec:	ec e5       	ldi	r30, 0x5C	; 92
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	89 81       	ldd	r24, Y+1	; 0x01
     bf2:	80 83       	st	Z, r24
}
     bf4:	0f 90       	pop	r0
     bf6:	cf 91       	pop	r28
     bf8:	df 91       	pop	r29
     bfa:	08 95       	ret

00000bfc <TIMER0_u8Setcallback>:

u8 TIMER0_u8Setcallback(void(*Copy_pvCallBackFunc)(void))
{
     bfc:	df 93       	push	r29
     bfe:	cf 93       	push	r28
     c00:	00 d0       	rcall	.+0      	; 0xc02 <TIMER0_u8Setcallback+0x6>
     c02:	0f 92       	push	r0
     c04:	cd b7       	in	r28, 0x3d	; 61
     c06:	de b7       	in	r29, 0x3e	; 62
     c08:	9b 83       	std	Y+3, r25	; 0x03
     c0a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8errorstatus=OK;
     c0c:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvCallBackFunc != NULL)
     c0e:	8a 81       	ldd	r24, Y+2	; 0x02
     c10:	9b 81       	ldd	r25, Y+3	; 0x03
     c12:	00 97       	sbiw	r24, 0x00	; 0
     c14:	39 f0       	breq	.+14     	; 0xc24 <TIMER0_u8Setcallback+0x28>
	{
		TIMER0_pvCallBackFunc= Copy_pvCallBackFunc;
     c16:	8a 81       	ldd	r24, Y+2	; 0x02
     c18:	9b 81       	ldd	r25, Y+3	; 0x03
     c1a:	90 93 8b 00 	sts	0x008B, r25
     c1e:	80 93 8a 00 	sts	0x008A, r24
     c22:	02 c0       	rjmp	.+4      	; 0xc28 <TIMER0_u8Setcallback+0x2c>
	}
	else
	{
		Local_u8errorstatus=NULL_POINTER;
     c24:	82 e0       	ldi	r24, 0x02	; 2
     c26:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8errorstatus;
     c28:	89 81       	ldd	r24, Y+1	; 0x01
}
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	cf 91       	pop	r28
     c32:	df 91       	pop	r29
     c34:	08 95       	ret

00000c36 <__vector_10>:

void __vector_10 (void)__attribute__((signal));
void __vector_10 (void)
{
     c36:	1f 92       	push	r1
     c38:	0f 92       	push	r0
     c3a:	0f b6       	in	r0, 0x3f	; 63
     c3c:	0f 92       	push	r0
     c3e:	11 24       	eor	r1, r1
     c40:	2f 93       	push	r18
     c42:	3f 93       	push	r19
     c44:	4f 93       	push	r20
     c46:	5f 93       	push	r21
     c48:	6f 93       	push	r22
     c4a:	7f 93       	push	r23
     c4c:	8f 93       	push	r24
     c4e:	9f 93       	push	r25
     c50:	af 93       	push	r26
     c52:	bf 93       	push	r27
     c54:	ef 93       	push	r30
     c56:	ff 93       	push	r31
     c58:	df 93       	push	r29
     c5a:	cf 93       	push	r28
     c5c:	cd b7       	in	r28, 0x3d	; 61
     c5e:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_pvCallBackFunc!= NULL)
     c60:	80 91 8a 00 	lds	r24, 0x008A
     c64:	90 91 8b 00 	lds	r25, 0x008B
     c68:	00 97       	sbiw	r24, 0x00	; 0
     c6a:	29 f0       	breq	.+10     	; 0xc76 <__vector_10+0x40>
	{
		TIMER0_pvCallBackFunc();
     c6c:	e0 91 8a 00 	lds	r30, 0x008A
     c70:	f0 91 8b 00 	lds	r31, 0x008B
     c74:	09 95       	icall
	}
}
     c76:	cf 91       	pop	r28
     c78:	df 91       	pop	r29
     c7a:	ff 91       	pop	r31
     c7c:	ef 91       	pop	r30
     c7e:	bf 91       	pop	r27
     c80:	af 91       	pop	r26
     c82:	9f 91       	pop	r25
     c84:	8f 91       	pop	r24
     c86:	7f 91       	pop	r23
     c88:	6f 91       	pop	r22
     c8a:	5f 91       	pop	r21
     c8c:	4f 91       	pop	r20
     c8e:	3f 91       	pop	r19
     c90:	2f 91       	pop	r18
     c92:	0f 90       	pop	r0
     c94:	0f be       	out	0x3f, r0	; 63
     c96:	0f 90       	pop	r0
     c98:	1f 90       	pop	r1
     c9a:	18 95       	reti

00000c9c <PORT_voidInit>:
#include "PORT_private.h"
#include "PORT_interface.h"
#include "PORT_register.h"

void PORT_voidInit(void)
{
     c9c:	df 93       	push	r29
     c9e:	cf 93       	push	r28
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
	DDRA=PORTA_DIR;
     ca4:	ea e3       	ldi	r30, 0x3A	; 58
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	80 83       	st	Z, r24
	DDRB=PORTB_DIR;
     cac:	e7 e3       	ldi	r30, 0x37	; 55
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	8f ef       	ldi	r24, 0xFF	; 255
     cb2:	80 83       	st	Z, r24
	DDRC=PORTC_DIR;
     cb4:	e4 e3       	ldi	r30, 0x34	; 52
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	8f ef       	ldi	r24, 0xFF	; 255
     cba:	80 83       	st	Z, r24
	DDRD=PORTD_DIR;
     cbc:	e1 e3       	ldi	r30, 0x31	; 49
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	87 e0       	ldi	r24, 0x07	; 7
     cc2:	80 83       	st	Z, r24

	PORTA=PORTA_INIT_VALUE;
     cc4:	eb e3       	ldi	r30, 0x3B	; 59
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	80 83       	st	Z, r24
	PORTB=PORTB_INIT_VALUE;
     ccc:	e8 e3       	ldi	r30, 0x38	; 56
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	10 82       	st	Z, r1
	PORTD=PORTD_INIT_VALUE;
     cd2:	e2 e3       	ldi	r30, 0x32	; 50
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	8f ef       	ldi	r24, 0xFF	; 255
     cd8:	80 83       	st	Z, r24
	PORTD=PORTC_INIT_VALUE;
     cda:	e2 e3       	ldi	r30, 0x32	; 50
     cdc:	f0 e0       	ldi	r31, 0x00	; 0
     cde:	10 82       	st	Z, r1
}
     ce0:	cf 91       	pop	r28
     ce2:	df 91       	pop	r29
     ce4:	08 95       	ret

00000ce6 <GIE_voidEnable>:
#include "../../lib/BIT_MATH.h"
#include "GIE_interface.h"
#include "GIE_register.h"

void GIE_voidEnable(void)
{
     ce6:	df 93       	push	r29
     ce8:	cf 93       	push	r28
     cea:	cd b7       	in	r28, 0x3d	; 61
     cec:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
     cee:	af e5       	ldi	r26, 0x5F	; 95
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	ef e5       	ldi	r30, 0x5F	; 95
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	80 68       	ori	r24, 0x80	; 128
     cfa:	8c 93       	st	X, r24
}
     cfc:	cf 91       	pop	r28
     cfe:	df 91       	pop	r29
     d00:	08 95       	ret

00000d02 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
     d02:	df 93       	push	r29
     d04:	cf 93       	push	r28
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
     d0a:	af e5       	ldi	r26, 0x5F	; 95
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	ef e5       	ldi	r30, 0x5F	; 95
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	8f 77       	andi	r24, 0x7F	; 127
     d16:	8c 93       	st	X, r24
}
     d18:	cf 91       	pop	r28
     d1a:	df 91       	pop	r29
     d1c:	08 95       	ret

00000d1e <EXTI_voidInt0Init>:
/*Global pointer to function to hold int2 ISR address */

void (*EXTI_pvInt2Func)(void)=NULL;

void EXTI_voidInt0Init(void)
{
     d1e:	df 93       	push	r29
     d20:	cf 93       	push	r28
     d22:	cd b7       	in	r28, 0x3d	; 61
     d24:	de b7       	in	r29, 0x3e	; 62
#elif INT0_SENSE == on_change
	SET_BIT(MCUCR,MCUCR_ISC00);
	CLR_BIT(MCUCR,MCUCR_ISC01);

#elif INT0_SENSE == falling_edge
	CLR_BIT(MCUCR,MCUCR_ISC00);
     d26:	a5 e5       	ldi	r26, 0x55	; 85
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	e5 e5       	ldi	r30, 0x55	; 85
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	8e 7f       	andi	r24, 0xFE	; 254
     d32:	8c 93       	st	X, r24
	SET_BIT(MCUCR,MCUCR_ISC01);
     d34:	a5 e5       	ldi	r26, 0x55	; 85
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	e5 e5       	ldi	r30, 0x55	; 85
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	82 60       	ori	r24, 0x02	; 2
     d40:	8c 93       	st	X, r24
#error "Wrong INT0_SENSE confg option"
#endif

	/*peripheral interrupt enable for int0 */
#if INT0_INITIAL_STATE == ENABLED
	SET_BIT(GICR,GICR_INT0);
     d42:	ab e5       	ldi	r26, 0x5B	; 91
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	eb e5       	ldi	r30, 0x5B	; 91
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	80 64       	ori	r24, 0x40	; 64
     d4e:	8c 93       	st	X, r24
#elif INT0_INITIAL_STATE == DISABLED
	CLR_BIT(GICR,GICR_INT0);
#else
#error "Wrong INT0_INITIAL_STATE option"
#endif
}
     d50:	cf 91       	pop	r28
     d52:	df 91       	pop	r29
     d54:	08 95       	ret

00000d56 <EXTI_voidInt1Init>:
void EXTI_voidInt1Init(void)
{
     d56:	df 93       	push	r29
     d58:	cf 93       	push	r28
     d5a:	cd b7       	in	r28, 0x3d	; 61
     d5c:	de b7       	in	r29, 0x3e	; 62
#elif INT1_SENSE == on_change
	SET_BIT(MCUCR,MCUCR_ISC10);
	CLR_BIT(MCUCR,MCUCR_ISC11);

#elif INT1_SENSE == falling_edge
	CLR_BIT(MCUCR,MCUCR_ISC10);
     d5e:	a5 e5       	ldi	r26, 0x55	; 85
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e5 e5       	ldi	r30, 0x55	; 85
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	8b 7f       	andi	r24, 0xFB	; 251
     d6a:	8c 93       	st	X, r24
	SET_BIT(MCUCR,MCUCR_ISC11);
     d6c:	a5 e5       	ldi	r26, 0x55	; 85
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	e5 e5       	ldi	r30, 0x55	; 85
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	88 60       	ori	r24, 0x08	; 8
     d78:	8c 93       	st	X, r24
#error "Wrong INT0_SENSE confg option"
#endif

	/*peripheral interrupt enable for int0 */
#if INT1_INITIAL_STATE == ENABLED
	SET_BIT(GICR,GICR_INT1);
     d7a:	ab e5       	ldi	r26, 0x5B	; 91
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	eb e5       	ldi	r30, 0x5B	; 91
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	80 68       	ori	r24, 0x80	; 128
     d86:	8c 93       	st	X, r24
#elif INT1_INITIAL_STATE == DISABLED
	CLR_BIT(GICR,GICR_INT1);
#else
#error "Wrong INT1_INITIAL_STATE option"
#endif
}
     d88:	cf 91       	pop	r28
     d8a:	df 91       	pop	r29
     d8c:	08 95       	ret

00000d8e <EXTI_voidInt2Init>:
void EXTI_voidInt2Init(void)
{
     d8e:	df 93       	push	r29
     d90:	cf 93       	push	r28
     d92:	cd b7       	in	r28, 0x3d	; 61
     d94:	de b7       	in	r29, 0x3e	; 62
#if INT2_SENSE == falling_edge
	CLR_BIT(MCUCSR,MCUCSR_INT2);
     d96:	a4 e5       	ldi	r26, 0x54	; 84
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	e4 e5       	ldi	r30, 0x54	; 84
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	8f 7b       	andi	r24, 0xBF	; 191
     da2:	8c 93       	st	X, r24

	/*peripheral interrupt enable for int0 */
#if INT2_INITIAL_STATE == ENABLED
	SET_BIT(GICR,GICR_INT0);
#elif INT2_INITIAL_STATE == DISABLED
	CLR_BIT(GICR,GICR_INT0);
     da4:	ab e5       	ldi	r26, 0x5B	; 91
     da6:	b0 e0       	ldi	r27, 0x00	; 0
     da8:	eb e5       	ldi	r30, 0x5B	; 91
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	80 81       	ld	r24, Z
     dae:	8f 7b       	andi	r24, 0xBF	; 191
     db0:	8c 93       	st	X, r24
#else
#error "Wrong INT1_INITIAL_STATE option"
#endif
}
     db2:	cf 91       	pop	r28
     db4:	df 91       	pop	r29
     db6:	08 95       	ret

00000db8 <EXTI_u8INT0Setcallback>:
u8 EXTI_u8INT0Setcallback(void(*Copy_pvInt0func)(void))
{
     db8:	df 93       	push	r29
     dba:	cf 93       	push	r28
     dbc:	00 d0       	rcall	.+0      	; 0xdbe <EXTI_u8INT0Setcallback+0x6>
     dbe:	0f 92       	push	r0
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	9b 83       	std	Y+3, r25	; 0x03
     dc6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8errorstatus=OK;
     dc8:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvInt0func != NULL)
     dca:	8a 81       	ldd	r24, Y+2	; 0x02
     dcc:	9b 81       	ldd	r25, Y+3	; 0x03
     dce:	00 97       	sbiw	r24, 0x00	; 0
     dd0:	39 f0       	breq	.+14     	; 0xde0 <EXTI_u8INT0Setcallback+0x28>
	{
		EXTI_pvInt0Func=Copy_pvInt0func;
     dd2:	8a 81       	ldd	r24, Y+2	; 0x02
     dd4:	9b 81       	ldd	r25, Y+3	; 0x03
     dd6:	90 93 8d 00 	sts	0x008D, r25
     dda:	80 93 8c 00 	sts	0x008C, r24
     dde:	02 c0       	rjmp	.+4      	; 0xde4 <EXTI_u8INT0Setcallback+0x2c>
	}
	else
	{
		Local_u8errorstatus=NULL_POINTER;
     de0:	82 e0       	ldi	r24, 0x02	; 2
     de2:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8errorstatus;
     de4:	89 81       	ldd	r24, Y+1	; 0x01
}
     de6:	0f 90       	pop	r0
     de8:	0f 90       	pop	r0
     dea:	0f 90       	pop	r0
     dec:	cf 91       	pop	r28
     dee:	df 91       	pop	r29
     df0:	08 95       	ret

00000df2 <EXTI_u8INT1Setcallback>:
u8 EXTI_u8INT1Setcallback(void(*Copy_pvInt1func)(void))
{
     df2:	df 93       	push	r29
     df4:	cf 93       	push	r28
     df6:	00 d0       	rcall	.+0      	; 0xdf8 <EXTI_u8INT1Setcallback+0x6>
     df8:	0f 92       	push	r0
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
     dfe:	9b 83       	std	Y+3, r25	; 0x03
     e00:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8errorstatus=OK;
     e02:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvInt1func != NULL)
     e04:	8a 81       	ldd	r24, Y+2	; 0x02
     e06:	9b 81       	ldd	r25, Y+3	; 0x03
     e08:	00 97       	sbiw	r24, 0x00	; 0
     e0a:	39 f0       	breq	.+14     	; 0xe1a <EXTI_u8INT1Setcallback+0x28>
	{
		EXTI_pvInt1Func=Copy_pvInt1func;
     e0c:	8a 81       	ldd	r24, Y+2	; 0x02
     e0e:	9b 81       	ldd	r25, Y+3	; 0x03
     e10:	90 93 8f 00 	sts	0x008F, r25
     e14:	80 93 8e 00 	sts	0x008E, r24
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <EXTI_u8INT1Setcallback+0x2c>
	}
	else
	{
		Local_u8errorstatus=NULL_POINTER;
     e1a:	82 e0       	ldi	r24, 0x02	; 2
     e1c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8errorstatus;
     e1e:	89 81       	ldd	r24, Y+1	; 0x01
}
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	0f 90       	pop	r0
     e26:	cf 91       	pop	r28
     e28:	df 91       	pop	r29
     e2a:	08 95       	ret

00000e2c <__vector_1>:
/*INT0 ISR*/
void __vector_1 (void) __attribute__((signal));
void __vector_1 (void)
{
     e2c:	1f 92       	push	r1
     e2e:	0f 92       	push	r0
     e30:	0f b6       	in	r0, 0x3f	; 63
     e32:	0f 92       	push	r0
     e34:	11 24       	eor	r1, r1
     e36:	2f 93       	push	r18
     e38:	3f 93       	push	r19
     e3a:	4f 93       	push	r20
     e3c:	5f 93       	push	r21
     e3e:	6f 93       	push	r22
     e40:	7f 93       	push	r23
     e42:	8f 93       	push	r24
     e44:	9f 93       	push	r25
     e46:	af 93       	push	r26
     e48:	bf 93       	push	r27
     e4a:	ef 93       	push	r30
     e4c:	ff 93       	push	r31
     e4e:	df 93       	push	r29
     e50:	cf 93       	push	r28
     e52:	cd b7       	in	r28, 0x3d	; 61
     e54:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvInt0Func!=NULL)
     e56:	80 91 8c 00 	lds	r24, 0x008C
     e5a:	90 91 8d 00 	lds	r25, 0x008D
     e5e:	00 97       	sbiw	r24, 0x00	; 0
     e60:	29 f0       	breq	.+10     	; 0xe6c <__vector_1+0x40>
	{
		EXTI_pvInt0Func();
     e62:	e0 91 8c 00 	lds	r30, 0x008C
     e66:	f0 91 8d 00 	lds	r31, 0x008D
     e6a:	09 95       	icall
	}
	else
	{
		/* Do Nothing*/
	}
}
     e6c:	cf 91       	pop	r28
     e6e:	df 91       	pop	r29
     e70:	ff 91       	pop	r31
     e72:	ef 91       	pop	r30
     e74:	bf 91       	pop	r27
     e76:	af 91       	pop	r26
     e78:	9f 91       	pop	r25
     e7a:	8f 91       	pop	r24
     e7c:	7f 91       	pop	r23
     e7e:	6f 91       	pop	r22
     e80:	5f 91       	pop	r21
     e82:	4f 91       	pop	r20
     e84:	3f 91       	pop	r19
     e86:	2f 91       	pop	r18
     e88:	0f 90       	pop	r0
     e8a:	0f be       	out	0x3f, r0	; 63
     e8c:	0f 90       	pop	r0
     e8e:	1f 90       	pop	r1
     e90:	18 95       	reti

00000e92 <__vector_2>:
/*INT1 ISR*/
void __vector_2 (void) __attribute__((signal));
void __vector_2 (void)
{
     e92:	1f 92       	push	r1
     e94:	0f 92       	push	r0
     e96:	0f b6       	in	r0, 0x3f	; 63
     e98:	0f 92       	push	r0
     e9a:	11 24       	eor	r1, r1
     e9c:	2f 93       	push	r18
     e9e:	3f 93       	push	r19
     ea0:	4f 93       	push	r20
     ea2:	5f 93       	push	r21
     ea4:	6f 93       	push	r22
     ea6:	7f 93       	push	r23
     ea8:	8f 93       	push	r24
     eaa:	9f 93       	push	r25
     eac:	af 93       	push	r26
     eae:	bf 93       	push	r27
     eb0:	ef 93       	push	r30
     eb2:	ff 93       	push	r31
     eb4:	df 93       	push	r29
     eb6:	cf 93       	push	r28
     eb8:	cd b7       	in	r28, 0x3d	; 61
     eba:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvInt1Func!=NULL)
     ebc:	80 91 8e 00 	lds	r24, 0x008E
     ec0:	90 91 8f 00 	lds	r25, 0x008F
     ec4:	00 97       	sbiw	r24, 0x00	; 0
     ec6:	29 f0       	breq	.+10     	; 0xed2 <__vector_2+0x40>
	{
		EXTI_pvInt1Func();
     ec8:	e0 91 8e 00 	lds	r30, 0x008E
     ecc:	f0 91 8f 00 	lds	r31, 0x008F
     ed0:	09 95       	icall
	}
	else
	{
		/* Do Nothing*/
	}
}
     ed2:	cf 91       	pop	r28
     ed4:	df 91       	pop	r29
     ed6:	ff 91       	pop	r31
     ed8:	ef 91       	pop	r30
     eda:	bf 91       	pop	r27
     edc:	af 91       	pop	r26
     ede:	9f 91       	pop	r25
     ee0:	8f 91       	pop	r24
     ee2:	7f 91       	pop	r23
     ee4:	6f 91       	pop	r22
     ee6:	5f 91       	pop	r21
     ee8:	4f 91       	pop	r20
     eea:	3f 91       	pop	r19
     eec:	2f 91       	pop	r18
     eee:	0f 90       	pop	r0
     ef0:	0f be       	out	0x3f, r0	; 63
     ef2:	0f 90       	pop	r0
     ef4:	1f 90       	pop	r1
     ef6:	18 95       	reti

00000ef8 <__vector_3>:
/*INT2 ISR*/
void __vector_3 (void) __attribute__((signal));
void __vector_3 (void)
{
     ef8:	1f 92       	push	r1
     efa:	0f 92       	push	r0
     efc:	0f b6       	in	r0, 0x3f	; 63
     efe:	0f 92       	push	r0
     f00:	11 24       	eor	r1, r1
     f02:	2f 93       	push	r18
     f04:	3f 93       	push	r19
     f06:	4f 93       	push	r20
     f08:	5f 93       	push	r21
     f0a:	6f 93       	push	r22
     f0c:	7f 93       	push	r23
     f0e:	8f 93       	push	r24
     f10:	9f 93       	push	r25
     f12:	af 93       	push	r26
     f14:	bf 93       	push	r27
     f16:	ef 93       	push	r30
     f18:	ff 93       	push	r31
     f1a:	df 93       	push	r29
     f1c:	cf 93       	push	r28
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvInt2Func!=NULL)
     f22:	80 91 90 00 	lds	r24, 0x0090
     f26:	90 91 91 00 	lds	r25, 0x0091
     f2a:	00 97       	sbiw	r24, 0x00	; 0
     f2c:	29 f0       	breq	.+10     	; 0xf38 <__vector_3+0x40>
	{
		EXTI_pvInt2Func();
     f2e:	e0 91 90 00 	lds	r30, 0x0090
     f32:	f0 91 91 00 	lds	r31, 0x0091
     f36:	09 95       	icall
	}
	else
	{
		/* Do Nothing*/
	}
}
     f38:	cf 91       	pop	r28
     f3a:	df 91       	pop	r29
     f3c:	ff 91       	pop	r31
     f3e:	ef 91       	pop	r30
     f40:	bf 91       	pop	r27
     f42:	af 91       	pop	r26
     f44:	9f 91       	pop	r25
     f46:	8f 91       	pop	r24
     f48:	7f 91       	pop	r23
     f4a:	6f 91       	pop	r22
     f4c:	5f 91       	pop	r21
     f4e:	4f 91       	pop	r20
     f50:	3f 91       	pop	r19
     f52:	2f 91       	pop	r18
     f54:	0f 90       	pop	r0
     f56:	0f be       	out	0x3f, r0	; 63
     f58:	0f 90       	pop	r0
     f5a:	1f 90       	pop	r1
     f5c:	18 95       	reti

00000f5e <DIO_SetPinDirection>:
#include "DIO_interface.h"
#include "DIO_private.h"


u8 DIO_SetPinDirection (u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy)
{
     f5e:	df 93       	push	r29
     f60:	cf 93       	push	r28
     f62:	cd b7       	in	r28, 0x3d	; 61
     f64:	de b7       	in	r29, 0x3e	; 62
     f66:	28 97       	sbiw	r28, 0x08	; 8
     f68:	0f b6       	in	r0, 0x3f	; 63
     f6a:	f8 94       	cli
     f6c:	de bf       	out	0x3e, r29	; 62
     f6e:	0f be       	out	0x3f, r0	; 63
     f70:	cd bf       	out	0x3d, r28	; 61
     f72:	8a 83       	std	Y+2, r24	; 0x02
     f74:	6b 83       	std	Y+3, r22	; 0x03
     f76:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8ErrorState=0;
     f78:	19 82       	std	Y+1, r1	; 0x01
	/* Make sure that the Port ID and Pin ID are in the valid range */
	if (u8PinIdCopy <= DIO_u8PIN7)
     f7a:	8b 81       	ldd	r24, Y+3	; 0x03
     f7c:	88 30       	cpi	r24, 0x08	; 8
     f7e:	08 f0       	brcs	.+2      	; 0xf82 <DIO_SetPinDirection+0x24>
     f80:	f4 c0       	rjmp	.+488    	; 0x116a <DIO_SetPinDirection+0x20c>
	{
        if(u8PinDirCopy==DIO_u8PIN_INPUT)
     f82:	8c 81       	ldd	r24, Y+4	; 0x04
     f84:	88 23       	and	r24, r24
     f86:	09 f0       	breq	.+2      	; 0xf8a <DIO_SetPinDirection+0x2c>
     f88:	77 c0       	rjmp	.+238    	; 0x1078 <DIO_SetPinDirection+0x11a>
        {
            switch(u8PortIdCopy)
     f8a:	8a 81       	ldd	r24, Y+2	; 0x02
     f8c:	28 2f       	mov	r18, r24
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	38 87       	std	Y+8, r19	; 0x08
     f92:	2f 83       	std	Y+7, r18	; 0x07
     f94:	8f 81       	ldd	r24, Y+7	; 0x07
     f96:	98 85       	ldd	r25, Y+8	; 0x08
     f98:	81 30       	cpi	r24, 0x01	; 1
     f9a:	91 05       	cpc	r25, r1
     f9c:	59 f1       	breq	.+86     	; 0xff4 <DIO_SetPinDirection+0x96>
     f9e:	2f 81       	ldd	r18, Y+7	; 0x07
     fa0:	38 85       	ldd	r19, Y+8	; 0x08
     fa2:	22 30       	cpi	r18, 0x02	; 2
     fa4:	31 05       	cpc	r19, r1
     fa6:	2c f4       	brge	.+10     	; 0xfb2 <DIO_SetPinDirection+0x54>
     fa8:	8f 81       	ldd	r24, Y+7	; 0x07
     faa:	98 85       	ldd	r25, Y+8	; 0x08
     fac:	00 97       	sbiw	r24, 0x00	; 0
     fae:	69 f0       	breq	.+26     	; 0xfca <DIO_SetPinDirection+0x6c>
     fb0:	60 c0       	rjmp	.+192    	; 0x1072 <DIO_SetPinDirection+0x114>
     fb2:	2f 81       	ldd	r18, Y+7	; 0x07
     fb4:	38 85       	ldd	r19, Y+8	; 0x08
     fb6:	22 30       	cpi	r18, 0x02	; 2
     fb8:	31 05       	cpc	r19, r1
     fba:	89 f1       	breq	.+98     	; 0x101e <DIO_SetPinDirection+0xc0>
     fbc:	8f 81       	ldd	r24, Y+7	; 0x07
     fbe:	98 85       	ldd	r25, Y+8	; 0x08
     fc0:	83 30       	cpi	r24, 0x03	; 3
     fc2:	91 05       	cpc	r25, r1
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <DIO_SetPinDirection+0x6a>
     fc6:	40 c0       	rjmp	.+128    	; 0x1048 <DIO_SetPinDirection+0xea>
     fc8:	54 c0       	rjmp	.+168    	; 0x1072 <DIO_SetPinDirection+0x114>
            {
			case DIO_u8PORTA : CLR_BIT(DDRA,u8PinIdCopy); break;
     fca:	aa e3       	ldi	r26, 0x3A	; 58
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	ea e3       	ldi	r30, 0x3A	; 58
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	48 2f       	mov	r20, r24
     fd6:	8b 81       	ldd	r24, Y+3	; 0x03
     fd8:	28 2f       	mov	r18, r24
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	02 2e       	mov	r0, r18
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <DIO_SetPinDirection+0x8a>
     fe4:	88 0f       	add	r24, r24
     fe6:	99 1f       	adc	r25, r25
     fe8:	0a 94       	dec	r0
     fea:	e2 f7       	brpl	.-8      	; 0xfe4 <DIO_SetPinDirection+0x86>
     fec:	80 95       	com	r24
     fee:	84 23       	and	r24, r20
     ff0:	8c 93       	st	X, r24
     ff2:	bd c0       	rjmp	.+378    	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTB : CLR_BIT(DDRB,u8PinIdCopy); break;
     ff4:	a7 e3       	ldi	r26, 0x37	; 55
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e7 e3       	ldi	r30, 0x37	; 55
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	48 2f       	mov	r20, r24
    1000:	8b 81       	ldd	r24, Y+3	; 0x03
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	02 2e       	mov	r0, r18
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <DIO_SetPinDirection+0xb4>
    100e:	88 0f       	add	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	0a 94       	dec	r0
    1014:	e2 f7       	brpl	.-8      	; 0x100e <DIO_SetPinDirection+0xb0>
    1016:	80 95       	com	r24
    1018:	84 23       	and	r24, r20
    101a:	8c 93       	st	X, r24
    101c:	a8 c0       	rjmp	.+336    	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTC : CLR_BIT(DDRC,u8PinIdCopy); break;
    101e:	a4 e3       	ldi	r26, 0x34	; 52
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	e4 e3       	ldi	r30, 0x34	; 52
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	48 2f       	mov	r20, r24
    102a:	8b 81       	ldd	r24, Y+3	; 0x03
    102c:	28 2f       	mov	r18, r24
    102e:	30 e0       	ldi	r19, 0x00	; 0
    1030:	81 e0       	ldi	r24, 0x01	; 1
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	02 2e       	mov	r0, r18
    1036:	02 c0       	rjmp	.+4      	; 0x103c <DIO_SetPinDirection+0xde>
    1038:	88 0f       	add	r24, r24
    103a:	99 1f       	adc	r25, r25
    103c:	0a 94       	dec	r0
    103e:	e2 f7       	brpl	.-8      	; 0x1038 <DIO_SetPinDirection+0xda>
    1040:	80 95       	com	r24
    1042:	84 23       	and	r24, r20
    1044:	8c 93       	st	X, r24
    1046:	93 c0       	rjmp	.+294    	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTD : CLR_BIT(DDRD,u8PinIdCopy); break;
    1048:	a1 e3       	ldi	r26, 0x31	; 49
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	e1 e3       	ldi	r30, 0x31	; 49
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	48 2f       	mov	r20, r24
    1054:	8b 81       	ldd	r24, Y+3	; 0x03
    1056:	28 2f       	mov	r18, r24
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	81 e0       	ldi	r24, 0x01	; 1
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	02 2e       	mov	r0, r18
    1060:	02 c0       	rjmp	.+4      	; 0x1066 <DIO_SetPinDirection+0x108>
    1062:	88 0f       	add	r24, r24
    1064:	99 1f       	adc	r25, r25
    1066:	0a 94       	dec	r0
    1068:	e2 f7       	brpl	.-8      	; 0x1062 <DIO_SetPinDirection+0x104>
    106a:	80 95       	com	r24
    106c:	84 23       	and	r24, r20
    106e:	8c 93       	st	X, r24
    1070:	7e c0       	rjmp	.+252    	; 0x116e <DIO_SetPinDirection+0x210>
            default: Local_u8ErrorState=1;
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	89 83       	std	Y+1, r24	; 0x01
    1076:	7b c0       	rjmp	.+246    	; 0x116e <DIO_SetPinDirection+0x210>
            }
        }
        else if(u8PinDirCopy==DIO_u8PIN_OUTPUT)
    1078:	8c 81       	ldd	r24, Y+4	; 0x04
    107a:	81 30       	cpi	r24, 0x01	; 1
    107c:	09 f0       	breq	.+2      	; 0x1080 <DIO_SetPinDirection+0x122>
    107e:	72 c0       	rjmp	.+228    	; 0x1164 <DIO_SetPinDirection+0x206>
        {
            switch(u8PortIdCopy)
    1080:	8a 81       	ldd	r24, Y+2	; 0x02
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	3e 83       	std	Y+6, r19	; 0x06
    1088:	2d 83       	std	Y+5, r18	; 0x05
    108a:	8d 81       	ldd	r24, Y+5	; 0x05
    108c:	9e 81       	ldd	r25, Y+6	; 0x06
    108e:	81 30       	cpi	r24, 0x01	; 1
    1090:	91 05       	cpc	r25, r1
    1092:	49 f1       	breq	.+82     	; 0x10e6 <DIO_SetPinDirection+0x188>
    1094:	2d 81       	ldd	r18, Y+5	; 0x05
    1096:	3e 81       	ldd	r19, Y+6	; 0x06
    1098:	22 30       	cpi	r18, 0x02	; 2
    109a:	31 05       	cpc	r19, r1
    109c:	2c f4       	brge	.+10     	; 0x10a8 <DIO_SetPinDirection+0x14a>
    109e:	8d 81       	ldd	r24, Y+5	; 0x05
    10a0:	9e 81       	ldd	r25, Y+6	; 0x06
    10a2:	00 97       	sbiw	r24, 0x00	; 0
    10a4:	61 f0       	breq	.+24     	; 0x10be <DIO_SetPinDirection+0x160>
    10a6:	5b c0       	rjmp	.+182    	; 0x115e <DIO_SetPinDirection+0x200>
    10a8:	2d 81       	ldd	r18, Y+5	; 0x05
    10aa:	3e 81       	ldd	r19, Y+6	; 0x06
    10ac:	22 30       	cpi	r18, 0x02	; 2
    10ae:	31 05       	cpc	r19, r1
    10b0:	71 f1       	breq	.+92     	; 0x110e <DIO_SetPinDirection+0x1b0>
    10b2:	8d 81       	ldd	r24, Y+5	; 0x05
    10b4:	9e 81       	ldd	r25, Y+6	; 0x06
    10b6:	83 30       	cpi	r24, 0x03	; 3
    10b8:	91 05       	cpc	r25, r1
    10ba:	e9 f1       	breq	.+122    	; 0x1136 <DIO_SetPinDirection+0x1d8>
    10bc:	50 c0       	rjmp	.+160    	; 0x115e <DIO_SetPinDirection+0x200>
            {
			case DIO_u8PORTA : SET_BIT(DDRA,u8PinIdCopy); break;
    10be:	aa e3       	ldi	r26, 0x3A	; 58
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	ea e3       	ldi	r30, 0x3A	; 58
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	48 2f       	mov	r20, r24
    10ca:	8b 81       	ldd	r24, Y+3	; 0x03
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	02 2e       	mov	r0, r18
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <DIO_SetPinDirection+0x17e>
    10d8:	88 0f       	add	r24, r24
    10da:	99 1f       	adc	r25, r25
    10dc:	0a 94       	dec	r0
    10de:	e2 f7       	brpl	.-8      	; 0x10d8 <DIO_SetPinDirection+0x17a>
    10e0:	84 2b       	or	r24, r20
    10e2:	8c 93       	st	X, r24
    10e4:	44 c0       	rjmp	.+136    	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTB : SET_BIT(DDRB,u8PinIdCopy); break;
    10e6:	a7 e3       	ldi	r26, 0x37	; 55
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	e7 e3       	ldi	r30, 0x37	; 55
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	48 2f       	mov	r20, r24
    10f2:	8b 81       	ldd	r24, Y+3	; 0x03
    10f4:	28 2f       	mov	r18, r24
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	02 2e       	mov	r0, r18
    10fe:	02 c0       	rjmp	.+4      	; 0x1104 <DIO_SetPinDirection+0x1a6>
    1100:	88 0f       	add	r24, r24
    1102:	99 1f       	adc	r25, r25
    1104:	0a 94       	dec	r0
    1106:	e2 f7       	brpl	.-8      	; 0x1100 <DIO_SetPinDirection+0x1a2>
    1108:	84 2b       	or	r24, r20
    110a:	8c 93       	st	X, r24
    110c:	30 c0       	rjmp	.+96     	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTC : SET_BIT(DDRC,u8PinIdCopy); break;
    110e:	a4 e3       	ldi	r26, 0x34	; 52
    1110:	b0 e0       	ldi	r27, 0x00	; 0
    1112:	e4 e3       	ldi	r30, 0x34	; 52
    1114:	f0 e0       	ldi	r31, 0x00	; 0
    1116:	80 81       	ld	r24, Z
    1118:	48 2f       	mov	r20, r24
    111a:	8b 81       	ldd	r24, Y+3	; 0x03
    111c:	28 2f       	mov	r18, r24
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	81 e0       	ldi	r24, 0x01	; 1
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	02 2e       	mov	r0, r18
    1126:	02 c0       	rjmp	.+4      	; 0x112c <DIO_SetPinDirection+0x1ce>
    1128:	88 0f       	add	r24, r24
    112a:	99 1f       	adc	r25, r25
    112c:	0a 94       	dec	r0
    112e:	e2 f7       	brpl	.-8      	; 0x1128 <DIO_SetPinDirection+0x1ca>
    1130:	84 2b       	or	r24, r20
    1132:	8c 93       	st	X, r24
    1134:	1c c0       	rjmp	.+56     	; 0x116e <DIO_SetPinDirection+0x210>
			case DIO_u8PORTD : SET_BIT(DDRD,u8PinIdCopy); break;
    1136:	a1 e3       	ldi	r26, 0x31	; 49
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	e1 e3       	ldi	r30, 0x31	; 49
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	48 2f       	mov	r20, r24
    1142:	8b 81       	ldd	r24, Y+3	; 0x03
    1144:	28 2f       	mov	r18, r24
    1146:	30 e0       	ldi	r19, 0x00	; 0
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	02 2e       	mov	r0, r18
    114e:	02 c0       	rjmp	.+4      	; 0x1154 <DIO_SetPinDirection+0x1f6>
    1150:	88 0f       	add	r24, r24
    1152:	99 1f       	adc	r25, r25
    1154:	0a 94       	dec	r0
    1156:	e2 f7       	brpl	.-8      	; 0x1150 <DIO_SetPinDirection+0x1f2>
    1158:	84 2b       	or	r24, r20
    115a:	8c 93       	st	X, r24
    115c:	08 c0       	rjmp	.+16     	; 0x116e <DIO_SetPinDirection+0x210>
            default: Local_u8ErrorState=1; break;
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	89 83       	std	Y+1, r24	; 0x01
    1162:	05 c0       	rjmp	.+10     	; 0x116e <DIO_SetPinDirection+0x210>
            }
        }
        else
        {
            Local_u8ErrorState=1;
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	89 83       	std	Y+1, r24	; 0x01
    1168:	02 c0       	rjmp	.+4      	; 0x116e <DIO_SetPinDirection+0x210>
        }
    }
    else
    {
        Local_u8ErrorState=1;
    116a:	81 e0       	ldi	r24, 0x01	; 1
    116c:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8ErrorState;
    116e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1170:	28 96       	adiw	r28, 0x08	; 8
    1172:	0f b6       	in	r0, 0x3f	; 63
    1174:	f8 94       	cli
    1176:	de bf       	out	0x3e, r29	; 62
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	cd bf       	out	0x3d, r28	; 61
    117c:	cf 91       	pop	r28
    117e:	df 91       	pop	r29
    1180:	08 95       	ret

00001182 <DIO_SetPortDirection>:

u8 DIO_SetPortDirection (u8 u8PortId, u8 u8PortDir)
{
    1182:	df 93       	push	r29
    1184:	cf 93       	push	r28
    1186:	00 d0       	rcall	.+0      	; 0x1188 <DIO_SetPortDirection+0x6>
    1188:	00 d0       	rcall	.+0      	; 0x118a <DIO_SetPortDirection+0x8>
    118a:	0f 92       	push	r0
    118c:	cd b7       	in	r28, 0x3d	; 61
    118e:	de b7       	in	r29, 0x3e	; 62
    1190:	8a 83       	std	Y+2, r24	; 0x02
    1192:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState=0;
    1194:	19 82       	std	Y+1, r1	; 0x01
    switch(u8PortId)
    1196:	8a 81       	ldd	r24, Y+2	; 0x02
    1198:	28 2f       	mov	r18, r24
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	3d 83       	std	Y+5, r19	; 0x05
    119e:	2c 83       	std	Y+4, r18	; 0x04
    11a0:	8c 81       	ldd	r24, Y+4	; 0x04
    11a2:	9d 81       	ldd	r25, Y+5	; 0x05
    11a4:	81 30       	cpi	r24, 0x01	; 1
    11a6:	91 05       	cpc	r25, r1
    11a8:	d1 f0       	breq	.+52     	; 0x11de <DIO_SetPortDirection+0x5c>
    11aa:	2c 81       	ldd	r18, Y+4	; 0x04
    11ac:	3d 81       	ldd	r19, Y+5	; 0x05
    11ae:	22 30       	cpi	r18, 0x02	; 2
    11b0:	31 05       	cpc	r19, r1
    11b2:	2c f4       	brge	.+10     	; 0x11be <DIO_SetPortDirection+0x3c>
    11b4:	8c 81       	ldd	r24, Y+4	; 0x04
    11b6:	9d 81       	ldd	r25, Y+5	; 0x05
    11b8:	00 97       	sbiw	r24, 0x00	; 0
    11ba:	61 f0       	breq	.+24     	; 0x11d4 <DIO_SetPortDirection+0x52>
    11bc:	1f c0       	rjmp	.+62     	; 0x11fc <DIO_SetPortDirection+0x7a>
    11be:	2c 81       	ldd	r18, Y+4	; 0x04
    11c0:	3d 81       	ldd	r19, Y+5	; 0x05
    11c2:	22 30       	cpi	r18, 0x02	; 2
    11c4:	31 05       	cpc	r19, r1
    11c6:	81 f0       	breq	.+32     	; 0x11e8 <DIO_SetPortDirection+0x66>
    11c8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ca:	9d 81       	ldd	r25, Y+5	; 0x05
    11cc:	83 30       	cpi	r24, 0x03	; 3
    11ce:	91 05       	cpc	r25, r1
    11d0:	81 f0       	breq	.+32     	; 0x11f2 <DIO_SetPortDirection+0x70>
    11d2:	14 c0       	rjmp	.+40     	; 0x11fc <DIO_SetPortDirection+0x7a>
    {
			case DIO_u8PORTA : DDRA = u8PortDir ; break;
    11d4:	ea e3       	ldi	r30, 0x3A	; 58
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	8b 81       	ldd	r24, Y+3	; 0x03
    11da:	80 83       	st	Z, r24
    11dc:	11 c0       	rjmp	.+34     	; 0x1200 <DIO_SetPortDirection+0x7e>
			case DIO_u8PORTB : DDRB = u8PortDir ; break;
    11de:	e7 e3       	ldi	r30, 0x37	; 55
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	8b 81       	ldd	r24, Y+3	; 0x03
    11e4:	80 83       	st	Z, r24
    11e6:	0c c0       	rjmp	.+24     	; 0x1200 <DIO_SetPortDirection+0x7e>
			case DIO_u8PORTC : DDRC = u8PortDir ; break;
    11e8:	e4 e3       	ldi	r30, 0x34	; 52
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	8b 81       	ldd	r24, Y+3	; 0x03
    11ee:	80 83       	st	Z, r24
    11f0:	07 c0       	rjmp	.+14     	; 0x1200 <DIO_SetPortDirection+0x7e>
			case DIO_u8PORTD : DDRD = u8PortDir ; break;
    11f2:	e1 e3       	ldi	r30, 0x31	; 49
    11f4:	f0 e0       	ldi	r31, 0x00	; 0
    11f6:	8b 81       	ldd	r24, Y+3	; 0x03
    11f8:	80 83       	st	Z, r24
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <DIO_SetPortDirection+0x7e>
            default: Local_u8ErrorState=1; break;
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8ErrorState;
    1200:	89 81       	ldd	r24, Y+1	; 0x01
}
    1202:	0f 90       	pop	r0
    1204:	0f 90       	pop	r0
    1206:	0f 90       	pop	r0
    1208:	0f 90       	pop	r0
    120a:	0f 90       	pop	r0
    120c:	cf 91       	pop	r28
    120e:	df 91       	pop	r29
    1210:	08 95       	ret

00001212 <DIO_SetPinValue>:

u8 DIO_SetPinValue(u8 u8PortIdCopy , u8 u8PinIdCopy, u8 u8PinValCopy)
{
    1212:	df 93       	push	r29
    1214:	cf 93       	push	r28
    1216:	cd b7       	in	r28, 0x3d	; 61
    1218:	de b7       	in	r29, 0x3e	; 62
    121a:	28 97       	sbiw	r28, 0x08	; 8
    121c:	0f b6       	in	r0, 0x3f	; 63
    121e:	f8 94       	cli
    1220:	de bf       	out	0x3e, r29	; 62
    1222:	0f be       	out	0x3f, r0	; 63
    1224:	cd bf       	out	0x3d, r28	; 61
    1226:	8a 83       	std	Y+2, r24	; 0x02
    1228:	6b 83       	std	Y+3, r22	; 0x03
    122a:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8ErrorState=0;
    122c:	19 82       	std	Y+1, r1	; 0x01
	/* Make sure that the Port ID and Pin ID are in the valid range */
	if (u8PinIdCopy <= DIO_u8PIN7)
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	88 30       	cpi	r24, 0x08	; 8
    1232:	08 f0       	brcs	.+2      	; 0x1236 <DIO_SetPinValue+0x24>
    1234:	f4 c0       	rjmp	.+488    	; 0x141e <DIO_SetPinValue+0x20c>
	{
        if(u8PinValCopy==DIO_u8PIN_LOW)
    1236:	8c 81       	ldd	r24, Y+4	; 0x04
    1238:	88 23       	and	r24, r24
    123a:	09 f0       	breq	.+2      	; 0x123e <DIO_SetPinValue+0x2c>
    123c:	77 c0       	rjmp	.+238    	; 0x132c <DIO_SetPinValue+0x11a>
        {
            switch(u8PortIdCopy)
    123e:	8a 81       	ldd	r24, Y+2	; 0x02
    1240:	28 2f       	mov	r18, r24
    1242:	30 e0       	ldi	r19, 0x00	; 0
    1244:	38 87       	std	Y+8, r19	; 0x08
    1246:	2f 83       	std	Y+7, r18	; 0x07
    1248:	8f 81       	ldd	r24, Y+7	; 0x07
    124a:	98 85       	ldd	r25, Y+8	; 0x08
    124c:	81 30       	cpi	r24, 0x01	; 1
    124e:	91 05       	cpc	r25, r1
    1250:	59 f1       	breq	.+86     	; 0x12a8 <DIO_SetPinValue+0x96>
    1252:	2f 81       	ldd	r18, Y+7	; 0x07
    1254:	38 85       	ldd	r19, Y+8	; 0x08
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	2c f4       	brge	.+10     	; 0x1266 <DIO_SetPinValue+0x54>
    125c:	8f 81       	ldd	r24, Y+7	; 0x07
    125e:	98 85       	ldd	r25, Y+8	; 0x08
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	69 f0       	breq	.+26     	; 0x127e <DIO_SetPinValue+0x6c>
    1264:	60 c0       	rjmp	.+192    	; 0x1326 <DIO_SetPinValue+0x114>
    1266:	2f 81       	ldd	r18, Y+7	; 0x07
    1268:	38 85       	ldd	r19, Y+8	; 0x08
    126a:	22 30       	cpi	r18, 0x02	; 2
    126c:	31 05       	cpc	r19, r1
    126e:	89 f1       	breq	.+98     	; 0x12d2 <DIO_SetPinValue+0xc0>
    1270:	8f 81       	ldd	r24, Y+7	; 0x07
    1272:	98 85       	ldd	r25, Y+8	; 0x08
    1274:	83 30       	cpi	r24, 0x03	; 3
    1276:	91 05       	cpc	r25, r1
    1278:	09 f4       	brne	.+2      	; 0x127c <DIO_SetPinValue+0x6a>
    127a:	40 c0       	rjmp	.+128    	; 0x12fc <DIO_SetPinValue+0xea>
    127c:	54 c0       	rjmp	.+168    	; 0x1326 <DIO_SetPinValue+0x114>
            {
			case DIO_u8PORTA : CLR_BIT(PORTA,u8PinIdCopy); break;
    127e:	ab e3       	ldi	r26, 0x3B	; 59
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	eb e3       	ldi	r30, 0x3B	; 59
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	48 2f       	mov	r20, r24
    128a:	8b 81       	ldd	r24, Y+3	; 0x03
    128c:	28 2f       	mov	r18, r24
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	02 2e       	mov	r0, r18
    1296:	02 c0       	rjmp	.+4      	; 0x129c <DIO_SetPinValue+0x8a>
    1298:	88 0f       	add	r24, r24
    129a:	99 1f       	adc	r25, r25
    129c:	0a 94       	dec	r0
    129e:	e2 f7       	brpl	.-8      	; 0x1298 <DIO_SetPinValue+0x86>
    12a0:	80 95       	com	r24
    12a2:	84 23       	and	r24, r20
    12a4:	8c 93       	st	X, r24
    12a6:	bd c0       	rjmp	.+378    	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTB : CLR_BIT(PORTB,u8PinIdCopy); break;
    12a8:	a8 e3       	ldi	r26, 0x38	; 56
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e8 e3       	ldi	r30, 0x38	; 56
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	48 2f       	mov	r20, r24
    12b4:	8b 81       	ldd	r24, Y+3	; 0x03
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	02 2e       	mov	r0, r18
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <DIO_SetPinValue+0xb4>
    12c2:	88 0f       	add	r24, r24
    12c4:	99 1f       	adc	r25, r25
    12c6:	0a 94       	dec	r0
    12c8:	e2 f7       	brpl	.-8      	; 0x12c2 <DIO_SetPinValue+0xb0>
    12ca:	80 95       	com	r24
    12cc:	84 23       	and	r24, r20
    12ce:	8c 93       	st	X, r24
    12d0:	a8 c0       	rjmp	.+336    	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTC : CLR_BIT(PORTC,u8PinIdCopy); break;
    12d2:	a5 e3       	ldi	r26, 0x35	; 53
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	e5 e3       	ldi	r30, 0x35	; 53
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	48 2f       	mov	r20, r24
    12de:	8b 81       	ldd	r24, Y+3	; 0x03
    12e0:	28 2f       	mov	r18, r24
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	02 2e       	mov	r0, r18
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <DIO_SetPinValue+0xde>
    12ec:	88 0f       	add	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	0a 94       	dec	r0
    12f2:	e2 f7       	brpl	.-8      	; 0x12ec <DIO_SetPinValue+0xda>
    12f4:	80 95       	com	r24
    12f6:	84 23       	and	r24, r20
    12f8:	8c 93       	st	X, r24
    12fa:	93 c0       	rjmp	.+294    	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTD : CLR_BIT(PORTD,u8PinIdCopy); break;
    12fc:	a2 e3       	ldi	r26, 0x32	; 50
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	e2 e3       	ldi	r30, 0x32	; 50
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	48 2f       	mov	r20, r24
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	28 2f       	mov	r18, r24
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	81 e0       	ldi	r24, 0x01	; 1
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	02 2e       	mov	r0, r18
    1314:	02 c0       	rjmp	.+4      	; 0x131a <DIO_SetPinValue+0x108>
    1316:	88 0f       	add	r24, r24
    1318:	99 1f       	adc	r25, r25
    131a:	0a 94       	dec	r0
    131c:	e2 f7       	brpl	.-8      	; 0x1316 <DIO_SetPinValue+0x104>
    131e:	80 95       	com	r24
    1320:	84 23       	and	r24, r20
    1322:	8c 93       	st	X, r24
    1324:	7e c0       	rjmp	.+252    	; 0x1422 <DIO_SetPinValue+0x210>
            default: Local_u8ErrorState=1;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	89 83       	std	Y+1, r24	; 0x01
    132a:	7b c0       	rjmp	.+246    	; 0x1422 <DIO_SetPinValue+0x210>
            }
        }
        else if(u8PinValCopy==DIO_u8PIN_HIGH)
    132c:	8c 81       	ldd	r24, Y+4	; 0x04
    132e:	81 30       	cpi	r24, 0x01	; 1
    1330:	09 f0       	breq	.+2      	; 0x1334 <DIO_SetPinValue+0x122>
    1332:	72 c0       	rjmp	.+228    	; 0x1418 <DIO_SetPinValue+0x206>
        {
            switch(u8PortIdCopy)
    1334:	8a 81       	ldd	r24, Y+2	; 0x02
    1336:	28 2f       	mov	r18, r24
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	3e 83       	std	Y+6, r19	; 0x06
    133c:	2d 83       	std	Y+5, r18	; 0x05
    133e:	8d 81       	ldd	r24, Y+5	; 0x05
    1340:	9e 81       	ldd	r25, Y+6	; 0x06
    1342:	81 30       	cpi	r24, 0x01	; 1
    1344:	91 05       	cpc	r25, r1
    1346:	49 f1       	breq	.+82     	; 0x139a <DIO_SetPinValue+0x188>
    1348:	2d 81       	ldd	r18, Y+5	; 0x05
    134a:	3e 81       	ldd	r19, Y+6	; 0x06
    134c:	22 30       	cpi	r18, 0x02	; 2
    134e:	31 05       	cpc	r19, r1
    1350:	2c f4       	brge	.+10     	; 0x135c <DIO_SetPinValue+0x14a>
    1352:	8d 81       	ldd	r24, Y+5	; 0x05
    1354:	9e 81       	ldd	r25, Y+6	; 0x06
    1356:	00 97       	sbiw	r24, 0x00	; 0
    1358:	61 f0       	breq	.+24     	; 0x1372 <DIO_SetPinValue+0x160>
    135a:	5b c0       	rjmp	.+182    	; 0x1412 <DIO_SetPinValue+0x200>
    135c:	2d 81       	ldd	r18, Y+5	; 0x05
    135e:	3e 81       	ldd	r19, Y+6	; 0x06
    1360:	22 30       	cpi	r18, 0x02	; 2
    1362:	31 05       	cpc	r19, r1
    1364:	71 f1       	breq	.+92     	; 0x13c2 <DIO_SetPinValue+0x1b0>
    1366:	8d 81       	ldd	r24, Y+5	; 0x05
    1368:	9e 81       	ldd	r25, Y+6	; 0x06
    136a:	83 30       	cpi	r24, 0x03	; 3
    136c:	91 05       	cpc	r25, r1
    136e:	e9 f1       	breq	.+122    	; 0x13ea <DIO_SetPinValue+0x1d8>
    1370:	50 c0       	rjmp	.+160    	; 0x1412 <DIO_SetPinValue+0x200>
            {
			case DIO_u8PORTA : SET_BIT(PORTA,u8PinIdCopy); break;
    1372:	ab e3       	ldi	r26, 0x3B	; 59
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	eb e3       	ldi	r30, 0x3B	; 59
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	48 2f       	mov	r20, r24
    137e:	8b 81       	ldd	r24, Y+3	; 0x03
    1380:	28 2f       	mov	r18, r24
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	02 2e       	mov	r0, r18
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <DIO_SetPinValue+0x17e>
    138c:	88 0f       	add	r24, r24
    138e:	99 1f       	adc	r25, r25
    1390:	0a 94       	dec	r0
    1392:	e2 f7       	brpl	.-8      	; 0x138c <DIO_SetPinValue+0x17a>
    1394:	84 2b       	or	r24, r20
    1396:	8c 93       	st	X, r24
    1398:	44 c0       	rjmp	.+136    	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTB : SET_BIT(PORTB,u8PinIdCopy); break;
    139a:	a8 e3       	ldi	r26, 0x38	; 56
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e8 e3       	ldi	r30, 0x38	; 56
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	48 2f       	mov	r20, r24
    13a6:	8b 81       	ldd	r24, Y+3	; 0x03
    13a8:	28 2f       	mov	r18, r24
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	02 2e       	mov	r0, r18
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <DIO_SetPinValue+0x1a6>
    13b4:	88 0f       	add	r24, r24
    13b6:	99 1f       	adc	r25, r25
    13b8:	0a 94       	dec	r0
    13ba:	e2 f7       	brpl	.-8      	; 0x13b4 <DIO_SetPinValue+0x1a2>
    13bc:	84 2b       	or	r24, r20
    13be:	8c 93       	st	X, r24
    13c0:	30 c0       	rjmp	.+96     	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTC : SET_BIT(PORTC,u8PinIdCopy); break;
    13c2:	a5 e3       	ldi	r26, 0x35	; 53
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	e5 e3       	ldi	r30, 0x35	; 53
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	48 2f       	mov	r20, r24
    13ce:	8b 81       	ldd	r24, Y+3	; 0x03
    13d0:	28 2f       	mov	r18, r24
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	81 e0       	ldi	r24, 0x01	; 1
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	02 2e       	mov	r0, r18
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <DIO_SetPinValue+0x1ce>
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	0a 94       	dec	r0
    13e2:	e2 f7       	brpl	.-8      	; 0x13dc <DIO_SetPinValue+0x1ca>
    13e4:	84 2b       	or	r24, r20
    13e6:	8c 93       	st	X, r24
    13e8:	1c c0       	rjmp	.+56     	; 0x1422 <DIO_SetPinValue+0x210>
			case DIO_u8PORTD : SET_BIT(PORTD,u8PinIdCopy); break;
    13ea:	a2 e3       	ldi	r26, 0x32	; 50
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	e2 e3       	ldi	r30, 0x32	; 50
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	48 2f       	mov	r20, r24
    13f6:	8b 81       	ldd	r24, Y+3	; 0x03
    13f8:	28 2f       	mov	r18, r24
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	02 2e       	mov	r0, r18
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <DIO_SetPinValue+0x1f6>
    1404:	88 0f       	add	r24, r24
    1406:	99 1f       	adc	r25, r25
    1408:	0a 94       	dec	r0
    140a:	e2 f7       	brpl	.-8      	; 0x1404 <DIO_SetPinValue+0x1f2>
    140c:	84 2b       	or	r24, r20
    140e:	8c 93       	st	X, r24
    1410:	08 c0       	rjmp	.+16     	; 0x1422 <DIO_SetPinValue+0x210>
            default: Local_u8ErrorState=1; break;
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	05 c0       	rjmp	.+10     	; 0x1422 <DIO_SetPinValue+0x210>
            }
        }
        else
        {
            Local_u8ErrorState=1;
    1418:	81 e0       	ldi	r24, 0x01	; 1
    141a:	89 83       	std	Y+1, r24	; 0x01
    141c:	02 c0       	rjmp	.+4      	; 0x1422 <DIO_SetPinValue+0x210>
        }
    }
    else
    {
        Local_u8ErrorState=1;
    141e:	81 e0       	ldi	r24, 0x01	; 1
    1420:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8ErrorState;
    1422:	89 81       	ldd	r24, Y+1	; 0x01
}
    1424:	28 96       	adiw	r28, 0x08	; 8
    1426:	0f b6       	in	r0, 0x3f	; 63
    1428:	f8 94       	cli
    142a:	de bf       	out	0x3e, r29	; 62
    142c:	0f be       	out	0x3f, r0	; 63
    142e:	cd bf       	out	0x3d, r28	; 61
    1430:	cf 91       	pop	r28
    1432:	df 91       	pop	r29
    1434:	08 95       	ret

00001436 <DIO_SetPortValue>:

u8 DIO_SetPortValue     (u8 u8PortId, u8 u8PortVal)
{
    1436:	df 93       	push	r29
    1438:	cf 93       	push	r28
    143a:	00 d0       	rcall	.+0      	; 0x143c <DIO_SetPortValue+0x6>
    143c:	00 d0       	rcall	.+0      	; 0x143e <DIO_SetPortValue+0x8>
    143e:	0f 92       	push	r0
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
    1444:	8a 83       	std	Y+2, r24	; 0x02
    1446:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState=0;
    1448:	19 82       	std	Y+1, r1	; 0x01
    switch(u8PortId)
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	28 2f       	mov	r18, r24
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	3d 83       	std	Y+5, r19	; 0x05
    1452:	2c 83       	std	Y+4, r18	; 0x04
    1454:	8c 81       	ldd	r24, Y+4	; 0x04
    1456:	9d 81       	ldd	r25, Y+5	; 0x05
    1458:	81 30       	cpi	r24, 0x01	; 1
    145a:	91 05       	cpc	r25, r1
    145c:	d1 f0       	breq	.+52     	; 0x1492 <DIO_SetPortValue+0x5c>
    145e:	2c 81       	ldd	r18, Y+4	; 0x04
    1460:	3d 81       	ldd	r19, Y+5	; 0x05
    1462:	22 30       	cpi	r18, 0x02	; 2
    1464:	31 05       	cpc	r19, r1
    1466:	2c f4       	brge	.+10     	; 0x1472 <DIO_SetPortValue+0x3c>
    1468:	8c 81       	ldd	r24, Y+4	; 0x04
    146a:	9d 81       	ldd	r25, Y+5	; 0x05
    146c:	00 97       	sbiw	r24, 0x00	; 0
    146e:	61 f0       	breq	.+24     	; 0x1488 <DIO_SetPortValue+0x52>
    1470:	1f c0       	rjmp	.+62     	; 0x14b0 <DIO_SetPortValue+0x7a>
    1472:	2c 81       	ldd	r18, Y+4	; 0x04
    1474:	3d 81       	ldd	r19, Y+5	; 0x05
    1476:	22 30       	cpi	r18, 0x02	; 2
    1478:	31 05       	cpc	r19, r1
    147a:	81 f0       	breq	.+32     	; 0x149c <DIO_SetPortValue+0x66>
    147c:	8c 81       	ldd	r24, Y+4	; 0x04
    147e:	9d 81       	ldd	r25, Y+5	; 0x05
    1480:	83 30       	cpi	r24, 0x03	; 3
    1482:	91 05       	cpc	r25, r1
    1484:	81 f0       	breq	.+32     	; 0x14a6 <DIO_SetPortValue+0x70>
    1486:	14 c0       	rjmp	.+40     	; 0x14b0 <DIO_SetPortValue+0x7a>
    {
			case DIO_u8PORTA : PORTA = u8PortVal ; break;
    1488:	eb e3       	ldi	r30, 0x3B	; 59
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	80 83       	st	Z, r24
    1490:	11 c0       	rjmp	.+34     	; 0x14b4 <DIO_SetPortValue+0x7e>
			case DIO_u8PORTB : PORTB = u8PortVal ; break;
    1492:	e8 e3       	ldi	r30, 0x38	; 56
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	8b 81       	ldd	r24, Y+3	; 0x03
    1498:	80 83       	st	Z, r24
    149a:	0c c0       	rjmp	.+24     	; 0x14b4 <DIO_SetPortValue+0x7e>
			case DIO_u8PORTC : PORTC = u8PortVal ; break;
    149c:	e5 e3       	ldi	r30, 0x35	; 53
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	8b 81       	ldd	r24, Y+3	; 0x03
    14a2:	80 83       	st	Z, r24
    14a4:	07 c0       	rjmp	.+14     	; 0x14b4 <DIO_SetPortValue+0x7e>
			case DIO_u8PORTD : PORTD = u8PortVal ; break;
    14a6:	e2 e3       	ldi	r30, 0x32	; 50
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	8b 81       	ldd	r24, Y+3	; 0x03
    14ac:	80 83       	st	Z, r24
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <DIO_SetPortValue+0x7e>
            default: Local_u8ErrorState=1; break;
    14b0:	81 e0       	ldi	r24, 0x01	; 1
    14b2:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8ErrorState;
    14b4:	89 81       	ldd	r24, Y+1	; 0x01
}
    14b6:	0f 90       	pop	r0
    14b8:	0f 90       	pop	r0
    14ba:	0f 90       	pop	r0
    14bc:	0f 90       	pop	r0
    14be:	0f 90       	pop	r0
    14c0:	cf 91       	pop	r28
    14c2:	df 91       	pop	r29
    14c4:	08 95       	ret

000014c6 <DIO_GetPinValue>:

u8 DIO_GetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy , u8* Pu8_ValCopy)
{
    14c6:	df 93       	push	r29
    14c8:	cf 93       	push	r28
    14ca:	cd b7       	in	r28, 0x3d	; 61
    14cc:	de b7       	in	r29, 0x3e	; 62
    14ce:	27 97       	sbiw	r28, 0x07	; 7
    14d0:	0f b6       	in	r0, 0x3f	; 63
    14d2:	f8 94       	cli
    14d4:	de bf       	out	0x3e, r29	; 62
    14d6:	0f be       	out	0x3f, r0	; 63
    14d8:	cd bf       	out	0x3d, r28	; 61
    14da:	8a 83       	std	Y+2, r24	; 0x02
    14dc:	6b 83       	std	Y+3, r22	; 0x03
    14de:	5d 83       	std	Y+5, r21	; 0x05
    14e0:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8ErrorState=0;
    14e2:	19 82       	std	Y+1, r1	; 0x01
    if((Pu8_ValCopy!=NULL && u8PinIdCopy <= DIO_u8PIN7))
    14e4:	8c 81       	ldd	r24, Y+4	; 0x04
    14e6:	9d 81       	ldd	r25, Y+5	; 0x05
    14e8:	00 97       	sbiw	r24, 0x00	; 0
    14ea:	09 f4       	brne	.+2      	; 0x14ee <DIO_GetPinValue+0x28>
    14ec:	78 c0       	rjmp	.+240    	; 0x15de <DIO_GetPinValue+0x118>
    14ee:	8b 81       	ldd	r24, Y+3	; 0x03
    14f0:	88 30       	cpi	r24, 0x08	; 8
    14f2:	08 f0       	brcs	.+2      	; 0x14f6 <DIO_GetPinValue+0x30>
    14f4:	74 c0       	rjmp	.+232    	; 0x15de <DIO_GetPinValue+0x118>
    {
    switch(u8PortIdCopy)
    14f6:	8a 81       	ldd	r24, Y+2	; 0x02
    14f8:	28 2f       	mov	r18, r24
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	3f 83       	std	Y+7, r19	; 0x07
    14fe:	2e 83       	std	Y+6, r18	; 0x06
    1500:	4e 81       	ldd	r20, Y+6	; 0x06
    1502:	5f 81       	ldd	r21, Y+7	; 0x07
    1504:	41 30       	cpi	r20, 0x01	; 1
    1506:	51 05       	cpc	r21, r1
    1508:	59 f1       	breq	.+86     	; 0x1560 <DIO_GetPinValue+0x9a>
    150a:	8e 81       	ldd	r24, Y+6	; 0x06
    150c:	9f 81       	ldd	r25, Y+7	; 0x07
    150e:	82 30       	cpi	r24, 0x02	; 2
    1510:	91 05       	cpc	r25, r1
    1512:	34 f4       	brge	.+12     	; 0x1520 <DIO_GetPinValue+0x5a>
    1514:	2e 81       	ldd	r18, Y+6	; 0x06
    1516:	3f 81       	ldd	r19, Y+7	; 0x07
    1518:	21 15       	cp	r18, r1
    151a:	31 05       	cpc	r19, r1
    151c:	69 f0       	breq	.+26     	; 0x1538 <DIO_GetPinValue+0x72>
    151e:	5c c0       	rjmp	.+184    	; 0x15d8 <DIO_GetPinValue+0x112>
    1520:	4e 81       	ldd	r20, Y+6	; 0x06
    1522:	5f 81       	ldd	r21, Y+7	; 0x07
    1524:	42 30       	cpi	r20, 0x02	; 2
    1526:	51 05       	cpc	r21, r1
    1528:	79 f1       	breq	.+94     	; 0x1588 <DIO_GetPinValue+0xc2>
    152a:	8e 81       	ldd	r24, Y+6	; 0x06
    152c:	9f 81       	ldd	r25, Y+7	; 0x07
    152e:	83 30       	cpi	r24, 0x03	; 3
    1530:	91 05       	cpc	r25, r1
    1532:	09 f4       	brne	.+2      	; 0x1536 <DIO_GetPinValue+0x70>
    1534:	3d c0       	rjmp	.+122    	; 0x15b0 <DIO_GetPinValue+0xea>
    1536:	50 c0       	rjmp	.+160    	; 0x15d8 <DIO_GetPinValue+0x112>
        {
			case DIO_u8PORTA : *Pu8_ValCopy = GET_BIT(PINA , u8PinIdCopy) ; break;
    1538:	e9 e3       	ldi	r30, 0x39	; 57
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	28 2f       	mov	r18, r24
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	8b 81       	ldd	r24, Y+3	; 0x03
    1544:	88 2f       	mov	r24, r24
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	a9 01       	movw	r20, r18
    154a:	02 c0       	rjmp	.+4      	; 0x1550 <DIO_GetPinValue+0x8a>
    154c:	55 95       	asr	r21
    154e:	47 95       	ror	r20
    1550:	8a 95       	dec	r24
    1552:	e2 f7       	brpl	.-8      	; 0x154c <DIO_GetPinValue+0x86>
    1554:	ca 01       	movw	r24, r20
    1556:	81 70       	andi	r24, 0x01	; 1
    1558:	ec 81       	ldd	r30, Y+4	; 0x04
    155a:	fd 81       	ldd	r31, Y+5	; 0x05
    155c:	80 83       	st	Z, r24
    155e:	41 c0       	rjmp	.+130    	; 0x15e2 <DIO_GetPinValue+0x11c>
			case DIO_u8PORTB : *Pu8_ValCopy = GET_BIT(PINB , u8PinIdCopy) ; break;
    1560:	e6 e3       	ldi	r30, 0x36	; 54
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	28 2f       	mov	r18, r24
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	8b 81       	ldd	r24, Y+3	; 0x03
    156c:	88 2f       	mov	r24, r24
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	a9 01       	movw	r20, r18
    1572:	02 c0       	rjmp	.+4      	; 0x1578 <DIO_GetPinValue+0xb2>
    1574:	55 95       	asr	r21
    1576:	47 95       	ror	r20
    1578:	8a 95       	dec	r24
    157a:	e2 f7       	brpl	.-8      	; 0x1574 <DIO_GetPinValue+0xae>
    157c:	ca 01       	movw	r24, r20
    157e:	81 70       	andi	r24, 0x01	; 1
    1580:	ec 81       	ldd	r30, Y+4	; 0x04
    1582:	fd 81       	ldd	r31, Y+5	; 0x05
    1584:	80 83       	st	Z, r24
    1586:	2d c0       	rjmp	.+90     	; 0x15e2 <DIO_GetPinValue+0x11c>
			case DIO_u8PORTC : *Pu8_ValCopy = GET_BIT(PINC , u8PinIdCopy) ; break;
    1588:	e3 e3       	ldi	r30, 0x33	; 51
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	28 2f       	mov	r18, r24
    1590:	30 e0       	ldi	r19, 0x00	; 0
    1592:	8b 81       	ldd	r24, Y+3	; 0x03
    1594:	88 2f       	mov	r24, r24
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	a9 01       	movw	r20, r18
    159a:	02 c0       	rjmp	.+4      	; 0x15a0 <DIO_GetPinValue+0xda>
    159c:	55 95       	asr	r21
    159e:	47 95       	ror	r20
    15a0:	8a 95       	dec	r24
    15a2:	e2 f7       	brpl	.-8      	; 0x159c <DIO_GetPinValue+0xd6>
    15a4:	ca 01       	movw	r24, r20
    15a6:	81 70       	andi	r24, 0x01	; 1
    15a8:	ec 81       	ldd	r30, Y+4	; 0x04
    15aa:	fd 81       	ldd	r31, Y+5	; 0x05
    15ac:	80 83       	st	Z, r24
    15ae:	19 c0       	rjmp	.+50     	; 0x15e2 <DIO_GetPinValue+0x11c>
			case DIO_u8PORTD : *Pu8_ValCopy = GET_BIT(PIND , u8PinIdCopy) ; break;
    15b0:	e0 e3       	ldi	r30, 0x30	; 48
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	28 2f       	mov	r18, r24
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	8b 81       	ldd	r24, Y+3	; 0x03
    15bc:	88 2f       	mov	r24, r24
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	a9 01       	movw	r20, r18
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <DIO_GetPinValue+0x102>
    15c4:	55 95       	asr	r21
    15c6:	47 95       	ror	r20
    15c8:	8a 95       	dec	r24
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <DIO_GetPinValue+0xfe>
    15cc:	ca 01       	movw	r24, r20
    15ce:	81 70       	andi	r24, 0x01	; 1
    15d0:	ec 81       	ldd	r30, Y+4	; 0x04
    15d2:	fd 81       	ldd	r31, Y+5	; 0x05
    15d4:	80 83       	st	Z, r24
    15d6:	05 c0       	rjmp	.+10     	; 0x15e2 <DIO_GetPinValue+0x11c>
            default: Local_u8ErrorState=1; break;
    15d8:	81 e0       	ldi	r24, 0x01	; 1
    15da:	89 83       	std	Y+1, r24	; 0x01
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <DIO_GetPinValue+0x11c>
        }
    }
    else
    {
        Local_u8ErrorState=1;
    15de:	81 e0       	ldi	r24, 0x01	; 1
    15e0:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8ErrorState;
    15e2:	89 81       	ldd	r24, Y+1	; 0x01

}
    15e4:	27 96       	adiw	r28, 0x07	; 7
    15e6:	0f b6       	in	r0, 0x3f	; 63
    15e8:	f8 94       	cli
    15ea:	de bf       	out	0x3e, r29	; 62
    15ec:	0f be       	out	0x3f, r0	; 63
    15ee:	cd bf       	out	0x3d, r28	; 61
    15f0:	cf 91       	pop	r28
    15f2:	df 91       	pop	r29
    15f4:	08 95       	ret

000015f6 <ADC_voidInit>:
#include "ADC_private.h"
#include "ADC_config.h"
#include "ADC_register.h"

void ADC_voidInit(void)
{
    15f6:	df 93       	push	r29
    15f8:	cf 93       	push	r28
    15fa:	cd b7       	in	r28, 0x3d	; 61
    15fc:	de b7       	in	r29, 0x3e	; 62

#if VOITAGE_REF==AVCC
	/*AVCC as reference voltage*/
	SET_BIT(ADMUX,ADMUX_REFS0);
    15fe:	a7 e2       	ldi	r26, 0x27	; 39
    1600:	b0 e0       	ldi	r27, 0x00	; 0
    1602:	e7 e2       	ldi	r30, 0x27	; 39
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	80 81       	ld	r24, Z
    1608:	80 64       	ori	r24, 0x40	; 64
    160a:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_REFS1);
    160c:	a7 e2       	ldi	r26, 0x27	; 39
    160e:	b0 e0       	ldi	r27, 0x00	; 0
    1610:	e7 e2       	ldi	r30, 0x27	; 39
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	8f 77       	andi	r24, 0x7F	; 127
    1618:	8c 93       	st	X, r24
#error "Wrong VOITAGE_REF confg option"
#endif

#if leftright_adj==left_adj
	/*active ADC left adjust*/
	SET_BIT(ADMUX,ADMUX_ADLAR);
    161a:	a7 e2       	ldi	r26, 0x27	; 39
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	e7 e2       	ldi	r30, 0x27	; 39
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	80 62       	ori	r24, 0x20	; 32
    1626:	8c 93       	st	X, r24
#error "Wrong leftright_adj confg option"
#endif


	/*set Prescaler*/
	ADCSRA&=0b11111000;
    1628:	a6 e2       	ldi	r26, 0x26	; 38
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e6 e2       	ldi	r30, 0x26	; 38
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	88 7f       	andi	r24, 0xF8	; 248
    1634:	8c 93       	st	X, r24
	ADCSRA|=PRESCALE_DIV;
    1636:	a6 e2       	ldi	r26, 0x26	; 38
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	e6 e2       	ldi	r30, 0x26	; 38
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	87 60       	ori	r24, 0x07	; 7
    1642:	8c 93       	st	X, r24
	/*ADC Enable*/
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    1644:	a6 e2       	ldi	r26, 0x26	; 38
    1646:	b0 e0       	ldi	r27, 0x00	; 0
    1648:	e6 e2       	ldi	r30, 0x26	; 38
    164a:	f0 e0       	ldi	r31, 0x00	; 0
    164c:	80 81       	ld	r24, Z
    164e:	80 68       	ori	r24, 0x80	; 128
    1650:	8c 93       	st	X, r24


}
    1652:	cf 91       	pop	r28
    1654:	df 91       	pop	r29
    1656:	08 95       	ret

00001658 <ADC_GetChannelReading>:

u8 ADC_GetChannelReading(u8 Copy_u8Channel)
{
    1658:	df 93       	push	r29
    165a:	cf 93       	push	r28
    165c:	0f 92       	push	r0
    165e:	cd b7       	in	r28, 0x3d	; 61
    1660:	de b7       	in	r29, 0x3e	; 62
    1662:	89 83       	std	Y+1, r24	; 0x01
	/*clear the MUX bits in ADMUX register*/
	ADMUX &=0b11100000;
    1664:	a7 e2       	ldi	r26, 0x27	; 39
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e7 e2       	ldi	r30, 0x27	; 39
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	80 7e       	andi	r24, 0xE0	; 224
    1670:	8c 93       	st	X, r24
	/*set the required channel into the MUX bits*/
	ADMUX |= Copy_u8Channel;
    1672:	a7 e2       	ldi	r26, 0x27	; 39
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	e7 e2       	ldi	r30, 0x27	; 39
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	90 81       	ld	r25, Z
    167c:	89 81       	ldd	r24, Y+1	; 0x01
    167e:	89 2b       	or	r24, r25
    1680:	8c 93       	st	X, r24
	/*start conversion*/
	SET_BIT(ADCSRA,ADCSRA_ADSC);
    1682:	a6 e2       	ldi	r26, 0x26	; 38
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e6 e2       	ldi	r30, 0x26	; 38
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	80 64       	ori	r24, 0x40	; 64
    168e:	8c 93       	st	X, r24
	/*Polling until the conversion complete flag is set*/
	while((GET_BIT(ADCSRA,ADCSRA_ADIF))==0); //flag is set
    1690:	e6 e2       	ldi	r30, 0x26	; 38
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	82 95       	swap	r24
    1698:	8f 70       	andi	r24, 0x0F	; 15
    169a:	88 2f       	mov	r24, r24
    169c:	90 e0       	ldi	r25, 0x00	; 0
    169e:	81 70       	andi	r24, 0x01	; 1
    16a0:	90 70       	andi	r25, 0x00	; 0
    16a2:	00 97       	sbiw	r24, 0x00	; 0
    16a4:	a9 f3       	breq	.-22     	; 0x1690 <ADC_GetChannelReading+0x38>
	/*Clear the conversion flag*/
	SET_BIT(ADCSRA,ADCSRA_ADIF); //flag is Clear
    16a6:	a6 e2       	ldi	r26, 0x26	; 38
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e6 e2       	ldi	r30, 0x26	; 38
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	80 61       	ori	r24, 0x10	; 16
    16b2:	8c 93       	st	X, r24

#if  res==_8_bit
	return ADCH;
    16b4:	e5 e2       	ldi	r30, 0x25	; 37
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
#else
#error "Wrong leftright_adj confg option"
#endif
	/*Return the reading*/

}
    16ba:	0f 90       	pop	r0
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	08 95       	ret

000016c2 <SWITCH_u8Switchgetpressed>:
#include "../../MCAL/DIO/DIO_interface.h"
#include "SWITCH_interface.h"
#include <util/delay.h>

// Function to get the pressed state of a SWITCH
u8 SWITCH_u8Switchgetpressed(const SWITCH_T *SWITCH, u8 *copySwitchState) {
    16c2:	df 93       	push	r29
    16c4:	cf 93       	push	r28
    16c6:	cd b7       	in	r28, 0x3d	; 61
    16c8:	de b7       	in	r29, 0x3e	; 62
    16ca:	69 97       	sbiw	r28, 0x19	; 25
    16cc:	0f b6       	in	r0, 0x3f	; 63
    16ce:	f8 94       	cli
    16d0:	de bf       	out	0x3e, r29	; 62
    16d2:	0f be       	out	0x3f, r0	; 63
    16d4:	cd bf       	out	0x3d, r28	; 61
    16d6:	9a 8b       	std	Y+18, r25	; 0x12
    16d8:	89 8b       	std	Y+17, r24	; 0x11
    16da:	7c 8b       	std	Y+20, r23	; 0x14
    16dc:	6b 8b       	std	Y+19, r22	; 0x13
	u8 local_u8error = 0, local_pinValue;
    16de:	1f 86       	std	Y+15, r1	; 0x0f

	if ((copySwitchState != NULL) && (SWITCH != NULL) && (SWITCH->SWITCH_u8pin <= DIO_u8PIN7) && (SWITCH->SWITCH_u8port <= DIO_u8PORTD) && (SWITCH->SWITCH_u8BounceType < 2) && (SWITCH->SWITCH_u8ConnectionType < 3)) {
    16e0:	8b 89       	ldd	r24, Y+19	; 0x13
    16e2:	9c 89       	ldd	r25, Y+20	; 0x14
    16e4:	00 97       	sbiw	r24, 0x00	; 0
    16e6:	09 f4       	brne	.+2      	; 0x16ea <SWITCH_u8Switchgetpressed+0x28>
    16e8:	03 c1       	rjmp	.+518    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
    16ea:	89 89       	ldd	r24, Y+17	; 0x11
    16ec:	9a 89       	ldd	r25, Y+18	; 0x12
    16ee:	00 97       	sbiw	r24, 0x00	; 0
    16f0:	09 f4       	brne	.+2      	; 0x16f4 <SWITCH_u8Switchgetpressed+0x32>
    16f2:	fe c0       	rjmp	.+508    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
    16f4:	e9 89       	ldd	r30, Y+17	; 0x11
    16f6:	fa 89       	ldd	r31, Y+18	; 0x12
    16f8:	81 81       	ldd	r24, Z+1	; 0x01
    16fa:	88 30       	cpi	r24, 0x08	; 8
    16fc:	08 f0       	brcs	.+2      	; 0x1700 <SWITCH_u8Switchgetpressed+0x3e>
    16fe:	f8 c0       	rjmp	.+496    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
    1700:	e9 89       	ldd	r30, Y+17	; 0x11
    1702:	fa 89       	ldd	r31, Y+18	; 0x12
    1704:	80 81       	ld	r24, Z
    1706:	84 30       	cpi	r24, 0x04	; 4
    1708:	08 f0       	brcs	.+2      	; 0x170c <SWITCH_u8Switchgetpressed+0x4a>
    170a:	f2 c0       	rjmp	.+484    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
    170c:	e9 89       	ldd	r30, Y+17	; 0x11
    170e:	fa 89       	ldd	r31, Y+18	; 0x12
    1710:	83 81       	ldd	r24, Z+3	; 0x03
    1712:	82 30       	cpi	r24, 0x02	; 2
    1714:	08 f0       	brcs	.+2      	; 0x1718 <SWITCH_u8Switchgetpressed+0x56>
    1716:	ec c0       	rjmp	.+472    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
    1718:	e9 89       	ldd	r30, Y+17	; 0x11
    171a:	fa 89       	ldd	r31, Y+18	; 0x12
    171c:	82 81       	ldd	r24, Z+2	; 0x02
    171e:	83 30       	cpi	r24, 0x03	; 3
    1720:	08 f0       	brcs	.+2      	; 0x1724 <SWITCH_u8Switchgetpressed+0x62>
    1722:	e6 c0       	rjmp	.+460    	; 0x18f0 <SWITCH_u8Switchgetpressed+0x22e>
		// Configure pin as input

		// Apply bounce or debounce based on connection type
		if (SWITCH->SWITCH_u8BounceType == SWITCH_u8Bounce) {
    1724:	e9 89       	ldd	r30, Y+17	; 0x11
    1726:	fa 89       	ldd	r31, Y+18	; 0x12
    1728:	83 81       	ldd	r24, Z+3	; 0x03
    172a:	81 30       	cpi	r24, 0x01	; 1
    172c:	09 f0       	breq	.+2      	; 0x1730 <SWITCH_u8Switchgetpressed+0x6e>
    172e:	8d c0       	rjmp	.+282    	; 0x184a <SWITCH_u8Switchgetpressed+0x188>
			// Apply bounce handling by reading the pin value after a delay
			DIO_GetPinValue(SWITCH->SWITCH_u8port, SWITCH->SWITCH_u8pin, &local_pinValue);
    1730:	e9 89       	ldd	r30, Y+17	; 0x11
    1732:	fa 89       	ldd	r31, Y+18	; 0x12
    1734:	80 81       	ld	r24, Z
    1736:	e9 89       	ldd	r30, Y+17	; 0x11
    1738:	fa 89       	ldd	r31, Y+18	; 0x12
    173a:	91 81       	ldd	r25, Z+1	; 0x01
    173c:	9e 01       	movw	r18, r28
    173e:	20 5f       	subi	r18, 0xF0	; 240
    1740:	3f 4f       	sbci	r19, 0xFF	; 255
    1742:	69 2f       	mov	r22, r25
    1744:	a9 01       	movw	r20, r18
    1746:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <DIO_GetPinValue>
    174a:	80 e0       	ldi	r24, 0x00	; 0
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	aa ef       	ldi	r26, 0xFA	; 250
    1750:	b3 e4       	ldi	r27, 0x43	; 67
    1752:	8b 87       	std	Y+11, r24	; 0x0b
    1754:	9c 87       	std	Y+12, r25	; 0x0c
    1756:	ad 87       	std	Y+13, r26	; 0x0d
    1758:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    175a:	6b 85       	ldd	r22, Y+11	; 0x0b
    175c:	7c 85       	ldd	r23, Y+12	; 0x0c
    175e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1760:	9e 85       	ldd	r25, Y+14	; 0x0e
    1762:	20 e0       	ldi	r18, 0x00	; 0
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	4a ef       	ldi	r20, 0xFA	; 250
    1768:	54 e4       	ldi	r21, 0x44	; 68
    176a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    176e:	dc 01       	movw	r26, r24
    1770:	cb 01       	movw	r24, r22
    1772:	8f 83       	std	Y+7, r24	; 0x07
    1774:	98 87       	std	Y+8, r25	; 0x08
    1776:	a9 87       	std	Y+9, r26	; 0x09
    1778:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    177a:	6f 81       	ldd	r22, Y+7	; 0x07
    177c:	78 85       	ldd	r23, Y+8	; 0x08
    177e:	89 85       	ldd	r24, Y+9	; 0x09
    1780:	9a 85       	ldd	r25, Y+10	; 0x0a
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	30 e0       	ldi	r19, 0x00	; 0
    1786:	40 e8       	ldi	r20, 0x80	; 128
    1788:	5f e3       	ldi	r21, 0x3F	; 63
    178a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    178e:	88 23       	and	r24, r24
    1790:	2c f4       	brge	.+10     	; 0x179c <SWITCH_u8Switchgetpressed+0xda>
		__ticks = 1;
    1792:	81 e0       	ldi	r24, 0x01	; 1
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	9e 83       	std	Y+6, r25	; 0x06
    1798:	8d 83       	std	Y+5, r24	; 0x05
    179a:	3f c0       	rjmp	.+126    	; 0x181a <SWITCH_u8Switchgetpressed+0x158>
	else if (__tmp > 65535)
    179c:	6f 81       	ldd	r22, Y+7	; 0x07
    179e:	78 85       	ldd	r23, Y+8	; 0x08
    17a0:	89 85       	ldd	r24, Y+9	; 0x09
    17a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    17a4:	20 e0       	ldi	r18, 0x00	; 0
    17a6:	3f ef       	ldi	r19, 0xFF	; 255
    17a8:	4f e7       	ldi	r20, 0x7F	; 127
    17aa:	57 e4       	ldi	r21, 0x47	; 71
    17ac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17b0:	18 16       	cp	r1, r24
    17b2:	4c f5       	brge	.+82     	; 0x1806 <SWITCH_u8Switchgetpressed+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    17b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    17b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    17ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	40 e2       	ldi	r20, 0x20	; 32
    17c2:	51 e4       	ldi	r21, 0x41	; 65
    17c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17c8:	dc 01       	movw	r26, r24
    17ca:	cb 01       	movw	r24, r22
    17cc:	bc 01       	movw	r22, r24
    17ce:	cd 01       	movw	r24, r26
    17d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17d4:	dc 01       	movw	r26, r24
    17d6:	cb 01       	movw	r24, r22
    17d8:	9e 83       	std	Y+6, r25	; 0x06
    17da:	8d 83       	std	Y+5, r24	; 0x05
    17dc:	0f c0       	rjmp	.+30     	; 0x17fc <SWITCH_u8Switchgetpressed+0x13a>
    17de:	88 ec       	ldi	r24, 0xC8	; 200
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	9c 83       	std	Y+4, r25	; 0x04
    17e4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17e6:	8b 81       	ldd	r24, Y+3	; 0x03
    17e8:	9c 81       	ldd	r25, Y+4	; 0x04
    17ea:	01 97       	sbiw	r24, 0x01	; 1
    17ec:	f1 f7       	brne	.-4      	; 0x17ea <SWITCH_u8Switchgetpressed+0x128>
    17ee:	9c 83       	std	Y+4, r25	; 0x04
    17f0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17f2:	8d 81       	ldd	r24, Y+5	; 0x05
    17f4:	9e 81       	ldd	r25, Y+6	; 0x06
    17f6:	01 97       	sbiw	r24, 0x01	; 1
    17f8:	9e 83       	std	Y+6, r25	; 0x06
    17fa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17fc:	8d 81       	ldd	r24, Y+5	; 0x05
    17fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1800:	00 97       	sbiw	r24, 0x00	; 0
    1802:	69 f7       	brne	.-38     	; 0x17de <SWITCH_u8Switchgetpressed+0x11c>
    1804:	14 c0       	rjmp	.+40     	; 0x182e <SWITCH_u8Switchgetpressed+0x16c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1806:	6f 81       	ldd	r22, Y+7	; 0x07
    1808:	78 85       	ldd	r23, Y+8	; 0x08
    180a:	89 85       	ldd	r24, Y+9	; 0x09
    180c:	9a 85       	ldd	r25, Y+10	; 0x0a
    180e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1812:	dc 01       	movw	r26, r24
    1814:	cb 01       	movw	r24, r22
    1816:	9e 83       	std	Y+6, r25	; 0x06
    1818:	8d 83       	std	Y+5, r24	; 0x05
    181a:	8d 81       	ldd	r24, Y+5	; 0x05
    181c:	9e 81       	ldd	r25, Y+6	; 0x06
    181e:	9a 83       	std	Y+2, r25	; 0x02
    1820:	89 83       	std	Y+1, r24	; 0x01
    1822:	89 81       	ldd	r24, Y+1	; 0x01
    1824:	9a 81       	ldd	r25, Y+2	; 0x02
    1826:	01 97       	sbiw	r24, 0x01	; 1
    1828:	f1 f7       	brne	.-4      	; 0x1826 <SWITCH_u8Switchgetpressed+0x164>
    182a:	9a 83       	std	Y+2, r25	; 0x02
    182c:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(500);
			DIO_GetPinValue(SWITCH->SWITCH_u8port, SWITCH->SWITCH_u8pin, &local_pinValue);
    182e:	e9 89       	ldd	r30, Y+17	; 0x11
    1830:	fa 89       	ldd	r31, Y+18	; 0x12
    1832:	80 81       	ld	r24, Z
    1834:	e9 89       	ldd	r30, Y+17	; 0x11
    1836:	fa 89       	ldd	r31, Y+18	; 0x12
    1838:	91 81       	ldd	r25, Z+1	; 0x01
    183a:	9e 01       	movw	r18, r28
    183c:	20 5f       	subi	r18, 0xF0	; 240
    183e:	3f 4f       	sbci	r19, 0xFF	; 255
    1840:	69 2f       	mov	r22, r25
    1842:	a9 01       	movw	r20, r18
    1844:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <DIO_GetPinValue>
    1848:	12 c0       	rjmp	.+36     	; 0x186e <SWITCH_u8Switchgetpressed+0x1ac>
		} else if (SWITCH->SWITCH_u8BounceType == SWITCH_u8Debounce) {
    184a:	e9 89       	ldd	r30, Y+17	; 0x11
    184c:	fa 89       	ldd	r31, Y+18	; 0x12
    184e:	83 81       	ldd	r24, Z+3	; 0x03
    1850:	88 23       	and	r24, r24
    1852:	69 f4       	brne	.+26     	; 0x186e <SWITCH_u8Switchgetpressed+0x1ac>
			// Apply debounce by reading the pin value twice
			DIO_GetPinValue(SWITCH->SWITCH_u8port, SWITCH->SWITCH_u8pin, &local_pinValue);
    1854:	e9 89       	ldd	r30, Y+17	; 0x11
    1856:	fa 89       	ldd	r31, Y+18	; 0x12
    1858:	80 81       	ld	r24, Z
    185a:	e9 89       	ldd	r30, Y+17	; 0x11
    185c:	fa 89       	ldd	r31, Y+18	; 0x12
    185e:	91 81       	ldd	r25, Z+1	; 0x01
    1860:	9e 01       	movw	r18, r28
    1862:	20 5f       	subi	r18, 0xF0	; 240
    1864:	3f 4f       	sbci	r19, 0xFF	; 255
    1866:	69 2f       	mov	r22, r25
    1868:	a9 01       	movw	r20, r18
    186a:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <DIO_GetPinValue>
		}

		// Determine the switch state based on connection type and pin value
		switch (SWITCH->SWITCH_u8ConnectionType) {
    186e:	e9 89       	ldd	r30, Y+17	; 0x11
    1870:	fa 89       	ldd	r31, Y+18	; 0x12
    1872:	82 81       	ldd	r24, Z+2	; 0x02
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	38 8f       	std	Y+24, r19	; 0x18
    187a:	2f 8b       	std	Y+23, r18	; 0x17
    187c:	8f 89       	ldd	r24, Y+23	; 0x17
    187e:	98 8d       	ldd	r25, Y+24	; 0x18
    1880:	81 30       	cpi	r24, 0x01	; 1
    1882:	91 05       	cpc	r25, r1
    1884:	a1 f0       	breq	.+40     	; 0x18ae <SWITCH_u8Switchgetpressed+0x1ec>
    1886:	2f 89       	ldd	r18, Y+23	; 0x17
    1888:	38 8d       	ldd	r19, Y+24	; 0x18
    188a:	22 30       	cpi	r18, 0x02	; 2
    188c:	31 05       	cpc	r19, r1
    188e:	d9 f0       	breq	.+54     	; 0x18c6 <SWITCH_u8Switchgetpressed+0x204>
    1890:	8f 89       	ldd	r24, Y+23	; 0x17
    1892:	98 8d       	ldd	r25, Y+24	; 0x18
    1894:	00 97       	sbiw	r24, 0x00	; 0
    1896:	71 f5       	brne	.+92     	; 0x18f4 <SWITCH_u8Switchgetpressed+0x232>
			case SWITCH_u8PullUp:
				*copySwitchState = (local_pinValue) ? SWITCH_u8NotPressed : SWITCH_u8Pressed;
    1898:	88 89       	ldd	r24, Y+16	; 0x10
    189a:	1e 8a       	std	Y+22, r1	; 0x16
    189c:	88 23       	and	r24, r24
    189e:	11 f4       	brne	.+4      	; 0x18a4 <SWITCH_u8Switchgetpressed+0x1e2>
    18a0:	91 e0       	ldi	r25, 0x01	; 1
    18a2:	9e 8b       	std	Y+22, r25	; 0x16
    18a4:	eb 89       	ldd	r30, Y+19	; 0x13
    18a6:	fc 89       	ldd	r31, Y+20	; 0x14
    18a8:	2e 89       	ldd	r18, Y+22	; 0x16
    18aa:	20 83       	st	Z, r18
    18ac:	23 c0       	rjmp	.+70     	; 0x18f4 <SWITCH_u8Switchgetpressed+0x232>
				break;
			case SWITCH_u8PullDown:
				*copySwitchState = (local_pinValue) ? SWITCH_u8Pressed : SWITCH_u8NotPressed;
    18ae:	88 89       	ldd	r24, Y+16	; 0x10
    18b0:	89 8f       	std	Y+25, r24	; 0x19
    18b2:	39 8d       	ldd	r19, Y+25	; 0x19
    18b4:	33 23       	and	r19, r19
    18b6:	11 f0       	breq	.+4      	; 0x18bc <SWITCH_u8Switchgetpressed+0x1fa>
    18b8:	81 e0       	ldi	r24, 0x01	; 1
    18ba:	89 8f       	std	Y+25, r24	; 0x19
    18bc:	89 8d       	ldd	r24, Y+25	; 0x19
    18be:	eb 89       	ldd	r30, Y+19	; 0x13
    18c0:	fc 89       	ldd	r31, Y+20	; 0x14
    18c2:	80 83       	st	Z, r24
    18c4:	17 c0       	rjmp	.+46     	; 0x18f4 <SWITCH_u8Switchgetpressed+0x232>
				break;
			case SWITCH_u8InternalPullUp:
				DIO_SetPinValue(SWITCH->SWITCH_u8port, SWITCH->SWITCH_u8pin, DIO_u8PIN_OUTPUT);
    18c6:	e9 89       	ldd	r30, Y+17	; 0x11
    18c8:	fa 89       	ldd	r31, Y+18	; 0x12
    18ca:	80 81       	ld	r24, Z
    18cc:	e9 89       	ldd	r30, Y+17	; 0x11
    18ce:	fa 89       	ldd	r31, Y+18	; 0x12
    18d0:	91 81       	ldd	r25, Z+1	; 0x01
    18d2:	69 2f       	mov	r22, r25
    18d4:	41 e0       	ldi	r20, 0x01	; 1
    18d6:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
				*copySwitchState = (local_pinValue) ? SWITCH_u8NotPressed : SWITCH_u8Pressed;
    18da:	88 89       	ldd	r24, Y+16	; 0x10
    18dc:	1d 8a       	std	Y+21, r1	; 0x15
    18de:	88 23       	and	r24, r24
    18e0:	11 f4       	brne	.+4      	; 0x18e6 <SWITCH_u8Switchgetpressed+0x224>
    18e2:	91 e0       	ldi	r25, 0x01	; 1
    18e4:	9d 8b       	std	Y+21, r25	; 0x15
    18e6:	eb 89       	ldd	r30, Y+19	; 0x13
    18e8:	fc 89       	ldd	r31, Y+20	; 0x14
    18ea:	2d 89       	ldd	r18, Y+21	; 0x15
    18ec:	20 83       	st	Z, r18
    18ee:	02 c0       	rjmp	.+4      	; 0x18f4 <SWITCH_u8Switchgetpressed+0x232>
				break;
		}
	} else {
		local_u8error = 1;  // Invalid pin, set error flag
    18f0:	81 e0       	ldi	r24, 0x01	; 1
    18f2:	8f 87       	std	Y+15, r24	; 0x0f
	}
	return local_u8error;
    18f4:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    18f6:	69 96       	adiw	r28, 0x19	; 25
    18f8:	0f b6       	in	r0, 0x3f	; 63
    18fa:	f8 94       	cli
    18fc:	de bf       	out	0x3e, r29	; 62
    18fe:	0f be       	out	0x3f, r0	; 63
    1900:	cd bf       	out	0x3d, r28	; 61
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	08 95       	ret

00001908 <SWITCH_u8Switchinitialize>:

// Function to initialize a SWITCH
u8 SWITCH_u8Switchinitialize(const SWITCH_T *SWITCH) {
    1908:	df 93       	push	r29
    190a:	cf 93       	push	r28
    190c:	00 d0       	rcall	.+0      	; 0x190e <SWITCH_u8Switchinitialize+0x6>
    190e:	0f 92       	push	r0
    1910:	cd b7       	in	r28, 0x3d	; 61
    1912:	de b7       	in	r29, 0x3e	; 62
    1914:	9b 83       	std	Y+3, r25	; 0x03
    1916:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error = 0;
    1918:	19 82       	std	Y+1, r1	; 0x01

	if ((SWITCH != NULL) && (SWITCH->SWITCH_u8pin <= DIO_u8PIN7) && (SWITCH->SWITCH_u8port <= DIO_u8PORTD) && (SWITCH->SWITCH_u8BounceType < 2) && (SWITCH->SWITCH_u8ConnectionType < 2)) {
    191a:	8a 81       	ldd	r24, Y+2	; 0x02
    191c:	9b 81       	ldd	r25, Y+3	; 0x03
    191e:	00 97       	sbiw	r24, 0x00	; 0
    1920:	f9 f0       	breq	.+62     	; 0x1960 <SWITCH_u8Switchinitialize+0x58>
    1922:	ea 81       	ldd	r30, Y+2	; 0x02
    1924:	fb 81       	ldd	r31, Y+3	; 0x03
    1926:	81 81       	ldd	r24, Z+1	; 0x01
    1928:	88 30       	cpi	r24, 0x08	; 8
    192a:	d0 f4       	brcc	.+52     	; 0x1960 <SWITCH_u8Switchinitialize+0x58>
    192c:	ea 81       	ldd	r30, Y+2	; 0x02
    192e:	fb 81       	ldd	r31, Y+3	; 0x03
    1930:	80 81       	ld	r24, Z
    1932:	84 30       	cpi	r24, 0x04	; 4
    1934:	a8 f4       	brcc	.+42     	; 0x1960 <SWITCH_u8Switchinitialize+0x58>
    1936:	ea 81       	ldd	r30, Y+2	; 0x02
    1938:	fb 81       	ldd	r31, Y+3	; 0x03
    193a:	83 81       	ldd	r24, Z+3	; 0x03
    193c:	82 30       	cpi	r24, 0x02	; 2
    193e:	80 f4       	brcc	.+32     	; 0x1960 <SWITCH_u8Switchinitialize+0x58>
    1940:	ea 81       	ldd	r30, Y+2	; 0x02
    1942:	fb 81       	ldd	r31, Y+3	; 0x03
    1944:	82 81       	ldd	r24, Z+2	; 0x02
    1946:	82 30       	cpi	r24, 0x02	; 2
    1948:	58 f4       	brcc	.+22     	; 0x1960 <SWITCH_u8Switchinitialize+0x58>
		DIO_SetPinDirection(SWITCH->SWITCH_u8port, SWITCH->SWITCH_u8pin, DIO_u8PIN_INPUT);
    194a:	ea 81       	ldd	r30, Y+2	; 0x02
    194c:	fb 81       	ldd	r31, Y+3	; 0x03
    194e:	80 81       	ld	r24, Z
    1950:	ea 81       	ldd	r30, Y+2	; 0x02
    1952:	fb 81       	ldd	r31, Y+3	; 0x03
    1954:	91 81       	ldd	r25, Z+1	; 0x01
    1956:	69 2f       	mov	r22, r25
    1958:	40 e0       	ldi	r20, 0x00	; 0
    195a:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_SetPinDirection>
    195e:	02 c0       	rjmp	.+4      	; 0x1964 <SWITCH_u8Switchinitialize+0x5c>
	} else {
		local_u8error = 1;
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8error;
    1964:	89 81       	ldd	r24, Y+1	; 0x01
}
    1966:	0f 90       	pop	r0
    1968:	0f 90       	pop	r0
    196a:	0f 90       	pop	r0
    196c:	cf 91       	pop	r28
    196e:	df 91       	pop	r29
    1970:	08 95       	ret

00001972 <LED_u8Initialize>:
#include "../../lib/BIT_MATH.h"
#include "../../MCAL/DIO/DIO_interface.h"
#include "LED_interface.h" // Include necessary definitions


u8 LED_u8Initialize(const LED_T *LED) {
    1972:	df 93       	push	r29
    1974:	cf 93       	push	r28
    1976:	00 d0       	rcall	.+0      	; 0x1978 <LED_u8Initialize+0x6>
    1978:	00 d0       	rcall	.+0      	; 0x197a <LED_u8Initialize+0x8>
    197a:	0f 92       	push	r0
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	9b 83       	std	Y+3, r25	; 0x03
    1982:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error = 0;  // Initialize error flag
    1984:	19 82       	std	Y+1, r1	; 0x01

	// NULL pointer, set error flag
	if ((LED != NULL) && (LED->LED_u8Pin <= DIO_u8PIN7) && (LED->LED_u8Port <= DIO_u8PORTD)) {
    1986:	8a 81       	ldd	r24, Y+2	; 0x02
    1988:	9b 81       	ldd	r25, Y+3	; 0x03
    198a:	00 97       	sbiw	r24, 0x00	; 0
    198c:	d1 f1       	breq	.+116    	; 0x1a02 <LED_u8Initialize+0x90>
    198e:	ea 81       	ldd	r30, Y+2	; 0x02
    1990:	fb 81       	ldd	r31, Y+3	; 0x03
    1992:	81 81       	ldd	r24, Z+1	; 0x01
    1994:	88 30       	cpi	r24, 0x08	; 8
    1996:	a8 f5       	brcc	.+106    	; 0x1a02 <LED_u8Initialize+0x90>
    1998:	ea 81       	ldd	r30, Y+2	; 0x02
    199a:	fb 81       	ldd	r31, Y+3	; 0x03
    199c:	80 81       	ld	r24, Z
    199e:	84 30       	cpi	r24, 0x04	; 4
    19a0:	80 f5       	brcc	.+96     	; 0x1a02 <LED_u8Initialize+0x90>
		// Check if the specified pin is within valid range
		// Check if the specified port is within valid range

		// Configure pin as an output and set it to low
		DIO_SetPinDirection(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_OUTPUT);
    19a2:	ea 81       	ldd	r30, Y+2	; 0x02
    19a4:	fb 81       	ldd	r31, Y+3	; 0x03
    19a6:	80 81       	ld	r24, Z
    19a8:	ea 81       	ldd	r30, Y+2	; 0x02
    19aa:	fb 81       	ldd	r31, Y+3	; 0x03
    19ac:	91 81       	ldd	r25, Z+1	; 0x01
    19ae:	69 2f       	mov	r22, r25
    19b0:	41 e0       	ldi	r20, 0x01	; 1
    19b2:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_SetPinDirection>
		switch (LED->LED_u8ConnectionType) {
    19b6:	ea 81       	ldd	r30, Y+2	; 0x02
    19b8:	fb 81       	ldd	r31, Y+3	; 0x03
    19ba:	82 81       	ldd	r24, Z+2	; 0x02
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	3d 83       	std	Y+5, r19	; 0x05
    19c2:	2c 83       	std	Y+4, r18	; 0x04
    19c4:	8c 81       	ldd	r24, Y+4	; 0x04
    19c6:	9d 81       	ldd	r25, Y+5	; 0x05
    19c8:	00 97       	sbiw	r24, 0x00	; 0
    19ca:	81 f0       	breq	.+32     	; 0x19ec <LED_u8Initialize+0x7a>
    19cc:	2c 81       	ldd	r18, Y+4	; 0x04
    19ce:	3d 81       	ldd	r19, Y+5	; 0x05
    19d0:	21 30       	cpi	r18, 0x01	; 1
    19d2:	31 05       	cpc	r19, r1
    19d4:	c1 f4       	brne	.+48     	; 0x1a06 <LED_u8Initialize+0x94>
			case LED_u8SourceConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_LOW); break;
    19d6:	ea 81       	ldd	r30, Y+2	; 0x02
    19d8:	fb 81       	ldd	r31, Y+3	; 0x03
    19da:	80 81       	ld	r24, Z
    19dc:	ea 81       	ldd	r30, Y+2	; 0x02
    19de:	fb 81       	ldd	r31, Y+3	; 0x03
    19e0:	91 81       	ldd	r25, Z+1	; 0x01
    19e2:	69 2f       	mov	r22, r25
    19e4:	40 e0       	ldi	r20, 0x00	; 0
    19e6:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    19ea:	0d c0       	rjmp	.+26     	; 0x1a06 <LED_u8Initialize+0x94>
			case LED_u8SinkConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_HIGH); break;
    19ec:	ea 81       	ldd	r30, Y+2	; 0x02
    19ee:	fb 81       	ldd	r31, Y+3	; 0x03
    19f0:	80 81       	ld	r24, Z
    19f2:	ea 81       	ldd	r30, Y+2	; 0x02
    19f4:	fb 81       	ldd	r31, Y+3	; 0x03
    19f6:	91 81       	ldd	r25, Z+1	; 0x01
    19f8:	69 2f       	mov	r22, r25
    19fa:	41 e0       	ldi	r20, 0x01	; 1
    19fc:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1a00:	02 c0       	rjmp	.+4      	; 0x1a06 <LED_u8Initialize+0x94>
		}
		} else {
		local_u8error = 1;
    1a02:	81 e0       	ldi	r24, 0x01	; 1
    1a04:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8error;
    1a06:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a08:	0f 90       	pop	r0
    1a0a:	0f 90       	pop	r0
    1a0c:	0f 90       	pop	r0
    1a0e:	0f 90       	pop	r0
    1a10:	0f 90       	pop	r0
    1a12:	cf 91       	pop	r28
    1a14:	df 91       	pop	r29
    1a16:	08 95       	ret

00001a18 <LED_u8TurnOnLED>:

// Function to turn on an LED based on connection type
u8 LED_u8TurnOnLED(const LED_T *LED) {
    1a18:	df 93       	push	r29
    1a1a:	cf 93       	push	r28
    1a1c:	00 d0       	rcall	.+0      	; 0x1a1e <LED_u8TurnOnLED+0x6>
    1a1e:	00 d0       	rcall	.+0      	; 0x1a20 <LED_u8TurnOnLED+0x8>
    1a20:	0f 92       	push	r0
    1a22:	cd b7       	in	r28, 0x3d	; 61
    1a24:	de b7       	in	r29, 0x3e	; 62
    1a26:	9b 83       	std	Y+3, r25	; 0x03
    1a28:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error = 0;  // Initialize error flag
    1a2a:	19 82       	std	Y+1, r1	; 0x01

	// NULL pointer, set error flag
	if ((LED != NULL) && (LED->LED_u8Pin <= DIO_u8PIN7) && (LED->LED_u8Port <= DIO_u8PORTD)) {
    1a2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1a30:	00 97       	sbiw	r24, 0x00	; 0
    1a32:	81 f1       	breq	.+96     	; 0x1a94 <LED_u8TurnOnLED+0x7c>
    1a34:	ea 81       	ldd	r30, Y+2	; 0x02
    1a36:	fb 81       	ldd	r31, Y+3	; 0x03
    1a38:	81 81       	ldd	r24, Z+1	; 0x01
    1a3a:	88 30       	cpi	r24, 0x08	; 8
    1a3c:	58 f5       	brcc	.+86     	; 0x1a94 <LED_u8TurnOnLED+0x7c>
    1a3e:	ea 81       	ldd	r30, Y+2	; 0x02
    1a40:	fb 81       	ldd	r31, Y+3	; 0x03
    1a42:	80 81       	ld	r24, Z
    1a44:	84 30       	cpi	r24, 0x04	; 4
    1a46:	30 f5       	brcc	.+76     	; 0x1a94 <LED_u8TurnOnLED+0x7c>
		// Check if the specified pin is within valid range
		// Check if the specified port is within valid range

		// Switch based on the connection type
		switch (LED->LED_u8ConnectionType) {
    1a48:	ea 81       	ldd	r30, Y+2	; 0x02
    1a4a:	fb 81       	ldd	r31, Y+3	; 0x03
    1a4c:	82 81       	ldd	r24, Z+2	; 0x02
    1a4e:	28 2f       	mov	r18, r24
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	3d 83       	std	Y+5, r19	; 0x05
    1a54:	2c 83       	std	Y+4, r18	; 0x04
    1a56:	8c 81       	ldd	r24, Y+4	; 0x04
    1a58:	9d 81       	ldd	r25, Y+5	; 0x05
    1a5a:	00 97       	sbiw	r24, 0x00	; 0
    1a5c:	81 f0       	breq	.+32     	; 0x1a7e <LED_u8TurnOnLED+0x66>
    1a5e:	2c 81       	ldd	r18, Y+4	; 0x04
    1a60:	3d 81       	ldd	r19, Y+5	; 0x05
    1a62:	21 30       	cpi	r18, 0x01	; 1
    1a64:	31 05       	cpc	r19, r1
    1a66:	c1 f4       	brne	.+48     	; 0x1a98 <LED_u8TurnOnLED+0x80>
			case LED_u8SourceConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_HIGH); break;
    1a68:	ea 81       	ldd	r30, Y+2	; 0x02
    1a6a:	fb 81       	ldd	r31, Y+3	; 0x03
    1a6c:	80 81       	ld	r24, Z
    1a6e:	ea 81       	ldd	r30, Y+2	; 0x02
    1a70:	fb 81       	ldd	r31, Y+3	; 0x03
    1a72:	91 81       	ldd	r25, Z+1	; 0x01
    1a74:	69 2f       	mov	r22, r25
    1a76:	41 e0       	ldi	r20, 0x01	; 1
    1a78:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1a7c:	0d c0       	rjmp	.+26     	; 0x1a98 <LED_u8TurnOnLED+0x80>
			case LED_u8SinkConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_LOW); break;
    1a7e:	ea 81       	ldd	r30, Y+2	; 0x02
    1a80:	fb 81       	ldd	r31, Y+3	; 0x03
    1a82:	80 81       	ld	r24, Z
    1a84:	ea 81       	ldd	r30, Y+2	; 0x02
    1a86:	fb 81       	ldd	r31, Y+3	; 0x03
    1a88:	91 81       	ldd	r25, Z+1	; 0x01
    1a8a:	69 2f       	mov	r22, r25
    1a8c:	40 e0       	ldi	r20, 0x00	; 0
    1a8e:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1a92:	02 c0       	rjmp	.+4      	; 0x1a98 <LED_u8TurnOnLED+0x80>
		}
	}
	else {
		local_u8error = 1;  // Invalid pin, set error flag
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8error;
    1a98:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a9a:	0f 90       	pop	r0
    1a9c:	0f 90       	pop	r0
    1a9e:	0f 90       	pop	r0
    1aa0:	0f 90       	pop	r0
    1aa2:	0f 90       	pop	r0
    1aa4:	cf 91       	pop	r28
    1aa6:	df 91       	pop	r29
    1aa8:	08 95       	ret

00001aaa <LED_u8TurnOffLED>:

// Function to turn off an LED based on connection type
u8 LED_u8TurnOffLED(const LED_T *LED) {
    1aaa:	df 93       	push	r29
    1aac:	cf 93       	push	r28
    1aae:	00 d0       	rcall	.+0      	; 0x1ab0 <LED_u8TurnOffLED+0x6>
    1ab0:	00 d0       	rcall	.+0      	; 0x1ab2 <LED_u8TurnOffLED+0x8>
    1ab2:	0f 92       	push	r0
    1ab4:	cd b7       	in	r28, 0x3d	; 61
    1ab6:	de b7       	in	r29, 0x3e	; 62
    1ab8:	9b 83       	std	Y+3, r25	; 0x03
    1aba:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error = 0;  // Initialize error flag
    1abc:	19 82       	std	Y+1, r1	; 0x01

	// NULL pointer, set error flag
	if ((LED != NULL) && (LED->LED_u8Pin <= DIO_u8PIN7) && (LED->LED_u8Port <= DIO_u8PORTD)) {
    1abe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ac2:	00 97       	sbiw	r24, 0x00	; 0
    1ac4:	81 f1       	breq	.+96     	; 0x1b26 <LED_u8TurnOffLED+0x7c>
    1ac6:	ea 81       	ldd	r30, Y+2	; 0x02
    1ac8:	fb 81       	ldd	r31, Y+3	; 0x03
    1aca:	81 81       	ldd	r24, Z+1	; 0x01
    1acc:	88 30       	cpi	r24, 0x08	; 8
    1ace:	58 f5       	brcc	.+86     	; 0x1b26 <LED_u8TurnOffLED+0x7c>
    1ad0:	ea 81       	ldd	r30, Y+2	; 0x02
    1ad2:	fb 81       	ldd	r31, Y+3	; 0x03
    1ad4:	80 81       	ld	r24, Z
    1ad6:	84 30       	cpi	r24, 0x04	; 4
    1ad8:	30 f5       	brcc	.+76     	; 0x1b26 <LED_u8TurnOffLED+0x7c>
		// Check if the specified pin is within valid range
		// Check if the specified port is within valid range

		// Switch based on the connection type
		switch (LED->LED_u8ConnectionType) {
    1ada:	ea 81       	ldd	r30, Y+2	; 0x02
    1adc:	fb 81       	ldd	r31, Y+3	; 0x03
    1ade:	82 81       	ldd	r24, Z+2	; 0x02
    1ae0:	28 2f       	mov	r18, r24
    1ae2:	30 e0       	ldi	r19, 0x00	; 0
    1ae4:	3d 83       	std	Y+5, r19	; 0x05
    1ae6:	2c 83       	std	Y+4, r18	; 0x04
    1ae8:	8c 81       	ldd	r24, Y+4	; 0x04
    1aea:	9d 81       	ldd	r25, Y+5	; 0x05
    1aec:	00 97       	sbiw	r24, 0x00	; 0
    1aee:	81 f0       	breq	.+32     	; 0x1b10 <LED_u8TurnOffLED+0x66>
    1af0:	2c 81       	ldd	r18, Y+4	; 0x04
    1af2:	3d 81       	ldd	r19, Y+5	; 0x05
    1af4:	21 30       	cpi	r18, 0x01	; 1
    1af6:	31 05       	cpc	r19, r1
    1af8:	c1 f4       	brne	.+48     	; 0x1b2a <LED_u8TurnOffLED+0x80>
			case LED_u8SourceConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_LOW); break;
    1afa:	ea 81       	ldd	r30, Y+2	; 0x02
    1afc:	fb 81       	ldd	r31, Y+3	; 0x03
    1afe:	80 81       	ld	r24, Z
    1b00:	ea 81       	ldd	r30, Y+2	; 0x02
    1b02:	fb 81       	ldd	r31, Y+3	; 0x03
    1b04:	91 81       	ldd	r25, Z+1	; 0x01
    1b06:	69 2f       	mov	r22, r25
    1b08:	40 e0       	ldi	r20, 0x00	; 0
    1b0a:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1b0e:	0d c0       	rjmp	.+26     	; 0x1b2a <LED_u8TurnOffLED+0x80>
			case LED_u8SinkConnection: DIO_SetPinValue(LED->LED_u8Port, LED->LED_u8Pin, DIO_u8PIN_HIGH); break;
    1b10:	ea 81       	ldd	r30, Y+2	; 0x02
    1b12:	fb 81       	ldd	r31, Y+3	; 0x03
    1b14:	80 81       	ld	r24, Z
    1b16:	ea 81       	ldd	r30, Y+2	; 0x02
    1b18:	fb 81       	ldd	r31, Y+3	; 0x03
    1b1a:	91 81       	ldd	r25, Z+1	; 0x01
    1b1c:	69 2f       	mov	r22, r25
    1b1e:	41 e0       	ldi	r20, 0x01	; 1
    1b20:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1b24:	02 c0       	rjmp	.+4      	; 0x1b2a <LED_u8TurnOffLED+0x80>
		}
		} else {
		local_u8error = 1;  // Invalid pin, set error flag
    1b26:	81 e0       	ldi	r24, 0x01	; 1
    1b28:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8error;
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b2c:	0f 90       	pop	r0
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	0f 90       	pop	r0
    1b34:	0f 90       	pop	r0
    1b36:	cf 91       	pop	r28
    1b38:	df 91       	pop	r29
    1b3a:	08 95       	ret

00001b3c <KPD_u8GetPressedkey>:
#include "KPD_private.h"
#include <util/delay.h>


u8 KPD_u8GetPressedkey(void)
{
    1b3c:	df 93       	push	r29
    1b3e:	cf 93       	push	r28
    1b40:	00 d0       	rcall	.+0      	; 0x1b42 <KPD_u8GetPressedkey+0x6>
    1b42:	00 d0       	rcall	.+0      	; 0x1b44 <KPD_u8GetPressedkey+0x8>
    1b44:	0f 92       	push	r0
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8Pressedkey=KPD_NO_PREESED_KEY,Local_u8ColumnIdx,Local_u8RowIdx,Local_u8PinState;
    1b4a:	8f ef       	ldi	r24, 0xFF	; 255
    1b4c:	8b 83       	std	Y+3, r24	; 0x03

	static u8 Local_u8KPDColumnArr[COLUMN_NUM]={KPD_COLUMN0_PIN,KPD_COLUMN1_PIN,KPD_COLUMN2_PIN,KPD_COLUMN3_PIN};

	static u8 Local_u8KPDROWSArr[ROW_NUM]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};

	for(Local_u8ColumnIdx=0;Local_u8ColumnIdx<COLUMN_NUM;Local_u8ColumnIdx++)
    1b4e:	1a 82       	std	Y+2, r1	; 0x02
    1b50:	5e c0       	rjmp	.+188    	; 0x1c0e <KPD_u8GetPressedkey+0xd2>
	{
		/*Activate current column*/
		DIO_SetPinValue(KPD_PORT,Local_u8KPDColumnArr[Local_u8ColumnIdx],DIO_u8PIN_LOW);
    1b52:	8a 81       	ldd	r24, Y+2	; 0x02
    1b54:	88 2f       	mov	r24, r24
    1b56:	90 e0       	ldi	r25, 0x00	; 0
    1b58:	fc 01       	movw	r30, r24
    1b5a:	e4 59       	subi	r30, 0x94	; 148
    1b5c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b5e:	90 81       	ld	r25, Z
    1b60:	83 e0       	ldi	r24, 0x03	; 3
    1b62:	69 2f       	mov	r22, r25
    1b64:	40 e0       	ldi	r20, 0x00	; 0
    1b66:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

		for(Local_u8RowIdx=0;Local_u8RowIdx<ROW_NUM;Local_u8RowIdx++)
    1b6a:	19 82       	std	Y+1, r1	; 0x01
    1b6c:	3d c0       	rjmp	.+122    	; 0x1be8 <KPD_u8GetPressedkey+0xac>
		{
			/*Read the current row*/
			DIO_GetPinValue(KPD_PORT,Local_u8KPDROWSArr[Local_u8RowIdx],&Local_u8PinState);
    1b6e:	89 81       	ldd	r24, Y+1	; 0x01
    1b70:	88 2f       	mov	r24, r24
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	fc 01       	movw	r30, r24
    1b76:	e8 59       	subi	r30, 0x98	; 152
    1b78:	ff 4f       	sbci	r31, 0xFF	; 255
    1b7a:	90 81       	ld	r25, Z
    1b7c:	9e 01       	movw	r18, r28
    1b7e:	2c 5f       	subi	r18, 0xFC	; 252
    1b80:	3f 4f       	sbci	r19, 0xFF	; 255
    1b82:	83 e0       	ldi	r24, 0x03	; 3
    1b84:	69 2f       	mov	r22, r25
    1b86:	a9 01       	movw	r20, r18
    1b88:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <DIO_GetPinValue>

			/*check if switch is pressed*/
			if(DIO_u8PIN_LOW==Local_u8PinState)
    1b8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8e:	88 23       	and	r24, r24
    1b90:	41 f5       	brne	.+80     	; 0x1be2 <KPD_u8GetPressedkey+0xa6>
			{
				Local_u8Pressedkey=Local_u8KPDArr[Local_u8RowIdx][Local_u8ColumnIdx];
    1b92:	89 81       	ldd	r24, Y+1	; 0x01
    1b94:	48 2f       	mov	r20, r24
    1b96:	50 e0       	ldi	r21, 0x00	; 0
    1b98:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9a:	28 2f       	mov	r18, r24
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	ca 01       	movw	r24, r20
    1ba0:	88 0f       	add	r24, r24
    1ba2:	99 1f       	adc	r25, r25
    1ba4:	88 0f       	add	r24, r24
    1ba6:	99 1f       	adc	r25, r25
    1ba8:	82 0f       	add	r24, r18
    1baa:	93 1f       	adc	r25, r19
    1bac:	fc 01       	movw	r30, r24
    1bae:	e0 59       	subi	r30, 0x90	; 144
    1bb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bb2:	80 81       	ld	r24, Z
    1bb4:	8b 83       	std	Y+3, r24	; 0x03
    1bb6:	0f c0       	rjmp	.+30     	; 0x1bd6 <KPD_u8GetPressedkey+0x9a>

				/*poling(busy waiting) until the key is released*/
				while(DIO_u8PIN_LOW==Local_u8PinState)
				{
					DIO_GetPinValue(KPD_PORT,Local_u8KPDROWSArr[Local_u8RowIdx],&Local_u8PinState);
    1bb8:	89 81       	ldd	r24, Y+1	; 0x01
    1bba:	88 2f       	mov	r24, r24
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	fc 01       	movw	r30, r24
    1bc0:	e8 59       	subi	r30, 0x98	; 152
    1bc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc4:	90 81       	ld	r25, Z
    1bc6:	9e 01       	movw	r18, r28
    1bc8:	2c 5f       	subi	r18, 0xFC	; 252
    1bca:	3f 4f       	sbci	r19, 0xFF	; 255
    1bcc:	83 e0       	ldi	r24, 0x03	; 3
    1bce:	69 2f       	mov	r22, r25
    1bd0:	a9 01       	movw	r20, r18
    1bd2:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <DIO_GetPinValue>
			if(DIO_u8PIN_LOW==Local_u8PinState)
			{
				Local_u8Pressedkey=Local_u8KPDArr[Local_u8RowIdx][Local_u8ColumnIdx];

				/*poling(busy waiting) until the key is released*/
				while(DIO_u8PIN_LOW==Local_u8PinState)
    1bd6:	8c 81       	ldd	r24, Y+4	; 0x04
    1bd8:	88 23       	and	r24, r24
    1bda:	71 f3       	breq	.-36     	; 0x1bb8 <KPD_u8GetPressedkey+0x7c>
				{
					DIO_GetPinValue(KPD_PORT,Local_u8KPDROWSArr[Local_u8RowIdx],&Local_u8PinState);
				}
				return Local_u8Pressedkey;
    1bdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bde:	8d 83       	std	Y+5, r24	; 0x05
    1be0:	1c c0       	rjmp	.+56     	; 0x1c1a <KPD_u8GetPressedkey+0xde>
	for(Local_u8ColumnIdx=0;Local_u8ColumnIdx<COLUMN_NUM;Local_u8ColumnIdx++)
	{
		/*Activate current column*/
		DIO_SetPinValue(KPD_PORT,Local_u8KPDColumnArr[Local_u8ColumnIdx],DIO_u8PIN_LOW);

		for(Local_u8RowIdx=0;Local_u8RowIdx<ROW_NUM;Local_u8RowIdx++)
    1be2:	89 81       	ldd	r24, Y+1	; 0x01
    1be4:	8f 5f       	subi	r24, 0xFF	; 255
    1be6:	89 83       	std	Y+1, r24	; 0x01
    1be8:	89 81       	ldd	r24, Y+1	; 0x01
    1bea:	84 30       	cpi	r24, 0x04	; 4
    1bec:	08 f4       	brcc	.+2      	; 0x1bf0 <KPD_u8GetPressedkey+0xb4>
    1bee:	bf cf       	rjmp	.-130    	; 0x1b6e <KPD_u8GetPressedkey+0x32>
				}
				return Local_u8Pressedkey;
			}
		}
		/*Deactivate current column*/
		DIO_SetPinValue(KPD_PORT,Local_u8KPDColumnArr[Local_u8ColumnIdx],DIO_u8PIN_HIGH);
    1bf0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf2:	88 2f       	mov	r24, r24
    1bf4:	90 e0       	ldi	r25, 0x00	; 0
    1bf6:	fc 01       	movw	r30, r24
    1bf8:	e4 59       	subi	r30, 0x94	; 148
    1bfa:	ff 4f       	sbci	r31, 0xFF	; 255
    1bfc:	90 81       	ld	r25, Z
    1bfe:	83 e0       	ldi	r24, 0x03	; 3
    1c00:	69 2f       	mov	r22, r25
    1c02:	41 e0       	ldi	r20, 0x01	; 1
    1c04:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

	static u8 Local_u8KPDColumnArr[COLUMN_NUM]={KPD_COLUMN0_PIN,KPD_COLUMN1_PIN,KPD_COLUMN2_PIN,KPD_COLUMN3_PIN};

	static u8 Local_u8KPDROWSArr[ROW_NUM]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};

	for(Local_u8ColumnIdx=0;Local_u8ColumnIdx<COLUMN_NUM;Local_u8ColumnIdx++)
    1c08:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0a:	8f 5f       	subi	r24, 0xFF	; 255
    1c0c:	8a 83       	std	Y+2, r24	; 0x02
    1c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c10:	84 30       	cpi	r24, 0x04	; 4
    1c12:	08 f4       	brcc	.+2      	; 0x1c16 <KPD_u8GetPressedkey+0xda>
    1c14:	9e cf       	rjmp	.-196    	; 0x1b52 <KPD_u8GetPressedkey+0x16>
			}
		}
		/*Deactivate current column*/
		DIO_SetPinValue(KPD_PORT,Local_u8KPDColumnArr[Local_u8ColumnIdx],DIO_u8PIN_HIGH);
	}
	return Local_u8Pressedkey;
    1c16:	8b 81       	ldd	r24, Y+3	; 0x03
    1c18:	8d 83       	std	Y+5, r24	; 0x05
    1c1a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1c1c:	0f 90       	pop	r0
    1c1e:	0f 90       	pop	r0
    1c20:	0f 90       	pop	r0
    1c22:	0f 90       	pop	r0
    1c24:	0f 90       	pop	r0
    1c26:	cf 91       	pop	r28
    1c28:	df 91       	pop	r29
    1c2a:	08 95       	ret

00001c2c <DAC_voidAnalogvalue>:
#include "../../lib/BIT_MATH.h"
#include "../../MCAL/DIO/DIO_interface.h"
#include "DAC_interface.h"

void DAC_voidAnalogvalue(u8 Copy_u8Value,u8 Copy_u8Port)
{
    1c2c:	df 93       	push	r29
    1c2e:	cf 93       	push	r28
    1c30:	00 d0       	rcall	.+0      	; 0x1c32 <DAC_voidAnalogvalue+0x6>
    1c32:	0f 92       	push	r0
    1c34:	cd b7       	in	r28, 0x3d	; 61
    1c36:	de b7       	in	r29, 0x3e	; 62
    1c38:	8a 83       	std	Y+2, r24	; 0x02
    1c3a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8DigetalOutput=Copy_u8Value*51;
    1c3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3e:	28 2f       	mov	r18, r24
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	83 e3       	ldi	r24, 0x33	; 51
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	ac 01       	movw	r20, r24
    1c48:	24 9f       	mul	r18, r20
    1c4a:	c0 01       	movw	r24, r0
    1c4c:	25 9f       	mul	r18, r21
    1c4e:	90 0d       	add	r25, r0
    1c50:	34 9f       	mul	r19, r20
    1c52:	90 0d       	add	r25, r0
    1c54:	11 24       	eor	r1, r1
    1c56:	89 83       	std	Y+1, r24	; 0x01
	DIO_SetPortValue(Copy_u8Port,Local_u8DigetalOutput);
    1c58:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5a:	69 81       	ldd	r22, Y+1	; 0x01
    1c5c:	0e 94 1b 0a 	call	0x1436	; 0x1436 <DIO_SetPortValue>
}
    1c60:	0f 90       	pop	r0
    1c62:	0f 90       	pop	r0
    1c64:	0f 90       	pop	r0
    1c66:	cf 91       	pop	r28
    1c68:	df 91       	pop	r29
    1c6a:	08 95       	ret

00001c6c <CLCD_voidSendCommand>:
#include <util/delay.h>



void CLCD_voidSendCommand(u8 Copy_u8Command)
{
    1c6c:	df 93       	push	r29
    1c6e:	cf 93       	push	r28
    1c70:	cd b7       	in	r28, 0x3d	; 61
    1c72:	de b7       	in	r29, 0x3e	; 62
    1c74:	2f 97       	sbiw	r28, 0x0f	; 15
    1c76:	0f b6       	in	r0, 0x3f	; 63
    1c78:	f8 94       	cli
    1c7a:	de bf       	out	0x3e, r29	; 62
    1c7c:	0f be       	out	0x3f, r0	; 63
    1c7e:	cd bf       	out	0x3d, r28	; 61
    1c80:	8f 87       	std	Y+15, r24	; 0x0f
	/*Set RS Pin Low for command*/
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_LOW);
    1c82:	83 e0       	ldi	r24, 0x03	; 3
    1c84:	60 e0       	ldi	r22, 0x00	; 0
    1c86:	40 e0       	ldi	r20, 0x00	; 0
    1c88:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

	/*Set RW Pin to low for write */
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_u8PIN_LOW);
    1c8c:	83 e0       	ldi	r24, 0x03	; 3
    1c8e:	61 e0       	ldi	r22, 0x01	; 1
    1c90:	40 e0       	ldi	r20, 0x00	; 0
    1c92:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

	/*Set command to data port */
	DIO_SetPortValue(CLCD_DATA_PORT,Copy_u8Command);
    1c96:	82 e0       	ldi	r24, 0x02	; 2
    1c98:	6f 85       	ldd	r22, Y+15	; 0x0f
    1c9a:	0e 94 1b 0a 	call	0x1436	; 0x1436 <DIO_SetPortValue>

	/*Send enable pulse*/
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    1c9e:	83 e0       	ldi	r24, 0x03	; 3
    1ca0:	62 e0       	ldi	r22, 0x02	; 2
    1ca2:	41 e0       	ldi	r20, 0x01	; 1
    1ca4:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1ca8:	80 e0       	ldi	r24, 0x00	; 0
    1caa:	90 e0       	ldi	r25, 0x00	; 0
    1cac:	a0 e0       	ldi	r26, 0x00	; 0
    1cae:	b0 e4       	ldi	r27, 0x40	; 64
    1cb0:	8b 87       	std	Y+11, r24	; 0x0b
    1cb2:	9c 87       	std	Y+12, r25	; 0x0c
    1cb4:	ad 87       	std	Y+13, r26	; 0x0d
    1cb6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cb8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cba:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cbc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cbe:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cc0:	20 e0       	ldi	r18, 0x00	; 0
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	4a ef       	ldi	r20, 0xFA	; 250
    1cc6:	54 e4       	ldi	r21, 0x44	; 68
    1cc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ccc:	dc 01       	movw	r26, r24
    1cce:	cb 01       	movw	r24, r22
    1cd0:	8f 83       	std	Y+7, r24	; 0x07
    1cd2:	98 87       	std	Y+8, r25	; 0x08
    1cd4:	a9 87       	std	Y+9, r26	; 0x09
    1cd6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cd8:	6f 81       	ldd	r22, Y+7	; 0x07
    1cda:	78 85       	ldd	r23, Y+8	; 0x08
    1cdc:	89 85       	ldd	r24, Y+9	; 0x09
    1cde:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ce0:	20 e0       	ldi	r18, 0x00	; 0
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
    1ce4:	40 e8       	ldi	r20, 0x80	; 128
    1ce6:	5f e3       	ldi	r21, 0x3F	; 63
    1ce8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cec:	88 23       	and	r24, r24
    1cee:	2c f4       	brge	.+10     	; 0x1cfa <CLCD_voidSendCommand+0x8e>
		__ticks = 1;
    1cf0:	81 e0       	ldi	r24, 0x01	; 1
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	9e 83       	std	Y+6, r25	; 0x06
    1cf6:	8d 83       	std	Y+5, r24	; 0x05
    1cf8:	3f c0       	rjmp	.+126    	; 0x1d78 <CLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    1cfa:	6f 81       	ldd	r22, Y+7	; 0x07
    1cfc:	78 85       	ldd	r23, Y+8	; 0x08
    1cfe:	89 85       	ldd	r24, Y+9	; 0x09
    1d00:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d02:	20 e0       	ldi	r18, 0x00	; 0
    1d04:	3f ef       	ldi	r19, 0xFF	; 255
    1d06:	4f e7       	ldi	r20, 0x7F	; 127
    1d08:	57 e4       	ldi	r21, 0x47	; 71
    1d0a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d0e:	18 16       	cp	r1, r24
    1d10:	4c f5       	brge	.+82     	; 0x1d64 <CLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d12:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d14:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d16:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d18:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d1a:	20 e0       	ldi	r18, 0x00	; 0
    1d1c:	30 e0       	ldi	r19, 0x00	; 0
    1d1e:	40 e2       	ldi	r20, 0x20	; 32
    1d20:	51 e4       	ldi	r21, 0x41	; 65
    1d22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d26:	dc 01       	movw	r26, r24
    1d28:	cb 01       	movw	r24, r22
    1d2a:	bc 01       	movw	r22, r24
    1d2c:	cd 01       	movw	r24, r26
    1d2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d32:	dc 01       	movw	r26, r24
    1d34:	cb 01       	movw	r24, r22
    1d36:	9e 83       	std	Y+6, r25	; 0x06
    1d38:	8d 83       	std	Y+5, r24	; 0x05
    1d3a:	0f c0       	rjmp	.+30     	; 0x1d5a <CLCD_voidSendCommand+0xee>
    1d3c:	88 ec       	ldi	r24, 0xC8	; 200
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	9c 83       	std	Y+4, r25	; 0x04
    1d42:	8b 83       	std	Y+3, r24	; 0x03
    1d44:	8b 81       	ldd	r24, Y+3	; 0x03
    1d46:	9c 81       	ldd	r25, Y+4	; 0x04
    1d48:	01 97       	sbiw	r24, 0x01	; 1
    1d4a:	f1 f7       	brne	.-4      	; 0x1d48 <CLCD_voidSendCommand+0xdc>
    1d4c:	9c 83       	std	Y+4, r25	; 0x04
    1d4e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d50:	8d 81       	ldd	r24, Y+5	; 0x05
    1d52:	9e 81       	ldd	r25, Y+6	; 0x06
    1d54:	01 97       	sbiw	r24, 0x01	; 1
    1d56:	9e 83       	std	Y+6, r25	; 0x06
    1d58:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d5e:	00 97       	sbiw	r24, 0x00	; 0
    1d60:	69 f7       	brne	.-38     	; 0x1d3c <CLCD_voidSendCommand+0xd0>
    1d62:	14 c0       	rjmp	.+40     	; 0x1d8c <CLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d64:	6f 81       	ldd	r22, Y+7	; 0x07
    1d66:	78 85       	ldd	r23, Y+8	; 0x08
    1d68:	89 85       	ldd	r24, Y+9	; 0x09
    1d6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d70:	dc 01       	movw	r26, r24
    1d72:	cb 01       	movw	r24, r22
    1d74:	9e 83       	std	Y+6, r25	; 0x06
    1d76:	8d 83       	std	Y+5, r24	; 0x05
    1d78:	8d 81       	ldd	r24, Y+5	; 0x05
    1d7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d7c:	9a 83       	std	Y+2, r25	; 0x02
    1d7e:	89 83       	std	Y+1, r24	; 0x01
    1d80:	89 81       	ldd	r24, Y+1	; 0x01
    1d82:	9a 81       	ldd	r25, Y+2	; 0x02
    1d84:	01 97       	sbiw	r24, 0x01	; 1
    1d86:	f1 f7       	brne	.-4      	; 0x1d84 <CLCD_voidSendCommand+0x118>
    1d88:	9a 83       	std	Y+2, r25	; 0x02
    1d8a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    1d8c:	83 e0       	ldi	r24, 0x03	; 3
    1d8e:	62 e0       	ldi	r22, 0x02	; 2
    1d90:	40 e0       	ldi	r20, 0x00	; 0
    1d92:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

}
    1d96:	2f 96       	adiw	r28, 0x0f	; 15
    1d98:	0f b6       	in	r0, 0x3f	; 63
    1d9a:	f8 94       	cli
    1d9c:	de bf       	out	0x3e, r29	; 62
    1d9e:	0f be       	out	0x3f, r0	; 63
    1da0:	cd bf       	out	0x3d, r28	; 61
    1da2:	cf 91       	pop	r28
    1da4:	df 91       	pop	r29
    1da6:	08 95       	ret

00001da8 <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	cd b7       	in	r28, 0x3d	; 61
    1dae:	de b7       	in	r29, 0x3e	; 62
    1db0:	2f 97       	sbiw	r28, 0x0f	; 15
    1db2:	0f b6       	in	r0, 0x3f	; 63
    1db4:	f8 94       	cli
    1db6:	de bf       	out	0x3e, r29	; 62
    1db8:	0f be       	out	0x3f, r0	; 63
    1dba:	cd bf       	out	0x3d, r28	; 61
    1dbc:	8f 87       	std	Y+15, r24	; 0x0f
	/*Set RS Pin High for data*/
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_HIGH);
    1dbe:	83 e0       	ldi	r24, 0x03	; 3
    1dc0:	60 e0       	ldi	r22, 0x00	; 0
    1dc2:	41 e0       	ldi	r20, 0x01	; 1
    1dc4:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

	/*Set RW Pin to low for write */
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_u8PIN_LOW);
    1dc8:	83 e0       	ldi	r24, 0x03	; 3
    1dca:	61 e0       	ldi	r22, 0x01	; 1
    1dcc:	40 e0       	ldi	r20, 0x00	; 0
    1dce:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

	/*Set data to data port */
	DIO_SetPortValue(CLCD_DATA_PORT,Copy_u8Data);
    1dd2:	82 e0       	ldi	r24, 0x02	; 2
    1dd4:	6f 85       	ldd	r22, Y+15	; 0x0f
    1dd6:	0e 94 1b 0a 	call	0x1436	; 0x1436 <DIO_SetPortValue>

	/*Send enable pulse*/
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    1dda:	83 e0       	ldi	r24, 0x03	; 3
    1ddc:	62 e0       	ldi	r22, 0x02	; 2
    1dde:	41 e0       	ldi	r20, 0x01	; 1
    1de0:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    1de4:	80 e0       	ldi	r24, 0x00	; 0
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	a0 e0       	ldi	r26, 0x00	; 0
    1dea:	b0 e4       	ldi	r27, 0x40	; 64
    1dec:	8b 87       	std	Y+11, r24	; 0x0b
    1dee:	9c 87       	std	Y+12, r25	; 0x0c
    1df0:	ad 87       	std	Y+13, r26	; 0x0d
    1df2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1df4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1df6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1df8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dfa:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dfc:	20 e0       	ldi	r18, 0x00	; 0
    1dfe:	30 e0       	ldi	r19, 0x00	; 0
    1e00:	4a ef       	ldi	r20, 0xFA	; 250
    1e02:	54 e4       	ldi	r21, 0x44	; 68
    1e04:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e08:	dc 01       	movw	r26, r24
    1e0a:	cb 01       	movw	r24, r22
    1e0c:	8f 83       	std	Y+7, r24	; 0x07
    1e0e:	98 87       	std	Y+8, r25	; 0x08
    1e10:	a9 87       	std	Y+9, r26	; 0x09
    1e12:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e14:	6f 81       	ldd	r22, Y+7	; 0x07
    1e16:	78 85       	ldd	r23, Y+8	; 0x08
    1e18:	89 85       	ldd	r24, Y+9	; 0x09
    1e1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e1c:	20 e0       	ldi	r18, 0x00	; 0
    1e1e:	30 e0       	ldi	r19, 0x00	; 0
    1e20:	40 e8       	ldi	r20, 0x80	; 128
    1e22:	5f e3       	ldi	r21, 0x3F	; 63
    1e24:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e28:	88 23       	and	r24, r24
    1e2a:	2c f4       	brge	.+10     	; 0x1e36 <CLCD_voidSendData+0x8e>
		__ticks = 1;
    1e2c:	81 e0       	ldi	r24, 0x01	; 1
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	9e 83       	std	Y+6, r25	; 0x06
    1e32:	8d 83       	std	Y+5, r24	; 0x05
    1e34:	3f c0       	rjmp	.+126    	; 0x1eb4 <CLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    1e36:	6f 81       	ldd	r22, Y+7	; 0x07
    1e38:	78 85       	ldd	r23, Y+8	; 0x08
    1e3a:	89 85       	ldd	r24, Y+9	; 0x09
    1e3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e3e:	20 e0       	ldi	r18, 0x00	; 0
    1e40:	3f ef       	ldi	r19, 0xFF	; 255
    1e42:	4f e7       	ldi	r20, 0x7F	; 127
    1e44:	57 e4       	ldi	r21, 0x47	; 71
    1e46:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e4a:	18 16       	cp	r1, r24
    1e4c:	4c f5       	brge	.+82     	; 0x1ea0 <CLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e4e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e50:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e52:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e54:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e56:	20 e0       	ldi	r18, 0x00	; 0
    1e58:	30 e0       	ldi	r19, 0x00	; 0
    1e5a:	40 e2       	ldi	r20, 0x20	; 32
    1e5c:	51 e4       	ldi	r21, 0x41	; 65
    1e5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e62:	dc 01       	movw	r26, r24
    1e64:	cb 01       	movw	r24, r22
    1e66:	bc 01       	movw	r22, r24
    1e68:	cd 01       	movw	r24, r26
    1e6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e6e:	dc 01       	movw	r26, r24
    1e70:	cb 01       	movw	r24, r22
    1e72:	9e 83       	std	Y+6, r25	; 0x06
    1e74:	8d 83       	std	Y+5, r24	; 0x05
    1e76:	0f c0       	rjmp	.+30     	; 0x1e96 <CLCD_voidSendData+0xee>
    1e78:	88 ec       	ldi	r24, 0xC8	; 200
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	9c 83       	std	Y+4, r25	; 0x04
    1e7e:	8b 83       	std	Y+3, r24	; 0x03
    1e80:	8b 81       	ldd	r24, Y+3	; 0x03
    1e82:	9c 81       	ldd	r25, Y+4	; 0x04
    1e84:	01 97       	sbiw	r24, 0x01	; 1
    1e86:	f1 f7       	brne	.-4      	; 0x1e84 <CLCD_voidSendData+0xdc>
    1e88:	9c 83       	std	Y+4, r25	; 0x04
    1e8a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e8c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e8e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e90:	01 97       	sbiw	r24, 0x01	; 1
    1e92:	9e 83       	std	Y+6, r25	; 0x06
    1e94:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e96:	8d 81       	ldd	r24, Y+5	; 0x05
    1e98:	9e 81       	ldd	r25, Y+6	; 0x06
    1e9a:	00 97       	sbiw	r24, 0x00	; 0
    1e9c:	69 f7       	brne	.-38     	; 0x1e78 <CLCD_voidSendData+0xd0>
    1e9e:	14 c0       	rjmp	.+40     	; 0x1ec8 <CLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ea0:	6f 81       	ldd	r22, Y+7	; 0x07
    1ea2:	78 85       	ldd	r23, Y+8	; 0x08
    1ea4:	89 85       	ldd	r24, Y+9	; 0x09
    1ea6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ea8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eac:	dc 01       	movw	r26, r24
    1eae:	cb 01       	movw	r24, r22
    1eb0:	9e 83       	std	Y+6, r25	; 0x06
    1eb2:	8d 83       	std	Y+5, r24	; 0x05
    1eb4:	8d 81       	ldd	r24, Y+5	; 0x05
    1eb6:	9e 81       	ldd	r25, Y+6	; 0x06
    1eb8:	9a 83       	std	Y+2, r25	; 0x02
    1eba:	89 83       	std	Y+1, r24	; 0x01
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec0:	01 97       	sbiw	r24, 0x01	; 1
    1ec2:	f1 f7       	brne	.-4      	; 0x1ec0 <CLCD_voidSendData+0x118>
    1ec4:	9a 83       	std	Y+2, r25	; 0x02
    1ec6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    1ec8:	83 e0       	ldi	r24, 0x03	; 3
    1eca:	62 e0       	ldi	r22, 0x02	; 2
    1ecc:	40 e0       	ldi	r20, 0x00	; 0
    1ece:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>

}
    1ed2:	2f 96       	adiw	r28, 0x0f	; 15
    1ed4:	0f b6       	in	r0, 0x3f	; 63
    1ed6:	f8 94       	cli
    1ed8:	de bf       	out	0x3e, r29	; 62
    1eda:	0f be       	out	0x3f, r0	; 63
    1edc:	cd bf       	out	0x3d, r28	; 61
    1ede:	cf 91       	pop	r28
    1ee0:	df 91       	pop	r29
    1ee2:	08 95       	ret

00001ee4 <CLCD_voidInit>:

void CLCD_voidInit(void)

{
    1ee4:	df 93       	push	r29
    1ee6:	cf 93       	push	r28
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	2e 97       	sbiw	r28, 0x0e	; 14
    1eee:	0f b6       	in	r0, 0x3f	; 63
    1ef0:	f8 94       	cli
    1ef2:	de bf       	out	0x3e, r29	; 62
    1ef4:	0f be       	out	0x3f, r0	; 63
    1ef6:	cd bf       	out	0x3d, r28	; 61
    1ef8:	80 e0       	ldi	r24, 0x00	; 0
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	a0 e2       	ldi	r26, 0x20	; 32
    1efe:	b2 e4       	ldi	r27, 0x42	; 66
    1f00:	8b 87       	std	Y+11, r24	; 0x0b
    1f02:	9c 87       	std	Y+12, r25	; 0x0c
    1f04:	ad 87       	std	Y+13, r26	; 0x0d
    1f06:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f08:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f0a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f0e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f10:	20 e0       	ldi	r18, 0x00	; 0
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	4a ef       	ldi	r20, 0xFA	; 250
    1f16:	54 e4       	ldi	r21, 0x44	; 68
    1f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	8f 83       	std	Y+7, r24	; 0x07
    1f22:	98 87       	std	Y+8, r25	; 0x08
    1f24:	a9 87       	std	Y+9, r26	; 0x09
    1f26:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f28:	6f 81       	ldd	r22, Y+7	; 0x07
    1f2a:	78 85       	ldd	r23, Y+8	; 0x08
    1f2c:	89 85       	ldd	r24, Y+9	; 0x09
    1f2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f30:	20 e0       	ldi	r18, 0x00	; 0
    1f32:	30 e0       	ldi	r19, 0x00	; 0
    1f34:	40 e8       	ldi	r20, 0x80	; 128
    1f36:	5f e3       	ldi	r21, 0x3F	; 63
    1f38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f3c:	88 23       	and	r24, r24
    1f3e:	2c f4       	brge	.+10     	; 0x1f4a <CLCD_voidInit+0x66>
		__ticks = 1;
    1f40:	81 e0       	ldi	r24, 0x01	; 1
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	9e 83       	std	Y+6, r25	; 0x06
    1f46:	8d 83       	std	Y+5, r24	; 0x05
    1f48:	3f c0       	rjmp	.+126    	; 0x1fc8 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1f4a:	6f 81       	ldd	r22, Y+7	; 0x07
    1f4c:	78 85       	ldd	r23, Y+8	; 0x08
    1f4e:	89 85       	ldd	r24, Y+9	; 0x09
    1f50:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f52:	20 e0       	ldi	r18, 0x00	; 0
    1f54:	3f ef       	ldi	r19, 0xFF	; 255
    1f56:	4f e7       	ldi	r20, 0x7F	; 127
    1f58:	57 e4       	ldi	r21, 0x47	; 71
    1f5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f5e:	18 16       	cp	r1, r24
    1f60:	4c f5       	brge	.+82     	; 0x1fb4 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f62:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f64:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f66:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f68:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	40 e2       	ldi	r20, 0x20	; 32
    1f70:	51 e4       	ldi	r21, 0x41	; 65
    1f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f76:	dc 01       	movw	r26, r24
    1f78:	cb 01       	movw	r24, r22
    1f7a:	bc 01       	movw	r22, r24
    1f7c:	cd 01       	movw	r24, r26
    1f7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f82:	dc 01       	movw	r26, r24
    1f84:	cb 01       	movw	r24, r22
    1f86:	9e 83       	std	Y+6, r25	; 0x06
    1f88:	8d 83       	std	Y+5, r24	; 0x05
    1f8a:	0f c0       	rjmp	.+30     	; 0x1faa <CLCD_voidInit+0xc6>
    1f8c:	88 ec       	ldi	r24, 0xC8	; 200
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	9c 83       	std	Y+4, r25	; 0x04
    1f92:	8b 83       	std	Y+3, r24	; 0x03
    1f94:	8b 81       	ldd	r24, Y+3	; 0x03
    1f96:	9c 81       	ldd	r25, Y+4	; 0x04
    1f98:	01 97       	sbiw	r24, 0x01	; 1
    1f9a:	f1 f7       	brne	.-4      	; 0x1f98 <CLCD_voidInit+0xb4>
    1f9c:	9c 83       	std	Y+4, r25	; 0x04
    1f9e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fa0:	8d 81       	ldd	r24, Y+5	; 0x05
    1fa2:	9e 81       	ldd	r25, Y+6	; 0x06
    1fa4:	01 97       	sbiw	r24, 0x01	; 1
    1fa6:	9e 83       	std	Y+6, r25	; 0x06
    1fa8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1faa:	8d 81       	ldd	r24, Y+5	; 0x05
    1fac:	9e 81       	ldd	r25, Y+6	; 0x06
    1fae:	00 97       	sbiw	r24, 0x00	; 0
    1fb0:	69 f7       	brne	.-38     	; 0x1f8c <CLCD_voidInit+0xa8>
    1fb2:	14 c0       	rjmp	.+40     	; 0x1fdc <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fb4:	6f 81       	ldd	r22, Y+7	; 0x07
    1fb6:	78 85       	ldd	r23, Y+8	; 0x08
    1fb8:	89 85       	ldd	r24, Y+9	; 0x09
    1fba:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc0:	dc 01       	movw	r26, r24
    1fc2:	cb 01       	movw	r24, r22
    1fc4:	9e 83       	std	Y+6, r25	; 0x06
    1fc6:	8d 83       	std	Y+5, r24	; 0x05
    1fc8:	8d 81       	ldd	r24, Y+5	; 0x05
    1fca:	9e 81       	ldd	r25, Y+6	; 0x06
    1fcc:	9a 83       	std	Y+2, r25	; 0x02
    1fce:	89 83       	std	Y+1, r24	; 0x01
    1fd0:	89 81       	ldd	r24, Y+1	; 0x01
    1fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd4:	01 97       	sbiw	r24, 0x01	; 1
    1fd6:	f1 f7       	brne	.-4      	; 0x1fd4 <CLCD_voidInit+0xf0>
    1fd8:	9a 83       	std	Y+2, r25	; 0x02
    1fda:	89 83       	std	Y+1, r24	; 0x01
	/*wait for more than 30 ms */
	_delay_ms(40);

	/* function set command : 2 line , 5*8 font size */
	CLCD_voidSendCommand(0b00111100);
    1fdc:	8c e3       	ldi	r24, 0x3C	; 60
    1fde:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>

	/* display on off control: display enable, disable cursor , no blink cursor*/
	CLCD_voidSendCommand(0b00001100);
    1fe2:	8c e0       	ldi	r24, 0x0C	; 12
    1fe4:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>

	/* clear display */
	CLCD_voidSendCommand(1);
    1fe8:	81 e0       	ldi	r24, 0x01	; 1
    1fea:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>

}
    1fee:	2e 96       	adiw	r28, 0x0e	; 14
    1ff0:	0f b6       	in	r0, 0x3f	; 63
    1ff2:	f8 94       	cli
    1ff4:	de bf       	out	0x3e, r29	; 62
    1ff6:	0f be       	out	0x3f, r0	; 63
    1ff8:	cd bf       	out	0x3d, r28	; 61
    1ffa:	cf 91       	pop	r28
    1ffc:	df 91       	pop	r29
    1ffe:	08 95       	ret

00002000 <CLCD_voidSendString>:

void CLCD_voidSendString(const char* Copy_pcString)
{
    2000:	df 93       	push	r29
    2002:	cf 93       	push	r28
    2004:	00 d0       	rcall	.+0      	; 0x2006 <CLCD_voidSendString+0x6>
    2006:	0f 92       	push	r0
    2008:	cd b7       	in	r28, 0x3d	; 61
    200a:	de b7       	in	r29, 0x3e	; 62
    200c:	9b 83       	std	Y+3, r25	; 0x03
    200e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Counter = 0;
    2010:	19 82       	std	Y+1, r1	; 0x01
    2012:	0f c0       	rjmp	.+30     	; 0x2032 <CLCD_voidSendString+0x32>
	while (Copy_pcString[Local_u8Counter] != '\0')
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter++]);
    2014:	89 81       	ldd	r24, Y+1	; 0x01
    2016:	28 2f       	mov	r18, r24
    2018:	30 e0       	ldi	r19, 0x00	; 0
    201a:	8a 81       	ldd	r24, Y+2	; 0x02
    201c:	9b 81       	ldd	r25, Y+3	; 0x03
    201e:	fc 01       	movw	r30, r24
    2020:	e2 0f       	add	r30, r18
    2022:	f3 1f       	adc	r31, r19
    2024:	90 81       	ld	r25, Z
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	8f 5f       	subi	r24, 0xFF	; 255
    202a:	89 83       	std	Y+1, r24	; 0x01
    202c:	89 2f       	mov	r24, r25
    202e:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
}

void CLCD_voidSendString(const char* Copy_pcString)
{
	u8 Local_u8Counter = 0;
	while (Copy_pcString[Local_u8Counter] != '\0')
    2032:	89 81       	ldd	r24, Y+1	; 0x01
    2034:	28 2f       	mov	r18, r24
    2036:	30 e0       	ldi	r19, 0x00	; 0
    2038:	8a 81       	ldd	r24, Y+2	; 0x02
    203a:	9b 81       	ldd	r25, Y+3	; 0x03
    203c:	fc 01       	movw	r30, r24
    203e:	e2 0f       	add	r30, r18
    2040:	f3 1f       	adc	r31, r19
    2042:	80 81       	ld	r24, Z
    2044:	88 23       	and	r24, r24
    2046:	31 f7       	brne	.-52     	; 0x2014 <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter++]);
	}
}
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	cf 91       	pop	r28
    2050:	df 91       	pop	r29
    2052:	08 95       	ret

00002054 <CLCD_voidGoToXY>:

void CLCD_voidGoToXY(u8 Copy_u8XPos,u8 Copy_u8YPos)
{
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	00 d0       	rcall	.+0      	; 0x205a <CLCD_voidGoToXY+0x6>
    205a:	0f 92       	push	r0
    205c:	cd b7       	in	r28, 0x3d	; 61
    205e:	de b7       	in	r29, 0x3e	; 62
    2060:	8a 83       	std	Y+2, r24	; 0x02
    2062:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Address;

	if(Copy_u8XPos==0)
    2064:	8a 81       	ldd	r24, Y+2	; 0x02
    2066:	88 23       	and	r24, r24
    2068:	19 f4       	brne	.+6      	; 0x2070 <CLCD_voidGoToXY+0x1c>
	{
		Local_u8Address=Copy_u8YPos;
    206a:	8b 81       	ldd	r24, Y+3	; 0x03
    206c:	89 83       	std	Y+1, r24	; 0x01
    206e:	06 c0       	rjmp	.+12     	; 0x207c <CLCD_voidGoToXY+0x28>
	}
	else if(Copy_u8XPos==1)
    2070:	8a 81       	ldd	r24, Y+2	; 0x02
    2072:	81 30       	cpi	r24, 0x01	; 1
    2074:	19 f4       	brne	.+6      	; 0x207c <CLCD_voidGoToXY+0x28>
	{
		Local_u8Address=Copy_u8YPos+0x40;
    2076:	8b 81       	ldd	r24, Y+3	; 0x03
    2078:	80 5c       	subi	r24, 0xC0	; 192
    207a:	89 83       	std	Y+1, r24	; 0x01
	}
	CLCD_voidSendCommand(Local_u8Address+ 128);
    207c:	89 81       	ldd	r24, Y+1	; 0x01
    207e:	80 58       	subi	r24, 0x80	; 128
    2080:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>
}
    2084:	0f 90       	pop	r0
    2086:	0f 90       	pop	r0
    2088:	0f 90       	pop	r0
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <CLCD_voidDisplaySpecialCharacter>:

void CLCD_voidDisplaySpecialCharacter(u8* Copy_u8ArrayPtr, u8 Copy_u8BlockNum, u8 Copy_XPos, u8 Copy_YPos)
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	cd b7       	in	r28, 0x3d	; 61
    2096:	de b7       	in	r29, 0x3e	; 62
    2098:	27 97       	sbiw	r28, 0x07	; 7
    209a:	0f b6       	in	r0, 0x3f	; 63
    209c:	f8 94       	cli
    209e:	de bf       	out	0x3e, r29	; 62
    20a0:	0f be       	out	0x3f, r0	; 63
    20a2:	cd bf       	out	0x3d, r28	; 61
    20a4:	9c 83       	std	Y+4, r25	; 0x04
    20a6:	8b 83       	std	Y+3, r24	; 0x03
    20a8:	6d 83       	std	Y+5, r22	; 0x05
    20aa:	4e 83       	std	Y+6, r20	; 0x06
    20ac:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8CGRAMAddress = 0;
    20ae:	1a 82       	std	Y+2, r1	; 0x02

	Local_u8CGRAMAddress=Copy_u8BlockNum*8;
    20b0:	8d 81       	ldd	r24, Y+5	; 0x05
    20b2:	88 2f       	mov	r24, r24
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	88 0f       	add	r24, r24
    20b8:	99 1f       	adc	r25, r25
    20ba:	88 0f       	add	r24, r24
    20bc:	99 1f       	adc	r25, r25
    20be:	88 0f       	add	r24, r24
    20c0:	99 1f       	adc	r25, r25
    20c2:	8a 83       	std	Y+2, r24	; 0x02

	CLCD_voidSendCommand(Local_u8CGRAMAddress+64);
    20c4:	8a 81       	ldd	r24, Y+2	; 0x02
    20c6:	80 5c       	subi	r24, 0xC0	; 192
    20c8:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>

	for(u8 Local_u8Counter = 0; Local_u8Counter < 8; Local_u8Counter++)
    20cc:	19 82       	std	Y+1, r1	; 0x01
    20ce:	0e c0       	rjmp	.+28     	; 0x20ec <CLCD_voidDisplaySpecialCharacter+0x5c>
	{
		CLCD_voidSendData(Copy_u8ArrayPtr[Local_u8Counter]);
    20d0:	89 81       	ldd	r24, Y+1	; 0x01
    20d2:	28 2f       	mov	r18, r24
    20d4:	30 e0       	ldi	r19, 0x00	; 0
    20d6:	8b 81       	ldd	r24, Y+3	; 0x03
    20d8:	9c 81       	ldd	r25, Y+4	; 0x04
    20da:	fc 01       	movw	r30, r24
    20dc:	e2 0f       	add	r30, r18
    20de:	f3 1f       	adc	r31, r19
    20e0:	80 81       	ld	r24, Z
    20e2:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>

	Local_u8CGRAMAddress=Copy_u8BlockNum*8;

	CLCD_voidSendCommand(Local_u8CGRAMAddress+64);

	for(u8 Local_u8Counter = 0; Local_u8Counter < 8; Local_u8Counter++)
    20e6:	89 81       	ldd	r24, Y+1	; 0x01
    20e8:	8f 5f       	subi	r24, 0xFF	; 255
    20ea:	89 83       	std	Y+1, r24	; 0x01
    20ec:	89 81       	ldd	r24, Y+1	; 0x01
    20ee:	88 30       	cpi	r24, 0x08	; 8
    20f0:	78 f3       	brcs	.-34     	; 0x20d0 <CLCD_voidDisplaySpecialCharacter+0x40>
	{
		CLCD_voidSendData(Copy_u8ArrayPtr[Local_u8Counter]);
	}

	CLCD_voidGoToXY(Copy_XPos,Copy_YPos);
    20f2:	8e 81       	ldd	r24, Y+6	; 0x06
    20f4:	6f 81       	ldd	r22, Y+7	; 0x07
    20f6:	0e 94 2a 10 	call	0x2054	; 0x2054 <CLCD_voidGoToXY>

	CLCD_voidSendData(Copy_u8BlockNum);
    20fa:	8d 81       	ldd	r24, Y+5	; 0x05
    20fc:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
}
    2100:	27 96       	adiw	r28, 0x07	; 7
    2102:	0f b6       	in	r0, 0x3f	; 63
    2104:	f8 94       	cli
    2106:	de bf       	out	0x3e, r29	; 62
    2108:	0f be       	out	0x3f, r0	; 63
    210a:	cd bf       	out	0x3d, r28	; 61
    210c:	cf 91       	pop	r28
    210e:	df 91       	pop	r29
    2110:	08 95       	ret

00002112 <CLCD_voidDisplayNumber>:

void CLCD_voidDisplayNumber(u32 Copy_u32Number)
{
    2112:	df 93       	push	r29
    2114:	cf 93       	push	r28
    2116:	cd b7       	in	r28, 0x3d	; 61
    2118:	de b7       	in	r29, 0x3e	; 62
    211a:	65 97       	sbiw	r28, 0x15	; 21
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	f8 94       	cli
    2120:	de bf       	out	0x3e, r29	; 62
    2122:	0f be       	out	0x3f, r0	; 63
    2124:	cd bf       	out	0x3d, r28	; 61
    2126:	6a 87       	std	Y+10, r22	; 0x0a
    2128:	7b 87       	std	Y+11, r23	; 0x0b
    212a:	8c 87       	std	Y+12, r24	; 0x0c
    212c:	9d 87       	std	Y+13, r25	; 0x0d
			case 8: CLCD_voidSendData('8'); break;
			case 9: CLCD_voidSendData('9'); break;
		}
	}
	}
}
    212e:	2d b7       	in	r18, 0x3d	; 61
    2130:	3e b7       	in	r19, 0x3e	; 62
    2132:	3d 8b       	std	Y+21, r19	; 0x15
    2134:	2c 8b       	std	Y+20, r18	; 0x14
	CLCD_voidSendData(Copy_u8BlockNum);
}

void CLCD_voidDisplayNumber(u32 Copy_u32Number)
{
	if (Copy_u32Number == 0)
    2136:	8a 85       	ldd	r24, Y+10	; 0x0a
    2138:	9b 85       	ldd	r25, Y+11	; 0x0b
    213a:	ac 85       	ldd	r26, Y+12	; 0x0c
    213c:	bd 85       	ldd	r27, Y+13	; 0x0d
    213e:	00 97       	sbiw	r24, 0x00	; 0
    2140:	a1 05       	cpc	r26, r1
    2142:	b1 05       	cpc	r27, r1
    2144:	21 f4       	brne	.+8      	; 0x214e <CLCD_voidDisplayNumber+0x3c>
	{
		CLCD_voidSendData('0');
    2146:	80 e3       	ldi	r24, 0x30	; 48
    2148:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    214c:	13 c1       	rjmp	.+550    	; 0x2374 <CLCD_voidDisplayNumber+0x262>
    214e:	8d b7       	in	r24, 0x3d	; 61
    2150:	9e b7       	in	r25, 0x3e	; 62
    2152:	9f 87       	std	Y+15, r25	; 0x0f
    2154:	8e 87       	std	Y+14, r24	; 0x0e
	}
	else
	{
	u8 Local_u8Digit = 0, Local_u8Counter = 0, Local_u8digitCount = 0;;
    2156:	1f 82       	std	Y+7, r1	; 0x07
    2158:	1e 82       	std	Y+6, r1	; 0x06
    215a:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Temp =  Copy_u32Number;
    215c:	8a 85       	ldd	r24, Y+10	; 0x0a
    215e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2160:	ac 85       	ldd	r26, Y+12	; 0x0c
    2162:	bd 85       	ldd	r27, Y+13	; 0x0d
    2164:	89 83       	std	Y+1, r24	; 0x01
    2166:	9a 83       	std	Y+2, r25	; 0x02
    2168:	ab 83       	std	Y+3, r26	; 0x03
    216a:	bc 83       	std	Y+4, r27	; 0x04
	do {
		Local_u8digitCount++;
    216c:	8d 81       	ldd	r24, Y+5	; 0x05
    216e:	8f 5f       	subi	r24, 0xFF	; 255
    2170:	8d 83       	std	Y+5, r24	; 0x05
		Local_u32Temp /= 10;
    2172:	89 81       	ldd	r24, Y+1	; 0x01
    2174:	9a 81       	ldd	r25, Y+2	; 0x02
    2176:	ab 81       	ldd	r26, Y+3	; 0x03
    2178:	bc 81       	ldd	r27, Y+4	; 0x04
    217a:	2a e0       	ldi	r18, 0x0A	; 10
    217c:	30 e0       	ldi	r19, 0x00	; 0
    217e:	40 e0       	ldi	r20, 0x00	; 0
    2180:	50 e0       	ldi	r21, 0x00	; 0
    2182:	bc 01       	movw	r22, r24
    2184:	cd 01       	movw	r24, r26
    2186:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <__udivmodsi4>
    218a:	da 01       	movw	r26, r20
    218c:	c9 01       	movw	r24, r18
    218e:	89 83       	std	Y+1, r24	; 0x01
    2190:	9a 83       	std	Y+2, r25	; 0x02
    2192:	ab 83       	std	Y+3, r26	; 0x03
    2194:	bc 83       	std	Y+4, r27	; 0x04
	} while (Local_u32Temp != 0);
    2196:	89 81       	ldd	r24, Y+1	; 0x01
    2198:	9a 81       	ldd	r25, Y+2	; 0x02
    219a:	ab 81       	ldd	r26, Y+3	; 0x03
    219c:	bc 81       	ldd	r27, Y+4	; 0x04
    219e:	00 97       	sbiw	r24, 0x00	; 0
    21a0:	a1 05       	cpc	r26, r1
    21a2:	b1 05       	cpc	r27, r1
    21a4:	19 f7       	brne	.-58     	; 0x216c <CLCD_voidDisplayNumber+0x5a>

	u8 Local_u8ArrDigits[Local_u8digitCount];
    21a6:	8d 81       	ldd	r24, Y+5	; 0x05
    21a8:	88 2f       	mov	r24, r24
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	2d b7       	in	r18, 0x3d	; 61
    21ae:	3e b7       	in	r19, 0x3e	; 62
    21b0:	28 1b       	sub	r18, r24
    21b2:	39 0b       	sbc	r19, r25
    21b4:	0f b6       	in	r0, 0x3f	; 63
    21b6:	f8 94       	cli
    21b8:	3e bf       	out	0x3e, r19	; 62
    21ba:	0f be       	out	0x3f, r0	; 63
    21bc:	2d bf       	out	0x3d, r18	; 61
    21be:	8d b7       	in	r24, 0x3d	; 61
    21c0:	9e b7       	in	r25, 0x3e	; 62
    21c2:	01 96       	adiw	r24, 0x01	; 1
    21c4:	9b 8b       	std	Y+19, r25	; 0x13
    21c6:	8a 8b       	std	Y+18, r24	; 0x12
    21c8:	8a 89       	ldd	r24, Y+18	; 0x12
    21ca:	9b 89       	ldd	r25, Y+19	; 0x13
    21cc:	00 96       	adiw	r24, 0x00	; 0
    21ce:	9b 8b       	std	Y+19, r25	; 0x13
    21d0:	8a 8b       	std	Y+18, r24	; 0x12
    21d2:	2a 89       	ldd	r18, Y+18	; 0x12
    21d4:	3b 89       	ldd	r19, Y+19	; 0x13
    21d6:	39 87       	std	Y+9, r19	; 0x09
    21d8:	28 87       	std	Y+8, r18	; 0x08
    21da:	2e c0       	rjmp	.+92     	; 0x2238 <CLCD_voidDisplayNumber+0x126>

	while (Copy_u32Number != 0 && Local_u8Counter < Local_u8digitCount)
	{
		Local_u8Digit = Copy_u32Number % 10;
    21dc:	8a 85       	ldd	r24, Y+10	; 0x0a
    21de:	9b 85       	ldd	r25, Y+11	; 0x0b
    21e0:	ac 85       	ldd	r26, Y+12	; 0x0c
    21e2:	bd 85       	ldd	r27, Y+13	; 0x0d
    21e4:	2a e0       	ldi	r18, 0x0A	; 10
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	40 e0       	ldi	r20, 0x00	; 0
    21ea:	50 e0       	ldi	r21, 0x00	; 0
    21ec:	bc 01       	movw	r22, r24
    21ee:	cd 01       	movw	r24, r26
    21f0:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <__udivmodsi4>
    21f4:	dc 01       	movw	r26, r24
    21f6:	cb 01       	movw	r24, r22
    21f8:	8f 83       	std	Y+7, r24	; 0x07
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
    21fa:	8e 81       	ldd	r24, Y+6	; 0x06
    21fc:	28 2f       	mov	r18, r24
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	88 85       	ldd	r24, Y+8	; 0x08
    2202:	99 85       	ldd	r25, Y+9	; 0x09
    2204:	fc 01       	movw	r30, r24
    2206:	e2 0f       	add	r30, r18
    2208:	f3 1f       	adc	r31, r19
    220a:	8f 81       	ldd	r24, Y+7	; 0x07
    220c:	80 83       	st	Z, r24
		Local_u8Counter++;
    220e:	8e 81       	ldd	r24, Y+6	; 0x06
    2210:	8f 5f       	subi	r24, 0xFF	; 255
    2212:	8e 83       	std	Y+6, r24	; 0x06
		Copy_u32Number = Copy_u32Number / 10;
    2214:	8a 85       	ldd	r24, Y+10	; 0x0a
    2216:	9b 85       	ldd	r25, Y+11	; 0x0b
    2218:	ac 85       	ldd	r26, Y+12	; 0x0c
    221a:	bd 85       	ldd	r27, Y+13	; 0x0d
    221c:	2a e0       	ldi	r18, 0x0A	; 10
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	40 e0       	ldi	r20, 0x00	; 0
    2222:	50 e0       	ldi	r21, 0x00	; 0
    2224:	bc 01       	movw	r22, r24
    2226:	cd 01       	movw	r24, r26
    2228:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <__udivmodsi4>
    222c:	da 01       	movw	r26, r20
    222e:	c9 01       	movw	r24, r18
    2230:	8a 87       	std	Y+10, r24	; 0x0a
    2232:	9b 87       	std	Y+11, r25	; 0x0b
    2234:	ac 87       	std	Y+12, r26	; 0x0c
    2236:	bd 87       	std	Y+13, r27	; 0x0d
		Local_u32Temp /= 10;
	} while (Local_u32Temp != 0);

	u8 Local_u8ArrDigits[Local_u8digitCount];

	while (Copy_u32Number != 0 && Local_u8Counter < Local_u8digitCount)
    2238:	8a 85       	ldd	r24, Y+10	; 0x0a
    223a:	9b 85       	ldd	r25, Y+11	; 0x0b
    223c:	ac 85       	ldd	r26, Y+12	; 0x0c
    223e:	bd 85       	ldd	r27, Y+13	; 0x0d
    2240:	00 97       	sbiw	r24, 0x00	; 0
    2242:	a1 05       	cpc	r26, r1
    2244:	b1 05       	cpc	r27, r1
    2246:	21 f0       	breq	.+8      	; 0x2250 <CLCD_voidDisplayNumber+0x13e>
    2248:	9e 81       	ldd	r25, Y+6	; 0x06
    224a:	8d 81       	ldd	r24, Y+5	; 0x05
    224c:	98 17       	cp	r25, r24
    224e:	30 f2       	brcs	.-116    	; 0x21dc <CLCD_voidDisplayNumber+0xca>
		Local_u8Digit = Copy_u32Number % 10;
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
		Local_u8Counter++;
		Copy_u32Number = Copy_u32Number / 10;
	}
	Local_u8digitCount--;
    2250:	8d 81       	ldd	r24, Y+5	; 0x05
    2252:	81 50       	subi	r24, 0x01	; 1
    2254:	8d 83       	std	Y+5, r24	; 0x05
	for (Local_u8Counter = 0 ; Local_u8Counter <= Local_u8digitCount ; Local_u8Counter++)
    2256:	1e 82       	std	Y+6, r1	; 0x06
    2258:	81 c0       	rjmp	.+258    	; 0x235c <CLCD_voidDisplayNumber+0x24a>
	{

		switch (Local_u8ArrDigits[Local_u8digitCount - Local_u8Counter])
    225a:	8d 81       	ldd	r24, Y+5	; 0x05
    225c:	28 2f       	mov	r18, r24
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	8e 81       	ldd	r24, Y+6	; 0x06
    2262:	88 2f       	mov	r24, r24
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	28 1b       	sub	r18, r24
    2268:	39 0b       	sbc	r19, r25
    226a:	88 85       	ldd	r24, Y+8	; 0x08
    226c:	99 85       	ldd	r25, Y+9	; 0x09
    226e:	fc 01       	movw	r30, r24
    2270:	e2 0f       	add	r30, r18
    2272:	f3 1f       	adc	r31, r19
    2274:	80 81       	ld	r24, Z
    2276:	28 2f       	mov	r18, r24
    2278:	30 e0       	ldi	r19, 0x00	; 0
    227a:	39 8b       	std	Y+17, r19	; 0x11
    227c:	28 8b       	std	Y+16, r18	; 0x10
    227e:	88 89       	ldd	r24, Y+16	; 0x10
    2280:	99 89       	ldd	r25, Y+17	; 0x11
    2282:	84 30       	cpi	r24, 0x04	; 4
    2284:	91 05       	cpc	r25, r1
    2286:	09 f4       	brne	.+2      	; 0x228a <CLCD_voidDisplayNumber+0x178>
    2288:	4f c0       	rjmp	.+158    	; 0x2328 <CLCD_voidDisplayNumber+0x216>
    228a:	28 89       	ldd	r18, Y+16	; 0x10
    228c:	39 89       	ldd	r19, Y+17	; 0x11
    228e:	25 30       	cpi	r18, 0x05	; 5
    2290:	31 05       	cpc	r19, r1
    2292:	d4 f4       	brge	.+52     	; 0x22c8 <CLCD_voidDisplayNumber+0x1b6>
    2294:	88 89       	ldd	r24, Y+16	; 0x10
    2296:	99 89       	ldd	r25, Y+17	; 0x11
    2298:	81 30       	cpi	r24, 0x01	; 1
    229a:	91 05       	cpc	r25, r1
    229c:	c9 f1       	breq	.+114    	; 0x2310 <CLCD_voidDisplayNumber+0x1fe>
    229e:	28 89       	ldd	r18, Y+16	; 0x10
    22a0:	39 89       	ldd	r19, Y+17	; 0x11
    22a2:	22 30       	cpi	r18, 0x02	; 2
    22a4:	31 05       	cpc	r19, r1
    22a6:	2c f4       	brge	.+10     	; 0x22b2 <CLCD_voidDisplayNumber+0x1a0>
    22a8:	88 89       	ldd	r24, Y+16	; 0x10
    22aa:	99 89       	ldd	r25, Y+17	; 0x11
    22ac:	00 97       	sbiw	r24, 0x00	; 0
    22ae:	61 f1       	breq	.+88     	; 0x2308 <CLCD_voidDisplayNumber+0x1f6>
    22b0:	52 c0       	rjmp	.+164    	; 0x2356 <CLCD_voidDisplayNumber+0x244>
    22b2:	28 89       	ldd	r18, Y+16	; 0x10
    22b4:	39 89       	ldd	r19, Y+17	; 0x11
    22b6:	22 30       	cpi	r18, 0x02	; 2
    22b8:	31 05       	cpc	r19, r1
    22ba:	71 f1       	breq	.+92     	; 0x2318 <CLCD_voidDisplayNumber+0x206>
    22bc:	88 89       	ldd	r24, Y+16	; 0x10
    22be:	99 89       	ldd	r25, Y+17	; 0x11
    22c0:	83 30       	cpi	r24, 0x03	; 3
    22c2:	91 05       	cpc	r25, r1
    22c4:	69 f1       	breq	.+90     	; 0x2320 <CLCD_voidDisplayNumber+0x20e>
    22c6:	47 c0       	rjmp	.+142    	; 0x2356 <CLCD_voidDisplayNumber+0x244>
    22c8:	28 89       	ldd	r18, Y+16	; 0x10
    22ca:	39 89       	ldd	r19, Y+17	; 0x11
    22cc:	27 30       	cpi	r18, 0x07	; 7
    22ce:	31 05       	cpc	r19, r1
    22d0:	b9 f1       	breq	.+110    	; 0x2340 <CLCD_voidDisplayNumber+0x22e>
    22d2:	88 89       	ldd	r24, Y+16	; 0x10
    22d4:	99 89       	ldd	r25, Y+17	; 0x11
    22d6:	88 30       	cpi	r24, 0x08	; 8
    22d8:	91 05       	cpc	r25, r1
    22da:	5c f4       	brge	.+22     	; 0x22f2 <CLCD_voidDisplayNumber+0x1e0>
    22dc:	28 89       	ldd	r18, Y+16	; 0x10
    22de:	39 89       	ldd	r19, Y+17	; 0x11
    22e0:	25 30       	cpi	r18, 0x05	; 5
    22e2:	31 05       	cpc	r19, r1
    22e4:	29 f1       	breq	.+74     	; 0x2330 <CLCD_voidDisplayNumber+0x21e>
    22e6:	88 89       	ldd	r24, Y+16	; 0x10
    22e8:	99 89       	ldd	r25, Y+17	; 0x11
    22ea:	86 30       	cpi	r24, 0x06	; 6
    22ec:	91 05       	cpc	r25, r1
    22ee:	21 f1       	breq	.+72     	; 0x2338 <CLCD_voidDisplayNumber+0x226>
    22f0:	32 c0       	rjmp	.+100    	; 0x2356 <CLCD_voidDisplayNumber+0x244>
    22f2:	28 89       	ldd	r18, Y+16	; 0x10
    22f4:	39 89       	ldd	r19, Y+17	; 0x11
    22f6:	28 30       	cpi	r18, 0x08	; 8
    22f8:	31 05       	cpc	r19, r1
    22fa:	31 f1       	breq	.+76     	; 0x2348 <CLCD_voidDisplayNumber+0x236>
    22fc:	88 89       	ldd	r24, Y+16	; 0x10
    22fe:	99 89       	ldd	r25, Y+17	; 0x11
    2300:	89 30       	cpi	r24, 0x09	; 9
    2302:	91 05       	cpc	r25, r1
    2304:	29 f1       	breq	.+74     	; 0x2350 <CLCD_voidDisplayNumber+0x23e>
    2306:	27 c0       	rjmp	.+78     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
		{
			case 0: CLCD_voidSendData('0'); break;
    2308:	80 e3       	ldi	r24, 0x30	; 48
    230a:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    230e:	23 c0       	rjmp	.+70     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 1: CLCD_voidSendData('1'); break;
    2310:	81 e3       	ldi	r24, 0x31	; 49
    2312:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    2316:	1f c0       	rjmp	.+62     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 2: CLCD_voidSendData('2'); break;
    2318:	82 e3       	ldi	r24, 0x32	; 50
    231a:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    231e:	1b c0       	rjmp	.+54     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 3: CLCD_voidSendData('3'); break;
    2320:	83 e3       	ldi	r24, 0x33	; 51
    2322:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    2326:	17 c0       	rjmp	.+46     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 4: CLCD_voidSendData('4'); break;
    2328:	84 e3       	ldi	r24, 0x34	; 52
    232a:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    232e:	13 c0       	rjmp	.+38     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 5: CLCD_voidSendData('5'); break;
    2330:	85 e3       	ldi	r24, 0x35	; 53
    2332:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    2336:	0f c0       	rjmp	.+30     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 6: CLCD_voidSendData('6'); break;
    2338:	86 e3       	ldi	r24, 0x36	; 54
    233a:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    233e:	0b c0       	rjmp	.+22     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 7: CLCD_voidSendData('7'); break;
    2340:	87 e3       	ldi	r24, 0x37	; 55
    2342:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    2346:	07 c0       	rjmp	.+14     	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 8: CLCD_voidSendData('8'); break;
    2348:	88 e3       	ldi	r24, 0x38	; 56
    234a:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
    234e:	03 c0       	rjmp	.+6      	; 0x2356 <CLCD_voidDisplayNumber+0x244>
			case 9: CLCD_voidSendData('9'); break;
    2350:	89 e3       	ldi	r24, 0x39	; 57
    2352:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <CLCD_voidSendData>
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
		Local_u8Counter++;
		Copy_u32Number = Copy_u32Number / 10;
	}
	Local_u8digitCount--;
	for (Local_u8Counter = 0 ; Local_u8Counter <= Local_u8digitCount ; Local_u8Counter++)
    2356:	8e 81       	ldd	r24, Y+6	; 0x06
    2358:	8f 5f       	subi	r24, 0xFF	; 255
    235a:	8e 83       	std	Y+6, r24	; 0x06
    235c:	9e 81       	ldd	r25, Y+6	; 0x06
    235e:	8d 81       	ldd	r24, Y+5	; 0x05
    2360:	89 17       	cp	r24, r25
    2362:	08 f0       	brcs	.+2      	; 0x2366 <CLCD_voidDisplayNumber+0x254>
    2364:	7a cf       	rjmp	.-268    	; 0x225a <CLCD_voidDisplayNumber+0x148>
    2366:	2e 85       	ldd	r18, Y+14	; 0x0e
    2368:	3f 85       	ldd	r19, Y+15	; 0x0f
    236a:	0f b6       	in	r0, 0x3f	; 63
    236c:	f8 94       	cli
    236e:	3e bf       	out	0x3e, r19	; 62
    2370:	0f be       	out	0x3f, r0	; 63
    2372:	2d bf       	out	0x3d, r18	; 61
			case 8: CLCD_voidSendData('8'); break;
			case 9: CLCD_voidSendData('9'); break;
		}
	}
	}
}
    2374:	8c 89       	ldd	r24, Y+20	; 0x14
    2376:	9d 89       	ldd	r25, Y+21	; 0x15
    2378:	0f b6       	in	r0, 0x3f	; 63
    237a:	f8 94       	cli
    237c:	9e bf       	out	0x3e, r25	; 62
    237e:	0f be       	out	0x3f, r0	; 63
    2380:	8d bf       	out	0x3d, r24	; 61
    2382:	65 96       	adiw	r28, 0x15	; 21
    2384:	0f b6       	in	r0, 0x3f	; 63
    2386:	f8 94       	cli
    2388:	de bf       	out	0x3e, r29	; 62
    238a:	0f be       	out	0x3f, r0	; 63
    238c:	cd bf       	out	0x3d, r28	; 61
    238e:	cf 91       	pop	r28
    2390:	df 91       	pop	r29
    2392:	08 95       	ret

00002394 <CLCD_voidClearLCD>:

void CLCD_voidClearLCD(void)
{
    2394:	df 93       	push	r29
    2396:	cf 93       	push	r28
    2398:	cd b7       	in	r28, 0x3d	; 61
    239a:	de b7       	in	r29, 0x3e	; 62
	CLCD_voidSendCommand(CLCD_CLEAR_CMD);
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <CLCD_voidSendCommand>
}
    23a2:	cf 91       	pop	r28
    23a4:	df 91       	pop	r29
    23a6:	08 95       	ret

000023a8 <_7SEGMENT_u8ShowNumber>:
* @param _7SEGMENT Pointer to the _7SEGMENT_T structure.
* @param copy_u8number The number to be displayed (0-9).
* @return Status indicating success (0) or failure (1).
*/
u8 _7SEGMENT_u8ShowNumber(const _7SEGMENT_T  *_7SEGMENT, const u8 copy_u8number)
{
    23a8:	df 93       	push	r29
    23aa:	cf 93       	push	r28
    23ac:	cd b7       	in	r28, 0x3d	; 61
    23ae:	de b7       	in	r29, 0x3e	; 62
    23b0:	2b 97       	sbiw	r28, 0x0b	; 11
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	9c 83       	std	Y+4, r25	; 0x04
    23be:	8b 83       	std	Y+3, r24	; 0x03
    23c0:	6d 83       	std	Y+5, r22	; 0x05
	u8 local_u8error = 0;
    23c2:	1a 82       	std	Y+2, r1	; 0x02
	s8 i = 0;
    23c4:	19 82       	std	Y+1, r1	; 0x01
	if ((_7SEGMENT != NULL) && (_7SEGMENT->_7SEGMENT_u8port <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8enablepin < DIO_u8PIN7) && (_7SEGMENT->_7SEGMENT_u8enableport <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8commontype < 2) && (copy_u8number < 10)  )
    23c6:	8b 81       	ldd	r24, Y+3	; 0x03
    23c8:	9c 81       	ldd	r25, Y+4	; 0x04
    23ca:	00 97       	sbiw	r24, 0x00	; 0
    23cc:	09 f4       	brne	.+2      	; 0x23d0 <_7SEGMENT_u8ShowNumber+0x28>
    23ce:	13 c1       	rjmp	.+550    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
    23d0:	eb 81       	ldd	r30, Y+3	; 0x03
    23d2:	fc 81       	ldd	r31, Y+4	; 0x04
    23d4:	80 81       	ld	r24, Z
    23d6:	84 30       	cpi	r24, 0x04	; 4
    23d8:	08 f0       	brcs	.+2      	; 0x23dc <_7SEGMENT_u8ShowNumber+0x34>
    23da:	0d c1       	rjmp	.+538    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
    23dc:	eb 81       	ldd	r30, Y+3	; 0x03
    23de:	fc 81       	ldd	r31, Y+4	; 0x04
    23e0:	82 81       	ldd	r24, Z+2	; 0x02
    23e2:	87 30       	cpi	r24, 0x07	; 7
    23e4:	08 f0       	brcs	.+2      	; 0x23e8 <_7SEGMENT_u8ShowNumber+0x40>
    23e6:	07 c1       	rjmp	.+526    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
    23e8:	eb 81       	ldd	r30, Y+3	; 0x03
    23ea:	fc 81       	ldd	r31, Y+4	; 0x04
    23ec:	81 81       	ldd	r24, Z+1	; 0x01
    23ee:	84 30       	cpi	r24, 0x04	; 4
    23f0:	08 f0       	brcs	.+2      	; 0x23f4 <_7SEGMENT_u8ShowNumber+0x4c>
    23f2:	01 c1       	rjmp	.+514    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
    23f4:	eb 81       	ldd	r30, Y+3	; 0x03
    23f6:	fc 81       	ldd	r31, Y+4	; 0x04
    23f8:	83 81       	ldd	r24, Z+3	; 0x03
    23fa:	82 30       	cpi	r24, 0x02	; 2
    23fc:	08 f0       	brcs	.+2      	; 0x2400 <_7SEGMENT_u8ShowNumber+0x58>
    23fe:	fb c0       	rjmp	.+502    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
    2400:	8d 81       	ldd	r24, Y+5	; 0x05
    2402:	8a 30       	cpi	r24, 0x0A	; 10
    2404:	08 f0       	brcs	.+2      	; 0x2408 <_7SEGMENT_u8ShowNumber+0x60>
    2406:	f7 c0       	rjmp	.+494    	; 0x25f6 <_7SEGMENT_u8ShowNumber+0x24e>
	{

		switch (_7SEGMENT->_7SEGMENT_u8Decoders)
    2408:	eb 81       	ldd	r30, Y+3	; 0x03
    240a:	fc 81       	ldd	r31, Y+4	; 0x04
    240c:	84 81       	ldd	r24, Z+4	; 0x04
    240e:	28 2f       	mov	r18, r24
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	3b 87       	std	Y+11, r19	; 0x0b
    2414:	2a 87       	std	Y+10, r18	; 0x0a
    2416:	4a 85       	ldd	r20, Y+10	; 0x0a
    2418:	5b 85       	ldd	r21, Y+11	; 0x0b
    241a:	41 15       	cp	r20, r1
    241c:	51 05       	cpc	r21, r1
    241e:	09 f4       	brne	.+2      	; 0x2422 <_7SEGMENT_u8ShowNumber+0x7a>
    2420:	a2 c0       	rjmp	.+324    	; 0x2566 <_7SEGMENT_u8ShowNumber+0x1be>
    2422:	8a 85       	ldd	r24, Y+10	; 0x0a
    2424:	9b 85       	ldd	r25, Y+11	; 0x0b
    2426:	81 30       	cpi	r24, 0x01	; 1
    2428:	91 05       	cpc	r25, r1
    242a:	09 f0       	breq	.+2      	; 0x242e <_7SEGMENT_u8ShowNumber+0x86>
    242c:	e1 c0       	rjmp	.+450    	; 0x25f0 <_7SEGMENT_u8ShowNumber+0x248>
		{
			case _7SEGMENT_u8Decoder:
			if ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin < 5))
    242e:	eb 81       	ldd	r30, Y+3	; 0x03
    2430:	fc 81       	ldd	r31, Y+4	; 0x04
    2432:	85 81       	ldd	r24, Z+5	; 0x05
    2434:	85 30       	cpi	r24, 0x05	; 5
    2436:	08 f0       	brcs	.+2      	; 0x243a <_7SEGMENT_u8ShowNumber+0x92>
    2438:	93 c0       	rjmp	.+294    	; 0x2560 <_7SEGMENT_u8ShowNumber+0x1b8>
			{
				switch (_7SEGMENT->_7SEGMENT_u8commontype)
    243a:	eb 81       	ldd	r30, Y+3	; 0x03
    243c:	fc 81       	ldd	r31, Y+4	; 0x04
    243e:	83 81       	ldd	r24, Z+3	; 0x03
    2440:	28 2f       	mov	r18, r24
    2442:	30 e0       	ldi	r19, 0x00	; 0
    2444:	39 87       	std	Y+9, r19	; 0x09
    2446:	28 87       	std	Y+8, r18	; 0x08
    2448:	48 85       	ldd	r20, Y+8	; 0x08
    244a:	59 85       	ldd	r21, Y+9	; 0x09
    244c:	41 15       	cp	r20, r1
    244e:	51 05       	cpc	r21, r1
    2450:	09 f4       	brne	.+2      	; 0x2454 <_7SEGMENT_u8ShowNumber+0xac>
    2452:	46 c0       	rjmp	.+140    	; 0x24e0 <_7SEGMENT_u8ShowNumber+0x138>
    2454:	88 85       	ldd	r24, Y+8	; 0x08
    2456:	99 85       	ldd	r25, Y+9	; 0x09
    2458:	81 30       	cpi	r24, 0x01	; 1
    245a:	91 05       	cpc	r25, r1
    245c:	09 f0       	breq	.+2      	; 0x2460 <_7SEGMENT_u8ShowNumber+0xb8>
    245e:	cd c0       	rjmp	.+410    	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
				{
					case _7SEGMENT_u8COMMONCATHODE:
					DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_LOW);
    2460:	eb 81       	ldd	r30, Y+3	; 0x03
    2462:	fc 81       	ldd	r31, Y+4	; 0x04
    2464:	81 81       	ldd	r24, Z+1	; 0x01
    2466:	eb 81       	ldd	r30, Y+3	; 0x03
    2468:	fc 81       	ldd	r31, Y+4	; 0x04
    246a:	92 81       	ldd	r25, Z+2	; 0x02
    246c:	69 2f       	mov	r22, r25
    246e:	40 e0       	ldi	r20, 0x00	; 0
    2470:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
					for (i=0;i<4;i++)
    2474:	19 82       	std	Y+1, r1	; 0x01
    2476:	30 c0       	rjmp	.+96     	; 0x24d8 <_7SEGMENT_u8ShowNumber+0x130>
					{
						if ((copy_u8number & (1 <<i)))
    2478:	8d 81       	ldd	r24, Y+5	; 0x05
    247a:	28 2f       	mov	r18, r24
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	89 81       	ldd	r24, Y+1	; 0x01
    2480:	99 27       	eor	r25, r25
    2482:	87 fd       	sbrc	r24, 7
    2484:	90 95       	com	r25
    2486:	a9 01       	movw	r20, r18
    2488:	02 c0       	rjmp	.+4      	; 0x248e <_7SEGMENT_u8ShowNumber+0xe6>
    248a:	55 95       	asr	r21
    248c:	47 95       	ror	r20
    248e:	8a 95       	dec	r24
    2490:	e2 f7       	brpl	.-8      	; 0x248a <_7SEGMENT_u8ShowNumber+0xe2>
    2492:	ca 01       	movw	r24, r20
    2494:	81 70       	andi	r24, 0x01	; 1
    2496:	90 70       	andi	r25, 0x00	; 0
    2498:	88 23       	and	r24, r24
    249a:	71 f0       	breq	.+28     	; 0x24b8 <_7SEGMENT_u8ShowNumber+0x110>
						{
							DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_HIGH);
    249c:	eb 81       	ldd	r30, Y+3	; 0x03
    249e:	fc 81       	ldd	r31, Y+4	; 0x04
    24a0:	20 81       	ld	r18, Z
    24a2:	eb 81       	ldd	r30, Y+3	; 0x03
    24a4:	fc 81       	ldd	r31, Y+4	; 0x04
    24a6:	95 81       	ldd	r25, Z+5	; 0x05
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	98 0f       	add	r25, r24
    24ac:	82 2f       	mov	r24, r18
    24ae:	69 2f       	mov	r22, r25
    24b0:	41 e0       	ldi	r20, 0x01	; 1
    24b2:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    24b6:	0d c0       	rjmp	.+26     	; 0x24d2 <_7SEGMENT_u8ShowNumber+0x12a>
						}
						else
						{
							DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_LOW);
    24b8:	eb 81       	ldd	r30, Y+3	; 0x03
    24ba:	fc 81       	ldd	r31, Y+4	; 0x04
    24bc:	20 81       	ld	r18, Z
    24be:	eb 81       	ldd	r30, Y+3	; 0x03
    24c0:	fc 81       	ldd	r31, Y+4	; 0x04
    24c2:	95 81       	ldd	r25, Z+5	; 0x05
    24c4:	89 81       	ldd	r24, Y+1	; 0x01
    24c6:	98 0f       	add	r25, r24
    24c8:	82 2f       	mov	r24, r18
    24ca:	69 2f       	mov	r22, r25
    24cc:	40 e0       	ldi	r20, 0x00	; 0
    24ce:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
			{
				switch (_7SEGMENT->_7SEGMENT_u8commontype)
				{
					case _7SEGMENT_u8COMMONCATHODE:
					DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_LOW);
					for (i=0;i<4;i++)
    24d2:	89 81       	ldd	r24, Y+1	; 0x01
    24d4:	8f 5f       	subi	r24, 0xFF	; 255
    24d6:	89 83       	std	Y+1, r24	; 0x01
    24d8:	89 81       	ldd	r24, Y+1	; 0x01
    24da:	84 30       	cpi	r24, 0x04	; 4
    24dc:	6c f2       	brlt	.-102    	; 0x2478 <_7SEGMENT_u8ShowNumber+0xd0>
    24de:	8d c0       	rjmp	.+282    	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
						}
					}
					break;
					case _7SEGMENT_u8COMMONANODE:

					DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_HIGH);
    24e0:	eb 81       	ldd	r30, Y+3	; 0x03
    24e2:	fc 81       	ldd	r31, Y+4	; 0x04
    24e4:	81 81       	ldd	r24, Z+1	; 0x01
    24e6:	eb 81       	ldd	r30, Y+3	; 0x03
    24e8:	fc 81       	ldd	r31, Y+4	; 0x04
    24ea:	92 81       	ldd	r25, Z+2	; 0x02
    24ec:	69 2f       	mov	r22, r25
    24ee:	41 e0       	ldi	r20, 0x01	; 1
    24f0:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
					for (i = 0; i < 4; i++)
    24f4:	19 82       	std	Y+1, r1	; 0x01
    24f6:	30 c0       	rjmp	.+96     	; 0x2558 <_7SEGMENT_u8ShowNumber+0x1b0>
					{
						if ((copy_u8number & (1 << i)))
    24f8:	8d 81       	ldd	r24, Y+5	; 0x05
    24fa:	28 2f       	mov	r18, r24
    24fc:	30 e0       	ldi	r19, 0x00	; 0
    24fe:	89 81       	ldd	r24, Y+1	; 0x01
    2500:	99 27       	eor	r25, r25
    2502:	87 fd       	sbrc	r24, 7
    2504:	90 95       	com	r25
    2506:	a9 01       	movw	r20, r18
    2508:	02 c0       	rjmp	.+4      	; 0x250e <_7SEGMENT_u8ShowNumber+0x166>
    250a:	55 95       	asr	r21
    250c:	47 95       	ror	r20
    250e:	8a 95       	dec	r24
    2510:	e2 f7       	brpl	.-8      	; 0x250a <_7SEGMENT_u8ShowNumber+0x162>
    2512:	ca 01       	movw	r24, r20
    2514:	81 70       	andi	r24, 0x01	; 1
    2516:	90 70       	andi	r25, 0x00	; 0
    2518:	88 23       	and	r24, r24
    251a:	71 f0       	breq	.+28     	; 0x2538 <_7SEGMENT_u8ShowNumber+0x190>
						{
							DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_LOW);
    251c:	eb 81       	ldd	r30, Y+3	; 0x03
    251e:	fc 81       	ldd	r31, Y+4	; 0x04
    2520:	20 81       	ld	r18, Z
    2522:	eb 81       	ldd	r30, Y+3	; 0x03
    2524:	fc 81       	ldd	r31, Y+4	; 0x04
    2526:	95 81       	ldd	r25, Z+5	; 0x05
    2528:	89 81       	ldd	r24, Y+1	; 0x01
    252a:	98 0f       	add	r25, r24
    252c:	82 2f       	mov	r24, r18
    252e:	69 2f       	mov	r22, r25
    2530:	40 e0       	ldi	r20, 0x00	; 0
    2532:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    2536:	0d c0       	rjmp	.+26     	; 0x2552 <_7SEGMENT_u8ShowNumber+0x1aa>
						}
						else
						{
							DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_HIGH);
    2538:	eb 81       	ldd	r30, Y+3	; 0x03
    253a:	fc 81       	ldd	r31, Y+4	; 0x04
    253c:	20 81       	ld	r18, Z
    253e:	eb 81       	ldd	r30, Y+3	; 0x03
    2540:	fc 81       	ldd	r31, Y+4	; 0x04
    2542:	95 81       	ldd	r25, Z+5	; 0x05
    2544:	89 81       	ldd	r24, Y+1	; 0x01
    2546:	98 0f       	add	r25, r24
    2548:	82 2f       	mov	r24, r18
    254a:	69 2f       	mov	r22, r25
    254c:	41 e0       	ldi	r20, 0x01	; 1
    254e:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
					}
					break;
					case _7SEGMENT_u8COMMONANODE:

					DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_HIGH);
					for (i = 0; i < 4; i++)
    2552:	89 81       	ldd	r24, Y+1	; 0x01
    2554:	8f 5f       	subi	r24, 0xFF	; 255
    2556:	89 83       	std	Y+1, r24	; 0x01
    2558:	89 81       	ldd	r24, Y+1	; 0x01
    255a:	84 30       	cpi	r24, 0x04	; 4
    255c:	6c f2       	brlt	.-102    	; 0x24f8 <_7SEGMENT_u8ShowNumber+0x150>
    255e:	4d c0       	rjmp	.+154    	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>


			}
			else
			{
				local_u8error=1;
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	8a 83       	std	Y+2, r24	; 0x02
    2564:	4a c0       	rjmp	.+148    	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
			}
			break;
			case _7SEGMENT_u8Nodecoder:
			switch (_7SEGMENT->_7SEGMENT_u8commontype)
    2566:	eb 81       	ldd	r30, Y+3	; 0x03
    2568:	fc 81       	ldd	r31, Y+4	; 0x04
    256a:	83 81       	ldd	r24, Z+3	; 0x03
    256c:	28 2f       	mov	r18, r24
    256e:	30 e0       	ldi	r19, 0x00	; 0
    2570:	3f 83       	std	Y+7, r19	; 0x07
    2572:	2e 83       	std	Y+6, r18	; 0x06
    2574:	4e 81       	ldd	r20, Y+6	; 0x06
    2576:	5f 81       	ldd	r21, Y+7	; 0x07
    2578:	41 15       	cp	r20, r1
    257a:	51 05       	cpc	r21, r1
    257c:	f1 f0       	breq	.+60     	; 0x25ba <_7SEGMENT_u8ShowNumber+0x212>
    257e:	8e 81       	ldd	r24, Y+6	; 0x06
    2580:	9f 81       	ldd	r25, Y+7	; 0x07
    2582:	81 30       	cpi	r24, 0x01	; 1
    2584:	91 05       	cpc	r25, r1
    2586:	c9 f5       	brne	.+114    	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
			{
				case _7SEGMENT_u8COMMONCATHODE:
				DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_LOW);
    2588:	eb 81       	ldd	r30, Y+3	; 0x03
    258a:	fc 81       	ldd	r31, Y+4	; 0x04
    258c:	81 81       	ldd	r24, Z+1	; 0x01
    258e:	eb 81       	ldd	r30, Y+3	; 0x03
    2590:	fc 81       	ldd	r31, Y+4	; 0x04
    2592:	92 81       	ldd	r25, Z+2	; 0x02
    2594:	69 2f       	mov	r22, r25
    2596:	40 e0       	ldi	r20, 0x00	; 0
    2598:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
				DIO_SetPortValue(_7SEGMENT->_7SEGMENT_u8port, _7SEGMENTNUM[copy_u8number]);
    259c:	eb 81       	ldd	r30, Y+3	; 0x03
    259e:	fc 81       	ldd	r31, Y+4	; 0x04
    25a0:	20 81       	ld	r18, Z
    25a2:	8d 81       	ldd	r24, Y+5	; 0x05
    25a4:	88 2f       	mov	r24, r24
    25a6:	90 e0       	ldi	r25, 0x00	; 0
    25a8:	fc 01       	movw	r30, r24
    25aa:	e0 58       	subi	r30, 0x80	; 128
    25ac:	ff 4f       	sbci	r31, 0xFF	; 255
    25ae:	90 81       	ld	r25, Z
    25b0:	82 2f       	mov	r24, r18
    25b2:	69 2f       	mov	r22, r25
    25b4:	0e 94 1b 0a 	call	0x1436	; 0x1436 <DIO_SetPortValue>
    25b8:	20 c0       	rjmp	.+64     	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
				break;
				case _7SEGMENT_u8COMMONANODE:
				DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_HIGH);
    25ba:	eb 81       	ldd	r30, Y+3	; 0x03
    25bc:	fc 81       	ldd	r31, Y+4	; 0x04
    25be:	81 81       	ldd	r24, Z+1	; 0x01
    25c0:	eb 81       	ldd	r30, Y+3	; 0x03
    25c2:	fc 81       	ldd	r31, Y+4	; 0x04
    25c4:	92 81       	ldd	r25, Z+2	; 0x02
    25c6:	69 2f       	mov	r22, r25
    25c8:	41 e0       	ldi	r20, 0x01	; 1
    25ca:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
				DIO_SetPortValue(_7SEGMENT->_7SEGMENT_u8port, ~(_7SEGMENTNUM[copy_u8number]));
    25ce:	eb 81       	ldd	r30, Y+3	; 0x03
    25d0:	fc 81       	ldd	r31, Y+4	; 0x04
    25d2:	20 81       	ld	r18, Z
    25d4:	8d 81       	ldd	r24, Y+5	; 0x05
    25d6:	88 2f       	mov	r24, r24
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	fc 01       	movw	r30, r24
    25dc:	e0 58       	subi	r30, 0x80	; 128
    25de:	ff 4f       	sbci	r31, 0xFF	; 255
    25e0:	80 81       	ld	r24, Z
    25e2:	98 2f       	mov	r25, r24
    25e4:	90 95       	com	r25
    25e6:	82 2f       	mov	r24, r18
    25e8:	69 2f       	mov	r22, r25
    25ea:	0e 94 1b 0a 	call	0x1436	; 0x1436 <DIO_SetPortValue>
    25ee:	05 c0       	rjmp	.+10     	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
				break;
			}
			break;
			default: local_u8error = 1;
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	8a 83       	std	Y+2, r24	; 0x02
    25f4:	02 c0       	rjmp	.+4      	; 0x25fa <_7SEGMENT_u8ShowNumber+0x252>
		}
	}
	else
	{
		local_u8error = 1;
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	8a 83       	std	Y+2, r24	; 0x02
	}

	return local_u8error;
    25fa:	8a 81       	ldd	r24, Y+2	; 0x02
}
    25fc:	2b 96       	adiw	r28, 0x0b	; 11
    25fe:	0f b6       	in	r0, 0x3f	; 63
    2600:	f8 94       	cli
    2602:	de bf       	out	0x3e, r29	; 62
    2604:	0f be       	out	0x3f, r0	; 63
    2606:	cd bf       	out	0x3d, r28	; 61
    2608:	cf 91       	pop	r28
    260a:	df 91       	pop	r29
    260c:	08 95       	ret

0000260e <_7SEGMENT_u8HideNumber>:
*
* @param _7SEGMENT Pointer to the _7SEGMENT_T structure.
* @return Status indicating success (0) or failure (1).
*/
u8 _7SEGMENT_u8HideNumber(const _7SEGMENT_T  *_7SEGMENT)
{
    260e:	df 93       	push	r29
    2610:	cf 93       	push	r28
    2612:	00 d0       	rcall	.+0      	; 0x2614 <_7SEGMENT_u8HideNumber+0x6>
    2614:	00 d0       	rcall	.+0      	; 0x2616 <_7SEGMENT_u8HideNumber+0x8>
    2616:	0f 92       	push	r0
    2618:	cd b7       	in	r28, 0x3d	; 61
    261a:	de b7       	in	r29, 0x3e	; 62
    261c:	9b 83       	std	Y+3, r25	; 0x03
    261e:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error = 0;
    2620:	19 82       	std	Y+1, r1	; 0x01
	if ((_7SEGMENT != NULL) && (_7SEGMENT->_7SEGMENT_u8port <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8enablepin < DIO_u8PIN7) && (_7SEGMENT->_7SEGMENT_u8enableport <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8commontype < 2))
    2622:	8a 81       	ldd	r24, Y+2	; 0x02
    2624:	9b 81       	ldd	r25, Y+3	; 0x03
    2626:	00 97       	sbiw	r24, 0x00	; 0
    2628:	d1 f1       	breq	.+116    	; 0x269e <_7SEGMENT_u8HideNumber+0x90>
    262a:	ea 81       	ldd	r30, Y+2	; 0x02
    262c:	fb 81       	ldd	r31, Y+3	; 0x03
    262e:	80 81       	ld	r24, Z
    2630:	84 30       	cpi	r24, 0x04	; 4
    2632:	a8 f5       	brcc	.+106    	; 0x269e <_7SEGMENT_u8HideNumber+0x90>
    2634:	ea 81       	ldd	r30, Y+2	; 0x02
    2636:	fb 81       	ldd	r31, Y+3	; 0x03
    2638:	82 81       	ldd	r24, Z+2	; 0x02
    263a:	87 30       	cpi	r24, 0x07	; 7
    263c:	80 f5       	brcc	.+96     	; 0x269e <_7SEGMENT_u8HideNumber+0x90>
    263e:	ea 81       	ldd	r30, Y+2	; 0x02
    2640:	fb 81       	ldd	r31, Y+3	; 0x03
    2642:	81 81       	ldd	r24, Z+1	; 0x01
    2644:	84 30       	cpi	r24, 0x04	; 4
    2646:	58 f5       	brcc	.+86     	; 0x269e <_7SEGMENT_u8HideNumber+0x90>
    2648:	ea 81       	ldd	r30, Y+2	; 0x02
    264a:	fb 81       	ldd	r31, Y+3	; 0x03
    264c:	83 81       	ldd	r24, Z+3	; 0x03
    264e:	82 30       	cpi	r24, 0x02	; 2
    2650:	30 f5       	brcc	.+76     	; 0x269e <_7SEGMENT_u8HideNumber+0x90>
	{
		switch (_7SEGMENT->_7SEGMENT_u8commontype)
    2652:	ea 81       	ldd	r30, Y+2	; 0x02
    2654:	fb 81       	ldd	r31, Y+3	; 0x03
    2656:	83 81       	ldd	r24, Z+3	; 0x03
    2658:	28 2f       	mov	r18, r24
    265a:	30 e0       	ldi	r19, 0x00	; 0
    265c:	3d 83       	std	Y+5, r19	; 0x05
    265e:	2c 83       	std	Y+4, r18	; 0x04
    2660:	8c 81       	ldd	r24, Y+4	; 0x04
    2662:	9d 81       	ldd	r25, Y+5	; 0x05
    2664:	00 97       	sbiw	r24, 0x00	; 0
    2666:	81 f0       	breq	.+32     	; 0x2688 <_7SEGMENT_u8HideNumber+0x7a>
    2668:	2c 81       	ldd	r18, Y+4	; 0x04
    266a:	3d 81       	ldd	r19, Y+5	; 0x05
    266c:	21 30       	cpi	r18, 0x01	; 1
    266e:	31 05       	cpc	r19, r1
    2670:	c1 f4       	brne	.+48     	; 0x26a2 <_7SEGMENT_u8HideNumber+0x94>
		{
			case _7SEGMENT_u8COMMONCATHODE:
			DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_HIGH);
    2672:	ea 81       	ldd	r30, Y+2	; 0x02
    2674:	fb 81       	ldd	r31, Y+3	; 0x03
    2676:	81 81       	ldd	r24, Z+1	; 0x01
    2678:	ea 81       	ldd	r30, Y+2	; 0x02
    267a:	fb 81       	ldd	r31, Y+3	; 0x03
    267c:	92 81       	ldd	r25, Z+2	; 0x02
    267e:	69 2f       	mov	r22, r25
    2680:	41 e0       	ldi	r20, 0x01	; 1
    2682:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    2686:	0d c0       	rjmp	.+26     	; 0x26a2 <_7SEGMENT_u8HideNumber+0x94>
			break;
			case _7SEGMENT_u8COMMONANODE:
			DIO_SetPinValue(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_LOW);
    2688:	ea 81       	ldd	r30, Y+2	; 0x02
    268a:	fb 81       	ldd	r31, Y+3	; 0x03
    268c:	81 81       	ldd	r24, Z+1	; 0x01
    268e:	ea 81       	ldd	r30, Y+2	; 0x02
    2690:	fb 81       	ldd	r31, Y+3	; 0x03
    2692:	92 81       	ldd	r25, Z+2	; 0x02
    2694:	69 2f       	mov	r22, r25
    2696:	40 e0       	ldi	r20, 0x00	; 0
    2698:	0e 94 09 09 	call	0x1212	; 0x1212 <DIO_SetPinValue>
    269c:	02 c0       	rjmp	.+4      	; 0x26a2 <_7SEGMENT_u8HideNumber+0x94>

	}

	else
	{
		local_u8error = 1;
    269e:	81 e0       	ldi	r24, 0x01	; 1
    26a0:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8error;
    26a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    26a4:	0f 90       	pop	r0
    26a6:	0f 90       	pop	r0
    26a8:	0f 90       	pop	r0
    26aa:	0f 90       	pop	r0
    26ac:	0f 90       	pop	r0
    26ae:	cf 91       	pop	r28
    26b0:	df 91       	pop	r29
    26b2:	08 95       	ret

000026b4 <_7SEGMENT_u8Initialize>:
*
* @param _7SEGMENT Pointer to the _7SEGMENT_T structure.
* @return Status indicating success (0) or failure (1).
*/
u8 _7SEGMENT_u8Initialize(const _7SEGMENT_T  *_7SEGMENT)
{
    26b4:	df 93       	push	r29
    26b6:	cf 93       	push	r28
    26b8:	00 d0       	rcall	.+0      	; 0x26ba <_7SEGMENT_u8Initialize+0x6>
    26ba:	00 d0       	rcall	.+0      	; 0x26bc <_7SEGMENT_u8Initialize+0x8>
    26bc:	00 d0       	rcall	.+0      	; 0x26be <_7SEGMENT_u8Initialize+0xa>
    26be:	cd b7       	in	r28, 0x3d	; 61
    26c0:	de b7       	in	r29, 0x3e	; 62
    26c2:	9c 83       	std	Y+4, r25	; 0x04
    26c4:	8b 83       	std	Y+3, r24	; 0x03
	u8 local_u8error = 0;
    26c6:	1a 82       	std	Y+2, r1	; 0x02
	u8 i = 0;
    26c8:	19 82       	std	Y+1, r1	; 0x01
	if ((_7SEGMENT != NULL) && (_7SEGMENT->_7SEGMENT_u8port <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8enablepin < DIO_u8PIN7) && (_7SEGMENT->_7SEGMENT_u8enableport <= DIO_u8PORTD) && (_7SEGMENT->_7SEGMENT_u8commontype < 2) )
    26ca:	8b 81       	ldd	r24, Y+3	; 0x03
    26cc:	9c 81       	ldd	r25, Y+4	; 0x04
    26ce:	00 97       	sbiw	r24, 0x00	; 0
    26d0:	09 f4       	brne	.+2      	; 0x26d4 <_7SEGMENT_u8Initialize+0x20>
    26d2:	64 c0       	rjmp	.+200    	; 0x279c <_7SEGMENT_u8Initialize+0xe8>
    26d4:	eb 81       	ldd	r30, Y+3	; 0x03
    26d6:	fc 81       	ldd	r31, Y+4	; 0x04
    26d8:	80 81       	ld	r24, Z
    26da:	84 30       	cpi	r24, 0x04	; 4
    26dc:	08 f0       	brcs	.+2      	; 0x26e0 <_7SEGMENT_u8Initialize+0x2c>
    26de:	5e c0       	rjmp	.+188    	; 0x279c <_7SEGMENT_u8Initialize+0xe8>
    26e0:	eb 81       	ldd	r30, Y+3	; 0x03
    26e2:	fc 81       	ldd	r31, Y+4	; 0x04
    26e4:	82 81       	ldd	r24, Z+2	; 0x02
    26e6:	87 30       	cpi	r24, 0x07	; 7
    26e8:	08 f0       	brcs	.+2      	; 0x26ec <_7SEGMENT_u8Initialize+0x38>
    26ea:	58 c0       	rjmp	.+176    	; 0x279c <_7SEGMENT_u8Initialize+0xe8>
    26ec:	eb 81       	ldd	r30, Y+3	; 0x03
    26ee:	fc 81       	ldd	r31, Y+4	; 0x04
    26f0:	81 81       	ldd	r24, Z+1	; 0x01
    26f2:	84 30       	cpi	r24, 0x04	; 4
    26f4:	08 f0       	brcs	.+2      	; 0x26f8 <_7SEGMENT_u8Initialize+0x44>
    26f6:	52 c0       	rjmp	.+164    	; 0x279c <_7SEGMENT_u8Initialize+0xe8>
    26f8:	eb 81       	ldd	r30, Y+3	; 0x03
    26fa:	fc 81       	ldd	r31, Y+4	; 0x04
    26fc:	83 81       	ldd	r24, Z+3	; 0x03
    26fe:	82 30       	cpi	r24, 0x02	; 2
    2700:	08 f0       	brcs	.+2      	; 0x2704 <_7SEGMENT_u8Initialize+0x50>
    2702:	4c c0       	rjmp	.+152    	; 0x279c <_7SEGMENT_u8Initialize+0xe8>
	{
		switch (_7SEGMENT->_7SEGMENT_u8Decoders)
    2704:	eb 81       	ldd	r30, Y+3	; 0x03
    2706:	fc 81       	ldd	r31, Y+4	; 0x04
    2708:	84 81       	ldd	r24, Z+4	; 0x04
    270a:	28 2f       	mov	r18, r24
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	3e 83       	std	Y+6, r19	; 0x06
    2710:	2d 83       	std	Y+5, r18	; 0x05
    2712:	8d 81       	ldd	r24, Y+5	; 0x05
    2714:	9e 81       	ldd	r25, Y+6	; 0x06
    2716:	00 97       	sbiw	r24, 0x00	; 0
    2718:	69 f1       	breq	.+90     	; 0x2774 <_7SEGMENT_u8Initialize+0xc0>
    271a:	2d 81       	ldd	r18, Y+5	; 0x05
    271c:	3e 81       	ldd	r19, Y+6	; 0x06
    271e:	21 30       	cpi	r18, 0x01	; 1
    2720:	31 05       	cpc	r19, r1
    2722:	c9 f5       	brne	.+114    	; 0x2796 <_7SEGMENT_u8Initialize+0xe2>
		{

			case _7SEGMENT_u8Decoder:
			if ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin < 5))
    2724:	eb 81       	ldd	r30, Y+3	; 0x03
    2726:	fc 81       	ldd	r31, Y+4	; 0x04
    2728:	85 81       	ldd	r24, Z+5	; 0x05
    272a:	85 30       	cpi	r24, 0x05	; 5
    272c:	00 f5       	brcc	.+64     	; 0x276e <_7SEGMENT_u8Initialize+0xba>
			{
				for (i = 0; i < 4; i++)
    272e:	19 82       	std	Y+1, r1	; 0x01
    2730:	10 c0       	rjmp	.+32     	; 0x2752 <_7SEGMENT_u8Initialize+0x9e>
				{
					DIO_SetPinDirection(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_OUTPUT);
    2732:	eb 81       	ldd	r30, Y+3	; 0x03
    2734:	fc 81       	ldd	r31, Y+4	; 0x04
    2736:	20 81       	ld	r18, Z
    2738:	eb 81       	ldd	r30, Y+3	; 0x03
    273a:	fc 81       	ldd	r31, Y+4	; 0x04
    273c:	95 81       	ldd	r25, Z+5	; 0x05
    273e:	89 81       	ldd	r24, Y+1	; 0x01
    2740:	98 0f       	add	r25, r24
    2742:	82 2f       	mov	r24, r18
    2744:	69 2f       	mov	r22, r25
    2746:	41 e0       	ldi	r20, 0x01	; 1
    2748:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_SetPinDirection>
		{

			case _7SEGMENT_u8Decoder:
			if ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin < 5))
			{
				for (i = 0; i < 4; i++)
    274c:	89 81       	ldd	r24, Y+1	; 0x01
    274e:	8f 5f       	subi	r24, 0xFF	; 255
    2750:	89 83       	std	Y+1, r24	; 0x01
    2752:	89 81       	ldd	r24, Y+1	; 0x01
    2754:	84 30       	cpi	r24, 0x04	; 4
    2756:	68 f3       	brcs	.-38     	; 0x2732 <_7SEGMENT_u8Initialize+0x7e>
				{
					DIO_SetPinDirection(_7SEGMENT->_7SEGMENT_u8port, ((_7SEGMENT->_7SEGMENT_u8Decoderstartpin) + i), DIO_u8PIN_OUTPUT);
				}
				DIO_SetPinDirection(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_OUTPUT);
    2758:	eb 81       	ldd	r30, Y+3	; 0x03
    275a:	fc 81       	ldd	r31, Y+4	; 0x04
    275c:	81 81       	ldd	r24, Z+1	; 0x01
    275e:	eb 81       	ldd	r30, Y+3	; 0x03
    2760:	fc 81       	ldd	r31, Y+4	; 0x04
    2762:	92 81       	ldd	r25, Z+2	; 0x02
    2764:	69 2f       	mov	r22, r25
    2766:	41 e0       	ldi	r20, 0x01	; 1
    2768:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_SetPinDirection>
    276c:	19 c0       	rjmp	.+50     	; 0x27a0 <_7SEGMENT_u8Initialize+0xec>

			}
			else
			{
				local_u8error=1;
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	8a 83       	std	Y+2, r24	; 0x02
    2772:	16 c0       	rjmp	.+44     	; 0x27a0 <_7SEGMENT_u8Initialize+0xec>
			}

			break;
			case _7SEGMENT_u8Nodecoder:

			DIO_SetPortDirection(_7SEGMENT->_7SEGMENT_u8port, DIO_u8PORT_OUTPUT);
    2774:	eb 81       	ldd	r30, Y+3	; 0x03
    2776:	fc 81       	ldd	r31, Y+4	; 0x04
    2778:	80 81       	ld	r24, Z
    277a:	6f ef       	ldi	r22, 0xFF	; 255
    277c:	0e 94 c1 08 	call	0x1182	; 0x1182 <DIO_SetPortDirection>
			DIO_SetPinDirection(_7SEGMENT->_7SEGMENT_u8enableport, _7SEGMENT->_7SEGMENT_u8enablepin, DIO_u8PIN_OUTPUT);
    2780:	eb 81       	ldd	r30, Y+3	; 0x03
    2782:	fc 81       	ldd	r31, Y+4	; 0x04
    2784:	81 81       	ldd	r24, Z+1	; 0x01
    2786:	eb 81       	ldd	r30, Y+3	; 0x03
    2788:	fc 81       	ldd	r31, Y+4	; 0x04
    278a:	92 81       	ldd	r25, Z+2	; 0x02
    278c:	69 2f       	mov	r22, r25
    278e:	41 e0       	ldi	r20, 0x01	; 1
    2790:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_SetPinDirection>
    2794:	05 c0       	rjmp	.+10     	; 0x27a0 <_7SEGMENT_u8Initialize+0xec>

			break;
			default:
			local_u8error = 1;
    2796:	81 e0       	ldi	r24, 0x01	; 1
    2798:	8a 83       	std	Y+2, r24	; 0x02
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <_7SEGMENT_u8Initialize+0xec>
		}
	}

	else
	{
		local_u8error = 1;
    279c:	81 e0       	ldi	r24, 0x01	; 1
    279e:	8a 83       	std	Y+2, r24	; 0x02
	}
	return local_u8error;
    27a0:	8a 81       	ldd	r24, Y+2	; 0x02
}
    27a2:	26 96       	adiw	r28, 0x06	; 6
    27a4:	0f b6       	in	r0, 0x3f	; 63
    27a6:	f8 94       	cli
    27a8:	de bf       	out	0x3e, r29	; 62
    27aa:	0f be       	out	0x3f, r0	; 63
    27ac:	cd bf       	out	0x3d, r28	; 61
    27ae:	cf 91       	pop	r28
    27b0:	df 91       	pop	r29
    27b2:	08 95       	ret

000027b4 <main>:
#include "../../../MCAL/GIE/GIE_interface.h"
#include "../../../MCAL/TIMERS/TIMER_interface.h"
#include <util/delay.h>
//void PWM(void);
void main(void)
{
    27b4:	df 93       	push	r29
    27b6:	cf 93       	push	r28
    27b8:	cd b7       	in	r28, 0x3d	; 61
    27ba:	de b7       	in	r29, 0x3e	; 62
    27bc:	2f 97       	sbiw	r28, 0x0f	; 15
    27be:	0f b6       	in	r0, 0x3f	; 63
    27c0:	f8 94       	cli
    27c2:	de bf       	out	0x3e, r29	; 62
    27c4:	0f be       	out	0x3f, r0	; 63
    27c6:	cd bf       	out	0x3d, r28	; 61
	u8 Local_u8counter=0;
    27c8:	1f 86       	std	Y+15, r1	; 0x0f
	PORT_voidInit();
    27ca:	0e 94 4e 06 	call	0xc9c	; 0xc9c <PORT_voidInit>
	TIMER0_voidInit();
    27ce:	0e 94 a3 05 	call	0xb46	; 0xb46 <TIMER0_voidInit>
	TIMER0_outputfastpwmmode();
    27d2:	0e 94 db 05 	call	0xbb6	; 0xbb6 <TIMER0_outputfastpwmmode>
	//TIMER0_u8Setcallback(&PWM);
	//GIE_voidEnable();
	while(1)
	{
		for(Local_u8counter=0;Local_u8counter<255;Local_u8counter++)
    27d6:	1f 86       	std	Y+15, r1	; 0x0f
    27d8:	78 c0       	rjmp	.+240    	; 0x28ca <main+0x116>
		{
			TIMER0_u8setcompmatchvalue(Local_u8counter);
    27da:	8f 85       	ldd	r24, Y+15	; 0x0f
    27dc:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <TIMER0_u8setcompmatchvalue>
    27e0:	80 e0       	ldi	r24, 0x00	; 0
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	a0 e2       	ldi	r26, 0x20	; 32
    27e6:	b1 e4       	ldi	r27, 0x41	; 65
    27e8:	8b 87       	std	Y+11, r24	; 0x0b
    27ea:	9c 87       	std	Y+12, r25	; 0x0c
    27ec:	ad 87       	std	Y+13, r26	; 0x0d
    27ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    27f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    27f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    27f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    27f8:	20 e0       	ldi	r18, 0x00	; 0
    27fa:	30 e0       	ldi	r19, 0x00	; 0
    27fc:	4a ef       	ldi	r20, 0xFA	; 250
    27fe:	54 e4       	ldi	r21, 0x44	; 68
    2800:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2804:	dc 01       	movw	r26, r24
    2806:	cb 01       	movw	r24, r22
    2808:	8f 83       	std	Y+7, r24	; 0x07
    280a:	98 87       	std	Y+8, r25	; 0x08
    280c:	a9 87       	std	Y+9, r26	; 0x09
    280e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2810:	6f 81       	ldd	r22, Y+7	; 0x07
    2812:	78 85       	ldd	r23, Y+8	; 0x08
    2814:	89 85       	ldd	r24, Y+9	; 0x09
    2816:	9a 85       	ldd	r25, Y+10	; 0x0a
    2818:	20 e0       	ldi	r18, 0x00	; 0
    281a:	30 e0       	ldi	r19, 0x00	; 0
    281c:	40 e8       	ldi	r20, 0x80	; 128
    281e:	5f e3       	ldi	r21, 0x3F	; 63
    2820:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2824:	88 23       	and	r24, r24
    2826:	2c f4       	brge	.+10     	; 0x2832 <main+0x7e>
		__ticks = 1;
    2828:	81 e0       	ldi	r24, 0x01	; 1
    282a:	90 e0       	ldi	r25, 0x00	; 0
    282c:	9e 83       	std	Y+6, r25	; 0x06
    282e:	8d 83       	std	Y+5, r24	; 0x05
    2830:	3f c0       	rjmp	.+126    	; 0x28b0 <main+0xfc>
	else if (__tmp > 65535)
    2832:	6f 81       	ldd	r22, Y+7	; 0x07
    2834:	78 85       	ldd	r23, Y+8	; 0x08
    2836:	89 85       	ldd	r24, Y+9	; 0x09
    2838:	9a 85       	ldd	r25, Y+10	; 0x0a
    283a:	20 e0       	ldi	r18, 0x00	; 0
    283c:	3f ef       	ldi	r19, 0xFF	; 255
    283e:	4f e7       	ldi	r20, 0x7F	; 127
    2840:	57 e4       	ldi	r21, 0x47	; 71
    2842:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2846:	18 16       	cp	r1, r24
    2848:	4c f5       	brge	.+82     	; 0x289c <main+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    284a:	6b 85       	ldd	r22, Y+11	; 0x0b
    284c:	7c 85       	ldd	r23, Y+12	; 0x0c
    284e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2850:	9e 85       	ldd	r25, Y+14	; 0x0e
    2852:	20 e0       	ldi	r18, 0x00	; 0
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	40 e2       	ldi	r20, 0x20	; 32
    2858:	51 e4       	ldi	r21, 0x41	; 65
    285a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    285e:	dc 01       	movw	r26, r24
    2860:	cb 01       	movw	r24, r22
    2862:	bc 01       	movw	r22, r24
    2864:	cd 01       	movw	r24, r26
    2866:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    286a:	dc 01       	movw	r26, r24
    286c:	cb 01       	movw	r24, r22
    286e:	9e 83       	std	Y+6, r25	; 0x06
    2870:	8d 83       	std	Y+5, r24	; 0x05
    2872:	0f c0       	rjmp	.+30     	; 0x2892 <main+0xde>
    2874:	88 ec       	ldi	r24, 0xC8	; 200
    2876:	90 e0       	ldi	r25, 0x00	; 0
    2878:	9c 83       	std	Y+4, r25	; 0x04
    287a:	8b 83       	std	Y+3, r24	; 0x03
    287c:	8b 81       	ldd	r24, Y+3	; 0x03
    287e:	9c 81       	ldd	r25, Y+4	; 0x04
    2880:	01 97       	sbiw	r24, 0x01	; 1
    2882:	f1 f7       	brne	.-4      	; 0x2880 <main+0xcc>
    2884:	9c 83       	std	Y+4, r25	; 0x04
    2886:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2888:	8d 81       	ldd	r24, Y+5	; 0x05
    288a:	9e 81       	ldd	r25, Y+6	; 0x06
    288c:	01 97       	sbiw	r24, 0x01	; 1
    288e:	9e 83       	std	Y+6, r25	; 0x06
    2890:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2892:	8d 81       	ldd	r24, Y+5	; 0x05
    2894:	9e 81       	ldd	r25, Y+6	; 0x06
    2896:	00 97       	sbiw	r24, 0x00	; 0
    2898:	69 f7       	brne	.-38     	; 0x2874 <main+0xc0>
    289a:	14 c0       	rjmp	.+40     	; 0x28c4 <main+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    289c:	6f 81       	ldd	r22, Y+7	; 0x07
    289e:	78 85       	ldd	r23, Y+8	; 0x08
    28a0:	89 85       	ldd	r24, Y+9	; 0x09
    28a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    28a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28a8:	dc 01       	movw	r26, r24
    28aa:	cb 01       	movw	r24, r22
    28ac:	9e 83       	std	Y+6, r25	; 0x06
    28ae:	8d 83       	std	Y+5, r24	; 0x05
    28b0:	8d 81       	ldd	r24, Y+5	; 0x05
    28b2:	9e 81       	ldd	r25, Y+6	; 0x06
    28b4:	9a 83       	std	Y+2, r25	; 0x02
    28b6:	89 83       	std	Y+1, r24	; 0x01
    28b8:	89 81       	ldd	r24, Y+1	; 0x01
    28ba:	9a 81       	ldd	r25, Y+2	; 0x02
    28bc:	01 97       	sbiw	r24, 0x01	; 1
    28be:	f1 f7       	brne	.-4      	; 0x28bc <main+0x108>
    28c0:	9a 83       	std	Y+2, r25	; 0x02
    28c2:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_outputfastpwmmode();
	//TIMER0_u8Setcallback(&PWM);
	//GIE_voidEnable();
	while(1)
	{
		for(Local_u8counter=0;Local_u8counter<255;Local_u8counter++)
    28c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    28c6:	8f 5f       	subi	r24, 0xFF	; 255
    28c8:	8f 87       	std	Y+15, r24	; 0x0f
    28ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    28cc:	8f 3f       	cpi	r24, 0xFF	; 255
    28ce:	09 f0       	breq	.+2      	; 0x28d2 <main+0x11e>
    28d0:	84 cf       	rjmp	.-248    	; 0x27da <main+0x26>
    28d2:	81 cf       	rjmp	.-254    	; 0x27d6 <main+0x22>

000028d4 <__udivmodsi4>:
    28d4:	a1 e2       	ldi	r26, 0x21	; 33
    28d6:	1a 2e       	mov	r1, r26
    28d8:	aa 1b       	sub	r26, r26
    28da:	bb 1b       	sub	r27, r27
    28dc:	fd 01       	movw	r30, r26
    28de:	0d c0       	rjmp	.+26     	; 0x28fa <__udivmodsi4_ep>

000028e0 <__udivmodsi4_loop>:
    28e0:	aa 1f       	adc	r26, r26
    28e2:	bb 1f       	adc	r27, r27
    28e4:	ee 1f       	adc	r30, r30
    28e6:	ff 1f       	adc	r31, r31
    28e8:	a2 17       	cp	r26, r18
    28ea:	b3 07       	cpc	r27, r19
    28ec:	e4 07       	cpc	r30, r20
    28ee:	f5 07       	cpc	r31, r21
    28f0:	20 f0       	brcs	.+8      	; 0x28fa <__udivmodsi4_ep>
    28f2:	a2 1b       	sub	r26, r18
    28f4:	b3 0b       	sbc	r27, r19
    28f6:	e4 0b       	sbc	r30, r20
    28f8:	f5 0b       	sbc	r31, r21

000028fa <__udivmodsi4_ep>:
    28fa:	66 1f       	adc	r22, r22
    28fc:	77 1f       	adc	r23, r23
    28fe:	88 1f       	adc	r24, r24
    2900:	99 1f       	adc	r25, r25
    2902:	1a 94       	dec	r1
    2904:	69 f7       	brne	.-38     	; 0x28e0 <__udivmodsi4_loop>
    2906:	60 95       	com	r22
    2908:	70 95       	com	r23
    290a:	80 95       	com	r24
    290c:	90 95       	com	r25
    290e:	9b 01       	movw	r18, r22
    2910:	ac 01       	movw	r20, r24
    2912:	bd 01       	movw	r22, r26
    2914:	cf 01       	movw	r24, r30
    2916:	08 95       	ret

00002918 <__prologue_saves__>:
    2918:	2f 92       	push	r2
    291a:	3f 92       	push	r3
    291c:	4f 92       	push	r4
    291e:	5f 92       	push	r5
    2920:	6f 92       	push	r6
    2922:	7f 92       	push	r7
    2924:	8f 92       	push	r8
    2926:	9f 92       	push	r9
    2928:	af 92       	push	r10
    292a:	bf 92       	push	r11
    292c:	cf 92       	push	r12
    292e:	df 92       	push	r13
    2930:	ef 92       	push	r14
    2932:	ff 92       	push	r15
    2934:	0f 93       	push	r16
    2936:	1f 93       	push	r17
    2938:	cf 93       	push	r28
    293a:	df 93       	push	r29
    293c:	cd b7       	in	r28, 0x3d	; 61
    293e:	de b7       	in	r29, 0x3e	; 62
    2940:	ca 1b       	sub	r28, r26
    2942:	db 0b       	sbc	r29, r27
    2944:	0f b6       	in	r0, 0x3f	; 63
    2946:	f8 94       	cli
    2948:	de bf       	out	0x3e, r29	; 62
    294a:	0f be       	out	0x3f, r0	; 63
    294c:	cd bf       	out	0x3d, r28	; 61
    294e:	09 94       	ijmp

00002950 <__epilogue_restores__>:
    2950:	2a 88       	ldd	r2, Y+18	; 0x12
    2952:	39 88       	ldd	r3, Y+17	; 0x11
    2954:	48 88       	ldd	r4, Y+16	; 0x10
    2956:	5f 84       	ldd	r5, Y+15	; 0x0f
    2958:	6e 84       	ldd	r6, Y+14	; 0x0e
    295a:	7d 84       	ldd	r7, Y+13	; 0x0d
    295c:	8c 84       	ldd	r8, Y+12	; 0x0c
    295e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2960:	aa 84       	ldd	r10, Y+10	; 0x0a
    2962:	b9 84       	ldd	r11, Y+9	; 0x09
    2964:	c8 84       	ldd	r12, Y+8	; 0x08
    2966:	df 80       	ldd	r13, Y+7	; 0x07
    2968:	ee 80       	ldd	r14, Y+6	; 0x06
    296a:	fd 80       	ldd	r15, Y+5	; 0x05
    296c:	0c 81       	ldd	r16, Y+4	; 0x04
    296e:	1b 81       	ldd	r17, Y+3	; 0x03
    2970:	aa 81       	ldd	r26, Y+2	; 0x02
    2972:	b9 81       	ldd	r27, Y+1	; 0x01
    2974:	ce 0f       	add	r28, r30
    2976:	d1 1d       	adc	r29, r1
    2978:	0f b6       	in	r0, 0x3f	; 63
    297a:	f8 94       	cli
    297c:	de bf       	out	0x3e, r29	; 62
    297e:	0f be       	out	0x3f, r0	; 63
    2980:	cd bf       	out	0x3d, r28	; 61
    2982:	ed 01       	movw	r28, r26
    2984:	08 95       	ret

00002986 <_exit>:
    2986:	f8 94       	cli

00002988 <__stop_program>:
    2988:	ff cf       	rjmp	.-2      	; 0x2988 <__stop_program>
