/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire GND ;
wire netx ;
wire nety ;

/* continuous assignments */

/* Package instantiations */
RESISTOR R1 (
    .\1  ( GND ),
    .\2  ( netx )
    );

RESISTOR R2 (
    .\1  ( netx ),
    .\2  ( nety )
    );

RESISTOR R3 (
    .\1  ( nety ),
    .\2  ( GND )
    );

endmodule
