$date
	Mon Mar 18 09:08:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_moore_o $end
$var reg 1 ! in $end
$upscope $end
$scope module tb_moore_o $end
$var wire 1 " out $end
$upscope $end
$scope module tb_moore_o $end
$var reg 1 # clk $end
$upscope $end
$scope module tb_moore_o $end
$var reg 1 $ R $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#50000
1#
#100000
0#
0$
#150000
1#
1!
#200000
0#
0!
#250000
1#
#300000
0#
1!
#350000
1"
1#
#400000
0#
0!
#450000
0"
1#
#500000
0#
1!
#550000
1"
1#
#600000
0#
#650000
0"
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
