SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Thu Nov 07 10:11:50 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n code_ram128x32 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-45F -raddr_width 9 -rwidth 8 -waddr_width 7 -wwidth 32 -rnum_words 512 -wnum_words 128 -cascade -1 -mem_init0 -fdc D:/FreeWork/df1_demo/df1_lidar_top/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.fdc 
    Circuit name     : code_ram128x32
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[6:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : code_ram128x32.edn
    Verilog output   : code_ram128x32.v
    Verilog template : code_ram128x32_tmpl.v
    Verilog testbench: tb_code_ram128x32_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : code_ram128x32.srp
    Element Usage    :
       PDPW16KD : 1
    Estimated Resource Usage:
            EBR : 1
