#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 27 10:11:14 2021
# Process ID: 9144
# Current directory: /home/pedro/AES_freedom/builds/e300artydevkit
# Command line: vivado -nojournal -mode batch -source /home/pedro/AES_freedom/fpga-shells/xilinx/common/tcl/vivado.tcl -tclargs -top-module E300ArtyDevKitFPGAChip -F /home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.vsrcs.F -ip-vivado-tcls  -board arty
# Log file: /home/pedro/AES_freedom/builds/e300artydevkit/vivado.log
# Journal file: 
#-----------------------------------------------------------
source /home/pedro/AES_freedom/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
##   set argv [lassign $argv[set argv {}] flag]
##   switch -glob $flag {
##     -top-module {
##       set argv [lassign $argv[set argv {}] top]
##     }
##     -F {
##       # This should be a simple file format with one filepath per line
##       set argv [lassign $argv[set argv {}] vsrc_manifest]
##     }
##     -board {
##       set argv [lassign $argv[set argv {}] board]
##     }
##     -ip-vivado-tcls {
##       set argv [lassign $argv[set argv {}] ip_vivado_tcls]
##     }
##     -pre-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
##     }
##     -post-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
##     }
##     default {
##       return -code error [list {unknown option} $flag]
##     }
##   }
## }
## if {![info exists top]} {
##   return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
##   return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
##   return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {arty}
### set part_fpga {xc7a35ticsg324-1L}
### set part_board {digilentinc.com:arty:part0:1.1}
### set bootrom_inst {rom}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:01:24 . Memory (MB): peak = 2246.414 ; gain = 0.023 ; free physical = 182 ; free virtual = 11529
## set_property -dict [list \
## 	BOARD_PART $part_board \
## 	TARGET_LANGUAGE {Verilog} \
## 	DEFAULT_LIB {xil_defaultlib} \
## 	IP_REPO_PATHS $ipdir \
## 	] [current_project]
## if {[get_filesets -quiet sources_1] eq ""} {
## 	create_fileset -srcset sources_1
## }
## set obj [current_fileset]
## proc load_vsrc_manifest {obj vsrc_manifest} {
##   set fp [open $vsrc_manifest r]
##   set files [lsearch -not -exact -all -inline [split [read $fp] "\n"] {}]
##   set relative_files {}
##   foreach path $files {
##     if {[string match {/*} $path]} {
##       lappend relative_files $path
##     } elseif {![string match {#*} $path]} {
##       lappend relative_files [file join [file dirname $vsrc_manifest] $path]
##     }
##   }
##   add_files -norecurse -fileset $obj {*}$relative_files
##   close $fp
## }
## load_vsrc_manifest $obj $vsrc_manifest
## if {$ip_vivado_tcls ne {}} {
##   # Split string into words even with multiple consecutive spaces
##   # http://wiki.tcl.tk/989
##   set ip_vivado_tcls [regexp -inline -all -- {\S+} $ip_vivado_tcls]
## }
## if {[get_filesets -quiet sim_1] eq ""} {
## 	create_fileset -simset sim_1
## }
## set obj [current_fileset -simset]
## if {[get_filesets -quiet constrs_1] eq ""} {
## 	create_fileset -constrset constrs_1
## }
## set obj [current_fileset -constrset]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.xdc}]]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.tcl}]]
# source [file join $scriptdir "init.tcl"]
## source [file join $scriptdir "util.tcl"]
### proc recglob { basedir pattern } {
###   set dirlist [glob -nocomplain -directory $basedir -type d *]
###   set findlist [glob -nocomplain -directory $basedir $pattern]
###   foreach dir $dirlist {
###     set reclist [recglob $dir $pattern]
###     set findlist [concat $findlist $reclist]
###   }
###   return $findlist
### }
### proc findincludedir { basedir pattern } {
###   set vhfiles [recglob $basedir $pattern]
###   set vhdirs {}
###   foreach match $vhfiles {
###     lappend vhdirs [file dir $match]
###   }
###   set uniquevhdirs [lsort -unique $vhdirs]
###   return $uniquevhdirs
### }
## file mkdir $ipdir
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.414 ; gain = 0.000 ; free physical = 168 ; free virtual = 11487
## foreach ip_vivado_tcl $ip_vivado_tcls {
##   source $ip_vivado_tcl
## }
## set boardiptcl [file join $boarddir tcl ip.tcl]
## if {[file exists $boardiptcl]} {
##   source $boardiptcl
## }
### create_ip -vendor xilinx.com -library ip -name clk_wiz -module_name mmcm -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2310.574 ; gain = 64.160 ; free physical = 150 ; free virtual = 11191
### set_property -dict [list \
### 	CONFIG.PRIMITIVE {MMCM} \
### 	CONFIG.RESET_TYPE {ACTIVE_LOW} \
### 	CONFIG.CLKOUT1_USED {true} \
###         CONFIG.CLKOUT2_USED {true} \
###         CONFIG.CLKOUT3_USED {true} \
### 	CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.388} \
###         CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65.000} \
###         CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {32.500} \
### 	] [get_ips mmcm]
### create_ip -vendor xilinx.com -library ip -name proc_sys_reset -module_name reset_sys -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_EXT_RESET_HIGH {false} \
### 	CONFIG.C_AUX_RESET_HIGH {false} \
### 	CONFIG.C_NUM_BUS_RST {1} \
### 	CONFIG.C_NUM_PERP_RST {1} \
### 	CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
### 	CONFIG.C_NUM_PERP_ARESETN {1} \
### 	] [get_ips reset_sys]
### create_ip -vendor xilinx.com -library ip -name ila -module_name ila -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_NUM_OF_PROBES {1} \
### 	CONFIG.C_TRIGOUT_EN {false} \
### 	CONFIG.C_TRIGIN_EN {false} \
### 	CONFIG.C_MONITOR_TYPE {Native} \
### 	CONFIG.C_ENABLE_ILA_AXI_MON {false} \
### 	CONFIG.C_PROBE0_WIDTH {4} \
### 	CONFIG.C_PROBE10_TYPE {1} \
### 	CONFIG.C_PROBE10_WIDTH {32} \
### 	CONFIG.C_PROBE11_TYPE {1} \
### 	CONFIG.C_PROBE11_WIDTH {32} \
### 	CONFIG.C_PROBE12_TYPE {1} \
### 	CONFIG.C_PROBE12_WIDTH {64} \
### 	CONFIG.C_PROBE13_TYPE {1} \
### 	CONFIG.C_PROBE13_WIDTH {64} \
### 	CONFIG.C_PROBE14_TYPE {1} \
### 	CONFIG.C_PROBE14_WIDTH {97} \
### 	] [get_ips ila]
## set xci_files [get_files -all {*.xci}]
## foreach xci_file $xci_files {
##   set_property GENERATE_SYNTH_CHECKPOINT {false} -quiet $xci_file
## }
## set obj [get_ips]
## generate_target all $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reset_sys'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.574 ; gain = 0.000 ; free physical = 173 ; free virtual = 11067
## export_ip_user_files -of_objects $obj -no_script -force
## set obj [current_fileset]
## set property_include_dirs [get_property include_dirs $obj]
## set ip_include_dirs [concat $property_include_dirs [findincludedir $ipdir "*.vh"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.h"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.vh"]]
# source [file join $scriptdir "synth.tcl"]
## read_ip [glob -directory $ipdir [file join * {*.xci}]]
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/ila/ila.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xci' will not be added.
## synth_design -top $top -flatten_hierarchy rebuilt
Command: synth_design -top E300ArtyDevKitFPGAChip -flatten_hierarchy rebuilt
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12219
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2395.586 ; gain = 61.000 ; free physical = 992 ; free virtual = 10878
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitFPGAChip' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:393757]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clk_wiz' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 123.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clk_wiz' (4#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (5#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (12#1) [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitPlatform' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:392849]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitSystem' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:388386]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (13#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92353]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3340]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3404]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/pedro/AES_freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (14#1) [/home/pedro/AES_freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (15#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3340]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:70130]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6647]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6711]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3467]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (17#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3467]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (18#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6647]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10433]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6774]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (19#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6774]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (20#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9910]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14863]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14971]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:11093]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (21#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:11093]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14263]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (22#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14263]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14563]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (23#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14563]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (24#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14863]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18883]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:15106]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (25#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:15106]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (26#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18286]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22947]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:23011]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19767]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19767]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (28#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22947]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26281]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26218]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:23074]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:23074]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (30#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26154]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26281]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32942]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29648]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26454]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26454]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29319]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (33#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29319]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (34#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29478]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32891]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29974]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29974]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (36#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32839]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (37#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32942]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39591]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36161]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36331]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:33171]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (38#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:33171]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36002]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (39#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36002]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (40#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36161]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39488]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39540]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36657]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36657]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (42#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39488]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (43#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39591]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46236]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42808]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42978]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39820]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (44#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39820]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42649]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (45#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42649]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (46#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42808]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46133]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46185]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43304]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43304]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (48#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46133]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (49#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46236]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49562]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49435]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49499]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46465]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (50#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46465]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (51#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49435]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (52#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49562]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58784]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52645]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52791]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49735]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (53#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49735]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52486]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52486]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52645]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55892]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:53094]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (56#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:53094]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55845]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58690]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58737]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55939]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (58#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55939]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (59#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58690]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (60#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58784]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69709]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62728]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62852]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:59065]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (61#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:59065]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62206]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61967]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/pedro/AES_freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (62#1) [/home/pedro/AES_freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (63#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61967]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61992]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (64#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61992]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62120]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62048]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (65#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62048]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (66#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62120]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62164]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62140]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (67#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62140]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (68#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62164]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62185]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (69#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62185]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (70#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62206]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62514]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w48_d1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62468]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w48_d1' (71#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62468]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (72#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62514]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource' (73#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62728]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66294]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:63003]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:63003]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65953]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (75#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65953]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (76#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66112]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69582]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69646]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66632]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (77#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66632]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (78#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69582]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (79#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69709]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (80#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:70130]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81762]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75021]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75085]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71841]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (81#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71841]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (82#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75021]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78328]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78392]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75148]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (83#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75148]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (84#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78328]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81635]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81699]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78455]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (85#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78455]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (86#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81635]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (87#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81762]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85331]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85395]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:82151]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:82151]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (89#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85331]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92072]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88638]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88702]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85458]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85458]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (91#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88638]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91945]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92009]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88765]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (92#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88765]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (93#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91945]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (94#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92072]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (95#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92353]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:167555]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96542]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:93398]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (96#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:93398]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (97#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96478]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99635]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100451]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96605]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (98#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96605]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (99#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99635]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104905]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:101433]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (100#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:101433]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104497]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (101#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104497]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (102#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:108727]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (103#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:105040]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (104#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:108120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:112735]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (105#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:109621]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (106#1) [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:112505]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:116191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:119327]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:122795]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:126263]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:129711]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:133066]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:136129]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:139631]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:143099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:146567]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:150035]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:153503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:156971]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160439]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:164066]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:167275]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:175186]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:180902]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:184093]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:187677]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:191203]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:202633]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:202651]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:216665]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:216686]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:234205]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:244956]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:252028]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:26]
INFO: [Synth 8-3876] $readmem data file '/home/pedro/AES_freedom/builds/e300artydevkit/xip.hex' is read successfully [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:257455]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:263548]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:267261]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:270458]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:273575]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:276772]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:279507]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:287585]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:287602]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:291449]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:296030]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:299584]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:302900]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:306648]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:311058]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:315434]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:319430]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:322677]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:326561]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:329793]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:333033]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:336265]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:339523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:384749]
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:45 . Memory (MB): peak = 3790.070 ; gain = 1455.484 ; free physical = 517 ; free virtual = 9023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 3790.070 ; gain = 1455.484 ; free physical = 518 ; free virtual = 9072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 3790.070 ; gain = 1455.484 ; free physical = 517 ; free virtual = 9071
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3790.070 ; gain = 0.000 ; free physical = 186 ; free virtual = 8872
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3826.887 ; gain = 0.000 ; free physical = 167 ; free virtual = 8373
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3826.887 ; gain = 0.000 ; free physical = 158 ; free virtual = 8369
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:02:29 . Memory (MB): peak = 3826.887 ; gain = 1492.301 ; free physical = 299 ; free virtual = 8253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:02:30 . Memory (MB): peak = 3830.797 ; gain = 1496.211 ; free physical = 289 ; free virtual = 8243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys/U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:31 . Memory (MB): peak = 3830.805 ; gain = 1496.219 ; free physical = 185 ; free virtual = 8143
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'latch_reg' [/home/pedro/AES_freedom/sifive-blocks/vsrc/SRLatch.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:03:32 . Memory (MB): peak = 3881.043 ; gain = 1546.457 ; free physical = 2497 ; free virtual = 8552
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   42 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 28    
	   3 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 30    
	   3 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 8     
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 30    
+---XORs : 
	   2 Input     32 Bit         XORs := 134   
	   3 Input     32 Bit         XORs := 10    
	   2 Input     30 Bit         XORs := 24    
	   2 Input     27 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 101   
	   8 Input      8 Bit         XORs := 4     
	   7 Input      8 Bit         XORs := 5     
	   3 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
	   6 Input      8 Bit         XORs := 4     
	   5 Input      8 Bit         XORs := 4     
	   9 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 62    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 237   
	               30 Bit    Registers := 12    
	               29 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 57    
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 179   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 112   
	                3 Bit    Registers := 228   
	                2 Bit    Registers := 93    
	                1 Bit    Registers := 1315  
+---Multipliers : 
	               9x33  Multipliers := 1     
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 4     
	              64K Bit	(2048 X 32 bit)          RAMs := 2     
	               2K Bit	(128 X 20 bit)          RAMs := 2     
	              992 Bit	(31 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              240 Bit	(8 X 30 bit)          RAMs := 1     
	               64 Bit	(2 X 32 bit)          RAMs := 13    
	               64 Bit	(8 X 8 bit)          RAMs := 10    
	               60 Bit	(2 X 30 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 3     
	                8 Bit	(2 X 4 bit)          RAMs := 13    
	                8 Bit	(8 X 1 bit)          RAMs := 3     
	                6 Bit	(2 X 3 bit)          RAMs := 17    
	                4 Bit	(2 X 2 bit)          RAMs := 5     
	                2 Bit	(2 X 1 bit)          RAMs := 30    
+---ROMs : 
	                    ROMs := 72    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 4     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   58 Bit        Muxes := 12    
	   2 Input   45 Bit        Muxes := 20    
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 218   
	   3 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	  28 Input   32 Bit        Muxes := 2     
	 937 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 19    
	   2 Input   29 Bit        Muxes := 12    
	   2 Input   28 Bit        Muxes := 13    
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 8     
	   2 Input   25 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 2     
	  18 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 18    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 28    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 230   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 18    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 37    
	   6 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	  21 Input    5 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 224   
	   3 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 2     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 253   
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	  19 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 98    
	   3 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1077  
	   4 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 5     
	  31 Input    1 Bit        Muxes := 3     
	  51 Input    1 Bit        Muxes := 1     
	 492 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
	  59 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:242893]
DSP Report: Generating DSP _T_84, operation Mode is: A2*B2.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
INFO: [Synth 8-4471] merging register '_T_1163_reg[7:0]' into '_T_1163_reg[7:0]' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:225877]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '32' to '2' bits. [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:225381]
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[31] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[30] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[29] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[28] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[27] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[26] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[25] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[24] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[23] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[22] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[21] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[20] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[19] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[18] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[17] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[16] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[15] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[14] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[13] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[12] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[11] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[10] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[9] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[8] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[7] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[6] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[5] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[4] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[3] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[2] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_bht_update_bits_pc[1] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_bht_update_bits_pc[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_enq_bits_mask[1] in module ShiftQueue is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_enq_bits_mask[0] in module ShiftQueue is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[27] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[26] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[25] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[24] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[23] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[22] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[21] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[20] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[19] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[18] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[17] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[16] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[15] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_slave_in_a_bits_address[14] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_master_out_d_bits_opcode[2] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_master_out_d_bits_opcode[1] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[31] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[30] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[29] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[28] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[27] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[26] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[25] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[24] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[23] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[22] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[21] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[20] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[19] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[18] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[17] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[16] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[15] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[14] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[13] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[31] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[30] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[29] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[28] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[27] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[26] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[25] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[24] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[23] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[22] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[21] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[20] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[19] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[18] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[17] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[16] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[15] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[14] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[13] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[12] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[11] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[10] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[9] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[8] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[7] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[6] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[5] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[4] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[3] in module ICache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s2_vaddr[2] in module ICache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/tag_array_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/tag_array_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/data_arrays_0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/data_arrays_0_0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\r_btb_update_bits_pc_reg[1] )
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[4]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[7]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[6]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[4]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/\s1_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[2]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[4]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[5]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[6]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[8]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[9]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[10]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mstatus_mpp_reg[0]' (FDE) to 'core/csr/reg_mstatus_mpp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[12]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[13]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[14]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[15]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[16]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[17]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[18]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[19]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[20]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[21]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[22]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[23]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[24]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[25]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[26]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[27]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[28]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[29]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[30]' (FDE) to 'core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_dcsr_prv_reg[0]' (FDSE) to 'core/csr/reg_dcsr_prv_reg[1]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[0]' (FDE) to 'core/csr/reg_mie_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_dcsr_prv_reg[1] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[1]' (FDE) to 'core/csr/reg_mie_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mie_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_reg_sfence_reg)
INFO: [Synth 8-3886] merging instance 'frontend/s2_partial_insn_reg[1]' (FDE) to 'frontend/s2_partial_insn_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (frontend/\s2_partial_insn_reg[0] )
INFO: [Synth 8-3886] merging instance 'core/wb_reg_sfence_reg' (FDE) to 'core/wb_ctrl_rocc_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/btb/\idxs_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[30]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[29]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[28]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[27]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[26]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[25]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[24]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[23]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[22]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[21]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[20]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[19]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[18]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[17]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[16]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/wb_reg_cause_reg[15]' (FDE) to 'core/wb_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/\s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcause_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\_T_82_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/ibuf/\buf__pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_pc_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_14/buffer/Queue_1/_T_35_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/coupler_to_mem_named_qspi_0/\widget/_T_315_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aon_1/\crossing/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/atomics/\_T_269_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pbus/coupler_to_mem_named_qspi_0/\widget/Repeater/full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sbus/control_bus /\atomics/_T_269_0_lut_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_32/buffer_1/Queue_1/_T_35_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_11/buffer/Queue_1/_T_35_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_11/buffer/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-7067] Removed DRAM instance pbus/i_29/buffer_1/Queue_1/_T_35_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_0_1/\valueReg_reg[8] )
WARNING: [Synth 8-3332] Sequential element (SRLatch/latch_reg) is unused and will be removed from module PMU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qspi_0_1/a_size_reg)
INFO: [Synth 8-4471] merging register 'D_round_reg[31:0]' into 'D_round_reg[31:0]' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:378421]
INFO: [Synth 8-4471] merging register 'E_round_reg[31:0]' into 'E_round_reg[31:0]' [/home/pedro/AES_freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:373923]
WARNING: [Synth 8-3917] design AESTL has port auto_in_d_bits_opcode[2] driven by constant 0
WARNING: [Synth 8-3917] design AESTL has port auto_in_d_bits_opcode[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\ABSTRACTAUTOReg_autoexecdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:58 ; elapsed = 00:09:51 . Memory (MB): peak = 3881.051 ; gain = 1546.465 ; free physical = 7732 ; free virtual = 8411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
|Cipher_Module | p_0_out    | 256x8         | LUT            | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|frontend/icache     | data_arrays_0_1_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|frontend/icache     | data_arrays_0_0_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|tilei_2/dcache/data | data_arrays_0_0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+
|Module Name                      | RTL Object                         | Inference | Size (Depth x Width) | Primitives                | 
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+
|core                             | _T_574_reg                         | Implied   | 32 x 32              | RAM32M x 12	              | 
|tilei_1/frontend/icache          | tag_array_0_reg                    | Implied   | 128 x 20             | RAM64X1D x 4	RAM64M x 12	 | 
|tilei_1/frontend/icache          | tag_array_1_reg                    | Implied   | 128 x 20             | RAM64X1D x 4	RAM64M x 12	 | 
|frontend/btb                     | _T_1161_reg                        | Implied   | 512 x 1              | RAM128X1D x 4	            | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6	               | 
|uart_1_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_1_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_corrupt_reg     | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_param_reg     | Implied   | 2 x 2                | RAM16X1D x 2	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_sink_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg      | Implied   | 8 x 1                | RAM16X1D x 1	             | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg     | Implied   | 8 x 30               | RAM32M x 5	               | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg        | Implied   | 8 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 30               | RAM32M x 5	               | 
|pbus                             | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer/Queue/_T_35_corrupt_reg     | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 30               | RAM32M x 5	               | 
|pbus                             | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer_1/Queue/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|spi_1_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_1_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_0_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_0_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|qspi_0_1                         | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|qspi_0_1                         | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_0_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_0_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2           | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:17 ; elapsed = 00:10:32 . Memory (MB): peak = 3881.051 ; gain = 1546.465 ; free physical = 7492 ; free virtual = 8392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:59 ; elapsed = 00:11:21 . Memory (MB): peak = 3881.051 ; gain = 1546.465 ; free physical = 7156 ; free virtual = 8159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|frontend/icache     | data_arrays_0_1_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|frontend/icache     | data_arrays_0_0_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|tilei_2/dcache/data | data_arrays_0_0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|tilei_2/dcache/data | data_arrays_0_3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+
|Module Name                      | RTL Object                         | Inference | Size (Depth x Width) | Primitives                | 
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+
|core                             | _T_574_reg                         | Implied   | 32 x 32              | RAM32M x 12	              | 
|tilei_1/frontend/icache          | tag_array_0_reg                    | Implied   | 128 x 20             | RAM64X1D x 4	RAM64M x 12	 | 
|tilei_1/frontend/icache          | tag_array_1_reg                    | Implied   | 128 x 20             | RAM64X1D x 4	RAM64M x 12	 | 
|frontend/btb                     | _T_1161_reg                        | Implied   | 512 x 1              | RAM128X1D x 4	            | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|E300ArtyDevKitFPGAChip           | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|E300ArtyDevKitFPGAChip           | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6	               | 
|uart_1_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_1_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg      | Implied   | 8 x 1                | RAM16X1D x 1	             | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg     | Implied   | 8 x 30               | RAM32M x 5	               | 
|pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg        | Implied   | 8 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 30               | RAM32M x 5	               | 
|pbus                             | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 30               | RAM32M x 5	               | 
|pbus                             | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 4                | RAM32M x 1	               | 
|pbus                             | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|pbus                             | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6	               | 
|pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1	             | 
|spi_1_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_1_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_0_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|spi_0_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|qspi_0_1                         | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|qspi_0_1                         | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_0_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
|uart_0_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2	               | 
+---------------------------------+------------------------------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_2/dcache/data/data_arrays_0_3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_3_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_3_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_3_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_3_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_1_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_1_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_1_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/round1_1_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:12 ; elapsed = 00:11:44 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6739 ; free virtual = 7815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance E300ArtyDevKitPlatform/sys/aes/Cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:19 ; elapsed = 00:11:54 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6797 ; free virtual = 7954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:19 ; elapsed = 00:11:54 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6797 ; free virtual = 7954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:25 ; elapsed = 00:12:00 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6765 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:25 ; elapsed = 00:12:00 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6765 ; free virtual = 7931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:26 ; elapsed = 00:12:02 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6757 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:27 ; elapsed = 00:12:02 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6756 ; free virtual = 7925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/gpio_0_1/inSyncReg/sync_0_reg[31]                      | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/aon_1/dwakeup_deglitch/sync_reg                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/rtc/sync_0_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing/SynchronizerShiftReg_w1_d3/sync_0_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_3/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/intsink_1/SynchronizerShiftReg_w2_d3/sync_0_reg[1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_4/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_0_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_7/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_2/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_8/SynchronizerShiftReg_w4_d3/sync_0_reg[3]   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_9/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_1/SynchronizerShiftReg_w1_d3/sync_0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_0_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_1_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_2_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_3_sync/sync_0_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |   711|
|3     |DSP48E1    |     2|
|4     |LUT1       |    93|
|5     |LUT2       |  2676|
|6     |LUT3       |  3121|
|7     |LUT4       |  3463|
|8     |LUT5       |  3050|
|9     |LUT6       |  9990|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   757|
|12    |MUXF8      |   204|
|13    |PULLUP     |     3|
|14    |RAM128X1D  |     4|
|15    |RAM16X1D   |    18|
|16    |RAM32M     |   151|
|17    |RAM64M     |    24|
|18    |RAM64X1D   |     8|
|19    |RAMB18E1   |    30|
|21    |RAMB36E1   |    20|
|23    |SRL16      |     1|
|24    |SRL16E     |    88|
|25    |FDCE       |   322|
|26    |FDPE       |     4|
|27    |FDR        |     4|
|28    |FDRE       | 12883|
|29    |FDSE       |   219|
|30    |LDP        |     2|
|31    |IBUF       |     2|
|32    |IBUFG      |     1|
|33    |IOBUF      |    55|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:27 ; elapsed = 00:12:02 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 6754 ; free virtual = 7924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 258 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:12 ; elapsed = 00:12:13 . Memory (MB): peak = 3889.055 ; gain = 1517.652 ; free physical = 10295 ; free virtual = 11693
Synthesis Optimization Complete : Time (s): cpu = 00:08:32 ; elapsed = 00:12:35 . Memory (MB): peak = 3889.055 ; gain = 1554.469 ; free physical = 10303 ; free virtual = 11695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3889.055 ; gain = 0.000 ; free physical = 10259 ; free virtual = 11659
INFO: [Netlist 29-17] Analyzing 1993 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, IBUFG, from the path connected to top-level port: jd_2 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3949.164 ; gain = 48.023 ; free physical = 9981 ; free virtual = 11437
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/pedro/AES_freedom/builds/e300artydevkit/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/pedro/AES_freedom/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3949.164 ; gain = 0.000 ; free physical = 10017 ; free virtual = 11477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 267 instances were transformed.
  FDR => FDRE: 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  LDP => LDPE: 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 151 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
583 Infos, 194 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:50 ; elapsed = 00:13:26 . Memory (MB): peak = 3949.164 ; gain = 1638.590 ; free physical = 10248 ; free virtual = 11710
## write_checkpoint -force [file join $wrkdir post_synth]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10237 ; free virtual = 11704
INFO: [Common 17-1381] The checkpoint '/home/pedro/AES_freedom/builds/e300artydevkit/obj/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3989.184 ; gain = 40.020 ; free physical = 10239 ; free virtual = 11713
# if {[info exists pre_impl_debug_tcl]} {
#   source [file join $scriptdir $pre_impl_debug_tcl]
# }
# source [file join $scriptdir "opt.tcl"]
## opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10237 ; free virtual = 11716

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19bfb2a90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10208 ; free virtual = 11688

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d9e7c0a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10124 ; free virtual = 11606
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ee791979

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10124 ; free virtual = 11607
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 123b764ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10123 ; free virtual = 11605
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG IOBUF_6_O_BUFG_inst to drive 301 load(s) on clock net IOBUF_6/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13ffbcb81

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10122 ; free virtual = 11605
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13ffbcb81

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10122 ; free virtual = 11605
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13ffbcb81

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10121 ; free virtual = 11604
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              50  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10120 ; free virtual = 11603
Ending Logic Optimization Task | Checksum: 19dc8789d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3989.184 ; gain = 0.000 ; free physical = 10120 ; free virtual = 11603

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for PULLUP
INFO: [Power 33-23] Power model is not available for PULLUP_1
INFO: [Power 33-23] Power model is not available for PULLUP_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 28 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 1c0a4c67f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10191 ; free virtual = 11687
Ending Power Optimization Task | Checksum: 1c0a4c67f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4054.117 ; gain = 64.934 ; free physical = 10207 ; free virtual = 11703

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c0a4c67f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10207 ; free virtual = 11703

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10207 ; free virtual = 11703
Ending Netlist Obfuscation Task | Checksum: 14521570c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10207 ; free virtual = 11703
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4054.117 ; gain = 64.934 ; free physical = 10207 ; free virtual = 11703
## write_checkpoint -force [file join $wrkdir post_opt]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10182 ; free virtual = 11680
INFO: [Common 17-1381] The checkpoint '/home/pedro/AES_freedom/builds/e300artydevkit/obj/post_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10174 ; free virtual = 11678
# source [file join $scriptdir "place.tcl"]
## place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[4] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[0]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[5] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[1]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[6] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[2]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[7] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[3]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[8] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[4]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[9] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[5]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[4] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[0]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[5] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[1]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[6] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[2]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[7] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[3]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[8] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[4]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[9] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[5]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ENARDEN (net: E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2_0) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ENBWREN (net: E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2_0) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0/ADDRARDADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0/ADDRARDADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10109 ; free virtual = 11620
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e45fbd45

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10109 ; free virtual = 11620
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10109 ; free virtual = 11620

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'qspi_cs' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf8b8416

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10130 ; free virtual = 11648

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 192e224fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10096 ; free virtual = 11619

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 192e224fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10096 ; free virtual = 11619
Phase 1 Placer Initialization | Checksum: 192e224fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10095 ; free virtual = 11619

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19e40b934

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10066 ; free virtual = 11591

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bcc15d24

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10065 ; free virtual = 11590

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 947 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 424 nets or cells. Created 0 new cell, deleted 424 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10059 ; free virtual = 11590

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            424  |                   424  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            424  |                   424  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17d5227c6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10052 ; free virtual = 11585
Phase 2.3 Global Placement Core | Checksum: 2698d0015

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10050 ; free virtual = 11584
Phase 2 Global Placement | Checksum: 2698d0015

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10064 ; free virtual = 11598

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cdf45388

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 10063 ; free virtual = 11597

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27c3c9994

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9979 ; free virtual = 11540

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28c573ca6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9970 ; free virtual = 11539

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2c8a3d463

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9970 ; free virtual = 11539

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27394c668

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9921 ; free virtual = 11512

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a6e15c4e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9888 ; free virtual = 11496

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 251f05df9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9888 ; free virtual = 11496
Phase 3 Detail Placement | Checksum: 251f05df9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9887 ; free virtual = 11496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d3464cab

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.887 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13d3124cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9956 ; free virtual = 11551
INFO: [Place 46-33] Processed net E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1902d5b3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d3464cab

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9956 ; free virtual = 11551
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.887. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9956 ; free virtual = 11551
Phase 4.1 Post Commit Optimization | Checksum: 1929690a5

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9956 ; free virtual = 11551

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1929690a5

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1929690a5

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551
Phase 4.3 Placer Reporting | Checksum: 1929690a5

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185860915

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9955 ; free virtual = 11551
Ending Placer Task | Checksum: 1225b39e3

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9966 ; free virtual = 11562
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9988 ; free virtual = 11584
## phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9941 ; free virtual = 11540
## power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Begin power optimizations | Checksum: 1831cd3aa
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module E300ArtyDevKitFPGAChip ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.887 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4054.117 ; gain = 0.000 ; free physical = 9721 ; free virtual = 11318
INFO: [Power 33-23] Power model is not available for PULLUP
INFO: [Power 33-23] Power model is not available for PULLUP_1
INFO: [Power 33-23] Power model is not available for PULLUP_2
Found 5376 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4081.125 ; gain = 27.008 ; free physical = 9659 ; free virtual = 11260
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4129.141 ; gain = 48.016 ; free physical = 9614 ; free virtual = 11220
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1072 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 280 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9595 ; free virtual = 11230
Power optimization passes: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 4129.141 ; gain = 75.023 ; free physical = 9593 ; free virtual = 11228

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9812 ; free virtual = 11464


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design E300ArtyDevKitFPGAChip ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 20 accepted clusters 18
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 211 accepted clusters 41

Number of Slice Registers augmented: 6 newly gated: 155 Total: 13432
Number of SRLs augmented: 0  newly gated: 0 Total: 89
Number of BRAM Ports augmented: 18 newly gated: 0 Total Ports: 100
Number of Flops added for Enable Generation: 0

Flops dropped: 0/189 RAMS dropped: 0/18 Clusters dropped: 11/59 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 20
    LUT3 : 8
    LUT4 : 8
    LUT5 : 5
    LUT6 : 11

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18fd29a9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9830 ; free virtual = 11477
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9830 ; free virtual = 11477
End power optimizations | Checksum: 11b8346d8
Power optimization: Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 4129.141 ; gain = 75.023 ; free physical = 9866 ; free virtual = 11514
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -22069696 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9867 ; free virtual = 11515
Ending Netlist Obfuscation Task | Checksum: 11b8346d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9867 ; free virtual = 11515
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 4129.141 ; gain = 75.023 ; free physical = 9867 ; free virtual = 11515
## write_checkpoint -force [file join $wrkdir post_place]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9812 ; free virtual = 11498
INFO: [Common 17-1381] The checkpoint '/home/pedro/AES_freedom/builds/e300artydevkit/obj/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9855 ; free virtual = 11514
# source [file join $scriptdir "route.tcl"]
## route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal qspi_cs has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3375f598 ConstDB: 0 ShapeSum: 9e50be65 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cad4a696

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9737 ; free virtual = 11437
Post Restoration Checksum: NetGraph: 72971b5e NumContArr: 583d8b38 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cad4a696

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9745 ; free virtual = 11447

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cad4a696

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9725 ; free virtual = 11429

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cad4a696

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9725 ; free virtual = 11429
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dc392b92

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9696 ; free virtual = 11404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.132 | TNS=0.000  | WHS=-0.338 | THS=-1464.704|

Phase 2 Router Initialization | Checksum: 20653315c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9705 ; free virtual = 11419

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000797257 %
  Global Horizontal Routing Utilization  = 0.00104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31129
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31126
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20653315c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9704 ; free virtual = 11419
Phase 3 Initial Routing | Checksum: f25659a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9698 ; free virtual = 11413

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4825
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.893 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1894e2146

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9662 ; free virtual = 11385

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.893 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f6bd2bf0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9687 ; free virtual = 11405
Phase 4 Rip-up And Reroute | Checksum: f6bd2bf0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9687 ; free virtual = 11405

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f6bd2bf0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9691 ; free virtual = 11409

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f6bd2bf0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9695 ; free virtual = 11413
Phase 5 Delay and Skew Optimization | Checksum: f6bd2bf0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9695 ; free virtual = 11413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 166088cfe

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9678 ; free virtual = 11401
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.972 | TNS=0.000  | WHS=-0.042 | THS=-0.042 |

Phase 6.1 Hold Fix Iter | Checksum: 19fe1fdc1

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9674 ; free virtual = 11398
Phase 6 Post Hold Fix | Checksum: 1d0349f97

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9672 ; free virtual = 11396

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1cd062b80

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9680 ; free virtual = 11404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.972 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1cd062b80

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9690 ; free virtual = 11414

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.6617 %
  Global Horizontal Routing Utilization  = 16.1366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cd062b80

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9690 ; free virtual = 11414

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cd062b80

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9689 ; free virtual = 11413

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23446e447

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9679 ; free virtual = 11402

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=10.939 | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 25c860b65

Time (s): cpu = 00:01:52 ; elapsed = 00:01:02 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9668 ; free virtual = 11393
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+-------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |  TNS  |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+-------+--------+-----+--------+--------------+-------------------+
|  1   | 10.972 | 0.000 | -0.042 |  -  |  Pass  |   00:00:42   |         x         |
+------+--------+-------+--------+-----+--------+--------------+-------------------+
|  2   |   -    |   -   |   -    |  -  |  Fail  |   00:00:00   |                   |
+------+--------+-------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:52 ; elapsed = 00:01:03 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9724 ; free virtual = 11449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9724 ; free virtual = 11449
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9723 ; free virtual = 11449
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## write_checkpoint -force [file join $wrkdir post_route]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9654 ; free virtual = 11430
INFO: [Common 17-1381] The checkpoint '/home/pedro/AES_freedom/builds/e300artydevkit/obj/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9709 ; free virtual = 11450
# source [file join $scriptdir "bitstream.tcl"]
## write_bitstream -force [file join $wrkdir "${top}.bit"]
Command: write_bitstream -force /home/pedro/AES_freedom/builds/e300artydevkit/obj/E300ArtyDevKitFPGAChip.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_22/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_23/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_24/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_29/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_30/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_31/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_51/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_52/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_53/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUF_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84 output E300ArtyDevKitPlatform/sys/tile/core/div/_T_84/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0 output E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84 multiplier stage E300ArtyDevKitPlatform/sys/tile/core/div/_T_84/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0 multiplier stage E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO jd_4 connects to flops which have these E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/idcodeChain_io_chainIn_capture, and E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irChain_io_chainIn_capture set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[4] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[0]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[5] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[1]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[6] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[2]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[7] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[3]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[8] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[4]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRARDADDR[9] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[5]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[4] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[0]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[5] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[1]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[6] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[2]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[7] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[3]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[8] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[4]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ADDRBWRADDR[9] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_2_reg_rep_0[5]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ENARDEN (net: E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2_0) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep/ENBWREN (net: E300ArtyDevKitPlatform/sys/aes/Cipher/sel_rep__2_0) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0/ADDRARDADDR[10] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[6]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0 has an input control pin E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0/ADDRARDADDR[11] (net: E300ArtyDevKitPlatform/sys/aes/Cipher/round1_0_reg_rep__0_0[7]) which is driven by a register (E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 41 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/pedro/AES_freedom/builds/e300artydevkit/obj/E300ArtyDevKitFPGAChip.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pedro/AES_freedom/builds/e300artydevkit/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 27 10:36:21 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9579 ; free virtual = 11401
## write_sdf -force [file join $wrkdir "${top}.sdf"]
write_sdf: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9443 ; free virtual = 11370
## write_verilog -mode timesim -force [file join ${wrkdir} "${top}.v"]
# if {[info exists post_impl_debug_tcl)]} {
#   source [file join $scriptdir $post_impl_debug_tcl]
# }
# source [file join $scriptdir "report.tcl"]
## set rptdir [file join $wrkdir report]
## file mkdir $rptdir
## report_datasheet -file [file join $rptdir datasheet.txt]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_datasheet: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9387 ; free virtual = 11340
## set rptutil [file join $rptdir utilization.txt]
## report_utilization -hierarchical -file $rptutil
## report_clock_utilization -file $rptutil -append
## report_ram_utilization -file $rptutil -append -detail
WARNING: [Common 17-576] 'detail' is deprecated. The '-detail' option is no longer required because all the data is enabled by default. Support for -detail will be removed in a future release.
report_ram_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9413 ; free virtual = 11380
## report_timing_summary -file [file join $rptdir timing.txt] -max_paths 10
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
## report_high_fanout_nets -file [file join $rptdir fanout.txt] -timing -load_types -max_nets 25
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_high_fanout_nets: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9406 ; free virtual = 11368
## report_drc -file [file join $rptdir drc.txt]
Command: report_drc -file /home/pedro/AES_freedom/builds/e300artydevkit/obj/report/drc.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pedro/AES_freedom/builds/e300artydevkit/obj/report/drc.txt.
report_drc completed successfully
## report_io -file [file join $rptdir io.txt]
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4129.141 ; gain = 0.000 ; free physical = 9373 ; free virtual = 11350
## report_clocks -file [file join $rptdir clocks.txt]
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
## set timing_slack [get_property SLACK [get_timing_paths]]
## if {$timing_slack < 0} {
##   puts "Failed to meet timing by $timing_slack, see [file join $rptdir timing.txt]"
##   exit 1
## }
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 10:37:00 2021...
