# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/detection_centre.vhd" \
"../../../../project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd" \

# Do not sort compile order
nosort
