Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Aug  3 18:24:14 2021
| Host         : DESKTOP-S7T01R9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.638        0.000                      0                  912        0.061        0.000                      0                  912        3.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk65MHz_clk_gen  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk65MHz_clk_gen        6.638        0.000                      0                  912        0.061        0.000                      0                  912        7.192        0.000                       0                   148  
  clkfbout_clk_gen                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clk_gen
  To Clock:  clk65MHz_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 u_image_rom/rgb_reg_2_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_draw_car/car_rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_gen rise@15.385ns - clk65MHz_clk_gen rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 3.921ns (45.879%)  route 4.625ns (54.121%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=137, routed)         1.593    -0.918    u_image_rom/clk65MHz
    RAMB36_X2Y16         RAMB36E1                                     r  u_image_rom/rgb_reg_2_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.954 r  u_image_rom/rgb_reg_2_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.019    u_image_rom/rgb_reg_2_4_n_19
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.444 f  u_image_rom/rgb_reg_3_4/DOADO[0]
                         net (fo=2, routed)           2.846     5.290    u_image_rom/rgb_reg_3_4_n_52
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.152     5.442 r  u_image_rom/car_rgb_out[11]_i_10/O
                         net (fo=1, routed)           1.032     6.473    u_image_rom/car_rgb_out[11]_i_10_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I0_O)        0.348     6.821 f  u_image_rom/car_rgb_out[11]_i_5/O
                         net (fo=12, routed)          0.683     7.504    u_draw_car/u_delay/rgb_reg_1_1
    SLICE_X15Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.628 r  u_draw_car/u_delay/car_rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.628    u_draw_car/u_delay_n_7
    SLICE_X15Y64         FDRE                                         r  u_draw_car/car_rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_gen rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=137, routed)         1.435    13.824    u_draw_car/clk65MHz
    SLICE_X15Y64         FDRE                                         r  u_draw_car/car_rgb_out_reg[4]/C
                         clock pessimism              0.491    14.314    
                         clock uncertainty           -0.079    14.235    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.031    14.266    u_draw_car/car_rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  6.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_vga_timing/vga_vblnk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_draw_car/u_delay/del_mem_reg[0][36]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_gen rise@0.000ns - clk65MHz_clk_gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=137, routed)         0.554    -0.627    u_vga_timing/clk65MHz
    SLICE_X37Y68         FDRE                                         r  u_vga_timing/vga_vblnk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_vga_timing/vga_vblnk_reg_reg/Q
                         net (fo=1, routed)           0.244    -0.242    u_draw_car/u_delay/vga_hcount_reg_reg[10][0]
    SLICE_X30Y65         FDCE                                         r  u_draw_car/u_delay/del_mem_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=137, routed)         0.823    -0.866    u_draw_car/u_delay/clk65MHz
    SLICE_X30Y65         FDCE                                         r  u_draw_car/u_delay/del_mem_reg[0][36]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.059    -0.303    u_draw_car/u_delay/del_mem_reg[0][36]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clk_gen
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y8      u_image_rom/rgb_reg_0_11/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X40Y71     u_image_rom/u_image_rom/rgb_reg_2_3_cooolgate_en_gate_22_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X35Y45     u_clk_gen/inst/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_gen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKFBIN



