<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
Loading design for application iotiming from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Loading design for application iotiming from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Loading design for application iotiming from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
// Design: df1_lidar_top
// Package: CABGA256
// ncd File: df1_lidar_top_impl1.ncd
// Version: Diamond (64-bit) 3.13.0.56.2
// Written on Thu Apr 17 20:39:08 2025
// M: Minimum Performance Grade
// iotiming df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 9, 8, 7):

// Input Setup and Hold Times

Port            Clock           Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
em_ddr_data[0]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[10] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[11] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[12] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[13] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[14] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[15] em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[1]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[2]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[3]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[4]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[5]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[6]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[7]  em_ddr_dqs[0]   R    -0.489      7       0.910     7
em_ddr_data[8]  em_ddr_dqs[1]   R    -0.489      7       0.910     7
em_ddr_data[9]  em_ddr_dqs[1]   R    -0.489      7       0.910     7
i_adc_sda       i_clk_50m       R     2.399      7       2.842     7
i_code_sigin1   i_clk_50m       R    -0.289      M       2.842     7
i_code_sigin2   i_clk_50m       R     1.442      7      -0.250     7
i_ethphy_rxd[0] i_ethphy_refclk R    -0.289      M       2.842     7
i_ethphy_rxd[1] i_ethphy_refclk R    -0.289      M       2.842     7
i_ethphy_rxdv   i_ethphy_refclk R    -0.289      M       2.842     7
i_flash_miso    i_clk_50m       R     0.269      M       1.126     7
i_motor_fg1     i_clk_50m       R    -0.289      M       2.841     7
i_motor_fg2     i_clk_50m       R    -0.289      M       2.841     7
i_rst_n         i_clk_50m       R     4.499      7      -0.614     M
io_phy_mdio     i_clk_50m       R     2.055      7      -0.683     M


// Clock to Output Delay

Port            Clock           Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
em_ddr_clk      i_ddrclk_100m   R     5.536         7        2.628          M
em_ddr_cs_n     i_ddrclk_100m   R     5.526         7        2.628          M
em_ddr_data[0]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[10] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[11] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[12] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[13] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[14] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[15] i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[1]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[2]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[3]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[4]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[5]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[6]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[7]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[8]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_data[9]  i_ddrclk_100m   R     5.684         7        3.191          M
em_ddr_dm[0]    i_ddrclk_100m   R     6.145         7        3.426          M
em_ddr_dm[1]    i_ddrclk_100m   R     6.145         7        3.426          M
em_ddr_dqs[0]   i_ddrclk_100m   R     4.855         7        2.303          M
em_ddr_dqs[1]   i_ddrclk_100m   R     4.855         7        2.303          M
em_ddr_reset_n  i_clk_50m       R    13.801         7        5.441          M
io_phy_mdio     i_clk_50m       R     9.793         7        2.785          M
o_adc_cs1       i_clk_50m       R    10.870         7        4.572          M
o_adc_cs2       i_clk_50m       R    10.269         7        4.434          M
o_adc_sclk      i_clk_50m       R     9.804         7        4.333          M
o_da_pwm        i_clk_50m       R     7.035         7        2.785          M
o_ethphy_txd[0] i_ethphy_refclk R     9.998         7        7.246          M
o_ethphy_txd[1] i_ethphy_refclk R     9.998         7        7.246          M
o_ethphy_txen   i_ethphy_refclk R     9.998         7        7.246          M
o_flash_cs      i_clk_50m       R     6.747         7        2.563          M
o_flash_mosi    i_clk_50m       R     6.747         7        2.563          M
o_laser_str[0]  i_clk_50m       R     9.724         7        4.316          M
o_laser_str[1]  i_clk_50m       R     9.105         7        4.039          M
o_laser_str[2]  i_clk_50m       R     8.454         7        3.785          M
o_laser_str[3]  i_clk_50m       R     8.618         7        3.844          M
o_laser_str[4]  i_clk_50m       R     8.848         7        3.943          M
o_laser_str[5]  i_clk_50m       R     8.834         7        3.951          M
o_laser_str[6]  i_clk_50m       R     8.938         7        3.985          M
o_laser_str[7]  i_clk_50m       R     8.673         7        3.881          M
o_motor_pwm1    i_clk_50m       R     7.035         7        2.785          M
o_motor_pwm2    i_clk_50m       R     7.035         7        2.785          M
o_phy_mdc       i_clk_50m       R     9.447         7        4.181          M


// Internal_Clock to Input

Port            Internal_Clock
--------------------------------------------------------
em_ddr_dqs[0]   w_sclk        
em_ddr_dqs[1]   w_sclk        
i_ddrclk_100m   w_sclk        


// Internal_Clock to Output

Port            Internal_Clock
--------------------------------------------------------
em_ddr_addr[0]  w_sclk        
em_ddr_addr[10] w_sclk        
em_ddr_addr[11] w_sclk        
em_ddr_addr[12] w_sclk        
em_ddr_addr[13] w_sclk        
em_ddr_addr[1]  w_sclk        
em_ddr_addr[2]  w_sclk        
em_ddr_addr[3]  w_sclk        
em_ddr_addr[4]  w_sclk        
em_ddr_addr[5]  w_sclk        
em_ddr_addr[6]  w_sclk        
em_ddr_addr[7]  w_sclk        
em_ddr_addr[8]  w_sclk        
em_ddr_addr[9]  w_sclk        
em_ddr_ba[0]    w_sclk        
em_ddr_ba[1]    w_sclk        
em_ddr_ba[2]    w_sclk        
em_ddr_cas_n    w_sclk        
em_ddr_cke      w_sclk        
em_ddr_odt      w_sclk        
em_ddr_ras_n    w_sclk        
em_ddr_reset_n  w_sclk        
em_ddr_we_n     w_sclk        
WARNING: you must also run trce with hold speed: 7
WARNING: you must also run trce with setup speed: M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
