// Seed: 1344980986
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire id_9;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5
    , id_8,
    output tri1 id_6
);
  logic [-1 : -1 'b0] id_9 = id_1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6
  );
  wire id_10;
endmodule
