// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/pm_runtime.h>

#include "apusys_power_reg.h"
#include "apu_power_api.h"
#include "power_clock.h"
#include "apu_log.h"
#include "apusys_power_ctl.h"

/************** IMPORTANT !! *******************
 * The following name of each clock struct
 * MUST mapping to clock-names @ mt6873.dts
 **********************************************/

/* for dvfs clock source */
static struct clk *clk_top_dsp_sel;		/* CONN */
static struct clk *clk_top_dsp1_sel;
static struct clk *clk_top_dsp1_npupll_sel;	/* VPU_CORE0 */
static struct clk *clk_top_dsp2_sel;
static struct clk *clk_top_dsp2_npupll_sel;	/* VPU_CORE1 */
static struct clk *clk_top_dsp5_sel;
static struct clk *clk_top_dsp5_apupll_sel;	/* MDLA0 */
static struct clk *clk_top_ipu_if_sel;		/* VCORE */

/* for dvfs clock parent */
static struct clk *clk_top_clk26m;		//  26
static struct clk *clk_top_mainpll_d4_d2;	// 273
static struct clk *clk_top_univpll_d4_d2;	// 312
static struct clk *clk_top_univpll_d6_d2;	// 208
//static struct clk *clk_top_mmpll_d6;		// 458 for dsp7_sel (no use)
//static struct clk *clk_top_mmpll_d5;		// 550 for dsp7_sel (no use)
static struct clk *clk_top_mmpll_d4;		// 687
static struct clk *clk_top_univpll_d5;		// 499
static struct clk *clk_top_univpll_d4;		// 624
static struct clk *clk_top_univpll_d3;		// 832
//static struct clk *clk_top_mainpll_d6;	// 364 for dsp7_sel (no use)
static struct clk *clk_top_mainpll_d4;		// 546
static struct clk *clk_top_mainpll_d3;		// 728
static struct clk *clk_top_tvdpll_ck;		// 594
static struct clk *clk_top_apupll_ck;
static struct clk *clk_top_npupll_ck;

static struct clk *clk_apmixed_apupll_rate;	// apmixed apupll for set rate
static struct clk *clk_apmixed_npupll_rate;	// apmixed npupll for set rate

/**************************************************
 * The following functions are apu dedicated usate
 **************************************************/

int enable_apu_mtcmos(int enable)
{
	int ret_all = 0;

	LOG_DBG("%s+ enable: %d, ret = %d\n",
		__func__, enable, ret_all);

#ifdef APUSYS_POWER_BRINGUP
	if (enable) {
		LOG_DBG("%s pm_runtime_get_sync +\n", __func__);
		pm_runtime_get_sync(apu_dev);
		LOG_DBG("%s pm_runtime_get_sync -\n", __func__);
	} else {
		LOG_DBG("%s pm_runtime_put_sync +\n", __func__);
		pm_runtime_put(apu_dev);
		LOG_DBG("%s pm_runtime_put_sync -\n", __func__);
	}
#endif

	LOG_DBG("%s- enable:%d, ret = %d\n",
		__func__, enable, ret_all);
	return ret_all;
}

int prepare_apu_clock(struct device *dev)
{
	int ret = 0;

#ifdef APUSYS_POWER_BRINGUP
	LOG_DBG("%s pm_runtime_enable +\n", __func__);
	pm_runtime_enable(apu_dev);
	LOG_DBG("%s pm_runtime_enable -\n", __func__);
#endif


	PREPARE_CLK(clk_top_dsp_sel);
	PREPARE_CLK(clk_top_dsp1_sel);
	PREPARE_CLK(clk_top_dsp1_npupll_sel);
	PREPARE_CLK(clk_top_dsp2_sel);
	PREPARE_CLK(clk_top_dsp2_npupll_sel);
	PREPARE_CLK(clk_top_dsp5_sel);
	PREPARE_CLK(clk_top_dsp5_apupll_sel);
	PREPARE_CLK(clk_top_ipu_if_sel);

	PREPARE_CLK(clk_top_clk26m);
	PREPARE_CLK(clk_top_mainpll_d4_d2);
	PREPARE_CLK(clk_top_univpll_d4_d2);
	PREPARE_CLK(clk_top_univpll_d6_d2);
	PREPARE_CLK(clk_top_mmpll_d4);
	PREPARE_CLK(clk_top_univpll_d5);
	PREPARE_CLK(clk_top_univpll_d4);
	PREPARE_CLK(clk_top_univpll_d3);
	PREPARE_CLK(clk_top_mainpll_d4);
	PREPARE_CLK(clk_top_mainpll_d3);
	PREPARE_CLK(clk_top_tvdpll_ck);
	PREPARE_CLK(clk_top_apupll_ck);
	PREPARE_CLK(clk_top_npupll_ck);

	PREPARE_CLK(clk_apmixed_apupll_rate);
	PREPARE_CLK(clk_apmixed_npupll_rate);
	return ret;
}

void unprepare_apu_clock(void)
{
	LOG_DBG("%s bypass\n", __func__);
}

int enable_apu_vcore_clksrc(void)
{
	int ret = 0;
	int ret_all = 0;

	ENABLE_CLK(clk_top_ipu_if_sel);
	LOG_WRN("%s, ret = %d\n", __func__, ret_all);
	return ret_all;
}

int enable_apu_conn_clksrc(void)
{
	int ret = 0;
	int ret_all = 0;

	ENABLE_CLK(clk_top_dsp_sel);
	//ENABLE_CLK(clk_top_ipu_if_sel);

	//enable_pll();

	if (ret_all)
		LOG_ERR("%s, ret = %d\n", __func__, ret_all);
	else
		LOG_DBG("%s, ret = %d\n", __func__, ret_all);

	return ret_all;
}

int enable_apu_device_clksrc(enum DVFS_USER user)
{
	int ret = 0;
	int ret_all = 0;

	switch (user) {
	case VPU0:
	case VPU1:
		ENABLE_CLK(clk_top_dsp1_sel);
		ENABLE_CLK(clk_top_dsp2_sel);
		ENABLE_CLK(clk_top_npupll_ck);
		ENABLE_CLK(clk_top_dsp1_npupll_sel);
		ENABLE_CLK(clk_top_dsp2_npupll_sel);
		break;
	case MDLA0:
		ENABLE_CLK(clk_top_dsp5_sel);
		ENABLE_CLK(clk_top_apupll_ck);
		ENABLE_CLK(clk_top_dsp5_apupll_sel);
		break;
	default:
		LOG_ERR("%s illegal DVFS_USER: %d\n", __func__, user);
		ret_all = -1;
	}

	if (ret_all)
		LOG_ERR("%s for DVFS_USER: %d, ret = %d\n",
						__func__, user, ret_all);
	else
		LOG_DBG("%s for DVFS_USER: %d, ret = %d\n",
						__func__, user, ret_all);

	return ret_all;
}

int enable_apu_conn_vcore_clock(void)
{
	int ret_all = 0;

	if (ret_all)
		LOG_ERR("%s, ret = %d\n", __func__, ret_all);
	else
		LOG_DBG("%s, ret = %d\n", __func__, ret_all);

	return ret_all;
}

//per user
int enable_apu_device_clock(enum DVFS_USER user)
{
	int ret_all = 0;

	switch (user) {
	case VPU0:
		DRV_WriteReg32(APU0_APU_CG_CLR, 0x7);
		break;
	case VPU1:
		DRV_WriteReg32(APU1_APU_CG_CLR, 0x7);
		break;
	case MDLA0:
		DRV_WriteReg32(APU_MDLA0_APU_MDLA_CG_CLR, 0x7FFF);
		break;
	default:
		LOG_ERR("%s illegal DVFS_USER: %d\n", __func__, user);
		ret_all = -1;
	}

	if (ret_all)
		LOG_ERR("%s for DVFS_USER: %d, ret = %d\n",
						__func__, user, ret_all);
	else
		LOG_DBG("%s for DVFS_USER: %d, ret = %d\n",
						__func__, user, ret_all);
	return ret_all;
}

void disable_apu_conn_vcore_clock(void)
{

	LOG_DBG("%s\n", __func__);
}

//per user
void disable_apu_device_clock(enum DVFS_USER user)
{
	switch (user) {
	case VPU0:
		break;
	case VPU1:
		break;
	case MDLA0:
		break;
	default:
		LOG_ERR("%s illegal DVFS_USER: %d\n", __func__, user);
	}
	LOG_DBG("%s for DVFS_USER: %d\n", __func__, user);
}

void disable_apu_conn_clksrc(void)
{
	//disable_pll();

	DISABLE_CLK(clk_top_dsp_sel);
	//DISABLE_CLK(clk_top_ipu_if_sel);
	LOG_DBG("%s\n", __func__);
}

void disable_apu_device_clksrc(enum DVFS_USER user)
{
	switch (user) {
	case VPU0:
	case VPU1:
		DISABLE_CLK(clk_top_dsp1_npupll_sel);
		DISABLE_CLK(clk_top_dsp2_npupll_sel);
		DISABLE_CLK(clk_top_npupll_ck);
		DISABLE_CLK(clk_top_dsp1_sel);
		DISABLE_CLK(clk_top_dsp2_sel);
		break;
	case MDLA0:
		DISABLE_CLK(clk_top_dsp5_apupll_sel);
		DISABLE_CLK(clk_top_apupll_ck);
		DISABLE_CLK(clk_top_dsp5_sel);
		break;
	default:
		LOG_ERR("%s illegal DVFS_USER: %d\n", __func__, user);
	}
	LOG_DBG("%s for DVFS_USER: %d\n", __func__, user);
}

static struct clk *find_clk_by_domain(enum DVFS_VOLTAGE_DOMAIN domain)
{
	switch (domain) {
	case V_APU_CONN:
		return clk_top_dsp_sel;

	case V_VPU0:
		return clk_top_dsp1_sel;

	case V_VPU1:
		return clk_top_dsp2_sel;

	case V_MDLA0:
		return clk_top_dsp5_sel;

	case V_VCORE:
		return clk_top_ipu_if_sel;
	default:
		LOG_ERR("%s fail to find clk !\n", __func__);
		return NULL;
	}
}

// set normal clock w/ ckmux
int set_apu_clock_source(enum DVFS_FREQ freq, enum DVFS_VOLTAGE_DOMAIN domain)
{
	int ret = 0;
	struct clk *clk_src = NULL;
	struct clk *clk_target = NULL;
#if APUSYS_SETTLE_TIME_TEST
	u8 buck_id;
#endif

	switch (freq) {
	case DVFS_FREQ_00_026000_F:
		clk_src = clk_top_clk26m;
		break;

	case DVFS_FREQ_00_208000_F:
		clk_src = clk_top_univpll_d6_d2;
		break;

	case DVFS_FREQ_00_273000_F:
		clk_src = clk_top_mainpll_d4_d2;
		break;

	case DVFS_FREQ_00_312000_F:
		clk_src = clk_top_univpll_d4_d2;
		break;

	case DVFS_FREQ_00_499200_F:
		clk_src = clk_top_univpll_d5;
		break;

	case DVFS_FREQ_00_546000_F:
		clk_src = clk_top_mainpll_d4;
		break;

	case DVFS_FREQ_00_624000_F:
		clk_src = clk_top_univpll_d4;
		break;

	case DVFS_FREQ_00_687500_F:
		clk_src = clk_top_mmpll_d4;
		break;

	case DVFS_FREQ_00_728000_F:
		clk_src = clk_top_mainpll_d3;
		break;

	case DVFS_FREQ_00_832000_F:
		clk_src = clk_top_univpll_d3;
		break;

	case DVFS_FREQ_NOT_SUPPORT:
	default:
		clk_src = clk_top_clk26m;
		LOG_ERR("%s wrong freq : %d, force assign 26M\n",
							__func__, freq);
	}

	clk_target = find_clk_by_domain(domain);

	if (clk_target != NULL) {
#if APUSYS_SETTLE_TIME_TEST
		buck_id = apusys_buck_domain_to_buck[domain];
		apusys_opps.st[buck_id + 1].begin = sched_clock();
#endif
		LOG_DBG("%s config domain %s to freq %d\n",
			__func__, buck_domain_str[domain], freq);

		ret |= clk_set_parent(clk_target, clk_src);

		if (domain == V_VPU0)
			ret |= clk_set_parent(clk_top_dsp1_npupll_sel,
				clk_top_dsp1_sel);
		else if (domain == V_VPU1)
			ret |= clk_set_parent(clk_top_dsp2_npupll_sel,
				clk_top_dsp2_sel);
		else if (domain == V_MDLA0)
			ret |= clk_set_parent(clk_top_dsp5_apupll_sel,
				clk_top_dsp5_sel);

		return ret;
	}

	LOG_ERR("%s config domain %s to freq %d failed\n",
		__func__, buck_domain_str[domain], freq);
	return -1;
}

static unsigned int apu_get_dds(enum DVFS_FREQ freq,
	enum DVFS_VOLTAGE_DOMAIN domain)
{
	int opp = 0;

	for (opp = 0; opp < APUSYS_MAX_NUM_OPPS; opp++) {
		if (apusys_opps.opps[opp][domain].freq == freq)
			return apusys_opps.opps[opp][domain].dds;
	}

	LOG_DBG("%s freq %d find no dds\n",
		__func__, freq);
	return 0;
}

static enum DVFS_FREQ_POSTDIV apu_get_posdiv_power(enum DVFS_FREQ freq,
	enum DVFS_VOLTAGE_DOMAIN domain)
{
	int opp = 0;

	for (opp = 0; opp < APUSYS_MAX_NUM_OPPS; opp++) {
		if (apusys_opps.opps[opp][domain].freq == freq)
			return apusys_opps.opps[opp][domain].post_divider;
	}

	LOG_DBG("%s freq %d find no post divider\n",
		__func__, freq);
	return POSDIV_4;
}

static enum DVFS_FREQ_POSTDIV apu_get_curr_posdiv_power(
	enum DVFS_VOLTAGE_DOMAIN domain)
{
	unsigned long pll  = 0;
	enum DVFS_FREQ_POSTDIV real_posdiv_power = 0;

	if (domain == V_VPU0 || domain == V_VPU1)
		pll = DRV_Reg32(NPUPLL_CON1);
	else if (domain == V_MDLA0)
		pll = DRV_Reg32(APUPLL_CON1);

	real_posdiv_power = (pll & (0x7 << POSDIV_SHIFT)) >> POSDIV_SHIFT;

	LOG_DBG("%s real_posdiv_power %d\n",
		__func__, real_posdiv_power);

	return real_posdiv_power;
}

int config_apupll(enum DVFS_FREQ freq, enum DVFS_VOLTAGE_DOMAIN domain)
{
	int ret = 0;
	struct clk *clk_target = NULL;
	int scaled_freq = freq * 1000;
	enum DVFS_FREQ ckmux_freq = 0;
	enum DVFS_FREQ_POSTDIV posdiv_power = 0;
	enum DVFS_FREQ_POSTDIV real_posdiv_power = 0;
	unsigned int dds, pll = 0;
	bool parking = false;
#if APUSYS_SETTLE_TIME_TEST
	u8 buck_id;
#endif
	real_posdiv_power = apu_get_curr_posdiv_power(domain);
	posdiv_power = apu_get_posdiv_power(freq, domain);
	dds = apu_get_dds(freq, domain);
	pll = (0x80000000) | (posdiv_power << POSDIV_SHIFT) | dds;

	if (posdiv_power != real_posdiv_power)
		parking = true;
	else
		parking = false;

	LOG_DBG(
		"posdiv: %d, real_posdiv: %d, dds: 0x%x, pll: 0x%08x, parking: %d\n",
		(1 << posdiv_power), (1 << real_posdiv_power),
		dds, pll, parking);

	if (parking) {
		clk_target = find_clk_by_domain(domain);

		if (clk_target != NULL) {
			ckmux_freq = DVFS_FREQ_00_312000_F;
			ret |= set_apu_clock_source(ckmux_freq, domain);
		} else {
			LOG_ERR("%s config domain %s to freq %d failed\n",
				__func__, buck_domain_str[domain], freq);
			return -1;
		}
		DRV_WriteReg32(APUPLL_CON1, pll);
		/* PLL spec */
		udelay(20);

	} else {
		ret |= clk_set_rate(clk_top_apupll_ck, scaled_freq);
	}

	/* If need, switch dsp5_apupll_sel's parent to APUPLL */
	clk_target = clk_get_parent(clk_top_dsp5_apupll_sel);
	if (!clk_is_match(clk_target, clk_top_apupll_ck)) {
		LOG_DBG("%s change %s's parent from %s to %s\n", __func__,
			__clk_get_name(clk_top_dsp5_apupll_sel),
			__clk_get_name(clk_target),
			__clk_get_name(clk_top_apupll_ck));
		ret |= clk_set_rate(clk_top_apupll_ck, scaled_freq);
		ret |= clk_set_parent(clk_top_dsp5_apupll_sel,
				      clk_top_apupll_ck);
	}

	if (ret)
		LOG_ERR("%s fail, ret = %d\n", __func__, ret);
	else
		LOG_DBG("%s pass, ret = %d\n", __func__, ret);

#if APUSYS_SETTLE_TIME_TEST
	buck_id = apusys_buck_domain_to_buck[domain];
	apusys_opps.st[buck_id + 1].begin = sched_clock();
#endif
	LOG_DBG("%s config domain %s to freq %d,  APUPLL_CON1 0x%x\n",
		__func__, buck_domain_str[domain],
		freq, DRV_Reg32(APUPLL_CON1));


	return ret;
}

int config_npupll(enum DVFS_FREQ freq, enum DVFS_VOLTAGE_DOMAIN domain)
{
	int ret = 0;
	struct clk *clk_target = NULL;
	int scaled_freq = freq * 1000;
	enum DVFS_FREQ ckmux_freq = 0;
	enum DVFS_FREQ_POSTDIV posdiv_power = 0;
	enum DVFS_FREQ_POSTDIV real_posdiv_power = 0;
	enum DVFS_VOLTAGE_DOMAIN domain_idx = 0;
	unsigned int dds, pll = 0;
	bool parking = false;
#if APUSYS_SETTLE_TIME_TEST
	u8 buck_id;
#endif

	real_posdiv_power = apu_get_curr_posdiv_power(domain);
	posdiv_power = apu_get_posdiv_power(freq, domain);
	dds = apu_get_dds(freq, domain);
	pll = (0x80000000) | (posdiv_power << POSDIV_SHIFT) | dds;

	if (posdiv_power != real_posdiv_power)
		parking = true;
	else
		parking = false;

	LOG_DBG(
		"%s posdiv: %d, real_posdiv: %d, dds: 0x%x, pll: 0x%08x, parking: %d\n",
		__func__, (1 << posdiv_power), (1 << real_posdiv_power),
		dds, pll, parking);

	if (parking) {
		/*
		 * If current npupll_rate is exactly what domain wants,
		 * don't park again and switch domain mux's parent as npulll.
		 * (for freq meter accuracy, use 5k for tolerance)
		 */
		if (abs(clk_get_rate(clk_apmixed_npupll_rate) - scaled_freq)
				< 5000)
			goto out;

		for (domain_idx = V_VPU0; domain_idx < V_VPU0 + APUSYS_VPU_NUM;
			domain_idx++) {
			clk_target = find_clk_by_domain(domain_idx);

			if (clk_target != NULL) {
				ckmux_freq = DVFS_FREQ_00_273000_F;
				ret |= set_apu_clock_source(ckmux_freq,
					domain_idx);
			} else {
				LOG_ERR("%s config domain %s to freq %d fail\n",
					__func__,
					buck_domain_str[domain_idx],
					freq);
				return -1;
			}
		}
		DRV_WriteReg32(NPUPLL_CON1, pll);
out:
		/* PLL spec */
		udelay(20);

	} else {
		ret |= clk_set_rate(clk_apmixed_npupll_rate, scaled_freq);
	}

	/* If need, switch dsp1_npupll_sel's parent to NPUPLL */
	clk_target = clk_get_parent(clk_top_dsp1_npupll_sel);
	if (domain == V_VPU0 &&
	    !clk_is_match(clk_target, clk_top_npupll_ck)) {
		LOG_DBG("%s modify %s's parent from %s to %s\n", __func__,
			__clk_get_name(clk_top_dsp1_npupll_sel),
			__clk_get_name(clk_target),
			__clk_get_name(clk_top_npupll_ck));
		ret |= clk_set_rate(clk_apmixed_npupll_rate, scaled_freq);
		ret |= clk_set_parent(clk_top_dsp1_npupll_sel,
				      clk_top_npupll_ck);
	}

	/* If need, switch dsp2_npupll_sel's parent to NPUPLL */
	clk_target = clk_get_parent(clk_top_dsp2_npupll_sel);
	if (domain == V_VPU1 &&
	    !clk_is_match(clk_target, clk_top_npupll_ck)) {
		LOG_DBG("%s modify %s's parent from %s to %s\n", __func__,
			__clk_get_name(clk_top_dsp2_npupll_sel),
			__clk_get_name(clk_target),
			__clk_get_name(clk_top_npupll_ck));
		ret |= clk_set_rate(clk_apmixed_npupll_rate, scaled_freq);
		ret |= clk_set_parent(clk_top_dsp2_npupll_sel,
				      clk_top_npupll_ck);
	}

	if (ret)
		LOG_ERR("%s fail, ret = %d\n", __func__, ret);
	else
		LOG_DBG("%s pass, ret = %d\n", __func__, ret);

#if APUSYS_SETTLE_TIME_TEST
	buck_id = apusys_buck_domain_to_buck[domain];
	apusys_opps.st[buck_id + 1].begin = sched_clock();
#endif
	LOG_DBG("%s config domain %s to freq %d, NPUPLL_CON1 0x%x\n",
		__func__, buck_domain_str[domain],
		freq, DRV_Reg32(NPUPLL_CON1));

	return ret;
}

#if APUSYS_DEVFREQ_COOLING
unsigned int get_single_device_freq(enum DVFS_USER user)
{
	switch (user) {
	case VPU0:
		return clk_get_rate(clk_top_dsp1_npupll_sel);
	case VPU1:
		return clk_get_rate(clk_top_dsp2_npupll_sel);
	case MDLA0:
		return clk_get_rate(clk_top_dsp5_apupll_sel);
	default:
		LOG_ERR("%s invalid user:%d\n", __func__, user);
		return 0;
	}
}
#endif

// dump related frequencies of APUsys
void dump_frequency(struct apu_power_info *info)
{
	int dsp1_freq_mux = 0;
	int dsp2_freq_mux = 0;
	int dsp5_freq_mux = 0;
	int dump_div = 1;

	if (info->dump_div > 0)
		dump_div = info->dump_div;

	info->dsp_freq = clk_get_rate(clk_top_dsp_sel);
	info->apupll_freq = clk_get_rate(clk_apmixed_apupll_rate);
	info->npupll_freq = clk_get_rate(clk_apmixed_npupll_rate);
	info->dsp1_freq = clk_get_rate(clk_top_dsp1_npupll_sel);
	info->dsp2_freq = clk_get_rate(clk_top_dsp2_npupll_sel);
	info->dsp5_freq = clk_get_rate(clk_top_dsp5_apupll_sel);
	dsp1_freq_mux = clk_get_rate(clk_top_dsp1_sel);
	dsp2_freq_mux = clk_get_rate(clk_top_dsp2_sel);
	dsp5_freq_mux = clk_get_rate(clk_top_dsp5_sel);
	info->ipuif_freq = clk_get_rate(clk_top_ipu_if_sel);

	// unit: HZ for clk_set_rate use case
	do_div(info->dsp_freq, dump_div * KHZ);
	do_div(info->apupll_freq, dump_div * KHZ);
	do_div(info->npupll_freq, dump_div * KHZ);
	do_div(info->dsp1_freq, dump_div * KHZ);
	do_div(info->dsp2_freq, dump_div * KHZ);
	do_div(info->dsp5_freq, dump_div * KHZ);
	do_div(dsp1_freq_mux, dump_div * KHZ);
	do_div(dsp2_freq_mux, dump_div * KHZ);
	do_div(dsp5_freq_mux, dump_div * KHZ);
	do_div(info->ipuif_freq, dump_div * KHZ);

	LOG_DBG("dsp_freq = %d\n", info->dsp_freq);
	LOG_DBG("dsp1_freq = %d\n", info->dsp1_freq);
	LOG_DBG("dsp2_freq = %d\n", info->dsp2_freq);
	LOG_DBG("dsp5_freq = %d\n", info->dsp5_freq);
	LOG_DBG("dsp1_freq_mux = %d\n", dsp1_freq_mux);
	LOG_DBG("dsp2_freq_mux = %d\n", dsp2_freq_mux);
	LOG_DBG("dsp5_freq_mux = %d\n", dsp5_freq_mux);
	LOG_DBG("apupll_freq = %d\n", info->apupll_freq);
	LOG_DBG("npupll_freq = %d\n", info->npupll_freq);
	LOG_DBG("ipuif_freq = %d\n", info->ipuif_freq);

}
