{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529584659509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584659516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:37:39 2018 " "Processing started: Thu Jun 21 20:37:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584659516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584659516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extre -c extre " "Command: quartus_map --read_settings_files=on --write_settings_files=off extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584659516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529584660072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529584660072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index.v 1 1 " "Found 1 design units, including 1 entities, in source file index.v" { { "Info" "ISGN_ENTITY_NAME" "1 index " "Found entity 1: index" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584672369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584672369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7s.v 1 1 " "Found 1 design units, including 1 entities, in source file dec7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7s " "Found entity 1: Dec7s" {  } { { "Dec7s.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/Dec7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584672369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584672369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp " "Found entity 1: fp" {  } { { "fp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584672381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584672381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extre " "Found entity 1: extre" {  } { { "extre.bdf" "" { Schematic "C:/Users/liliangbin/Desktop/eda/ex/extre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584672387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584672387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex0 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex0\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex0 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex0\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex1 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex1\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex1 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex2 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex2\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex2 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex2\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex3 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex3\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex3 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex3\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex4 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex4\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex4 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex4\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex5 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex5\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex5 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extre " "Elaborating entity \"extre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529584672451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index index:inst " "Elaborating entity \"index\" for hierarchy \"index:inst\"" {  } { { "extre.bdf" "inst" { Schematic "C:/Users/liliangbin/Desktop/eda/ex/extre.bdf" { { 232 456 616 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(35) " "Verilog HDL assignment warning at index.v(35): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672458 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(41) " "Verilog HDL assignment warning at index.v(41): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672459 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(47) " "Verilog HDL assignment warning at index.v(47): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672459 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(53) " "Verilog HDL assignment warning at index.v(53): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672459 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(84) " "Verilog HDL assignment warning at index.v(84): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(93) " "Verilog HDL assignment warning at index.v(93): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(100) " "Verilog HDL assignment warning at index.v(100): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(111) " "Verilog HDL assignment warning at index.v(111): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(116) " "Verilog HDL assignment warning at index.v(116): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(125) " "Verilog HDL assignment warning at index.v(125): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(130) " "Verilog HDL assignment warning at index.v(130): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(138) " "Verilog HDL assignment warning at index.v(138): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(142) " "Verilog HDL assignment warning at index.v(142): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(151) " "Verilog HDL assignment warning at index.v(151): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(152) " "Verilog HDL assignment warning at index.v(152): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672460 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(153) " "Verilog HDL assignment warning at index.v(153): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(154) " "Verilog HDL assignment warning at index.v(154): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(155) " "Verilog HDL assignment warning at index.v(155): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(156) " "Verilog HDL assignment warning at index.v(156): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(160) " "Verilog HDL assignment warning at index.v(160): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(161) " "Verilog HDL assignment warning at index.v(161): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(162) " "Verilog HDL assignment warning at index.v(162): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(163) " "Verilog HDL assignment warning at index.v(163): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(164) " "Verilog HDL assignment warning at index.v(164): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(165) " "Verilog HDL assignment warning at index.v(165): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672461 "|index"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp fp:inst2 " "Elaborating entity \"fp\" for hierarchy \"fp:inst2\"" {  } { { "extre.bdf" "inst2" { Schematic "C:/Users/liliangbin/Desktop/eda/ex/extre.bdf" { { 112 168 312 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fp.v(9) " "Verilog HDL assignment warning at fp.v(9): truncated value with size 32 to match size of target (31)" {  } { { "fp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/fp.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584672465 "|extre|fp:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7s Dec7s:inst7 " "Elaborating entity \"Dec7s\" for hierarchy \"Dec7s:inst7\"" {  } { { "extre.bdf" "inst7" { Schematic "C:/Users/liliangbin/Desktop/eda/ex/extre.bdf" { { 600 904 1056 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584672466 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div6\"" {  } { { "index.v" "Div6" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div3\"" {  } { { "index.v" "Div3" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod5\"" {  } { { "index.v" "Mod5" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod2\"" {  } { { "index.v" "Mod2" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div5\"" {  } { { "index.v" "Div5" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div2\"" {  } { { "index.v" "Div2" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod4\"" {  } { { "index.v" "Mod4" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod1\"" {  } { { "index.v" "Mod1" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod3\"" {  } { { "index.v" "Mod3" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Mod0\"" {  } { { "index.v" "Mod0" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div4\"" {  } { { "index.v" "Div4" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "index:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"index:inst\|Div1\"" {  } { { "index.v" "Div1" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584673018 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529584673018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "index:inst\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"index:inst\|lpm_divide:Div6\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584673068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "index:inst\|lpm_divide:Div6 " "Instantiated megafunction \"index:inst\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673068 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529584673068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "index:inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"index:inst\|lpm_divide:Mod5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584673397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "index:inst\|lpm_divide:Mod5 " "Instantiated megafunction \"index:inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584673397 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529584673397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584673458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584673458 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[0\] index:inst\|second\[0\]~_emulated index:inst\|second\[0\]~1 " "Register \"index:inst\|second\[0\]\" is converted into an equivalent circuit using register \"index:inst\|second\[0\]~_emulated\" and latch \"index:inst\|second\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[1\] index:inst\|second\[1\]~_emulated index:inst\|second\[1\]~5 " "Register \"index:inst\|second\[1\]\" is converted into an equivalent circuit using register \"index:inst\|second\[1\]~_emulated\" and latch \"index:inst\|second\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[2\] index:inst\|second\[2\]~_emulated index:inst\|second\[2\]~9 " "Register \"index:inst\|second\[2\]\" is converted into an equivalent circuit using register \"index:inst\|second\[2\]~_emulated\" and latch \"index:inst\|second\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[3\] index:inst\|second\[3\]~_emulated index:inst\|second\[3\]~13 " "Register \"index:inst\|second\[3\]\" is converted into an equivalent circuit using register \"index:inst\|second\[3\]~_emulated\" and latch \"index:inst\|second\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[4\] index:inst\|second\[4\]~_emulated index:inst\|second\[4\]~17 " "Register \"index:inst\|second\[4\]\" is converted into an equivalent circuit using register \"index:inst\|second\[4\]~_emulated\" and latch \"index:inst\|second\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[5\] index:inst\|second\[5\]~_emulated index:inst\|second\[5\]~21 " "Register \"index:inst\|second\[5\]\" is converted into an equivalent circuit using register \"index:inst\|second\[5\]~_emulated\" and latch \"index:inst\|second\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[6\] index:inst\|second\[6\]~_emulated index:inst\|second\[6\]~25 " "Register \"index:inst\|second\[6\]\" is converted into an equivalent circuit using register \"index:inst\|second\[6\]~_emulated\" and latch \"index:inst\|second\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|second\[7\] index:inst\|second\[7\]~_emulated index:inst\|second\[7\]~29 " "Register \"index:inst\|second\[7\]\" is converted into an equivalent circuit using register \"index:inst\|second\[7\]~_emulated\" and latch \"index:inst\|second\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|second[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[0\] index:inst\|hour\[0\]~_emulated index:inst\|hour\[0\]~1 " "Register \"index:inst\|hour\[0\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[0\]~_emulated\" and latch \"index:inst\|hour\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[0\] index:inst\|minutes\[0\]~_emulated index:inst\|minutes\[0\]~1 " "Register \"index:inst\|minutes\[0\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[0\]~_emulated\" and latch \"index:inst\|minutes\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[1\] index:inst\|minutes\[1\]~_emulated index:inst\|minutes\[1\]~5 " "Register \"index:inst\|minutes\[1\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[1\]~_emulated\" and latch \"index:inst\|minutes\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[2\] index:inst\|minutes\[2\]~_emulated index:inst\|minutes\[2\]~9 " "Register \"index:inst\|minutes\[2\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[2\]~_emulated\" and latch \"index:inst\|minutes\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[3\] index:inst\|minutes\[3\]~_emulated index:inst\|minutes\[3\]~13 " "Register \"index:inst\|minutes\[3\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[3\]~_emulated\" and latch \"index:inst\|minutes\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[4\] index:inst\|minutes\[4\]~_emulated index:inst\|minutes\[4\]~17 " "Register \"index:inst\|minutes\[4\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[4\]~_emulated\" and latch \"index:inst\|minutes\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[5\] index:inst\|minutes\[5\]~_emulated index:inst\|minutes\[5\]~21 " "Register \"index:inst\|minutes\[5\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[5\]~_emulated\" and latch \"index:inst\|minutes\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[6\] index:inst\|minutes\[6\]~_emulated index:inst\|minutes\[6\]~25 " "Register \"index:inst\|minutes\[6\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[6\]~_emulated\" and latch \"index:inst\|minutes\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|minutes\[7\] index:inst\|minutes\[7\]~_emulated index:inst\|minutes\[7\]~29 " "Register \"index:inst\|minutes\[7\]\" is converted into an equivalent circuit using register \"index:inst\|minutes\[7\]~_emulated\" and latch \"index:inst\|minutes\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|minutes[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[1\] index:inst\|hour\[1\]~_emulated index:inst\|hour\[1\]~5 " "Register \"index:inst\|hour\[1\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[1\]~_emulated\" and latch \"index:inst\|hour\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[2\] index:inst\|hour\[2\]~_emulated index:inst\|hour\[2\]~9 " "Register \"index:inst\|hour\[2\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[2\]~_emulated\" and latch \"index:inst\|hour\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[3\] index:inst\|hour\[3\]~_emulated index:inst\|hour\[3\]~13 " "Register \"index:inst\|hour\[3\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[3\]~_emulated\" and latch \"index:inst\|hour\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[4\] index:inst\|hour\[4\]~_emulated index:inst\|hour\[4\]~17 " "Register \"index:inst\|hour\[4\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[4\]~_emulated\" and latch \"index:inst\|hour\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[5\] index:inst\|hour\[5\]~_emulated index:inst\|hour\[5\]~21 " "Register \"index:inst\|hour\[5\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[5\]~_emulated\" and latch \"index:inst\|hour\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[6\] index:inst\|hour\[6\]~_emulated index:inst\|hour\[6\]~25 " "Register \"index:inst\|hour\[6\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[6\]~_emulated\" and latch \"index:inst\|hour\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|hour\[7\] index:inst\|hour\[7\]~_emulated index:inst\|hour\[7\]~29 " "Register \"index:inst\|hour\[7\]\" is converted into an equivalent circuit using register \"index:inst\|hour\[7\]~_emulated\" and latch \"index:inst\|hour\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|hour[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[7\] index:inst\|month\[7\]~_emulated index:inst\|month\[7\]~1 " "Register \"index:inst\|month\[7\]\" is converted into an equivalent circuit using register \"index:inst\|month\[7\]~_emulated\" and latch \"index:inst\|month\[7\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[6\] index:inst\|month\[6\]~_emulated index:inst\|month\[6\]~5 " "Register \"index:inst\|month\[6\]\" is converted into an equivalent circuit using register \"index:inst\|month\[6\]~_emulated\" and latch \"index:inst\|month\[6\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[5\] index:inst\|month\[5\]~_emulated index:inst\|month\[5\]~9 " "Register \"index:inst\|month\[5\]\" is converted into an equivalent circuit using register \"index:inst\|month\[5\]~_emulated\" and latch \"index:inst\|month\[5\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[4\] index:inst\|month\[4\]~_emulated index:inst\|month\[4\]~13 " "Register \"index:inst\|month\[4\]\" is converted into an equivalent circuit using register \"index:inst\|month\[4\]~_emulated\" and latch \"index:inst\|month\[4\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[3\] index:inst\|month\[3\]~_emulated index:inst\|month\[3\]~17 " "Register \"index:inst\|month\[3\]\" is converted into an equivalent circuit using register \"index:inst\|month\[3\]~_emulated\" and latch \"index:inst\|month\[3\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[2\] index:inst\|month\[2\]~_emulated index:inst\|month\[2\]~21 " "Register \"index:inst\|month\[2\]\" is converted into an equivalent circuit using register \"index:inst\|month\[2\]~_emulated\" and latch \"index:inst\|month\[2\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[1\] index:inst\|month\[1\]~_emulated index:inst\|month\[1\]~25 " "Register \"index:inst\|month\[1\]\" is converted into an equivalent circuit using register \"index:inst\|month\[1\]~_emulated\" and latch \"index:inst\|month\[1\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|month\[0\] index:inst\|month\[0\]~_emulated index:inst\|month\[0\]~29 " "Register \"index:inst\|month\[0\]\" is converted into an equivalent circuit using register \"index:inst\|month\[0\]~_emulated\" and latch \"index:inst\|month\[0\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|month[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[7\] index:inst\|day\[7\]~_emulated index:inst\|day\[7\]~1 " "Register \"index:inst\|day\[7\]\" is converted into an equivalent circuit using register \"index:inst\|day\[7\]~_emulated\" and latch \"index:inst\|day\[7\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[6\] index:inst\|day\[6\]~_emulated index:inst\|day\[6\]~5 " "Register \"index:inst\|day\[6\]\" is converted into an equivalent circuit using register \"index:inst\|day\[6\]~_emulated\" and latch \"index:inst\|day\[6\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[5\] index:inst\|day\[5\]~_emulated index:inst\|day\[5\]~9 " "Register \"index:inst\|day\[5\]\" is converted into an equivalent circuit using register \"index:inst\|day\[5\]~_emulated\" and latch \"index:inst\|day\[5\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[4\] index:inst\|day\[4\]~_emulated index:inst\|day\[4\]~13 " "Register \"index:inst\|day\[4\]\" is converted into an equivalent circuit using register \"index:inst\|day\[4\]~_emulated\" and latch \"index:inst\|day\[4\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[3\] index:inst\|day\[3\]~_emulated index:inst\|day\[3\]~17 " "Register \"index:inst\|day\[3\]\" is converted into an equivalent circuit using register \"index:inst\|day\[3\]~_emulated\" and latch \"index:inst\|day\[3\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[2\] index:inst\|day\[2\]~_emulated index:inst\|day\[2\]~21 " "Register \"index:inst\|day\[2\]\" is converted into an equivalent circuit using register \"index:inst\|day\[2\]~_emulated\" and latch \"index:inst\|day\[2\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[1\] index:inst\|day\[1\]~_emulated index:inst\|day\[1\]~25 " "Register \"index:inst\|day\[1\]\" is converted into an equivalent circuit using register \"index:inst\|day\[1\]~_emulated\" and latch \"index:inst\|day\[1\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|day\[0\] index:inst\|day\[0\]~_emulated index:inst\|day\[0\]~29 " "Register \"index:inst\|day\[0\]\" is converted into an equivalent circuit using register \"index:inst\|day\[0\]~_emulated\" and latch \"index:inst\|day\[0\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|day[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[0\] index:inst\|year\[0\]~_emulated index:inst\|year\[0\]~1 " "Register \"index:inst\|year\[0\]\" is converted into an equivalent circuit using register \"index:inst\|year\[0\]~_emulated\" and latch \"index:inst\|year\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[1\] index:inst\|year\[1\]~_emulated index:inst\|year\[1\]~5 " "Register \"index:inst\|year\[1\]\" is converted into an equivalent circuit using register \"index:inst\|year\[1\]~_emulated\" and latch \"index:inst\|year\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[2\] index:inst\|year\[2\]~_emulated index:inst\|year\[2\]~9 " "Register \"index:inst\|year\[2\]\" is converted into an equivalent circuit using register \"index:inst\|year\[2\]~_emulated\" and latch \"index:inst\|year\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[3\] index:inst\|year\[3\]~_emulated index:inst\|year\[3\]~13 " "Register \"index:inst\|year\[3\]\" is converted into an equivalent circuit using register \"index:inst\|year\[3\]~_emulated\" and latch \"index:inst\|year\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[4\] index:inst\|year\[4\]~_emulated index:inst\|year\[4\]~17 " "Register \"index:inst\|year\[4\]\" is converted into an equivalent circuit using register \"index:inst\|year\[4\]~_emulated\" and latch \"index:inst\|year\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[5\] index:inst\|year\[5\]~_emulated index:inst\|year\[5\]~21 " "Register \"index:inst\|year\[5\]\" is converted into an equivalent circuit using register \"index:inst\|year\[5\]~_emulated\" and latch \"index:inst\|year\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[6\] index:inst\|year\[6\]~_emulated index:inst\|year\[6\]~25 " "Register \"index:inst\|year\[6\]\" is converted into an equivalent circuit using register \"index:inst\|year\[6\]~_emulated\" and latch \"index:inst\|year\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "index:inst\|year\[7\] index:inst\|year\[7\]~_emulated index:inst\|year\[7\]~29 " "Register \"index:inst\|year\[7\]\" is converted into an equivalent circuit using register \"index:inst\|year\[7\]~_emulated\" and latch \"index:inst\|year\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584674051 "|extre|index:inst|year[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1529584674051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529584674519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529584675875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584675875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1210 " "Implemented 1210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529584676064 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529584676064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1154 " "Implemented 1154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529584676064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529584676064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584676126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:37:56 2018 " "Processing ended: Thu Jun 21 20:37:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584676126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584676126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584676126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584676126 ""}
