#ifndef __loadSeq__
#define __loadSeq__

#include "emulator.h"

class loadSeq_t : public mod_t {
 private:
  val_t __rand_seed;
  void __srand(val_t seed) { __rand_seed = seed; }
  val_t __rand_val() { return ::__rand_val(&__rand_seed); }
 public:
  dat_t<1> loadSeq_loadDPClass_fifo_7__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_7;
  dat_t<1> loadSeq_loadDPClass_fifo_7__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_7__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_7;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_7;
  dat_t<1> loadSeq_loadDPClass_fifo_7__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_7__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_7__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_7__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_7__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_7__isFullNext;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__startCompute;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_7__io_rst;
  dat_t<1> reset;
  dat_t<1> loadSeq_loadDPClass__reset;
  dat_t<1> loadSeq_loadDPClass_fifo_7__reset;
  dat_t<1> T58;
  dat_t<1> loadSeq_loadDPClass_fifo_7__isFull;
  dat_t<1> T61;
  dat_t<1> loadSeq_loadDPClass_fifo_7__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_7__deqPtrInc;
  dat_t<1> T68;
  dat_t<1> loadSeq_loadDPClass_fifo_7__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_6__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_6;
  dat_t<1> loadSeq_loadDPClass_fifo_6__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_6__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_6;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_6;
  dat_t<1> loadSeq_loadDPClass_fifo_6__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_6__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_6__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_6__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_6__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_6__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_6__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_6__reset;
  dat_t<1> T95;
  dat_t<1> loadSeq_loadDPClass_fifo_6__isFull;
  dat_t<1> T98;
  dat_t<1> loadSeq_loadDPClass_fifo_6__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_6__deqPtrInc;
  dat_t<1> T105;
  dat_t<1> loadSeq_loadDPClass_fifo_6__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_5__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_5;
  dat_t<1> loadSeq_loadDPClass_fifo_5__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_5__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_5;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_5;
  dat_t<1> loadSeq_loadDPClass_fifo_5__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_5__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_5__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_5__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_5__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_5__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_5__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_5__reset;
  dat_t<1> T132;
  dat_t<1> loadSeq_loadDPClass_fifo_5__isFull;
  dat_t<1> T135;
  dat_t<1> loadSeq_loadDPClass_fifo_5__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_5__deqPtrInc;
  dat_t<1> T142;
  dat_t<1> loadSeq_loadDPClass_fifo_5__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_4__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_4;
  dat_t<1> loadSeq_loadDPClass_fifo_4__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_4__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_4;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_4;
  dat_t<1> loadSeq_loadDPClass_fifo_4__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_4__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_4__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_4__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_4__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_4__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_4__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_4__reset;
  dat_t<1> T169;
  dat_t<1> loadSeq_loadDPClass_fifo_4__isFull;
  dat_t<1> T172;
  dat_t<1> loadSeq_loadDPClass_fifo_4__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_4__deqPtrInc;
  dat_t<1> T179;
  dat_t<1> loadSeq_loadDPClass_fifo_4__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_3__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_3;
  dat_t<1> loadSeq_loadDPClass_fifo_3__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_3__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_3;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_3;
  dat_t<1> loadSeq_loadDPClass_fifo_3__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_3__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_3__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_3__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_3__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_3__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_3__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_3__reset;
  dat_t<1> T206;
  dat_t<1> loadSeq_loadDPClass_fifo_3__isFull;
  dat_t<1> T209;
  dat_t<1> loadSeq_loadDPClass_fifo_3__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_3__deqPtrInc;
  dat_t<1> T216;
  dat_t<1> loadSeq_loadDPClass_fifo_3__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_2__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_2;
  dat_t<1> loadSeq_loadDPClass_fifo_2__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_2__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_2;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_2;
  dat_t<1> loadSeq_loadDPClass_fifo_2__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_2__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_2__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_2__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_2__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_2__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_2__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_2__reset;
  dat_t<1> T243;
  dat_t<1> loadSeq_loadDPClass_fifo_2__isFull;
  dat_t<1> T246;
  dat_t<1> loadSeq_loadDPClass_fifo_2__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_2__deqPtrInc;
  dat_t<1> T253;
  dat_t<1> loadSeq_loadDPClass_fifo_2__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_1__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_1;
  dat_t<1> loadSeq_loadDPClass_fifo_1__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_1__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_1;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_1;
  dat_t<1> loadSeq_loadDPClass_fifo_1__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo_1__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo_1__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo_1__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo_1__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo_1__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo_1__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo_1__reset;
  dat_t<1> T280;
  dat_t<1> loadSeq_loadDPClass_fifo_1__isFull;
  dat_t<1> T283;
  dat_t<1> loadSeq_loadDPClass_fifo_1__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo_1__deqPtrInc;
  dat_t<1> T290;
  dat_t<1> loadSeq_loadDPClass_fifo_1__deqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass__enqReqWire_0;
  dat_t<1> loadSeq_loadDPClass_fifo__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_fifo__doEnq;
  dat_t<1> loadSeq__io_memBankRdy_0;
  dat_t<1> loadSeq_loadDPClass__io_memBankRdy_0;
  dat_t<1> loadSeq_loadDPClass_fifo__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_fifo__isEmpty;
  dat_t<1> loadSeq_loadDPClass_fifo__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_fifo__doDeq;
  dat_t<1> loadSeq_loadDPClass_fifo__enqPtrInc;
  dat_t<1> loadSeq_loadDPClass_fifo__isFullNext;
  dat_t<1> loadSeq_loadDPClass_fifo__io_rst;
  dat_t<1> loadSeq_loadDPClass_fifo__reset;
  dat_t<1> T317;
  dat_t<1> loadSeq_loadDPClass_fifo__isFull;
  dat_t<1> T320;
  dat_t<1> loadSeq_loadDPClass_fifo__enqPtr;
  dat_t<1> loadSeq_loadDPClass_fifo__deqPtrInc;
  dat_t<1> T327;
  dat_t<1> loadSeq_loadDPClass_fifo__deqPtr;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__doEnq;
  dat_t<1> loadSeq__io_loadRqstRdy;
  dat_t<1> loadSeq_loadDPClass__io_loadRqstRdy;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__isEmpty;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__io_deqValid;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__doDeq;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__isFullNext;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__io_rst;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__reset;
  dat_t<1> T355;
  dat_t<1> loadSeq_loadDPClass_lrReqFifo__isFull;
  dat_t<1> loadSeq__io_loadRespValid;
  dat_t<1> loadSeq_loadDPClass__io_loadRespValid;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__io_enqValid;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__io_enqRdy;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__doEnq;
  dat_t<1> loadSeq_loadDPClass__enqComplete;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__isEmpty;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__io_deqValid;
  dat_t<1> loadSeq_loadDPClass__lRespFifoDeq;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__io_deqRdy;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__doDeq;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__isFullNext;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__io_rst;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__reset;
  dat_t<1> T408;
  dat_t<1> loadSeq_loadDPClass_lrRespFifo__isFull;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__reset;
  dat_t<1> T490;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__memTypeMatch;
  dat_t<1> T500;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__iterCnt;
  dat_t<1> T503;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__memOutValid;
  dat_t<1> loadSeq__io_inValid;
  dat_t<1> loadSeq_loadDPClass__io_inValid;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__io_inValid;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__startCompute;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__io_rst;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__reset;
  dat_t<1> T582;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__memTypeMatch;
  dat_t<1> T592;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__iterCnt;
  dat_t<1> T595;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__memOutValid;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__io_inValid;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__startCompute;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__io_rst;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__reset;
  dat_t<1> T674;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__memTypeMatch;
  dat_t<1> T684;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__iterCnt;
  dat_t<1> T687;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__memOutValid;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__io_inValid;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__startCompute;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__io_rst;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__reset;
  dat_t<1> T766;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__memTypeMatch;
  dat_t<1> T776;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__iterCnt;
  dat_t<1> T779;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__memOutValid;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__io_inValid;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__startCompute;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__io_rst;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__reset;
  dat_t<1> T831;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__memTypeMatch;
  dat_t<1> T841;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__iterCnt;
  dat_t<1> T844;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__memOutValid;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__io_inValid;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMemConfig__io_memOutValid;
  dat_t<1> loadSeq_loadDPClass_spillOffsetMem__io_writeEn;
  dat_t<1> T853;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMemConfig__io_memOutValid;
  dat_t<1> loadSeq_loadDPClass_loopOffsetMem__io_writeEn;
  dat_t<1> T860;
  dat_t<1> loadSeq_loadDPClass_loadSeqMemConfig__io_memOutValid;
  dat_t<1> loadSeq_loadDPClass_loadSeqMem__io_writeEn;
  dat_t<1> loadSeq_loadDPClass_regLkupMemConfig__io_memOutValid;
  dat_t<1> loadSeq_loadDPClass_regLookupMem__io_writeEn;
  dat_t<1> T872;
  dat_t<1> loadSeq_loadDPClass_baseAddrMemConfig__io_memOutValid;
  dat_t<1> loadSeq_loadDPClass_baseAddrMem__io_writeEn;
  dat_t<1> T879;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddrVal;
  dat_t<1> T934;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_19;
  dat_t<1> T939;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_18;
  dat_t<1> T944;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_17;
  dat_t<1> T949;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_16;
  dat_t<1> T954;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_15;
  dat_t<1> T959;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_14;
  dat_t<1> T964;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_13;
  dat_t<1> T969;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_12;
  dat_t<1> T974;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_11;
  dat_t<1> T979;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_10;
  dat_t<1> T984;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_9;
  dat_t<1> T989;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_8;
  dat_t<1> T994;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_7;
  dat_t<1> T999;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_6;
  dat_t<1> T1004;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_5;
  dat_t<1> T1009;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_4;
  dat_t<1> T1014;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_3;
  dat_t<1> T1019;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_2;
  dat_t<1> T1024;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_1;
  dat_t<1> T1029;
  dat_t<1> loadSeq_loadDPClass__noCopyBaseAddr_0;
  dat_t<1> loadSeq_loadDPClass__nextIterStartVal;
  dat_t<1> loadSeq_loadDPClass__spillEndVal;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_19;
  dat_t<1> T1045;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_19;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_18;
  dat_t<1> T1052;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_18;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_17;
  dat_t<1> T1059;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_17;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_16;
  dat_t<1> T1066;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_16;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_15;
  dat_t<1> T1073;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_15;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_14;
  dat_t<1> T1080;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_14;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_13;
  dat_t<1> T1087;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_13;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_12;
  dat_t<1> T1094;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_12;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_11;
  dat_t<1> T1101;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_11;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_10;
  dat_t<1> T1108;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_10;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_9;
  dat_t<1> T1115;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_9;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_8;
  dat_t<1> T1122;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_8;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_7;
  dat_t<1> T1129;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_7;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_6;
  dat_t<1> T1136;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_6;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_5;
  dat_t<1> T1143;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_5;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_4;
  dat_t<1> T1150;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_4;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_3;
  dat_t<1> T1157;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_3;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_2;
  dat_t<1> T1164;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_2;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_1;
  dat_t<1> T1171;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_1;
  dat_t<1> loadSeq_loadDPClass__offsetUpdateVal_0;
  dat_t<1> T1178;
  dat_t<1> loadSeq_loadDPClass__offsetUpdate_0;
  dat_t<1> loadSeq_loadCtrlClass__io_nextIterStart;
  dat_t<1> loadSeq_loadDPClass__io_nextIterStart;
  dat_t<1> loadSeq_loadCtrlClass__io_seqMemAddrValid;
  dat_t<1> loadSeq_loadDPClass__io_seqMemAddrValid;
  dat_t<1> T1181;
  dat_t<1> loadSeq_loadDPClass__nextIterStart;
  dat_t<1> loadSeq_loadCtrlClass__io_spillEnd;
  dat_t<1> loadSeq_loadDPClass__io_spillEnd;
  dat_t<1> T1184;
  dat_t<1> loadSeq_loadDPClass__spillEnd;
  dat_t<1> loadSeq_loadDPClass__epilogueAfterSpillVal;
  dat_t<1> T1190;
  dat_t<1> loadSeq_loadDPClass__epilogueAfterSpill;
  dat_t<1> T1430;
  dat_t<1> loadSeq_loadDPClass__seqInfoRegValid;
  dat_t<1> T1433;
  dat_t<1> loadSeq_loadDPClass__nextRqstValid;
  dat_t<1> T1440;
  dat_t<1> loadSeq_loadDPClass__lRespLkupValid;
  dat_t<1> loadSeq_loadCtrlClass_loadCtrlConfigure__io_outValid;
  dat_t<1> loadSeq_loadCtrlClass__io_inValid;
  dat_t<1> loadSeq_loadCtrlClass_loadCtrlConfigure__io_inValid;
  dat_t<1> loadSeq_loadCtrlClass__reset;
  dat_t<1> loadSeq_loadCtrlClass_loadCtrlConfigure__reset;
  dat_t<1> loadSeq_loadCtrlClass_loadCtrlConfigure__io_computeCtrl;
  dat_t<1> loadSeq_loadCtrlClass__computeCtrl;
  dat_t<1> loadSeq_loadCtrlClass_loadCtrlConfigure__io_computeCtrlValid;
  dat_t<1> loadSeq_loadCtrlClass__computeCtrlValid;
  dat_t<1> loadSeq_loadCtrlClass__startComputeValid;
  dat_t<1> loadSeq_loadDPClass__io_seqProceed;
  dat_t<1> loadSeq_loadCtrlClass__io_seqProceed;
  dat_t<1> loadSeq_loadCtrlClass__nextRequest;
  dat_t<1> T1654;
  dat_t<1> loadSeq_loadCtrlClass__nextIterStart;
  dat_t<1> T1659;
  dat_t<1> loadSeq_loadCtrlClass__spillEnd;
  dat_t<1> loadSeq_loadCtrlClass__computeDone;
  dat_t<1> loadSeq_loadCtrlClass__resetComputeValid;
  dat_t<1> T1774;
  dat_t<1> loadSeq_loadCtrlClass__computeEnable;
  dat_t<1> loadSeq_loadCtrlClass__io_computeEnable;
  dat_t<1> loadSeq_loadDPClass__io_loadRqstValid;
  dat_t<1> loadSeq__io_loadRqstValid;
  dat_t<1> loadSeq_loadDPClass__io_loadRespRdy;
  dat_t<1> loadSeq__io_loadRespRdy;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_7;
  dat_t<1> loadSeq__io_memBankValid_7;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_6;
  dat_t<1> loadSeq__io_memBankValid_6;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_5;
  dat_t<1> loadSeq__io_memBankValid_5;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_4;
  dat_t<1> loadSeq__io_memBankValid_4;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_3;
  dat_t<1> loadSeq__io_memBankValid_3;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_2;
  dat_t<1> loadSeq__io_memBankValid_2;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_1;
  dat_t<1> loadSeq__io_memBankValid_1;
  dat_t<1> loadSeq_loadDPClass__io_memBankValid_0;
  dat_t<1> loadSeq__io_memBankValid_0;
  dat_t<2> T883;
  dat_t<2> loadSeq_loadDPClass__lookupIndex;
  dat_t<3> loadSeq_loadDPClass_lrReqFifo__enqPtrInc;
  dat_t<3> T358;
  dat_t<3> loadSeq_loadDPClass_lrReqFifo__enqPtr;
  dat_t<3> loadSeq_loadDPClass_lrReqFifo__deqPtrInc;
  dat_t<3> T365;
  dat_t<3> loadSeq_loadDPClass_lrReqFifo__deqPtr;
  dat_t<3> loadSeq_loadDPClass_lrRespFifo__enqPtrInc;
  dat_t<3> T411;
  dat_t<3> loadSeq_loadDPClass_lrRespFifo__enqPtr;
  dat_t<3> loadSeq_loadDPClass_lrRespFifo__deqPtrInc;
  dat_t<3> T418;
  dat_t<3> loadSeq_loadDPClass_lrRespFifo__deqPtr;
  dat_t<5> T421;
  dat_t<5> loadSeq_loadDPClass_spillOffsetMemConfig__memAddr;
  dat_t<5> T513;
  dat_t<5> loadSeq_loadDPClass_loopOffsetMemConfig__memAddr;
  dat_t<5> T605;
  dat_t<5> loadSeq_loadDPClass_baseAddrMemConfig__memAddr;
  dat_t<5> loadSeq_loadDPClass_spillOffsetMemConfig__io_memAddr;
  dat_t<5> loadSeq_loadDPClass_spillOffsetMem__io_writeAddr;
  dat_t<5> loadSeq_loadDPClass_loopOffsetMemConfig__io_memAddr;
  dat_t<5> loadSeq_loadDPClass_loopOffsetMem__io_writeAddr;
  dat_t<5> loadSeq_loadDPClass_baseAddrMemConfig__io_memAddr;
  dat_t<5> loadSeq_loadDPClass_baseAddrMem__io_writeAddr;
  dat_t<5> loadSeq_loadDPClass__addrLkupIndex;
  dat_t<5> loadSeq_loadDPClass_spillOffsetMem__io_readAddr;
  dat_t<5> loadSeq_loadDPClass_loopOffsetMem__io_readAddr;
  dat_t<5> loadSeq_loadDPClass_baseAddrMem__io_readAddr;
  dat_t<6> loadSeq_loadDPClass__regLookupIndex;
  dat_t<6> loadSeq_loadDPClass_regLookupMem__io_readAddr;
  dat_t<6> T697;
  dat_t<6> loadSeq_loadDPClass_regLkupMemConfig__memAddr;
  dat_t<6> loadSeq_loadDPClass_regLkupMemConfig__io_memAddr;
  dat_t<6> loadSeq_loadDPClass_regLookupMem__io_writeAddr;
  dat_t<6> loadSeq_loadDPClass__nextLkupIndex;
  dat_t<8> T1577;
  dat_t<8> loadSeq_loadDPClass__enqDoneReg;
  dat_t<9> T789;
  dat_t<9> loadSeq_loadDPClass_loadSeqMemConfig__memAddr;
  dat_t<9> loadSeq_loadDPClass_loadSeqMemConfig__io_memAddr;
  dat_t<9> loadSeq_loadDPClass_loadSeqMem__io_writeAddr;
  dat_t<9> loadSeq_loadDPClass__savedOffsetsVal;
  dat_t<9> T1313;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_19;
  dat_t<9> T1318;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_18;
  dat_t<9> T1323;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_17;
  dat_t<9> T1328;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_16;
  dat_t<9> T1333;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_15;
  dat_t<9> T1338;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_14;
  dat_t<9> T1343;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_13;
  dat_t<9> T1348;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_12;
  dat_t<9> T1353;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_11;
  dat_t<9> T1358;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_10;
  dat_t<9> T1363;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_9;
  dat_t<9> T1368;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_8;
  dat_t<9> T1373;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_7;
  dat_t<9> T1378;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_6;
  dat_t<9> T1383;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_5;
  dat_t<9> T1388;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_4;
  dat_t<9> T1393;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_3;
  dat_t<9> T1398;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_2;
  dat_t<9> T1403;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_1;
  dat_t<9> T1408;
  dat_t<9> loadSeq_loadDPClass__savedOffsets_0;
  dat_t<9> loadSeq_loadCtrlClass__io_seqMemAddr;
  dat_t<9> loadSeq_loadDPClass__io_seqMemAddr;
  dat_t<9> loadSeq_loadDPClass_loadSeqMem__io_readAddr;
  dat_t<9> T1690;
  dat_t<9> loadSeq_loadCtrlClass__epilogueSpill;
  dat_t<9> T1711;
  dat_t<9> loadSeq_loadCtrlClass__prologueDepth;
  dat_t<9> T1716;
  dat_t<9> loadSeq_loadCtrlClass__steadyStateDepth;
  dat_t<9> T1720;
  dat_t<9> loadSeq_loadCtrlClass__epilogueDepth;
  dat_t<15> T1426;
  dat_t<15> loadSeq_loadDPClass__nextRqst;
  dat_t<31> T430;
  dat_t<31> loadSeq_loadDPClass_spillOffsetMemConfig__memData_1;
  dat_t<31> T434;
  dat_t<31> loadSeq_loadDPClass_spillOffsetMemConfig__memData_0;
  dat_t<31> T522;
  dat_t<31> loadSeq_loadDPClass_loopOffsetMemConfig__memData_1;
  dat_t<31> T526;
  dat_t<31> loadSeq_loadDPClass_loopOffsetMemConfig__memData_0;
  dat_t<31> T614;
  dat_t<31> loadSeq_loadDPClass_baseAddrMemConfig__memData_1;
  dat_t<31> T618;
  dat_t<31> loadSeq_loadDPClass_baseAddrMemConfig__memData_0;
  dat_t<31> T706;
  dat_t<31> loadSeq_loadDPClass_regLkupMemConfig__memData_1;
  dat_t<31> T710;
  dat_t<31> loadSeq_loadDPClass_regLkupMemConfig__memData_0;
  dat_t<31> T798;
  dat_t<31> loadSeq_loadDPClass_loadSeqMemConfig__memData_1;
  dat_t<31> T802;
  dat_t<31> loadSeq_loadDPClass_loadSeqMemConfig__memData_0;
  dat_t<32> loadSeq_loadDPClass_lrReqFifo__io_enqData;
  dat_t<32> loadSeq__io_inConfig;
  dat_t<32> loadSeq_loadDPClass__io_inConfig;
  dat_t<32> loadSeq_loadDPClass_spillOffsetMemConfig__io_inConfig;
  dat_t<32> T505;
  dat_t<32> loadSeq_loadDPClass_spillOffsetMemConfig__inConfigReg;
  dat_t<32> loadSeq_loadDPClass_loopOffsetMemConfig__io_inConfig;
  dat_t<32> T597;
  dat_t<32> loadSeq_loadDPClass_loopOffsetMemConfig__inConfigReg;
  dat_t<32> loadSeq_loadDPClass_baseAddrMemConfig__io_inConfig;
  dat_t<32> T689;
  dat_t<32> loadSeq_loadDPClass_baseAddrMemConfig__inConfigReg;
  dat_t<32> loadSeq_loadDPClass_regLkupMemConfig__io_inConfig;
  dat_t<32> T781;
  dat_t<32> loadSeq_loadDPClass_regLkupMemConfig__inConfigReg;
  dat_t<32> loadSeq_loadDPClass_loadSeqMemConfig__io_inConfig;
  dat_t<32> T846;
  dat_t<32> loadSeq_loadDPClass_loadSeqMemConfig__inConfigReg;
  dat_t<32> loadSeq_loadDPClass_spillOffsetMemConfig__io_memData;
  dat_t<32> loadSeq_loadDPClass_spillOffsetMem__io_inData;
  dat_t<32> loadSeq_loadDPClass_loopOffsetMemConfig__io_memData;
  dat_t<32> loadSeq_loadDPClass_loopOffsetMem__io_inData;
  dat_t<32> loadSeq_loadDPClass_baseAddrMemConfig__io_memData;
  dat_t<32> loadSeq_loadDPClass_baseAddrMem__io_inData;
  dat_t<32> loadSeq_loadDPClass_spillOffsetMem__io_outData;
  dat_t<32> loadSeq_loadDPClass__spillLkup;
  dat_t<32> loadSeq_loadDPClass_loopOffsetMem__io_outData;
  dat_t<32> loadSeq_loadDPClass__loopOffsetLkup;
  dat_t<32> loadSeq_loadDPClass_baseAddrMem__io_outData;
  dat_t<32> loadSeq_loadDPClass__baseAddrLkup;
  dat_t<32> loadSeq_loadDPClass__offsetAddr;
  dat_t<32> loadSeq_loadDPClass__regLookupData;
  dat_t<32> T1437;
  dat_t<32> loadSeq_loadDPClass__lRespData;
  dat_t<32> loadSeq_loadCtrlClass_loadCtrlConfigure__io_outConfig;
  dat_t<32> loadSeq_loadCtrlClass__io_inConfig;
  dat_t<32> loadSeq_loadCtrlClass_loadCtrlConfigure__io_inConfig;
  dat_t<32> T1602;
  dat_t<32> loadSeq_loadCtrlClass_loadCtrlConfigure__inDataReg;
  dat_t<32> T1663;
  dat_t<32> loadSeq_loadCtrlClass__currentIter;
  dat_t<32> T1677;
  dat_t<32> loadSeq_loadCtrlClass__iterCount;
  dat_t<32> loadSeq_loadDPClass_lrReqFifo__io_deqData;
  dat_t<32> loadSeq_loadDPClass__io_loadRqst;
  dat_t<32> loadSeq__io_loadRqst;
  dat_t<38> loadSeq_loadDPClass_fifo_7__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_6__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_5__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_4__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_3__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_2__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo_1__io_enqData;
  dat_t<38> loadSeq_loadDPClass_fifo__io_enqData;
  dat_t<38> loadSeq__io_loadResp;
  dat_t<38> loadSeq_loadDPClass__io_loadResp;
  dat_t<38> loadSeq_loadDPClass_lrRespFifo__io_enqData;
  dat_t<38> loadSeq_loadDPClass_lrRespFifo__io_deqData;
  dat_t<38> loadSeq_loadDPClass_fifo_7__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_7;
  dat_t<38> loadSeq__io_memBankEnq_7;
  dat_t<38> loadSeq_loadDPClass_fifo_6__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_6;
  dat_t<38> loadSeq__io_memBankEnq_6;
  dat_t<38> loadSeq_loadDPClass_fifo_5__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_5;
  dat_t<38> loadSeq__io_memBankEnq_5;
  dat_t<38> loadSeq_loadDPClass_fifo_4__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_4;
  dat_t<38> loadSeq__io_memBankEnq_4;
  dat_t<38> loadSeq_loadDPClass_fifo_3__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_3;
  dat_t<38> loadSeq__io_memBankEnq_3;
  dat_t<38> loadSeq_loadDPClass_fifo_2__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_2;
  dat_t<38> loadSeq__io_memBankEnq_2;
  dat_t<38> loadSeq_loadDPClass_fifo_1__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_1;
  dat_t<38> loadSeq__io_memBankEnq_1;
  dat_t<38> loadSeq_loadDPClass_fifo__io_deqData;
  dat_t<38> loadSeq_loadDPClass__io_memBankEnq_0;
  dat_t<38> loadSeq__io_memBankEnq_0;
  dat_t<43> loadSeq_loadDPClass_loadSeqMemConfig__io_memData;
  dat_t<43> loadSeq_loadDPClass_loadSeqMem__io_inData;
  dat_t<43> loadSeq_loadDPClass_loadSeqMem__io_outData;
  dat_t<43> T1413;
  dat_t<43> loadSeq_loadDPClass__seqInfoReg;
  dat_t<57> loadSeq_loadDPClass_regLookupMem__io_outData;
  dat_t<57> loadSeq_loadDPClass__regLookup;
  dat_t<57> loadSeq_loadDPClass_regLkupMemConfig__io_memData;
  dat_t<57> loadSeq_loadDPClass_regLookupMem__io_inData;
  dat_t<57> T1579;
  dat_t<57> loadSeq_loadDPClass__lRespDest;
    static const val_t T1694[8];
    static const val_t T1627[8];
    static const val_t T1642[8];
    static const val_t T1692[8];
    static const val_t T1697[8];
  dat_t<512> T1706;
  dat_t<512> loadSeq_loadCtrlClass__seqMemAddr;
    static const val_t T1629[9];
  dat_t<514> loadSeq_loadCtrlClass__ssEnd;
    static const val_t T1705[9];
  dat_t<514> loadSeq_loadCtrlClass__spillEndAddr;
    static const val_t T1725[9];
  dat_t<515> loadSeq_loadCtrlClass__lastAddr;
    static const val_t T1728[9];
  mem_t<32,8> loadSeq_loadDPClass_lrReqFifo__fifoMem;
  mem_t<32,20> loadSeq_loadDPClass_spillOffsetMem__ram;
  mem_t<32,20> loadSeq_loadDPClass_loopOffsetMem__ram;
  mem_t<32,20> loadSeq_loadDPClass_baseAddrMem__ram;
  mem_t<38,2> loadSeq_loadDPClass_fifo_7__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_6__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_5__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_4__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_3__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_2__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo_1__fifoMem;
  mem_t<38,2> loadSeq_loadDPClass_fifo__fifoMem;
  mem_t<38,8> loadSeq_loadDPClass_lrRespFifo__fifoMem;
  mem_t<43,512> loadSeq_loadDPClass_loadSeqMem__ram;
  mem_t<57,60> loadSeq_loadDPClass_regLookupMem__ram;
  clk_t clk;

  void init ( val_t rand_init = 0 );
  void clock_lo ( dat_t<1> reset );
  void clock_hi ( dat_t<1> reset );
  int clock ( dat_t<1> reset );
  void print ( FILE* f );
  void print ( std::ostream& s );
  void dump ( FILE* f, int t );
  void dump_init ( FILE* f );

};

#include "emul_api.h"
class loadSeq_api_t : public emul_api_t {
 public:
  loadSeq_api_t(mod_t* m) : emul_api_t(m) { }
  void init_sim_data();
};

#endif
