#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5560dbc5a940 .scope module, "compuertasLogicas_tb" "compuertasLogicas_tb" 2 1;
 .timescale 0 0;
v0x5560dbc88bb0_0 .net "sal", 0 0, L_0x5560dbc89260;  1 drivers
v0x5560dbc88c70_0 .var "tb_act", 0 0;
v0x5560dbc88d40_0 .var "tb_ent", 2 0;
v0x5560dbc88e10_0 .var "tb_ent1", 0 0;
v0x5560dbc88ee0_0 .var "tb_ent2", 0 0;
v0x5560dbc88f80_0 .var "tb_ent3", 0 0;
v0x5560dbc89050_0 .var "tb_sel", 2 0;
E_0x5560dbc68010 .event edge, v0x5560dbc889d0_0;
S_0x5560dbc5aac0 .scope module, "UUT" "compuertasLogicas" 2 15, 3 7 0, S_0x5560dbc5a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ent1"
    .port_info 1 /INPUT 1 "ent2"
    .port_info 2 /INPUT 1 "ent3"
    .port_info 3 /INPUT 1 "act"
    .port_info 4 /INPUT 3 "sel"
    .port_info 5 /OUTPUT 1 "sal"
L_0x7fbd58a31018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5560dbc89120 .functor XNOR 1, v0x5560dbc88c70_0, L_0x7fbd58a31018, C4<0>, C4<0>;
v0x5560dbc628f0_0 .net/2u *"_s0", 0 0, L_0x7fbd58a31018;  1 drivers
v0x5560dbc882c0_0 .net *"_s2", 0 0, L_0x5560dbc89120;  1 drivers
L_0x7fbd58a31060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560dbc88380_0 .net/2u *"_s4", 0 0, L_0x7fbd58a31060;  1 drivers
v0x5560dbc88470_0 .net "act", 0 0, v0x5560dbc88c70_0;  1 drivers
v0x5560dbc88530_0 .net "ent1", 0 0, v0x5560dbc88e10_0;  1 drivers
v0x5560dbc88640_0 .net "ent2", 0 0, v0x5560dbc88ee0_0;  1 drivers
v0x5560dbc88700_0 .net "ent3", 0 0, v0x5560dbc88f80_0;  1 drivers
v0x5560dbc887c0_0 .var "pre_sal", 0 0;
v0x5560dbc88880_0 .net "sal", 0 0, L_0x5560dbc89260;  alias, 1 drivers
v0x5560dbc889d0_0 .net "sel", 2 0, v0x5560dbc89050_0;  1 drivers
E_0x5560dbc5aef0 .event edge, v0x5560dbc889d0_0, v0x5560dbc88530_0, v0x5560dbc88640_0, v0x5560dbc88700_0;
L_0x5560dbc89260 .functor MUXZ 1, L_0x7fbd58a31060, v0x5560dbc887c0_0, L_0x5560dbc89120, C4<>;
    .scope S_0x5560dbc5aac0;
T_0 ;
    %wait E_0x5560dbc5aef0;
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %and;
    %load/vec4 v0x5560dbc88700_0;
    %and;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %or;
    %load/vec4 v0x5560dbc88700_0;
    %or;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %xor;
    %load/vec4 v0x5560dbc88700_0;
    %xor;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 11, 4;
    %jmp/0 T_0.6, 11;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %and;
    %load/vec4 v0x5560dbc88700_0;
    %and;
    %nor/r;
    %jmp/1 T_0.7, 11;
T_0.6 ; End of true expr.
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 12, 4;
    %jmp/0 T_0.8, 12;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %or;
    %load/vec4 v0x5560dbc88700_0;
    %or;
    %nor/r;
    %jmp/1 T_0.9, 12;
T_0.8 ; End of true expr.
    %load/vec4 v0x5560dbc889d0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 13, 4;
    %jmp/0 T_0.10, 13;
    %load/vec4 v0x5560dbc88530_0;
    %load/vec4 v0x5560dbc88640_0;
    %xor;
    %load/vec4 v0x5560dbc88700_0;
    %xor;
    %nor/r;
    %jmp/1 T_0.11, 13;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.11, 13;
 ; End of false expr.
    %blend;
T_0.11;
    %jmp/0 T_0.9, 12;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.7, 11;
 ; End of false expr.
    %blend;
T_0.7;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x5560dbc887c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5560dbc5a940;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560dbc88e10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5560dbc5a940;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560dbc88ee0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5560dbc5a940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560dbc88f80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5560dbc5a940;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560dbc88c70_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5560dbc5a940;
T_5 ;
    %vpi_call 2 27 "$dumpfile", "/home/aortiz/DDA/verilog_tests/compuertas/compuertasLogicas.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5560dbc5a940 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560dbc89050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560dbc88c70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 32 "$monitor", "Sel: %b | Act: %b", v0x5560dbc89050_0, v0x5560dbc88c70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560dbc88c70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5560dbc89050_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560dbc88d40_0, 0, 3;
    %pushi/vec4 6, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5560dbc88d40_0;
    %split/vec4 1;
    %store/vec4 v0x5560dbc88f80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5560dbc88ee0_0, 0, 1;
    %store/vec4 v0x5560dbc88e10_0, 0, 1;
    %vpi_call 2 43 "$monitor", "Ent1: %b | Ent2: %b | Ent3: %b | Salida: %b", v0x5560dbc88e10_0, v0x5560dbc88ee0_0, v0x5560dbc88f80_0, v0x5560dbc88bb0_0 {0 0 0};
    %delay 20, 0;
    %load/vec4 v0x5560dbc88d40_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5560dbc88d40_0, 0, 3;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5560dbc89050_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5560dbc89050_0, 0, 3;
    %delay 10, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5560dbc5a940;
T_6 ;
    %wait E_0x5560dbc68010;
    %load/vec4 v0x5560dbc89050_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %vpi_call 2 63 "$display", "SEL = OFF" {0 0 0};
    %jmp T_6.7;
T_6.0 ;
    %vpi_call 2 56 "$display", "SEL = AND" {0 0 0};
    %jmp T_6.7;
T_6.1 ;
    %vpi_call 2 58 "$display", "SEL = OR" {0 0 0};
    %jmp T_6.7;
T_6.2 ;
    %vpi_call 2 59 "$display", "SEL = XOR" {0 0 0};
    %jmp T_6.7;
T_6.3 ;
    %vpi_call 2 60 "$display", "SEL = NAND" {0 0 0};
    %jmp T_6.7;
T_6.4 ;
    %vpi_call 2 61 "$display", "SEL = NOR" {0 0 0};
    %jmp T_6.7;
T_6.5 ;
    %vpi_call 2 62 "$display", "SEL = XNOR" {0 0 0};
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "compuertasLogicas_tb.v";
    "compuertasLogicas.v";
