\doxysection{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___timerx___type_def}\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMx\+CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMx\+ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMx\+ICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMx\+DIER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CNTxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PERxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ REPxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP1xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP1\+CxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP2xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP3xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMP4xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPT1xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPT2xR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DTxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SETx1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RSTx1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SETx2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RSTx2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EEFx\+R1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EEFx\+R2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RSTxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CHPxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPT1x\+CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPT2x\+CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OUTxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTxR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMx\+CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EEFx\+R3}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [3]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 1043} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ae0cdb8d7079d34d08019013708524ed7}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CHPxR@{CHPxR}}
\index{CHPxR@{CHPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CHPxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CHPxR}

HRTIM Timerx Chopper register, Address offset\+: 0x58 

Definition at line \textbf{ 1067} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a4d82f9a0f2cd9fe3d26ec272728810a5}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1CxR@{CMP1CxR}}
\index{CMP1CxR@{CMP1CxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CMP1CxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP1\+CxR}

HRTIM Timerx compare 1 compound register, Address offset\+: 0x20 ~\newline
 

Definition at line \textbf{ 1053} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_afe7b9a6dc9a2d2065fac824231b22221}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1xR@{CMP1xR}}
\index{CMP1xR@{CMP1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CMP1xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP1xR}

HRTIM Timerx compare 1 register, Address offset\+: 0x1C ~\newline
 

Definition at line \textbf{ 1052} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ab7cabe716f2dc9dcff3eab06a5a987bc}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP2xR@{CMP2xR}}
\index{CMP2xR@{CMP2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CMP2xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP2xR}

HRTIM Timerx compare 2 register, Address offset\+: 0x24 ~\newline
 

Definition at line \textbf{ 1054} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a157990ebc5f51a3c43b0d4dd317e444a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP3xR@{CMP3xR}}
\index{CMP3xR@{CMP3xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CMP3xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP3xR}

HRTIM Timerx compare 3 register, Address offset\+: 0x28 ~\newline
 

Definition at line \textbf{ 1055} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_adbc088e70c4b1e787e40e9b159dee87c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP4xR@{CMP4xR}}
\index{CMP4xR@{CMP4xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CMP4xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMP4xR}

HRTIM Timerx compare 4 register, Address offset\+: 0x2C ~\newline
 

Definition at line \textbf{ 1056} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_adb89668ffdc8bd00b2382dc9532614e0}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CNTxR@{CNTxR}}
\index{CNTxR@{CNTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CNTxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CNTxR}

HRTIM Timerx counter register, Address offset\+: 0x10 ~\newline
 

Definition at line \textbf{ 1049} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a8aa829c29f3d207b7f1f32470536f5b2}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xCR@{CPT1xCR}}
\index{CPT1xCR@{CPT1xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CPT1xCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPT1x\+CR}

HRTIM Timerx Capture 1 register, Address offset\+: 0x5C 

Definition at line \textbf{ 1068} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_aee01add8751c200022c389a5ffed95f7}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xR@{CPT1xR}}
\index{CPT1xR@{CPT1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CPT1xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPT1xR}

HRTIM Timerx capture 1 register, Address offset\+: 0x30 ~\newline
 

Definition at line \textbf{ 1057} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a7040b06fd536d8f287546f0a0eb510d6}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xCR@{CPT2xCR}}
\index{CPT2xCR@{CPT2xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CPT2xCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPT2x\+CR}

HRTIM Timerx Capture 2 register, Address offset\+: 0x60 

Definition at line \textbf{ 1069} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ae3fe904fe296dcfab94f0be9cbfee2d8}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xR@{CPT2xR}}
\index{CPT2xR@{CPT2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{CPT2xR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPT2xR}

HRTIM Timerx capture 2 register, Address offset\+: 0x34 

Definition at line \textbf{ 1058} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_aaf946a75b3ea025a50d591c0ec0fc79c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!DTxR@{DTxR}}
\index{DTxR@{DTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{DTxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DTxR}

HRTIM Timerx dead time register, Address offset\+: 0x38 

Definition at line \textbf{ 1059} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a7d7607fc7fed3c39c540aa7c15f7a81e}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR1@{EEFxR1}}
\index{EEFxR1@{EEFxR1}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{EEFxR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EEFx\+R1}

HRTIM Timerx external event filtering 1 register, Address offset\+: 0x4C 

Definition at line \textbf{ 1064} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ae12acf680bca5dbb90058747ae3bcc4a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR2@{EEFxR2}}
\index{EEFxR2@{EEFxR2}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{EEFxR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EEFx\+R2}

HRTIM Timerx external event filtering 2 register, Address offset\+: 0x50 

Definition at line \textbf{ 1065} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a9ed0782bf191b0bcd7ee1f0c647840cd}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR3@{EEFxR3}}
\index{EEFxR3@{EEFxR3}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{EEFxR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EEFx\+R3}

HRTIM Timerx external event filtering 3 register, Address offset\+: 0x70 

Definition at line \textbf{ 1073} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ab5ed3ef41c4b0e86fa0e121d7fc131fa}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!FLTxR@{FLTxR}}
\index{FLTxR@{FLTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{FLTxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTxR}

HRTIM Timerx Fault register, Address offset\+: 0x68 

Definition at line \textbf{ 1071} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a2940b6ea0d39280d7cca26eb6d21360b}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!OUTxR@{OUTxR}}
\index{OUTxR@{OUTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{OUTxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OUTxR}

HRTIM Timerx Output register, Address offset\+: 0x64 

Definition at line \textbf{ 1070} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a853e7ebf605585017dcd4d6df1d80f5b}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!PERxR@{PERxR}}
\index{PERxR@{PERxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{PERxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PERxR}

HRTIM Timerx period register, Address offset\+: 0x14 ~\newline
 

Definition at line \textbf{ 1050} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ae8c3ea512bf1f88597ee95fecbe92081}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!REPxR@{REPxR}}
\index{REPxR@{REPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{REPxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t REPxR}

HRTIM Timerx repetition register, Address offset\+: 0x18 ~\newline
 

Definition at line \textbf{ 1051} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a8d5872ef46261e096eae509eec8bc5c3}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[3]}

Reserved, 0x74..0x7C 

Definition at line \textbf{ 1074} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a91f27f126117fa3e81bbdf07af2087da}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx1R@{RSTx1R}}
\index{RSTx1R@{RSTx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{RSTx1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RSTx1R}

HRTIM Timerx output 1 reset register, Address offset\+: 0x40 

Definition at line \textbf{ 1061} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a77259ad89cc75621bae19f36f15a1f81}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx2R@{RSTx2R}}
\index{RSTx2R@{RSTx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{RSTx2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RSTx2R}

HRTIM Timerx output 2 reset register, Address offset\+: 0x48 

Definition at line \textbf{ 1063} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a2ce5dc08111ac3b18acfc9a2c2953e38}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTxR@{RSTxR}}
\index{RSTxR@{RSTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{RSTxR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RSTxR}

HRTIM Timerx Reset register, Address offset\+: 0x54 

Definition at line \textbf{ 1066} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a3c8fa17b933f3a35376fed37d21305dd}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx1R@{SETx1R}}
\index{SETx1R@{SETx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{SETx1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SETx1R}

HRTIM Timerx output 1 set register, Address offset\+: 0x3C 

Definition at line \textbf{ 1060} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a0cd77a782de3159644c338fb02c68738}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx2R@{SETx2R}}
\index{SETx2R@{SETx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{SETx2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SETx2R}

HRTIM Timerx output 2 set register, Address offset\+: 0x44 

Definition at line \textbf{ 1062} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a060da3ec26c85eb3ef64b50dcd14b91f}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxCR@{TIMxCR}}
\index{TIMxCR@{TIMxCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{TIMxCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMx\+CR}

HRTIM Timerx control register, Address offset\+: 0x00 ~\newline
 

Definition at line \textbf{ 1045} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_af2d58c55e21017cef0560b506c2806a4}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxCR2@{TIMxCR2}}
\index{TIMxCR2@{TIMxCR2}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{TIMxCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMx\+CR2}

HRTIM Timerx Control register 2, Address offset\+: 0x6C 

Definition at line \textbf{ 1072} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_ac958e2010a06cf867e061d328458389c}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxDIER@{TIMxDIER}}
\index{TIMxDIER@{TIMxDIER}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{TIMxDIER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMx\+DIER}

HRTIM Timerx DMA/interrupt enable register, Address offset\+: 0x0C ~\newline
 

Definition at line \textbf{ 1048} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a6d09f095c7632ad7ac48b348d734818f}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxICR@{TIMxICR}}
\index{TIMxICR@{TIMxICR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{TIMxICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMx\+ICR}

HRTIM Timerx interrupt clear register, Address offset\+: 0x08 ~\newline
 

Definition at line \textbf{ 1047} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___timerx___type_def_a5b578ebd9a6ec5da66798dc7a3453f4e}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxISR@{TIMxISR}}
\index{TIMxISR@{TIMxISR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{TIMxISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMx\+ISR}

HRTIM Timerx interrupt status register, Address offset\+: 0x04 ~\newline
 

Definition at line \textbf{ 1046} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
