###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:45:53 2026
#  Design:            counter_16bit
#  Command:           report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
###############################################################
Path 1: VIOLATED (-0.086 ns) Setup Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.028
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.722
       Launch Clock:=   -0.011
          Data Path:+    0.820
              Slack:=   -0.086
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y            -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y              -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y               -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y               -      A->Y   R     CLKINVX8       12  0.050   0.080    0.665  
  g170/Y               -      A->Y   F     NAND2X2         1  0.068   0.057    0.722  
  prects_FE_RC_13_0/Y  -      B->Y   R     NAND2X2         1  0.036   0.043    0.765  
  prects_FE_RC_12_0/Y  -      B->Y   F     NAND2X2         1  0.068   0.043    0.809  
  count_reg[15]/D      -      D      F     DFFRX4          1  0.030   0.000    0.809  
#-----------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 2: VIOLATED (-0.086 ns) Setup Check with Pin count_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.045
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.705
       Launch Clock:=   -0.011
          Data Path:+    0.803
              Slack:=   -0.086
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  clk              -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q   -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y        -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y          -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y           -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y           -      A->Y   R     CLKINVX8       12  0.050   0.080    0.666  
  g2884/Y          -      B->Y   F     NAND3X2         1  0.068   0.080    0.745  
  g2883/Y          -      B->Y   R     NAND2X2         1  0.061   0.046    0.791  
  count_reg[11]/D  -      D      R     DFFRX4          1  0.032   0.000    0.791  
#-------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 3: VIOLATED (-0.081 ns) Setup Check with Pin count_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.702
       Launch Clock:=   -0.011
          Data Path:+    0.794
              Slack:=   -0.081
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.050   0.080    0.665  
  inc_ADD_UNS_OP_g2606__7482/Y  -      C->Y   F     NAND3X2         1  0.068   0.059    0.724  
  inc_ADD_UNS_OP_g2603__1881/Y  -      A->Y   R     NAND2X1         1  0.044   0.058    0.783  
  count_reg[14]/D               -      D      R     DFFRX4          1  0.044   0.000    0.783  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 4: VIOLATED (-0.080 ns) Setup Check with Pin count_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.029
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.721
       Launch Clock:=   -0.011
          Data Path:+    0.813
              Slack:=   -0.080
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  clk              -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q   -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y        -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y          -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y           -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y           -      A->Y   R     CLKINVX8       12  0.050   0.080    0.665  
  g2897/Y          -      B->Y   R     CLKAND2X2       1  0.068   0.094    0.759  
  g39/Y            -      A1->Y  F     OAI21X2         1  0.032   0.043    0.802  
  count_reg[12]/D  -      D      F     DFFRX4          1  0.031   0.000    0.802  
#-------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 5: VIOLATED (-0.075 ns) Setup Check with Pin count_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.688
       Launch Clock:=    0.000
          Data Path:+    0.762
              Slack:=   -0.075
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[3]/Q       -      CK->Q  R     DFFRX4          3  0.150   0.372    0.372  
  g11/Y                -      A->Y   R     CLKAND2X2       2  0.058   0.115    0.487  
  prects_FE_RC_16_0/Y  -      B->Y   F     NAND3X4         2  0.062   0.078    0.565  
  g9/Y                 -      A->Y   R     INVX4           2  0.060   0.060    0.625  
  g8/Y                 -      B->Y   F     NAND2X4         2  0.045   0.045    0.671  
  prects_FE_RC_0_0/Y   -      A1->Y  R     OAI21X2         1  0.033   0.092    0.762  
  count_reg[6]/D       -      D      R     DFFRX4          1  0.092   0.000    0.762  
#-----------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 6: VIOLATED (-0.069 ns) Setup Check with Pin count_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.025
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.725
       Launch Clock:=   -0.011
          Data Path:+    0.805
              Slack:=   -0.069
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.050   0.080    0.666  
  g15/Y                         -      A->Y   F     NAND2X2         1  0.068   0.056    0.721  
  g14/Y                         -      B->Y   R     NAND2X2         1  0.034   0.038    0.759  
  inc_ADD_UNS_OP_g2599__5122/Y  -      B->Y   F     NAND2X1         1  0.031   0.034    0.794  
  count_reg[13]/D               -      D      F     DFFRX4          1  0.023   0.000    0.794  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 7: VIOLATED (-0.069 ns) Setup Check with Pin count_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.035 (I)    0.000 (I)
            Arrival:=    0.965        0.000

              Setup:-    0.046
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.669
       Launch Clock:=    0.000
          Data Path:+    0.737
              Slack:=   -0.069
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[3]/Q                -      CK->Q  R     DFFRX4          3  0.150   0.372    0.372  
  g11/Y                         -      A->Y   R     CLKAND2X2       2  0.058   0.115    0.487  
  prects_FE_RC_16_0/Y           -      B->Y   F     NAND3X4         2  0.062   0.078    0.565  
  inc_ADD_UNS_OP_g2591__8428/Y  -      A->Y   R     CLKXOR2X1       1  0.060   0.172    0.737  
  count_reg[4]/D                -      D      R     DFFRX4          1  0.037   0.000    0.737  
#--------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.965  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.965  
#-----------------------------------------------------------------------------
Path 8: VIOLATED (-0.068 ns) Setup Check with Pin count_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.011 (I)    0.000 (I)
            Arrival:=    0.989        0.000

              Setup:-    0.054
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.685
       Launch Clock:=    0.000
          Data Path:+    0.753
              Slack:=   -0.068
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk             -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[3]/Q  -      CK->Q  F     DFFRX4          3  0.150   0.336    0.336  
  g11/Y           -      A->Y   F     CLKAND2X2       2  0.038   0.149    0.485  
  g54/Y           -      B->Y   F     CLKAND2X2       2  0.045   0.128    0.613  
  g425/Y          -      A->Y   R     CLKINVX2        1  0.037   0.044    0.656  
  g2980/Y         -      B->Y   F     NAND2X2         1  0.033   0.037    0.693  
  g416/Y          -      B->Y   R     NAND4X1         1  0.025   0.060    0.753  
  count_reg[7]/D  -      D      R     DFFRX4          1  0.062   0.000    0.753  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.989  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.989  
#-----------------------------------------------------------------------------
Path 9: VIOLATED (-0.065 ns) Setup Check with Pin count_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.688
       Launch Clock:=   -0.011
          Data Path:+    0.764
              Slack:=   -0.065
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g77_dup/Y            -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  g2825/Y              -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  g173/Y               -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  g172/Y               -      A->Y   R     CLKINVX8       12  0.050   0.080    0.665  
  prects_FE_RC_45_0/Y  -      A->Y   F     NAND2X2         1  0.068   0.045    0.711  
  prects_FE_RC_44_0/Y  -      B0->Y  R     OAI21X1         1  0.024   0.042    0.753  
  count_reg[8]/D       -      D      R     DFFRX4          1  0.091   0.000    0.753  
#-----------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 10: VIOLATED (-0.064 ns) Setup Check with Pin count_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

              Setup:-    0.058
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.692
       Launch Clock:=    0.000
          Data Path:+    0.756
              Slack:=   -0.064
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[3]/Q                -      CK->Q  R     DFFRX4          3  0.150   0.372    0.372  
  g11/Y                         -      A->Y   R     CLKAND2X2       2  0.058   0.115    0.487  
  prects_FE_RC_16_0/Y           -      B->Y   F     NAND3X4         2  0.062   0.078    0.565  
  g9/Y                          -      A->Y   R     INVX4           2  0.060   0.060    0.625  
  inc_ADD_UNS_OP_g2593__6783/Y  -      B->Y   F     NAND2X2         2  0.045   0.048    0.674  
  prects_FE_RC_15_0/Y           -      A1->Y  R     OAI21X1         1  0.035   0.082    0.756  
  count_reg[5]/D                -      D      R     DFFRX4          1  0.078   0.000    0.756  
#--------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 11: VIOLATED (-0.045 ns) Setup Check with Pin count_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.688
       Launch Clock:=   -0.011
          Data Path:+    0.744
              Slack:=   -0.045
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  g2928/Y              -      B->Y   R     AND3X1          1  0.069   0.159    0.530  
  prects_FE_RC_8_0/Y   -      C->Y   F     NAND4X2         2  0.065   0.095    0.625  
  prects_FE_RC_18_0/Y  -      A1->Y  R     OAI21X1         1  0.078   0.108    0.733  
  count_reg[10]/D      -      D      R     DFFRX4          1  0.091   0.000    0.733  
#-----------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 12: VIOLATED (-0.040 ns) Setup Check with Pin count_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

              Setup:-    0.047
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.703
       Launch Clock:=    0.000
          Data Path:+    0.743
              Slack:=   -0.040
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clk                                    -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[6]/Q                         -      CK->Q  R     DFFRX4          3  0.150   0.362    0.362  
  prects_FE_OCPC45_inc_ADD_UNS_OP_n_5/Y  -      A->Y   R     BUFX2           1  0.048   0.120    0.482  
  inc_ADD_UNS_OP_g2646__2894/Y           -      B->Y   F     NAND2X4         2  0.068   0.063    0.545  
  g49/Y                                  -      B->Y   R     NOR2X2          1  0.046   0.070    0.615  
  prects_FE_RC_17_0/Y                    -      D->Y   F     NAND4X2         1  0.065   0.073    0.688  
  g38/Y                                  -      B->Y   R     NAND2X1         1  0.066   0.055    0.743  
  count_reg[9]/D                         -      D      R     DFFRX4          1  0.040   0.000    0.743  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 13: VIOLATED (-0.006 ns) Setup Check with Pin count_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

              Setup:-    0.026
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.724
       Launch Clock:=    0.000
          Data Path:+    0.729
              Slack:=   -0.006
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clk                                  -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[1]/Q                       -      CK->Q  R     DFFRX4          5  0.150   0.382    0.382  
  prects_FE_OCPC36_FE_OFN17_count_1/Y  -      A->Y   R     BUFX2           1  0.070   0.116    0.499  
  inc_ADD_UNS_OP_g2626__1617/Y         -      B->Y   F     NAND2X4         3  0.050   0.059    0.558  
  inc_ADD_UNS_OP_g2604/Y               -      A->Y   R     INVX4           2  0.046   0.048    0.606  
  g2835/Y                              -      A->Y   F     NAND2X2         1  0.034   0.046    0.652  
  g2834/Y                              -      B->Y   R     NAND2X2         1  0.036   0.040    0.692  
  g95/Y                                -      B->Y   F     NAND2X1         1  0.037   0.038    0.729  
  count_reg[3]/D                       -      D      F     DFFRX4          1  0.026   0.000    0.729  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 14: VIOLATED (-0.002 ns) Setup Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.034 (I)    0.000 (I)
            Arrival:=    0.966        0.000

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.653
       Launch Clock:=    0.000
          Data Path:+    0.655
              Slack:=   -0.002
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clk                                  -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[1]/Q                       -      CK->Q  R     DFFRX4          5  0.150   0.382    0.382  
  prects_FE_OCPC36_FE_OFN17_count_1/Y  -      A->Y   R     BUFX2           1  0.070   0.116    0.499  
  inc_ADD_UNS_OP_g2626__1617/Y         -      B->Y   F     NAND2X4         3  0.050   0.059    0.558  
  prects_FE_RC_38_0/Y                  -      A1->Y  R     OAI21X2         1  0.046   0.097    0.655  
  count_reg[2]/D                       -      D      R     DFFRX4          1  0.092   0.000    0.655  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.965  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.965  
#-----------------------------------------------------------------------------
Path 15: MET (0.040 ns) Setup Check with Pin count_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

              Setup:-    0.031
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.719
       Launch Clock:=    0.000
          Data Path:+    0.679
              Slack:=    0.040
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clk                                  -      clk    R     (arrival)      16  0.150   0.000    0.000  
  count_reg[1]/Q                       -      CK->Q  R     DFFRX4          5  0.150   0.382    0.382  
  prects_FE_OCPC34_FE_OFN17_count_1/Y  -      A->Y   R     BUFX2           2  0.070   0.116    0.499  
  inc_ADD_UNS_OP_g2623__6783/Y         -      B->Y   F     CLKXOR2X1       1  0.051   0.180    0.679  
  count_reg[1]/D                       -      D      F     DFFRX4          1  0.037   0.000    0.679  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 16: MET (0.178 ns) Setup Check with Pin count_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.129 (I)   -0.129 (I)
            Arrival:=    0.871       -0.129

              Setup:-    0.033
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.588
       Launch Clock:=   -0.129
          Data Path:+    0.539
              Slack:=    0.178
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clk                             -      clk    R     (arrival)      16  0.150   0.000   -0.129  
  count_reg[0]/Q                  -      CK->Q  R     DFFRX4          6  0.150   0.397    0.268  
  prects_FE_DBTC9_count_0__102/Y  -      A->Y   F     INVX2           1  0.086   0.034    0.302  
  g4/Y                            -      A->Y   R     NAND2X1         1  0.024   0.050    0.351  
  g5/Y                            -      B->Y   F     NAND2X1         1  0.062   0.058    0.410  
  count_reg[0]/D                  -      D      F     DFFRX4          1  0.043   0.000    0.410  
#----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.871  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.871  
#-----------------------------------------------------------------------------
Path 17: MET (0.726 ns) Recovery Check with Pin count_reg[0]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[0]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.129 (I)    0.000 (I)
            Arrival:=    0.871        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.780
       Launch Clock:=    0.000
          Data Path:+    0.054
              Slack:=    0.726
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.054    0.054  
  count_reg[0]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.054  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.871  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.871  
#-----------------------------------------------------------------------------
Path 18: MET (0.818 ns) Recovery Check with Pin count_reg[4]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[4]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.035 (I)    0.000 (I)
            Arrival:=    0.965        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.873
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.818
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[4]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.965  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.965  
#-----------------------------------------------------------------------------
Path 19: MET (0.818 ns) Recovery Check with Pin count_reg[2]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[2]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.034 (I)    0.000 (I)
            Arrival:=    0.966        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.874
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.818
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[2]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.965  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.965  
#-----------------------------------------------------------------------------
Path 20: MET (0.842 ns) Recovery Check with Pin count_reg[7]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[7]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+   -0.011 (I)    0.000 (I)
            Arrival:=    0.989        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.897
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.842
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[7]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    0.989  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.150   0.000    0.989  
#-----------------------------------------------------------------------------
Path 21: MET (0.852 ns) Recovery Check with Pin count_reg[6]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[6]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.852
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[6]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 22: MET (0.852 ns) Recovery Check with Pin count_reg[5]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[5]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.852
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[5]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 23: MET (0.853 ns) Recovery Check with Pin count_reg[3]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[3]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.853
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[3]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 24: MET (0.853 ns) Recovery Check with Pin count_reg[1]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[1]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=    0.853
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[1]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 25: MET (0.853 ns) Recovery Check with Pin count_reg[9]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[9]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=    0.853
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[9]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------
Path 26: MET (0.854 ns) Recovery Check with Pin count_reg[13]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[13]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=    0.854
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[13]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.055  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 27: MET (0.854 ns) Recovery Check with Pin count_reg[12]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[12]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=    0.854
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[12]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.055  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 28: MET (0.854 ns) Recovery Check with Pin count_reg[14]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[14]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=    0.854
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[14]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.055  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 29: MET (0.857 ns) Recovery Check with Pin count_reg[10]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[10]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.052
              Slack:=    0.857
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.052    0.052  
  count_reg[10]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.052  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 30: MET (0.857 ns) Recovery Check with Pin count_reg[15]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[15]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.051
              Slack:=    0.857
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.051    0.051  
  count_reg[15]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.051  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 31: MET (0.857 ns) Recovery Check with Pin count_reg[11]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[11]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.051
              Slack:=    0.857
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.051    0.051  
  count_reg[11]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.051  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------
Path 32: MET (0.858 ns) Recovery Check with Pin count_reg[8]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[8]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    1.000        0.000

           Recovery:-   -0.159
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.909
       Launch Clock:=    0.000
          Data Path:+    0.051
              Slack:=    0.858
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.051    0.051  
  count_reg[8]/RN  -      RN     R     DFFRX4         16  0.106   0.000    0.051  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.150   0.000    1.000  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#-----------------------------------------------------------------------------

