
DP_F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800508c  0800508c  0001508c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b4  080056b4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  080056b4  080056b4  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056b4  080056b4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b4  080056b4  000156b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056b8  080056b8  000156b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080056bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  2000006c  08005728  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  08005728  000203f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e79a  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023df  00000000  00000000  0002e872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  00030c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000afd  00000000  00000000  00031a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018cdc  00000000  00000000  0003257d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000117c6  00000000  00000000  0004b259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bf9a  00000000  00000000  0005ca1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003f5c  00000000  00000000  000e89bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000ec918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005074 	.word	0x08005074

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08005074 	.word	0x08005074

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8000168:	4b0a      	ldr	r3, [pc, #40]	; (8000194 <NRF24_DelayMicroSeconds+0x38>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0a      	ldr	r2, [pc, #40]	; (8000198 <NRF24_DelayMicroSeconds+0x3c>)
 800016e:	fba2 2303 	umull	r2, r3, r2, r3
 8000172:	0c9a      	lsrs	r2, r3, #18
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	fb02 f303 	mul.w	r3, r2, r3
 800017a:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 800017c:	bf00      	nop
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	1e5a      	subs	r2, r3, #1
 8000182:	60fa      	str	r2, [r7, #12]
 8000184:	2b00      	cmp	r3, #0
 8000186:	d1fa      	bne.n	800017e <NRF24_DelayMicroSeconds+0x22>
}
 8000188:	bf00      	nop
 800018a:	bf00      	nop
 800018c:	3714      	adds	r7, #20
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	20000010 	.word	0x20000010
 8000198:	165e9f81 	.word	0x165e9f81

0800019c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d008      	beq.n	80001bc <NRF24_csn+0x20>
 80001aa:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <NRF24_csn+0x38>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0a      	ldr	r2, [pc, #40]	; (80001d8 <NRF24_csn+0x3c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f002 fc61 	bl	8002a7c <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 80001ba:	e007      	b.n	80001cc <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <NRF24_csn+0x38>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a05      	ldr	r2, [pc, #20]	; (80001d8 <NRF24_csn+0x3c>)
 80001c2:	8811      	ldrh	r1, [r2, #0]
 80001c4:	2200      	movs	r2, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f002 fc58 	bl	8002a7c <HAL_GPIO_WritePin>
}
 80001cc:	bf00      	nop
 80001ce:	3708      	adds	r7, #8
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	20000090 	.word	0x20000090
 80001d8:	20000094 	.word	0x20000094

080001dc <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d008      	beq.n	80001fc <NRF24_ce+0x20>
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <NRF24_ce+0x38>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a0a      	ldr	r2, [pc, #40]	; (8000218 <NRF24_ce+0x3c>)
 80001f0:	8811      	ldrh	r1, [r2, #0]
 80001f2:	2201      	movs	r2, #1
 80001f4:	4618      	mov	r0, r3
 80001f6:	f002 fc41 	bl	8002a7c <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80001fa:	e007      	b.n	800020c <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <NRF24_ce+0x38>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a05      	ldr	r2, [pc, #20]	; (8000218 <NRF24_ce+0x3c>)
 8000202:	8811      	ldrh	r1, [r2, #0]
 8000204:	2200      	movs	r2, #0
 8000206:	4618      	mov	r0, r3
 8000208:	f002 fc38 	bl	8002a7c <HAL_GPIO_WritePin>
}
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	20000090 	.word	0x20000090
 8000218:	20000096 	.word	0x20000096

0800021c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af00      	add	r7, sp, #0
 8000222:	4603      	mov	r3, r0
 8000224:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000226:	2000      	movs	r0, #0
 8000228:	f7ff ffb8 	bl	800019c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800022c:	79fb      	ldrb	r3, [r7, #7]
 800022e:	f003 031f 	and.w	r3, r3, #31
 8000232:	b2db      	uxtb	r3, r3
 8000234:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000236:	f107 010c 	add.w	r1, r7, #12
 800023a:	2364      	movs	r3, #100	; 0x64
 800023c:	2201      	movs	r2, #1
 800023e:	480a      	ldr	r0, [pc, #40]	; (8000268 <NRF24_read_register+0x4c>)
 8000240:	f003 fb92 	bl	8003968 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000244:	f107 030c 	add.w	r3, r7, #12
 8000248:	1c59      	adds	r1, r3, #1
 800024a:	2364      	movs	r3, #100	; 0x64
 800024c:	2201      	movs	r2, #1
 800024e:	4806      	ldr	r0, [pc, #24]	; (8000268 <NRF24_read_register+0x4c>)
 8000250:	f003 fccd 	bl	8003bee <HAL_SPI_Receive>
	retData = spiBuf[1];
 8000254:	7b7b      	ldrb	r3, [r7, #13]
 8000256:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8000258:	2001      	movs	r0, #1
 800025a:	f7ff ff9f 	bl	800019c <NRF24_csn>
	return retData;
 800025e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000260:	4618      	mov	r0, r3
 8000262:	3710      	adds	r7, #16
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000098 	.word	0x20000098

0800026c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0
 8000272:	4603      	mov	r3, r0
 8000274:	6039      	str	r1, [r7, #0]
 8000276:	71fb      	strb	r3, [r7, #7]
 8000278:	4613      	mov	r3, r2
 800027a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800027c:	2000      	movs	r0, #0
 800027e:	f7ff ff8d 	bl	800019c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	f003 031f 	and.w	r3, r3, #31
 8000288:	b2db      	uxtb	r3, r3
 800028a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800028c:	f107 010c 	add.w	r1, r7, #12
 8000290:	2364      	movs	r3, #100	; 0x64
 8000292:	2201      	movs	r2, #1
 8000294:	4808      	ldr	r0, [pc, #32]	; (80002b8 <NRF24_read_registerN+0x4c>)
 8000296:	f003 fb67 	bl	8003968 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800029a:	79bb      	ldrb	r3, [r7, #6]
 800029c:	b29a      	uxth	r2, r3
 800029e:	2364      	movs	r3, #100	; 0x64
 80002a0:	6839      	ldr	r1, [r7, #0]
 80002a2:	4805      	ldr	r0, [pc, #20]	; (80002b8 <NRF24_read_registerN+0x4c>)
 80002a4:	f003 fca3 	bl	8003bee <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f7ff ff77 	bl	800019c <NRF24_csn>
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000098 	.word	0x20000098

080002bc <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	460a      	mov	r2, r1
 80002c6:	71fb      	strb	r3, [r7, #7]
 80002c8:	4613      	mov	r3, r2
 80002ca:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80002cc:	2000      	movs	r0, #0
 80002ce:	f7ff ff65 	bl	800019c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f043 0320 	orr.w	r3, r3, #32
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 80002dc:	79bb      	ldrb	r3, [r7, #6]
 80002de:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80002e0:	f107 010c 	add.w	r1, r7, #12
 80002e4:	2364      	movs	r3, #100	; 0x64
 80002e6:	2202      	movs	r2, #2
 80002e8:	4804      	ldr	r0, [pc, #16]	; (80002fc <NRF24_write_register+0x40>)
 80002ea:	f003 fb3d 	bl	8003968 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80002ee:	2001      	movs	r0, #1
 80002f0:	f7ff ff54 	bl	800019c <NRF24_csn>
}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000098 	.word	0x20000098

08000300 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b084      	sub	sp, #16
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	6039      	str	r1, [r7, #0]
 800030a:	71fb      	strb	r3, [r7, #7]
 800030c:	4613      	mov	r3, r2
 800030e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000310:	2000      	movs	r0, #0
 8000312:	f7ff ff43 	bl	800019c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	f043 0320 	orr.w	r3, r3, #32
 800031c:	b2db      	uxtb	r3, r3
 800031e:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000320:	f107 010c 	add.w	r1, r7, #12
 8000324:	2364      	movs	r3, #100	; 0x64
 8000326:	2201      	movs	r2, #1
 8000328:	4808      	ldr	r0, [pc, #32]	; (800034c <NRF24_write_registerN+0x4c>)
 800032a:	f003 fb1d 	bl	8003968 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800032e:	79bb      	ldrb	r3, [r7, #6]
 8000330:	b29a      	uxth	r2, r3
 8000332:	2364      	movs	r3, #100	; 0x64
 8000334:	6839      	ldr	r1, [r7, #0]
 8000336:	4805      	ldr	r0, [pc, #20]	; (800034c <NRF24_write_registerN+0x4c>)
 8000338:	f003 fb16 	bl	8003968 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800033c:	2001      	movs	r0, #1
 800033e:	f7ff ff2d 	bl	800019c <NRF24_csn>
}
 8000342:	bf00      	nop
 8000344:	3710      	adds	r7, #16
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	20000098 	.word	0x20000098

08000350 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	460b      	mov	r3, r1
 800035a:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 800035c:	2000      	movs	r0, #0
 800035e:	f7ff ff1d 	bl	800019c <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8000362:	23a0      	movs	r3, #160	; 0xa0
 8000364:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8000366:	f107 010f 	add.w	r1, r7, #15
 800036a:	2364      	movs	r3, #100	; 0x64
 800036c:	2201      	movs	r2, #1
 800036e:	4808      	ldr	r0, [pc, #32]	; (8000390 <NRF24_write_payload+0x40>)
 8000370:	f003 fafa 	bl	8003968 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8000374:	78fb      	ldrb	r3, [r7, #3]
 8000376:	b29a      	uxth	r2, r3
 8000378:	2364      	movs	r3, #100	; 0x64
 800037a:	6879      	ldr	r1, [r7, #4]
 800037c:	4804      	ldr	r0, [pc, #16]	; (8000390 <NRF24_write_payload+0x40>)
 800037e:	f003 faf3 	bl	8003968 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000382:	2001      	movs	r0, #1
 8000384:	f7ff ff0a 	bl	800019c <NRF24_csn>
}
 8000388:	bf00      	nop
 800038a:	3710      	adds	r7, #16
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	20000098 	.word	0x20000098

08000394 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8000398:	21ff      	movs	r1, #255	; 0xff
 800039a:	20e1      	movs	r0, #225	; 0xe1
 800039c:	f7ff ff8e 	bl	80002bc <NRF24_write_register>
}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80003a8:	21ff      	movs	r1, #255	; 0xff
 80003aa:	20e2      	movs	r0, #226	; 0xe2
 80003ac:	f7ff ff86 	bl	80002bc <NRF24_write_register>
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80003ba:	2007      	movs	r0, #7
 80003bc:	f7ff ff2e 	bl	800021c <NRF24_read_register>
 80003c0:	4603      	mov	r3, r0
 80003c2:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80003c4:	79fb      	ldrb	r3, [r7, #7]
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
	...

080003d0 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 80003d0:	b082      	sub	sp, #8
 80003d2:	b580      	push	{r7, lr}
 80003d4:	b084      	sub	sp, #16
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	6078      	str	r0, [r7, #4]
 80003da:	61fb      	str	r3, [r7, #28]
 80003dc:	460b      	mov	r3, r1
 80003de:	807b      	strh	r3, [r7, #2]
 80003e0:	4613      	mov	r3, r2
 80003e2:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80003e4:	4b66      	ldr	r3, [pc, #408]	; (8000580 <NRF24_begin+0x1b0>)
 80003e6:	4618      	mov	r0, r3
 80003e8:	f107 031c 	add.w	r3, r7, #28
 80003ec:	2258      	movs	r2, #88	; 0x58
 80003ee:	4619      	mov	r1, r3
 80003f0:	f004 f9e2 	bl	80047b8 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 80003f4:	4a63      	ldr	r2, [pc, #396]	; (8000584 <NRF24_begin+0x1b4>)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 80003fa:	4a63      	ldr	r2, [pc, #396]	; (8000588 <NRF24_begin+0x1b8>)
 80003fc:	887b      	ldrh	r3, [r7, #2]
 80003fe:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8000400:	4a62      	ldr	r2, [pc, #392]	; (800058c <NRF24_begin+0x1bc>)
 8000402:	883b      	ldrh	r3, [r7, #0]
 8000404:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8000406:	2001      	movs	r0, #1
 8000408:	f7ff fec8 	bl	800019c <NRF24_csn>
	NRF24_ce(0);
 800040c:	2000      	movs	r0, #0
 800040e:	f7ff fee5 	bl	80001dc <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8000412:	2005      	movs	r0, #5
 8000414:	f001 fc4e 	bl	8001cb4 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000418:	2108      	movs	r1, #8
 800041a:	2000      	movs	r0, #0
 800041c:	f7ff ff4e 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8000420:	213f      	movs	r1, #63	; 0x3f
 8000422:	2001      	movs	r0, #1
 8000424:	f7ff ff4a 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8000428:	2103      	movs	r1, #3
 800042a:	2002      	movs	r0, #2
 800042c:	f7ff ff46 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8000430:	2103      	movs	r1, #3
 8000432:	2003      	movs	r0, #3
 8000434:	f7ff ff42 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8000438:	2103      	movs	r1, #3
 800043a:	2004      	movs	r0, #4
 800043c:	f7ff ff3e 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8000440:	2102      	movs	r1, #2
 8000442:	2005      	movs	r0, #5
 8000444:	f7ff ff3a 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8000448:	210f      	movs	r1, #15
 800044a:	2006      	movs	r0, #6
 800044c:	f7ff ff36 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8000450:	210e      	movs	r1, #14
 8000452:	2007      	movs	r0, #7
 8000454:	f7ff ff32 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8000458:	2100      	movs	r1, #0
 800045a:	2008      	movs	r0, #8
 800045c:	f7ff ff2e 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8000460:	2100      	movs	r1, #0
 8000462:	2009      	movs	r0, #9
 8000464:	f7ff ff2a 	bl	80002bc <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000468:	23e7      	movs	r3, #231	; 0xe7
 800046a:	733b      	strb	r3, [r7, #12]
 800046c:	23e7      	movs	r3, #231	; 0xe7
 800046e:	72fb      	strb	r3, [r7, #11]
 8000470:	23e7      	movs	r3, #231	; 0xe7
 8000472:	72bb      	strb	r3, [r7, #10]
 8000474:	23e7      	movs	r3, #231	; 0xe7
 8000476:	727b      	strb	r3, [r7, #9]
 8000478:	23e7      	movs	r3, #231	; 0xe7
 800047a:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 800047c:	f107 0308 	add.w	r3, r7, #8
 8000480:	2205      	movs	r2, #5
 8000482:	4619      	mov	r1, r3
 8000484:	200a      	movs	r0, #10
 8000486:	f7ff ff3b 	bl	8000300 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 800048a:	23c2      	movs	r3, #194	; 0xc2
 800048c:	733b      	strb	r3, [r7, #12]
 800048e:	23c2      	movs	r3, #194	; 0xc2
 8000490:	72fb      	strb	r3, [r7, #11]
 8000492:	23c2      	movs	r3, #194	; 0xc2
 8000494:	72bb      	strb	r3, [r7, #10]
 8000496:	23c2      	movs	r3, #194	; 0xc2
 8000498:	727b      	strb	r3, [r7, #9]
 800049a:	23c2      	movs	r3, #194	; 0xc2
 800049c:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 800049e:	f107 0308 	add.w	r3, r7, #8
 80004a2:	2205      	movs	r2, #5
 80004a4:	4619      	mov	r1, r3
 80004a6:	200b      	movs	r0, #11
 80004a8:	f7ff ff2a 	bl	8000300 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80004ac:	21c3      	movs	r1, #195	; 0xc3
 80004ae:	200c      	movs	r0, #12
 80004b0:	f7ff ff04 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80004b4:	21c4      	movs	r1, #196	; 0xc4
 80004b6:	200d      	movs	r0, #13
 80004b8:	f7ff ff00 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80004bc:	21c5      	movs	r1, #197	; 0xc5
 80004be:	200e      	movs	r0, #14
 80004c0:	f7ff fefc 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80004c4:	21c6      	movs	r1, #198	; 0xc6
 80004c6:	200f      	movs	r0, #15
 80004c8:	f7ff fef8 	bl	80002bc <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 80004cc:	23e7      	movs	r3, #231	; 0xe7
 80004ce:	733b      	strb	r3, [r7, #12]
 80004d0:	23e7      	movs	r3, #231	; 0xe7
 80004d2:	72fb      	strb	r3, [r7, #11]
 80004d4:	23e7      	movs	r3, #231	; 0xe7
 80004d6:	72bb      	strb	r3, [r7, #10]
 80004d8:	23e7      	movs	r3, #231	; 0xe7
 80004da:	727b      	strb	r3, [r7, #9]
 80004dc:	23e7      	movs	r3, #231	; 0xe7
 80004de:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 80004e0:	f107 0308 	add.w	r3, r7, #8
 80004e4:	2205      	movs	r2, #5
 80004e6:	4619      	mov	r1, r3
 80004e8:	2010      	movs	r0, #16
 80004ea:	f7ff ff09 	bl	8000300 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 80004ee:	2100      	movs	r1, #0
 80004f0:	2011      	movs	r0, #17
 80004f2:	f7ff fee3 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 80004f6:	2100      	movs	r1, #0
 80004f8:	2012      	movs	r0, #18
 80004fa:	f7ff fedf 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 80004fe:	2100      	movs	r1, #0
 8000500:	2013      	movs	r0, #19
 8000502:	f7ff fedb 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8000506:	2100      	movs	r1, #0
 8000508:	2014      	movs	r0, #20
 800050a:	f7ff fed7 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800050e:	2100      	movs	r1, #0
 8000510:	2015      	movs	r0, #21
 8000512:	f7ff fed3 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8000516:	2100      	movs	r1, #0
 8000518:	2016      	movs	r0, #22
 800051a:	f7ff fecf 	bl	80002bc <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 800051e:	f000 fa87 	bl	8000a30 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8000522:	2100      	movs	r1, #0
 8000524:	201c      	movs	r0, #28
 8000526:	f7ff fec9 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800052a:	2100      	movs	r1, #0
 800052c:	201d      	movs	r0, #29
 800052e:	f7ff fec5 	bl	80002bc <NRF24_write_register>
	printRadioSettings();
 8000532:	f000 fa97 	bl	8000a64 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8000536:	210f      	movs	r1, #15
 8000538:	200f      	movs	r0, #15
 800053a:	f000 f8ad 	bl	8000698 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800053e:	2003      	movs	r0, #3
 8000540:	f000 f925 	bl	800078e <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8000544:	2001      	movs	r0, #1
 8000546:	f000 f95b 	bl	8000800 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 800054a:	2002      	movs	r0, #2
 800054c:	f000 f99e 	bl	800088c <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8000550:	f000 f8f0 	bl	8000734 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8000554:	2020      	movs	r0, #32
 8000556:	f000 f8cf 	bl	80006f8 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 800055a:	f000 fa60 	bl	8000a1e <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800055e:	204c      	movs	r0, #76	; 0x4c
 8000560:	f000 f8b5 	bl	80006ce <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8000564:	f7ff ff16 	bl	8000394 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000568:	f7ff ff1c 	bl	80003a4 <NRF24_flush_rx>
	
	NRF24_powerDown();
 800056c:	f000 f9b6 	bl	80008dc <NRF24_powerDown>
	
}
 8000570:	bf00      	nop
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800057a:	b002      	add	sp, #8
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000098 	.word	0x20000098
 8000584:	20000090 	.word	0x20000090
 8000588:	20000094 	.word	0x20000094
 800058c:	20000096 	.word	0x20000096

08000590 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8000594:	2000      	movs	r0, #0
 8000596:	f7ff fe21 	bl	80001dc <NRF24_ce>
	NRF24_flush_tx();
 800059a:	f7ff fefb 	bl	8000394 <NRF24_flush_tx>
	NRF24_flush_rx();
 800059e:	f7ff ff01 	bl	80003a4 <NRF24_flush_rx>
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
 80005b0:	460b      	mov	r3, r1
 80005b2:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 80005b4:	f000 fa33 	bl	8000a1e <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	4619      	mov	r1, r3
 80005bc:	6878      	ldr	r0, [r7, #4]
 80005be:	f000 f9cc 	bl	800095a <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 80005c2:	f001 fb6d 	bl	8001ca0 <HAL_GetTick>
 80005c6:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 80005c8:	230a      	movs	r3, #10
 80005ca:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 80005cc:	f107 030d 	add.w	r3, r7, #13
 80005d0:	2201      	movs	r2, #1
 80005d2:	4619      	mov	r1, r3
 80005d4:	2008      	movs	r0, #8
 80005d6:	f7ff fe49 	bl	800026c <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 80005da:	f7ff feeb 	bl	80003b4 <NRF24_get_status>
 80005de:	4603      	mov	r3, r0
 80005e0:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 80005e2:	7bfb      	ldrb	r3, [r7, #15]
 80005e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d107      	bne.n	80005fc <NRF24_write+0x54>
 80005ec:	f001 fb58 	bl	8001ca0 <HAL_GetTick>
 80005f0:	4602      	mov	r2, r0
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d8e7      	bhi.n	80005cc <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 80005fc:	f107 010b 	add.w	r1, r7, #11
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	4a0c      	ldr	r2, [pc, #48]	; (8000638 <NRF24_write+0x90>)
 8000606:	4618      	mov	r0, r3
 8000608:	f000 f9d6 	bl	80009b8 <NRF24_whatHappened>
	retStatus = tx_ok;
 800060c:	7b3b      	ldrb	r3, [r7, #12]
 800060e:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8000610:	4b09      	ldr	r3, [pc, #36]	; (8000638 <NRF24_write+0x90>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d005      	beq.n	8000624 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8000618:	f000 f884 	bl	8000724 <NRF24_getDynamicPayloadSize>
 800061c:	4603      	mov	r3, r0
 800061e:	461a      	mov	r2, r3
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <NRF24_write+0x94>)
 8000622:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8000624:	f000 f80c 	bl	8000640 <NRF24_available>
	NRF24_flush_tx();
 8000628:	f7ff feb4 	bl	8000394 <NRF24_flush_tx>
	return retStatus;
 800062c:	7bbb      	ldrb	r3, [r7, #14]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000088 	.word	0x20000088
 800063c:	20000089 	.word	0x20000089

08000640 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000644:	2000      	movs	r0, #0
 8000646:	f000 f958 	bl	80008fa <NRF24_availablePipe>
 800064a:	4603      	mov	r3, r0
}
 800064c:	4618      	mov	r0, r3
 800064e:	bd80      	pop	{r7, pc}

08000650 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 800065a:	463b      	mov	r3, r7
 800065c:	2205      	movs	r2, #5
 800065e:	4619      	mov	r1, r3
 8000660:	200a      	movs	r0, #10
 8000662:	f7ff fe4d 	bl	8000300 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8000666:	463b      	mov	r3, r7
 8000668:	2205      	movs	r2, #5
 800066a:	4619      	mov	r1, r3
 800066c:	2010      	movs	r0, #16
 800066e:	f7ff fe47 	bl	8000300 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8000672:	2320      	movs	r3, #32
 8000674:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8000676:	4b07      	ldr	r3, [pc, #28]	; (8000694 <NRF24_openWritingPipe+0x44>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	7bfa      	ldrb	r2, [r7, #15]
 800067c:	4293      	cmp	r3, r2
 800067e:	bf28      	it	cs
 8000680:	4613      	movcs	r3, r2
 8000682:	b2db      	uxtb	r3, r3
 8000684:	4619      	mov	r1, r3
 8000686:	2011      	movs	r0, #17
 8000688:	f7ff fe18 	bl	80002bc <NRF24_write_register>
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	2000008a 	.word	0x2000008a

08000698 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	460a      	mov	r2, r1
 80006a2:	71fb      	strb	r3, [r7, #7]
 80006a4:	4613      	mov	r3, r2
 80006a6:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	011b      	lsls	r3, r3, #4
 80006ac:	b25a      	sxtb	r2, r3
 80006ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	b25b      	sxtb	r3, r3
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b25b      	sxtb	r3, r3
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	4619      	mov	r1, r3
 80006c0:	2004      	movs	r0, #4
 80006c2:	f7ff fdfb 	bl	80002bc <NRF24_write_register>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 80006d8:	237f      	movs	r3, #127	; 0x7f
 80006da:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 80006dc:	7bfa      	ldrb	r2, [r7, #15]
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	4293      	cmp	r3, r2
 80006e2:	bf28      	it	cs
 80006e4:	4613      	movcs	r3, r2
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	4619      	mov	r1, r3
 80006ea:	2005      	movs	r0, #5
 80006ec:	f7ff fde6 	bl	80002bc <NRF24_write_register>
}
 80006f0:	bf00      	nop
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8000702:	2320      	movs	r3, #32
 8000704:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8000706:	7bfa      	ldrb	r2, [r7, #15]
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	4293      	cmp	r3, r2
 800070c:	bf28      	it	cs
 800070e:	4613      	movcs	r3, r2
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b03      	ldr	r3, [pc, #12]	; (8000720 <NRF24_setPayloadSize+0x28>)
 8000714:	701a      	strb	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr
 8000720:	2000008a 	.word	0x2000008a

08000724 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000728:	2060      	movs	r0, #96	; 0x60
 800072a:	f7ff fd77 	bl	800021c <NRF24_read_register>
 800072e:	4603      	mov	r3, r0
}
 8000730:	4618      	mov	r0, r3
 8000732:	bd80      	pop	{r7, pc}

08000734 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000738:	201d      	movs	r0, #29
 800073a:	f7ff fd6f 	bl	800021c <NRF24_read_register>
 800073e:	4603      	mov	r3, r0
 8000740:	f023 0304 	bic.w	r3, r3, #4
 8000744:	b2db      	uxtb	r3, r3
 8000746:	4619      	mov	r1, r3
 8000748:	201d      	movs	r0, #29
 800074a:	f7ff fdb7 	bl	80002bc <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 800074e:	2100      	movs	r1, #0
 8000750:	201c      	movs	r0, #28
 8000752:	f7ff fdb3 	bl	80002bc <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8000756:	4b02      	ldr	r3, [pc, #8]	; (8000760 <NRF24_disableDynamicPayloads+0x2c>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}
 8000760:	2000008b 	.word	0x2000008b

08000764 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d004      	beq.n	800077e <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000774:	213f      	movs	r1, #63	; 0x3f
 8000776:	2001      	movs	r0, #1
 8000778:	f7ff fda0 	bl	80002bc <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 800077c:	e003      	b.n	8000786 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 800077e:	2100      	movs	r1, #0
 8000780:	2001      	movs	r0, #1
 8000782:	f7ff fd9b 	bl	80002bc <NRF24_write_register>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b084      	sub	sp, #16
 8000792:	af00      	add	r7, sp, #0
 8000794:	4603      	mov	r3, r0
 8000796:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000798:	2006      	movs	r0, #6
 800079a:	f7ff fd3f 	bl	800021c <NRF24_read_register>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	f023 0306 	bic.w	r3, r3, #6
 80007a8:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d104      	bne.n	80007ba <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	f043 0306 	orr.w	r3, r3, #6
 80007b6:	73fb      	strb	r3, [r7, #15]
 80007b8:	e019      	b.n	80007ee <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d104      	bne.n	80007ca <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	73fb      	strb	r3, [r7, #15]
 80007c8:	e011      	b.n	80007ee <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d104      	bne.n	80007da <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f043 0302 	orr.w	r3, r3, #2
 80007d6:	73fb      	strb	r3, [r7, #15]
 80007d8:	e009      	b.n	80007ee <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d006      	beq.n	80007ee <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	2b04      	cmp	r3, #4
 80007e4:	d103      	bne.n	80007ee <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80007e6:	7bfb      	ldrb	r3, [r7, #15]
 80007e8:	f043 0306 	orr.w	r3, r3, #6
 80007ec:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	4619      	mov	r1, r3
 80007f2:	2006      	movs	r0, #6
 80007f4:	f7ff fd62 	bl	80002bc <NRF24_write_register>
}
 80007f8:	bf00      	nop
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 800080a:	2300      	movs	r3, #0
 800080c:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800080e:	2006      	movs	r0, #6
 8000810:	f7ff fd04 	bl	800021c <NRF24_read_register>
 8000814:	4603      	mov	r3, r0
 8000816:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <NRF24_setDataRate+0x88>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 800081e:	7bbb      	ldrb	r3, [r7, #14]
 8000820:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8000824:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b02      	cmp	r3, #2
 800082a:	d107      	bne.n	800083c <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 800082c:	4b16      	ldr	r3, [pc, #88]	; (8000888 <NRF24_setDataRate+0x88>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000832:	7bbb      	ldrb	r3, [r7, #14]
 8000834:	f043 0320 	orr.w	r3, r3, #32
 8000838:	73bb      	strb	r3, [r7, #14]
 800083a:	e00d      	b.n	8000858 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d107      	bne.n	8000852 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <NRF24_setDataRate+0x88>)
 8000844:	2201      	movs	r2, #1
 8000846:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8000848:	7bbb      	ldrb	r3, [r7, #14]
 800084a:	f043 0308 	orr.w	r3, r3, #8
 800084e:	73bb      	strb	r3, [r7, #14]
 8000850:	e002      	b.n	8000858 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <NRF24_setDataRate+0x88>)
 8000854:	2200      	movs	r2, #0
 8000856:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000858:	7bbb      	ldrb	r3, [r7, #14]
 800085a:	4619      	mov	r1, r3
 800085c:	2006      	movs	r0, #6
 800085e:	f7ff fd2d 	bl	80002bc <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000862:	2006      	movs	r0, #6
 8000864:	f7ff fcda 	bl	800021c <NRF24_read_register>
 8000868:	4603      	mov	r3, r0
 800086a:	461a      	mov	r2, r3
 800086c:	7bbb      	ldrb	r3, [r7, #14]
 800086e:	4293      	cmp	r3, r2
 8000870:	d102      	bne.n	8000878 <NRF24_setDataRate+0x78>
  {
    result = true;
 8000872:	2301      	movs	r3, #1
 8000874:	73fb      	strb	r3, [r7, #15]
 8000876:	e002      	b.n	800087e <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8000878:	4b03      	ldr	r3, [pc, #12]	; (8000888 <NRF24_setDataRate+0x88>)
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800087e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3710      	adds	r7, #16
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2000008c 	.word	0x2000008c

0800088c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000896:	2000      	movs	r0, #0
 8000898:	f7ff fcc0 	bl	800021c <NRF24_read_register>
 800089c:	4603      	mov	r3, r0
 800089e:	f023 030c 	bic.w	r3, r3, #12
 80008a2:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d00f      	beq.n	80008ca <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d104      	bne.n	80008ba <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	f043 0308 	orr.w	r3, r3, #8
 80008b6:	73fb      	strb	r3, [r7, #15]
 80008b8:	e007      	b.n	80008ca <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 80008ca:	7bfb      	ldrb	r3, [r7, #15]
 80008cc:	4619      	mov	r1, r3
 80008ce:	2000      	movs	r0, #0
 80008d0:	f7ff fcf4 	bl	80002bc <NRF24_write_register>
}
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80008e0:	2000      	movs	r0, #0
 80008e2:	f7ff fc9b 	bl	800021c <NRF24_read_register>
 80008e6:	4603      	mov	r3, r0
 80008e8:	f023 0302 	bic.w	r3, r3, #2
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4619      	mov	r1, r3
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fce3 	bl	80002bc <NRF24_write_register>
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}

080008fa <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b084      	sub	sp, #16
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000902:	f7ff fd57 	bl	80003b4 <NRF24_get_status>
 8000906:	4603      	mov	r3, r0
 8000908:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 800090a:	7bfb      	ldrb	r3, [r7, #15]
 800090c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000910:	2b00      	cmp	r3, #0
 8000912:	bf14      	ite	ne
 8000914:	2301      	movne	r3, #1
 8000916:	2300      	moveq	r3, #0
 8000918:	73bb      	strb	r3, [r7, #14]

  if (result)
 800091a:	7bbb      	ldrb	r3, [r7, #14]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d017      	beq.n	8000950 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d007      	beq.n	8000936 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	b2db      	uxtb	r3, r3
 800092c:	f003 0307 	and.w	r3, r3, #7
 8000930:	b2da      	uxtb	r2, r3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000936:	2140      	movs	r1, #64	; 0x40
 8000938:	2007      	movs	r0, #7
 800093a:	f7ff fcbf 	bl	80002bc <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 800093e:	7bfb      	ldrb	r3, [r7, #15]
 8000940:	f003 0320 	and.w	r3, r3, #32
 8000944:	2b00      	cmp	r3, #0
 8000946:	d003      	beq.n	8000950 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8000948:	2120      	movs	r1, #32
 800094a:	2007      	movs	r0, #7
 800094c:	f7ff fcb6 	bl	80002bc <NRF24_write_register>
    }
  }
  return result;
 8000950:	7bbb      	ldrb	r3, [r7, #14]
}
 8000952:	4618      	mov	r0, r3
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
 8000962:	460b      	mov	r3, r1
 8000964:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff fc38 	bl	80001dc <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 800096c:	2000      	movs	r0, #0
 800096e:	f7ff fc55 	bl	800021c <NRF24_read_register>
 8000972:	4603      	mov	r3, r0
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	b2db      	uxtb	r3, r3
 800097a:	f023 0301 	bic.w	r3, r3, #1
 800097e:	b2db      	uxtb	r3, r3
 8000980:	4619      	mov	r1, r3
 8000982:	2000      	movs	r0, #0
 8000984:	f7ff fc9a 	bl	80002bc <NRF24_write_register>
  NRF24_ce(1);
 8000988:	2001      	movs	r0, #1
 800098a:	f7ff fc27 	bl	80001dc <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 800098e:	2096      	movs	r0, #150	; 0x96
 8000990:	f7ff fbe4 	bl	800015c <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8000994:	78fb      	ldrb	r3, [r7, #3]
 8000996:	4619      	mov	r1, r3
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff fcd9 	bl	8000350 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 800099e:	2001      	movs	r0, #1
 80009a0:	f7ff fc1c 	bl	80001dc <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 80009a4:	200f      	movs	r0, #15
 80009a6:	f7ff fbd9 	bl	800015c <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 80009aa:	2000      	movs	r0, #0
 80009ac:	f7ff fc16 	bl	80001dc <NRF24_ce>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 80009c4:	f7ff fcf6 	bl	80003b4 <NRF24_get_status>
 80009c8:	4603      	mov	r3, r0
 80009ca:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80009d2:	2170      	movs	r1, #112	; 0x70
 80009d4:	2007      	movs	r0, #7
 80009d6:	f7ff fc71 	bl	80002bc <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 80009da:	7dfb      	ldrb	r3, [r7, #23]
 80009dc:	f003 0320 	and.w	r3, r3, #32
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	bf14      	ite	ne
 80009e4:	2301      	movne	r3, #1
 80009e6:	2300      	moveq	r3, #0
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 80009ee:	7dfb      	ldrb	r3, [r7, #23]
 80009f0:	f003 0310 	and.w	r3, r3, #16
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	bf14      	ite	ne
 80009f8:	2301      	movne	r3, #1
 80009fa:	2300      	moveq	r3, #0
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8000a02:	7dfb      	ldrb	r3, [r7, #23]
 8000a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	bf14      	ite	ne
 8000a0c:	2301      	movne	r3, #1
 8000a0e:	2300      	moveq	r3, #0
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	701a      	strb	r2, [r3, #0]
}
 8000a16:	bf00      	nop
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000a22:	2170      	movs	r1, #112	; 0x70
 8000a24:	2007      	movs	r0, #7
 8000a26:	f7ff fc49 	bl	80002bc <NRF24_write_register>
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000a36:	2000      	movs	r0, #0
 8000a38:	f7ff fbb0 	bl	800019c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8000a3c:	2350      	movs	r3, #80	; 0x50
 8000a3e:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8000a40:	2373      	movs	r3, #115	; 0x73
 8000a42:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8000a44:	1d39      	adds	r1, r7, #4
 8000a46:	2364      	movs	r3, #100	; 0x64
 8000a48:	2202      	movs	r2, #2
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <NRF24_ACTIVATE_cmd+0x30>)
 8000a4c:	f002 ff8c 	bl	8003968 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8000a50:	2001      	movs	r0, #1
 8000a52:	f7ff fba3 	bl	800019c <NRF24_csn>
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000098 	.word	0x20000098

08000a64 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	b0a1      	sub	sp, #132	; 0x84
 8000a68:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8000a6a:	f107 0308 	add.w	r3, r7, #8
 8000a6e:	49c3      	ldr	r1, [pc, #780]	; (8000d7c <printRadioSettings+0x318>)
 8000a70:	4618      	mov	r0, r3
 8000a72:	f003 fe4d 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fb66 	bl	800014c <strlen>
 8000a80:	4603      	mov	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	f107 0108 	add.w	r1, r7, #8
 8000a88:	230a      	movs	r3, #10
 8000a8a:	48bd      	ldr	r0, [pc, #756]	; (8000d80 <printRadioSettings+0x31c>)
 8000a8c:	f003 fcc0 	bl	8004410 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8000a90:	2000      	movs	r0, #0
 8000a92:	f7ff fbc3 	bl	800021c <NRF24_read_register>
 8000a96:	4603      	mov	r3, r0
 8000a98:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8000a9c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000aa0:	f003 0308 	and.w	r3, r3, #8
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d013      	beq.n	8000ad0 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8000aa8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000aac:	f003 0304 	and.w	r3, r3, #4
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d006      	beq.n	8000ac2 <printRadioSettings+0x5e>
 8000ab4:	f107 0308 	add.w	r3, r7, #8
 8000ab8:	49b2      	ldr	r1, [pc, #712]	; (8000d84 <printRadioSettings+0x320>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f003 fe28 	bl	8004710 <siprintf>
 8000ac0:	e00c      	b.n	8000adc <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	49b0      	ldr	r1, [pc, #704]	; (8000d88 <printRadioSettings+0x324>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f003 fe21 	bl	8004710 <siprintf>
 8000ace:	e005      	b.n	8000adc <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8000ad0:	f107 0308 	add.w	r3, r7, #8
 8000ad4:	49ad      	ldr	r1, [pc, #692]	; (8000d8c <printRadioSettings+0x328>)
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f003 fe1a 	bl	8004710 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000adc:	f107 0308 	add.w	r3, r7, #8
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fb33 	bl	800014c <strlen>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	f107 0108 	add.w	r1, r7, #8
 8000aee:	230a      	movs	r3, #10
 8000af0:	48a3      	ldr	r0, [pc, #652]	; (8000d80 <printRadioSettings+0x31c>)
 8000af2:	f003 fc8d 	bl	8004410 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8000af6:	2001      	movs	r0, #1
 8000af8:	f7ff fb90 	bl	800021c <NRF24_read_register>
 8000afc:	4603      	mov	r3, r0
 8000afe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b06:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	bfcc      	ite	gt
 8000b0e:	2301      	movgt	r3, #1
 8000b10:	2300      	movle	r3, #0
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b16:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b1a:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	bfcc      	ite	gt
 8000b22:	2301      	movgt	r3, #1
 8000b24:	2300      	movle	r3, #0
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b2a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b2e:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	bfcc      	ite	gt
 8000b36:	2301      	movgt	r3, #1
 8000b38:	2300      	movle	r3, #0
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b42:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	bfcc      	ite	gt
 8000b4a:	2301      	movgt	r3, #1
 8000b4c:	2300      	movle	r3, #0
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b52:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b56:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	bfcc      	ite	gt
 8000b5e:	2301      	movgt	r3, #1
 8000b60:	2300      	movle	r3, #0
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b66:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b6a:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	bfcc      	ite	gt
 8000b72:	2301      	movgt	r3, #1
 8000b74:	2300      	movle	r3, #0
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	f107 0008 	add.w	r0, r7, #8
 8000b7c:	9303      	str	r3, [sp, #12]
 8000b7e:	9402      	str	r4, [sp, #8]
 8000b80:	9101      	str	r1, [sp, #4]
 8000b82:	9200      	str	r2, [sp, #0]
 8000b84:	4633      	mov	r3, r6
 8000b86:	462a      	mov	r2, r5
 8000b88:	4981      	ldr	r1, [pc, #516]	; (8000d90 <printRadioSettings+0x32c>)
 8000b8a:	f003 fdc1 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fada 	bl	800014c <strlen>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	f107 0108 	add.w	r1, r7, #8
 8000ba0:	230a      	movs	r3, #10
 8000ba2:	4877      	ldr	r0, [pc, #476]	; (8000d80 <printRadioSettings+0x31c>)
 8000ba4:	f003 fc34 	bl	8004410 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8000ba8:	2002      	movs	r0, #2
 8000baa:	f7ff fb37 	bl	800021c <NRF24_read_register>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000bb4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000bb8:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	bfcc      	ite	gt
 8000bc0:	2301      	movgt	r3, #1
 8000bc2:	2300      	movle	r3, #0
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000bc8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000bcc:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	bfcc      	ite	gt
 8000bd4:	2301      	movgt	r3, #1
 8000bd6:	2300      	movle	r3, #0
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000bdc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000be0:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	bfcc      	ite	gt
 8000be8:	2301      	movgt	r3, #1
 8000bea:	2300      	movle	r3, #0
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000bf0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000bf4:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	bfcc      	ite	gt
 8000bfc:	2301      	movgt	r3, #1
 8000bfe:	2300      	movle	r3, #0
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000c04:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c08:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	bfcc      	ite	gt
 8000c10:	2301      	movgt	r3, #1
 8000c12:	2300      	movle	r3, #0
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000c18:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c1c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	bfcc      	ite	gt
 8000c24:	2301      	movgt	r3, #1
 8000c26:	2300      	movle	r3, #0
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	f107 0008 	add.w	r0, r7, #8
 8000c2e:	9303      	str	r3, [sp, #12]
 8000c30:	9402      	str	r4, [sp, #8]
 8000c32:	9101      	str	r1, [sp, #4]
 8000c34:	9200      	str	r2, [sp, #0]
 8000c36:	4633      	mov	r3, r6
 8000c38:	462a      	mov	r2, r5
 8000c3a:	4956      	ldr	r1, [pc, #344]	; (8000d94 <printRadioSettings+0x330>)
 8000c3c:	f003 fd68 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c40:	f107 0308 	add.w	r3, r7, #8
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fa81 	bl	800014c <strlen>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	f107 0108 	add.w	r1, r7, #8
 8000c52:	230a      	movs	r3, #10
 8000c54:	484a      	ldr	r0, [pc, #296]	; (8000d80 <printRadioSettings+0x31c>)
 8000c56:	f003 fbdb 	bl	8004410 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8000c5a:	2003      	movs	r0, #3
 8000c5c:	f7ff fade 	bl	800021c <NRF24_read_register>
 8000c60:	4603      	mov	r3, r0
 8000c62:	f003 0303 	and.w	r3, r3, #3
 8000c66:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8000c6a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c6e:	3302      	adds	r3, #2
 8000c70:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8000c74:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000c78:	f107 0308 	add.w	r3, r7, #8
 8000c7c:	4946      	ldr	r1, [pc, #280]	; (8000d98 <printRadioSettings+0x334>)
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f003 fd46 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c84:	f107 0308 	add.w	r3, r7, #8
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fa5f 	bl	800014c <strlen>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	f107 0108 	add.w	r1, r7, #8
 8000c96:	230a      	movs	r3, #10
 8000c98:	4839      	ldr	r0, [pc, #228]	; (8000d80 <printRadioSettings+0x31c>)
 8000c9a:	f003 fbb9 	bl	8004410 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8000c9e:	2005      	movs	r0, #5
 8000ca0:	f7ff fabc 	bl	800021c <NRF24_read_register>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8000caa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	4939      	ldr	r1, [pc, #228]	; (8000d9c <printRadioSettings+0x338>)
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f003 fd29 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000cbe:	f107 0308 	add.w	r3, r7, #8
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fa42 	bl	800014c <strlen>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	f107 0108 	add.w	r1, r7, #8
 8000cd0:	230a      	movs	r3, #10
 8000cd2:	482b      	ldr	r0, [pc, #172]	; (8000d80 <printRadioSettings+0x31c>)
 8000cd4:	f003 fb9c 	bl	8004410 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8000cd8:	2006      	movs	r0, #6
 8000cda:	f7ff fa9f 	bl	800021c <NRF24_read_register>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8000ce4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d006      	beq.n	8000cfe <printRadioSettings+0x29a>
 8000cf0:	f107 0308 	add.w	r3, r7, #8
 8000cf4:	492a      	ldr	r1, [pc, #168]	; (8000da0 <printRadioSettings+0x33c>)
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f003 fd0a 	bl	8004710 <siprintf>
 8000cfc:	e005      	b.n	8000d0a <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8000cfe:	f107 0308 	add.w	r3, r7, #8
 8000d02:	4928      	ldr	r1, [pc, #160]	; (8000da4 <printRadioSettings+0x340>)
 8000d04:	4618      	mov	r0, r3
 8000d06:	f003 fd03 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fa1c 	bl	800014c <strlen>
 8000d14:	4603      	mov	r3, r0
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	f107 0108 	add.w	r1, r7, #8
 8000d1c:	230a      	movs	r3, #10
 8000d1e:	4818      	ldr	r0, [pc, #96]	; (8000d80 <printRadioSettings+0x31c>)
 8000d20:	f003 fb76 	bl	8004410 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8000d24:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d28:	f003 0306 	and.w	r3, r3, #6
 8000d2c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8000d30:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d34:	085b      	lsrs	r3, r3, #1
 8000d36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8000d3a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d106      	bne.n	8000d50 <printRadioSettings+0x2ec>
 8000d42:	f107 0308 	add.w	r3, r7, #8
 8000d46:	4918      	ldr	r1, [pc, #96]	; (8000da8 <printRadioSettings+0x344>)
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f003 fce1 	bl	8004710 <siprintf>
 8000d4e:	e03b      	b.n	8000dc8 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8000d50:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d106      	bne.n	8000d66 <printRadioSettings+0x302>
 8000d58:	f107 0308 	add.w	r3, r7, #8
 8000d5c:	4913      	ldr	r1, [pc, #76]	; (8000dac <printRadioSettings+0x348>)
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f003 fcd6 	bl	8004710 <siprintf>
 8000d64:	e030      	b.n	8000dc8 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8000d66:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d122      	bne.n	8000db4 <printRadioSettings+0x350>
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	490f      	ldr	r1, [pc, #60]	; (8000db0 <printRadioSettings+0x34c>)
 8000d74:	4618      	mov	r0, r3
 8000d76:	f003 fccb 	bl	8004710 <siprintf>
 8000d7a:	e025      	b.n	8000dc8 <printRadioSettings+0x364>
 8000d7c:	0800508c 	.word	0x0800508c
 8000d80:	200000f0 	.word	0x200000f0
 8000d84:	080050c0 	.word	0x080050c0
 8000d88:	080050dc 	.word	0x080050dc
 8000d8c:	080050f8 	.word	0x080050f8
 8000d90:	0800510c 	.word	0x0800510c
 8000d94:	08005150 	.word	0x08005150
 8000d98:	0800519c 	.word	0x0800519c
 8000d9c:	080051b8 	.word	0x080051b8
 8000da0:	080051cc 	.word	0x080051cc
 8000da4:	080051e4 	.word	0x080051e4
 8000da8:	080051fc 	.word	0x080051fc
 8000dac:	08005210 	.word	0x08005210
 8000db0:	08005224 	.word	0x08005224
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8000db4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	d105      	bne.n	8000dc8 <printRadioSettings+0x364>
 8000dbc:	f107 0308 	add.w	r3, r7, #8
 8000dc0:	49d7      	ldr	r1, [pc, #860]	; (8001120 <printRadioSettings+0x6bc>)
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 fca4 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000dc8:	f107 0308 	add.w	r3, r7, #8
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff f9bd 	bl	800014c <strlen>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	b29a      	uxth	r2, r3
 8000dd6:	f107 0108 	add.w	r1, r7, #8
 8000dda:	230a      	movs	r3, #10
 8000ddc:	48d1      	ldr	r0, [pc, #836]	; (8001124 <printRadioSettings+0x6c0>)
 8000dde:	f003 fb17 	bl	8004410 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8000de2:	463b      	mov	r3, r7
 8000de4:	2205      	movs	r2, #5
 8000de6:	4619      	mov	r1, r3
 8000de8:	200a      	movs	r0, #10
 8000dea:	f7ff fa3f 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000dee:	793b      	ldrb	r3, [r7, #4]
 8000df0:	461c      	mov	r4, r3
 8000df2:	78fb      	ldrb	r3, [r7, #3]
 8000df4:	461d      	mov	r5, r3
 8000df6:	78bb      	ldrb	r3, [r7, #2]
 8000df8:	787a      	ldrb	r2, [r7, #1]
 8000dfa:	7839      	ldrb	r1, [r7, #0]
 8000dfc:	f107 0008 	add.w	r0, r7, #8
 8000e00:	9102      	str	r1, [sp, #8]
 8000e02:	9201      	str	r2, [sp, #4]
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	462b      	mov	r3, r5
 8000e08:	4622      	mov	r2, r4
 8000e0a:	49c7      	ldr	r1, [pc, #796]	; (8001128 <printRadioSettings+0x6c4>)
 8000e0c:	f003 fc80 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e10:	f107 0308 	add.w	r3, r7, #8
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff f999 	bl	800014c <strlen>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	f107 0108 	add.w	r1, r7, #8
 8000e22:	230a      	movs	r3, #10
 8000e24:	48bf      	ldr	r0, [pc, #764]	; (8001124 <printRadioSettings+0x6c0>)
 8000e26:	f003 faf3 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	2205      	movs	r2, #5
 8000e2e:	4619      	mov	r1, r3
 8000e30:	200b      	movs	r0, #11
 8000e32:	f7ff fa1b 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000e36:	793b      	ldrb	r3, [r7, #4]
 8000e38:	461c      	mov	r4, r3
 8000e3a:	78fb      	ldrb	r3, [r7, #3]
 8000e3c:	461d      	mov	r5, r3
 8000e3e:	78bb      	ldrb	r3, [r7, #2]
 8000e40:	787a      	ldrb	r2, [r7, #1]
 8000e42:	7839      	ldrb	r1, [r7, #0]
 8000e44:	f107 0008 	add.w	r0, r7, #8
 8000e48:	9102      	str	r1, [sp, #8]
 8000e4a:	9201      	str	r2, [sp, #4]
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	462b      	mov	r3, r5
 8000e50:	4622      	mov	r2, r4
 8000e52:	49b6      	ldr	r1, [pc, #728]	; (800112c <printRadioSettings+0x6c8>)
 8000e54:	f003 fc5c 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e58:	f107 0308 	add.w	r3, r7, #8
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff f975 	bl	800014c <strlen>
 8000e62:	4603      	mov	r3, r0
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	f107 0108 	add.w	r1, r7, #8
 8000e6a:	230a      	movs	r3, #10
 8000e6c:	48ad      	ldr	r0, [pc, #692]	; (8001124 <printRadioSettings+0x6c0>)
 8000e6e:	f003 facf 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8000e72:	463b      	mov	r3, r7
 8000e74:	2201      	movs	r2, #1
 8000e76:	4619      	mov	r1, r3
 8000e78:	200c      	movs	r0, #12
 8000e7a:	f7ff f9f7 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000e7e:	783b      	ldrb	r3, [r7, #0]
 8000e80:	461a      	mov	r2, r3
 8000e82:	f107 0308 	add.w	r3, r7, #8
 8000e86:	49aa      	ldr	r1, [pc, #680]	; (8001130 <printRadioSettings+0x6cc>)
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f003 fc41 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e8e:	f107 0308 	add.w	r3, r7, #8
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff f95a 	bl	800014c <strlen>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	f107 0108 	add.w	r1, r7, #8
 8000ea0:	230a      	movs	r3, #10
 8000ea2:	48a0      	ldr	r0, [pc, #640]	; (8001124 <printRadioSettings+0x6c0>)
 8000ea4:	f003 fab4 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	200d      	movs	r0, #13
 8000eb0:	f7ff f9dc 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000eb4:	783b      	ldrb	r3, [r7, #0]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	499d      	ldr	r1, [pc, #628]	; (8001134 <printRadioSettings+0x6d0>)
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f003 fc26 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff f93f 	bl	800014c <strlen>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	f107 0108 	add.w	r1, r7, #8
 8000ed6:	230a      	movs	r3, #10
 8000ed8:	4892      	ldr	r0, [pc, #584]	; (8001124 <printRadioSettings+0x6c0>)
 8000eda:	f003 fa99 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8000ede:	463b      	mov	r3, r7
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	200e      	movs	r0, #14
 8000ee6:	f7ff f9c1 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000eea:	783b      	ldrb	r3, [r7, #0]
 8000eec:	461a      	mov	r2, r3
 8000eee:	f107 0308 	add.w	r3, r7, #8
 8000ef2:	4991      	ldr	r1, [pc, #580]	; (8001138 <printRadioSettings+0x6d4>)
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f003 fc0b 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff f924 	bl	800014c <strlen>
 8000f04:	4603      	mov	r3, r0
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	f107 0108 	add.w	r1, r7, #8
 8000f0c:	230a      	movs	r3, #10
 8000f0e:	4885      	ldr	r0, [pc, #532]	; (8001124 <printRadioSettings+0x6c0>)
 8000f10:	f003 fa7e 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8000f14:	463b      	mov	r3, r7
 8000f16:	2201      	movs	r2, #1
 8000f18:	4619      	mov	r1, r3
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f7ff f9a6 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000f20:	783b      	ldrb	r3, [r7, #0]
 8000f22:	461a      	mov	r2, r3
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	4984      	ldr	r1, [pc, #528]	; (800113c <printRadioSettings+0x6d8>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f003 fbf0 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f30:	f107 0308 	add.w	r3, r7, #8
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff f909 	bl	800014c <strlen>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	f107 0108 	add.w	r1, r7, #8
 8000f42:	230a      	movs	r3, #10
 8000f44:	4877      	ldr	r0, [pc, #476]	; (8001124 <printRadioSettings+0x6c0>)
 8000f46:	f003 fa63 	bl	8004410 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	2205      	movs	r2, #5
 8000f4e:	4619      	mov	r1, r3
 8000f50:	2010      	movs	r0, #16
 8000f52:	f7ff f98b 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000f56:	793b      	ldrb	r3, [r7, #4]
 8000f58:	461c      	mov	r4, r3
 8000f5a:	78fb      	ldrb	r3, [r7, #3]
 8000f5c:	461d      	mov	r5, r3
 8000f5e:	78bb      	ldrb	r3, [r7, #2]
 8000f60:	787a      	ldrb	r2, [r7, #1]
 8000f62:	7839      	ldrb	r1, [r7, #0]
 8000f64:	f107 0008 	add.w	r0, r7, #8
 8000f68:	9102      	str	r1, [sp, #8]
 8000f6a:	9201      	str	r2, [sp, #4]
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	462b      	mov	r3, r5
 8000f70:	4622      	mov	r2, r4
 8000f72:	4973      	ldr	r1, [pc, #460]	; (8001140 <printRadioSettings+0x6dc>)
 8000f74:	f003 fbcc 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff f8e5 	bl	800014c <strlen>
 8000f82:	4603      	mov	r3, r0
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	f107 0108 	add.w	r1, r7, #8
 8000f8a:	230a      	movs	r3, #10
 8000f8c:	4865      	ldr	r0, [pc, #404]	; (8001124 <printRadioSettings+0x6c0>)
 8000f8e:	f003 fa3f 	bl	8004410 <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8000f92:	2011      	movs	r0, #17
 8000f94:	f7ff f942 	bl	800021c <NRF24_read_register>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000f9e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fa2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	4966      	ldr	r1, [pc, #408]	; (8001144 <printRadioSettings+0x6e0>)
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 fbaf 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff f8c8 	bl	800014c <strlen>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	f107 0108 	add.w	r1, r7, #8
 8000fc4:	230a      	movs	r3, #10
 8000fc6:	4857      	ldr	r0, [pc, #348]	; (8001124 <printRadioSettings+0x6c0>)
 8000fc8:	f003 fa22 	bl	8004410 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 8000fcc:	2012      	movs	r0, #18
 8000fce:	f7ff f925 	bl	800021c <NRF24_read_register>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000fd8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fe0:	f107 0308 	add.w	r3, r7, #8
 8000fe4:	4958      	ldr	r1, [pc, #352]	; (8001148 <printRadioSettings+0x6e4>)
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f003 fb92 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000fec:	f107 0308 	add.w	r3, r7, #8
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8ab 	bl	800014c <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	f107 0108 	add.w	r1, r7, #8
 8000ffe:	230a      	movs	r3, #10
 8001000:	4848      	ldr	r0, [pc, #288]	; (8001124 <printRadioSettings+0x6c0>)
 8001002:	f003 fa05 	bl	8004410 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 8001006:	2013      	movs	r0, #19
 8001008:	f7ff f908 	bl	800021c <NRF24_read_register>
 800100c:	4603      	mov	r3, r0
 800100e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001012:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001016:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	494b      	ldr	r1, [pc, #300]	; (800114c <printRadioSettings+0x6e8>)
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fb75 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff f88e 	bl	800014c <strlen>
 8001030:	4603      	mov	r3, r0
 8001032:	b29a      	uxth	r2, r3
 8001034:	f107 0108 	add.w	r1, r7, #8
 8001038:	230a      	movs	r3, #10
 800103a:	483a      	ldr	r0, [pc, #232]	; (8001124 <printRadioSettings+0x6c0>)
 800103c:	f003 f9e8 	bl	8004410 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 8001040:	2014      	movs	r0, #20
 8001042:	f7ff f8eb 	bl	800021c <NRF24_read_register>
 8001046:	4603      	mov	r3, r0
 8001048:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800104c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001050:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001054:	f107 0308 	add.w	r3, r7, #8
 8001058:	493d      	ldr	r1, [pc, #244]	; (8001150 <printRadioSettings+0x6ec>)
 800105a:	4618      	mov	r0, r3
 800105c:	f003 fb58 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001060:	f107 0308 	add.w	r3, r7, #8
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff f871 	bl	800014c <strlen>
 800106a:	4603      	mov	r3, r0
 800106c:	b29a      	uxth	r2, r3
 800106e:	f107 0108 	add.w	r1, r7, #8
 8001072:	230a      	movs	r3, #10
 8001074:	482b      	ldr	r0, [pc, #172]	; (8001124 <printRadioSettings+0x6c0>)
 8001076:	f003 f9cb 	bl	8004410 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 800107a:	2015      	movs	r0, #21
 800107c:	f7ff f8ce 	bl	800021c <NRF24_read_register>
 8001080:	4603      	mov	r3, r0
 8001082:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001086:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800108a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	4930      	ldr	r1, [pc, #192]	; (8001154 <printRadioSettings+0x6f0>)
 8001094:	4618      	mov	r0, r3
 8001096:	f003 fb3b 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff f854 	bl	800014c <strlen>
 80010a4:	4603      	mov	r3, r0
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	f107 0108 	add.w	r1, r7, #8
 80010ac:	230a      	movs	r3, #10
 80010ae:	481d      	ldr	r0, [pc, #116]	; (8001124 <printRadioSettings+0x6c0>)
 80010b0:	f003 f9ae 	bl	8004410 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 80010b4:	2016      	movs	r0, #22
 80010b6:	f7ff f8b1 	bl	800021c <NRF24_read_register>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80010c0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80010c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80010c8:	f107 0308 	add.w	r3, r7, #8
 80010cc:	4922      	ldr	r1, [pc, #136]	; (8001158 <printRadioSettings+0x6f4>)
 80010ce:	4618      	mov	r0, r3
 80010d0:	f003 fb1e 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80010d4:	f107 0308 	add.w	r3, r7, #8
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f837 	bl	800014c <strlen>
 80010de:	4603      	mov	r3, r0
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	f107 0108 	add.w	r1, r7, #8
 80010e6:	230a      	movs	r3, #10
 80010e8:	480e      	ldr	r0, [pc, #56]	; (8001124 <printRadioSettings+0x6c0>)
 80010ea:	f003 f991 	bl	8004410 <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 80010ee:	201c      	movs	r0, #28
 80010f0:	f7ff f894 	bl	800021c <NRF24_read_register>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80010fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80010fe:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001102:	2b00      	cmp	r3, #0
 8001104:	bfcc      	ite	gt
 8001106:	2301      	movgt	r3, #1
 8001108:	2300      	movle	r3, #0
 800110a:	b2db      	uxtb	r3, r3
 800110c:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800110e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001112:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001116:	2b00      	cmp	r3, #0
 8001118:	bfcc      	ite	gt
 800111a:	2301      	movgt	r3, #1
 800111c:	2300      	movle	r3, #0
 800111e:	e01d      	b.n	800115c <printRadioSettings+0x6f8>
 8001120:	08005238 	.word	0x08005238
 8001124:	200000f0 	.word	0x200000f0
 8001128:	0800524c 	.word	0x0800524c
 800112c:	0800527c 	.word	0x0800527c
 8001130:	080052ac 	.word	0x080052ac
 8001134:	080052d4 	.word	0x080052d4
 8001138:	080052fc 	.word	0x080052fc
 800113c:	08005324 	.word	0x08005324
 8001140:	0800534c 	.word	0x0800534c
 8001144:	08005378 	.word	0x08005378
 8001148:	08005394 	.word	0x08005394
 800114c:	080053b0 	.word	0x080053b0
 8001150:	080053cc 	.word	0x080053cc
 8001154:	080053e8 	.word	0x080053e8
 8001158:	08005404 	.word	0x08005404
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001160:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001164:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001168:	2b00      	cmp	r3, #0
 800116a:	bfcc      	ite	gt
 800116c:	2301      	movgt	r3, #1
 800116e:	2300      	movle	r3, #0
 8001170:	b2db      	uxtb	r3, r3
 8001172:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001174:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001178:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800117c:	2b00      	cmp	r3, #0
 800117e:	bfcc      	ite	gt
 8001180:	2301      	movgt	r3, #1
 8001182:	2300      	movle	r3, #0
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001188:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800118c:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001190:	2b00      	cmp	r3, #0
 8001192:	bfcc      	ite	gt
 8001194:	2301      	movgt	r3, #1
 8001196:	2300      	movle	r3, #0
 8001198:	b2db      	uxtb	r3, r3
 800119a:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800119c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011a0:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	bfcc      	ite	gt
 80011a8:	2301      	movgt	r3, #1
 80011aa:	2300      	movle	r3, #0
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f107 0008 	add.w	r0, r7, #8
 80011b2:	9303      	str	r3, [sp, #12]
 80011b4:	9402      	str	r4, [sp, #8]
 80011b6:	9101      	str	r1, [sp, #4]
 80011b8:	9200      	str	r2, [sp, #0]
 80011ba:	4633      	mov	r3, r6
 80011bc:	462a      	mov	r2, r5
 80011be:	4936      	ldr	r1, [pc, #216]	; (8001298 <printRadioSettings+0x834>)
 80011c0:	f003 faa6 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7fe ffbf 	bl	800014c <strlen>
 80011ce:	4603      	mov	r3, r0
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	f107 0108 	add.w	r1, r7, #8
 80011d6:	230a      	movs	r3, #10
 80011d8:	4830      	ldr	r0, [pc, #192]	; (800129c <printRadioSettings+0x838>)
 80011da:	f003 f919 	bl	8004410 <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 80011de:	201d      	movs	r0, #29
 80011e0:	f7ff f81c 	bl	800021c <NRF24_read_register>
 80011e4:	4603      	mov	r3, r0
 80011e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 80011ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d006      	beq.n	8001204 <printRadioSettings+0x7a0>
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	4929      	ldr	r1, [pc, #164]	; (80012a0 <printRadioSettings+0x83c>)
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 fa87 	bl	8004710 <siprintf>
 8001202:	e005      	b.n	8001210 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001204:	f107 0308 	add.w	r3, r7, #8
 8001208:	4926      	ldr	r1, [pc, #152]	; (80012a4 <printRadioSettings+0x840>)
 800120a:	4618      	mov	r0, r3
 800120c:	f003 fa80 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001210:	f107 0308 	add.w	r3, r7, #8
 8001214:	4618      	mov	r0, r3
 8001216:	f7fe ff99 	bl	800014c <strlen>
 800121a:	4603      	mov	r3, r0
 800121c:	b29a      	uxth	r2, r3
 800121e:	f107 0108 	add.w	r1, r7, #8
 8001222:	230a      	movs	r3, #10
 8001224:	481d      	ldr	r0, [pc, #116]	; (800129c <printRadioSettings+0x838>)
 8001226:	f003 f8f3 	bl	8004410 <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 800122a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d006      	beq.n	8001244 <printRadioSettings+0x7e0>
 8001236:	f107 0308 	add.w	r3, r7, #8
 800123a:	491b      	ldr	r1, [pc, #108]	; (80012a8 <printRadioSettings+0x844>)
 800123c:	4618      	mov	r0, r3
 800123e:	f003 fa67 	bl	8004710 <siprintf>
 8001242:	e005      	b.n	8001250 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8001244:	f107 0308 	add.w	r3, r7, #8
 8001248:	4918      	ldr	r1, [pc, #96]	; (80012ac <printRadioSettings+0x848>)
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fa60 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	4618      	mov	r0, r3
 8001256:	f7fe ff79 	bl	800014c <strlen>
 800125a:	4603      	mov	r3, r0
 800125c:	b29a      	uxth	r2, r3
 800125e:	f107 0108 	add.w	r1, r7, #8
 8001262:	230a      	movs	r3, #10
 8001264:	480d      	ldr	r0, [pc, #52]	; (800129c <printRadioSettings+0x838>)
 8001266:	f003 f8d3 	bl	8004410 <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	4910      	ldr	r1, [pc, #64]	; (80012b0 <printRadioSettings+0x84c>)
 8001270:	4618      	mov	r0, r3
 8001272:	f003 fa4d 	bl	8004710 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	4618      	mov	r0, r3
 800127c:	f7fe ff66 	bl	800014c <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	b29a      	uxth	r2, r3
 8001284:	f107 0108 	add.w	r1, r7, #8
 8001288:	230a      	movs	r3, #10
 800128a:	4804      	ldr	r0, [pc, #16]	; (800129c <printRadioSettings+0x838>)
 800128c:	f003 f8c0 	bl	8004410 <HAL_UART_Transmit>
}
 8001290:	bf00      	nop
 8001292:	3774      	adds	r7, #116	; 0x74
 8001294:	46bd      	mov	sp, r7
 8001296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001298:	08005420 	.word	0x08005420
 800129c:	200000f0 	.word	0x200000f0
 80012a0:	0800546c 	.word	0x0800546c
 80012a4:	08005484 	.word	0x08005484
 80012a8:	0800549c 	.word	0x0800549c
 80012ac:	080054b8 	.word	0x080054b8
 80012b0:	0800508c 	.word	0x0800508c

080012b4 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 80012b4:	b084      	sub	sp, #16
 80012b6:	b580      	push	{r7, lr}
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	f107 0c08 	add.w	ip, r7, #8
 80012be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 80012c2:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <nrf24_DebugUART_Init+0x2c>)
 80012c4:	4618      	mov	r0, r3
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	2248      	movs	r2, #72	; 0x48
 80012cc:	4619      	mov	r1, r3
 80012ce:	f003 fa73 	bl	80047b8 <memcpy>
}
 80012d2:	bf00      	nop
 80012d4:	46bd      	mov	sp, r7
 80012d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012da:	b004      	add	sp, #16
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	200000f0 	.word	0x200000f0

080012e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e8:	f000 fc82 	bl	8001bf0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ec:	f000 f81c 	bl	8001328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f0:	f000 f960 	bl	80015b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012f4:	f000 f8d4 	bl	80014a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80012f8:	f000 f908 	bl	800150c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80012fc:	f000 f930 	bl	8001560 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001300:	f000 f862 	bl	80013c8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001304:	f000 f89e 	bl	8001444 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	nrf_init();
 8001308:	f000 f9d0 	bl	80016ac <nrf_init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		send_DP_sensor_value_to_gateway();
 800130c:	f000 fc1c 	bl	8001b48 <send_DP_sensor_value_to_gateway>
//		HANDLE_RECEIVED_MESSAGE_FROM_GATEWAY();
		HAL_GPIO_TogglePin(LED_PIN_GPIO_Port, LED_PIN_Pin);
 8001310:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001314:	4803      	ldr	r0, [pc, #12]	; (8001324 <main+0x40>)
 8001316:	f001 fbc9 	bl	8002aac <HAL_GPIO_TogglePin>
		HAL_Delay(3000);
 800131a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800131e:	f000 fcc9 	bl	8001cb4 <HAL_Delay>
		send_DP_sensor_value_to_gateway();
 8001322:	e7f3      	b.n	800130c <main+0x28>
 8001324:	40011000 	.word	0x40011000

08001328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b094      	sub	sp, #80	; 0x50
 800132c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001332:	2228      	movs	r2, #40	; 0x28
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f003 fa0a 	bl	8004750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001358:	2302      	movs	r3, #2
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800135c:	2301      	movs	r3, #1
 800135e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001360:	2310      	movs	r3, #16
 8001362:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001364:	2300      	movs	r3, #0
 8001366:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001368:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800136c:	4618      	mov	r0, r3
 800136e:	f001 fcfb 	bl	8002d68 <HAL_RCC_OscConfig>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001378:	f000 f992 	bl	80016a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800137c:	230f      	movs	r3, #15
 800137e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001380:	2300      	movs	r3, #0
 8001382:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001388:	2300      	movs	r3, #0
 800138a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f001 ff68 	bl	800326c <HAL_RCC_ClockConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80013a2:	f000 f97d 	bl	80016a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013a6:	2302      	movs	r3, #2
 80013a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	4618      	mov	r0, r3
 80013b2:	f002 f8e9 	bl	8003588 <HAL_RCCEx_PeriphCLKConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013bc:	f000 f970 	bl	80016a0 <Error_Handler>
  }
}
 80013c0:	bf00      	nop
 80013c2:	3750      	adds	r7, #80	; 0x50
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013d8:	4b18      	ldr	r3, [pc, #96]	; (800143c <MX_ADC1_Init+0x74>)
 80013da:	4a19      	ldr	r2, [pc, #100]	; (8001440 <MX_ADC1_Init+0x78>)
 80013dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013de:	4b17      	ldr	r3, [pc, #92]	; (800143c <MX_ADC1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013e4:	4b15      	ldr	r3, [pc, #84]	; (800143c <MX_ADC1_Init+0x74>)
 80013e6:	2201      	movs	r2, #1
 80013e8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <MX_ADC1_Init+0x74>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <MX_ADC1_Init+0x74>)
 80013f2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80013f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013f8:	4b10      	ldr	r3, [pc, #64]	; (800143c <MX_ADC1_Init+0x74>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_ADC1_Init+0x74>)
 8001400:	2201      	movs	r2, #1
 8001402:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <MX_ADC1_Init+0x74>)
 8001406:	f000 fc79 	bl	8001cfc <HAL_ADC_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001410:	f000 f946 	bl	80016a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001418:	2301      	movs	r3, #1
 800141a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_ADC1_Init+0x74>)
 8001426:	f000 ff2d 	bl	8002284 <HAL_ADC_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001430:	f000 f936 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000138 	.word	0x20000138
 8001440:	40012400 	.word	0x40012400

08001444 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <MX_I2C1_Init+0x50>)
 800144a:	4a13      	ldr	r2, [pc, #76]	; (8001498 <MX_I2C1_Init+0x54>)
 800144c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <MX_I2C1_Init+0x50>)
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <MX_I2C1_Init+0x58>)
 8001452:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001454:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <MX_I2C1_Init+0x50>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <MX_I2C1_Init+0x50>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MX_I2C1_Init+0x50>)
 8001462:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001466:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001468:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <MX_I2C1_Init+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MX_I2C1_Init+0x50>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <MX_I2C1_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <MX_I2C1_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001480:	4804      	ldr	r0, [pc, #16]	; (8001494 <MX_I2C1_Init+0x50>)
 8001482:	f001 fb2d 	bl	8002ae0 <HAL_I2C_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800148c:	f000 f908 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000168 	.word	0x20000168
 8001498:	40005400 	.word	0x40005400
 800149c:	000186a0 	.word	0x000186a0

080014a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014a4:	4b17      	ldr	r3, [pc, #92]	; (8001504 <MX_SPI1_Init+0x64>)
 80014a6:	4a18      	ldr	r2, [pc, #96]	; (8001508 <MX_SPI1_Init+0x68>)
 80014a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014aa:	4b16      	ldr	r3, [pc, #88]	; (8001504 <MX_SPI1_Init+0x64>)
 80014ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014b2:	4b14      	ldr	r3, [pc, #80]	; (8001504 <MX_SPI1_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <MX_SPI1_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_SPI1_Init+0x64>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_SPI1_Init+0x64>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_SPI1_Init+0x64>)
 80014cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014d2:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_SPI1_Init+0x64>)
 80014d4:	2208      	movs	r2, #8
 80014d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <MX_SPI1_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_SPI1_Init+0x64>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <MX_SPI1_Init+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_SPI1_Init+0x64>)
 80014ec:	220a      	movs	r2, #10
 80014ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	; (8001504 <MX_SPI1_Init+0x64>)
 80014f2:	f002 f9b5 	bl	8003860 <HAL_SPI_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014fc:	f000 f8d0 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200001bc 	.word	0x200001bc
 8001508:	40013000 	.word	0x40013000

0800150c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001510:	4b11      	ldr	r3, [pc, #68]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001512:	4a12      	ldr	r2, [pc, #72]	; (800155c <MX_USART1_UART_Init+0x50>)
 8001514:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001516:	4b10      	ldr	r3, [pc, #64]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001518:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800151c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800151e:	4b0e      	ldr	r3, [pc, #56]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001524:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001526:	2200      	movs	r2, #0
 8001528:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800152a:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001532:	220c      	movs	r2, #12
 8001534:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001536:	4b08      	ldr	r3, [pc, #32]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001538:	2200      	movs	r2, #0
 800153a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 800153e:	2200      	movs	r2, #0
 8001540:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001542:	4805      	ldr	r0, [pc, #20]	; (8001558 <MX_USART1_UART_Init+0x4c>)
 8001544:	f002 ff14 	bl	8004370 <HAL_UART_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800154e:	f000 f8a7 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000214 	.word	0x20000214
 800155c:	40013800 	.word	0x40013800

08001560 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001564:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001568:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 800156c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001570:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800157e:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001586:	220c      	movs	r2, #12
 8001588:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158a:	4b08      	ldr	r3, [pc, #32]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <MX_USART2_UART_Init+0x4c>)
 8001598:	f002 feea 	bl	8004370 <HAL_UART_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015a2:	f000 f87d 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000025c 	.word	0x2000025c
 80015b0:	40004400 	.word	0x40004400

080015b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c8:	4b32      	ldr	r3, [pc, #200]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a31      	ldr	r2, [pc, #196]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015ce:	f043 0310 	orr.w	r3, r3, #16
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b2f      	ldr	r3, [pc, #188]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	4a2b      	ldr	r2, [pc, #172]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015e6:	f043 0320 	orr.w	r3, r3, #32
 80015ea:	6193      	str	r3, [r2, #24]
 80015ec:	4b29      	ldr	r3, [pc, #164]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	f003 0320 	and.w	r3, r3, #32
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f8:	4b26      	ldr	r3, [pc, #152]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a25      	ldr	r2, [pc, #148]	; (8001694 <MX_GPIO_Init+0xe0>)
 80015fe:	f043 0304 	orr.w	r3, r3, #4
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b23      	ldr	r3, [pc, #140]	; (8001694 <MX_GPIO_Init+0xe0>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001610:	4b20      	ldr	r3, [pc, #128]	; (8001694 <MX_GPIO_Init+0xe0>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a1f      	ldr	r2, [pc, #124]	; (8001694 <MX_GPIO_Init+0xe0>)
 8001616:	f043 0308 	orr.w	r3, r3, #8
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <MX_GPIO_Init+0xe0>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f003 0308 	and.w	r3, r3, #8
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8001628:	2200      	movs	r2, #0
 800162a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800162e:	481a      	ldr	r0, [pc, #104]	; (8001698 <MX_GPIO_Init+0xe4>)
 8001630:	f001 fa24 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_PIN_GPIO_Port, CE_PIN_Pin, GPIO_PIN_RESET);
 8001634:	2200      	movs	r2, #0
 8001636:	2101      	movs	r1, #1
 8001638:	4818      	ldr	r0, [pc, #96]	; (800169c <MX_GPIO_Init+0xe8>)
 800163a:	f001 fa1f 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 800163e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001644:	2301      	movs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2302      	movs	r3, #2
 800164e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	4619      	mov	r1, r3
 8001656:	4810      	ldr	r0, [pc, #64]	; (8001698 <MX_GPIO_Init+0xe4>)
 8001658:	f001 f88c 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_PIN_Pin */
  GPIO_InitStruct.Pin = CE_PIN_Pin;
 800165c:	2301      	movs	r3, #1
 800165e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001660:	2301      	movs	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2302      	movs	r3, #2
 800166a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CE_PIN_GPIO_Port, &GPIO_InitStruct);
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	4619      	mov	r1, r3
 8001672:	480a      	ldr	r0, [pc, #40]	; (800169c <MX_GPIO_Init+0xe8>)
 8001674:	f001 f87e 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_PIN_Pin */
  GPIO_InitStruct.Pin = CSN_PIN_Pin;
 8001678:	2302      	movs	r3, #2
 800167a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CSN_PIN_GPIO_Port, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_GPIO_Init+0xe8>)
 8001688:	f001 f874 	bl	8002774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40021000 	.word	0x40021000
 8001698:	40011000 	.word	0x40011000
 800169c:	40010c00 	.word	0x40010c00

080016a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a4:	b672      	cpsid	i
}
 80016a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80016a8:	e7fe      	b.n	80016a8 <Error_Handler+0x8>
	...

080016ac <nrf_init>:

extern SPI_HandleTypeDef hspi1;
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart2;

void nrf_init(void) {
 80016ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ae:	b097      	sub	sp, #92	; 0x5c
 80016b0:	af16      	add	r7, sp, #88	; 0x58
	NRF24_begin(CE_PIN_GPIO_Port, CSN_PIN_Pin, CE_PIN_Pin, hspi1);
 80016b2:	4c1c      	ldr	r4, [pc, #112]	; (8001724 <nrf_init+0x78>)
 80016b4:	4668      	mov	r0, sp
 80016b6:	1d23      	adds	r3, r4, #4
 80016b8:	2254      	movs	r2, #84	; 0x54
 80016ba:	4619      	mov	r1, r3
 80016bc:	f003 f87c 	bl	80047b8 <memcpy>
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	2201      	movs	r2, #1
 80016c4:	2102      	movs	r1, #2
 80016c6:	4818      	ldr	r0, [pc, #96]	; (8001728 <nrf_init+0x7c>)
 80016c8:	f7fe fe82 	bl	80003d0 <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 80016cc:	4e17      	ldr	r6, [pc, #92]	; (800172c <nrf_init+0x80>)
 80016ce:	466d      	mov	r5, sp
 80016d0:	f106 0410 	add.w	r4, r6, #16
 80016d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80016e8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80016ec:	f7ff fde2 	bl	80012b4 <nrf24_DebugUART_Init>
	NRF24_setAutoAck(true);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f7ff f837 	bl	8000764 <NRF24_setAutoAck>
	NRF24_setChannel(node_channel_addr);
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <nrf_init+0x84>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe ffe7 	bl	80006ce <NRF24_setChannel>
	NRF24_setPayloadSize(32);
 8001700:	2020      	movs	r0, #32
 8001702:	f7fe fff9 	bl	80006f8 <NRF24_setPayloadSize>
	NRF24_openWritingPipe(target_pipe_addr);
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <nrf_init+0x88>)
 8001708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170c:	4610      	mov	r0, r2
 800170e:	4619      	mov	r1, r3
 8001710:	f7fe ff9e 	bl	8000650 <NRF24_openWritingPipe>
	NRF24_stopListening();
 8001714:	f7fe ff3c 	bl	8000590 <NRF24_stopListening>
	printRadioSettings();
 8001718:	f7ff f9a4 	bl	8000a64 <printRadioSettings>
}
 800171c:	bf00      	nop
 800171e:	3704      	adds	r7, #4
 8001720:	46bd      	mov	sp, r7
 8001722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001724:	200001bc 	.word	0x200001bc
 8001728:	40010c00 	.word	0x40010c00
 800172c:	2000025c 	.word	0x2000025c
 8001730:	20000000 	.word	0x20000000
 8001734:	20000008 	.word	0x20000008

08001738 <TRANSMITT_UPDATE_TO_GATEWAY>:
void Switch_to_Receiver_mode(void) {
	NRF24_openReadingPipe(1, node_pipe_addr);
	NRF24_setChannel(node_channel_addr);
	NRF24_startListening();
}
void TRANSMITT_UPDATE_TO_GATEWAY(char my_tx_data[]) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < +10; i++) {
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	e024      	b.n	8001790 <TRANSMITT_UPDATE_TO_GATEWAY+0x58>
		if (!NRF24_write(my_tx_data, 32)) {
 8001746:	2120      	movs	r1, #32
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7fe ff2d 	bl	80005a8 <NRF24_write>
 800174e:	4603      	mov	r3, r0
 8001750:	f083 0301 	eor.w	r3, r3, #1
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d00d      	beq.n	8001776 <TRANSMITT_UPDATE_TO_GATEWAY+0x3e>
			NRF24_write(my_tx_data, 32);
 800175a:	2120      	movs	r1, #32
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7fe ff23 	bl	80005a8 <NRF24_write>
			HAL_UART_Transmit(&huart2,
 8001762:	230a      	movs	r3, #10
 8001764:	2221      	movs	r2, #33	; 0x21
 8001766:	490e      	ldr	r1, [pc, #56]	; (80017a0 <TRANSMITT_UPDATE_TO_GATEWAY+0x68>)
 8001768:	480e      	ldr	r0, [pc, #56]	; (80017a4 <TRANSMITT_UPDATE_TO_GATEWAY+0x6c>)
 800176a:	f002 fe51 	bl	8004410 <HAL_UART_Transmit>
					(uint8_t*) "Transmitt_update waiting for ack\n",
					strlen("Transmitt_update waiting for ack\n"), 10);
			HAL_Delay(200);
 800176e:	20c8      	movs	r0, #200	; 0xc8
 8001770:	f000 faa0 	bl	8001cb4 <HAL_Delay>
 8001774:	e009      	b.n	800178a <TRANSMITT_UPDATE_TO_GATEWAY+0x52>
		} else {
			HAL_UART_Transmit(&huart2,
 8001776:	230a      	movs	r3, #10
 8001778:	222a      	movs	r2, #42	; 0x2a
 800177a:	490b      	ldr	r1, [pc, #44]	; (80017a8 <TRANSMITT_UPDATE_TO_GATEWAY+0x70>)
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <TRANSMITT_UPDATE_TO_GATEWAY+0x6c>)
 800177e:	f002 fe47 	bl	8004410 <HAL_UART_Transmit>
					(uint8_t*) "Transmitt_update Transmitted successfully\n",
					strlen("Transmitt_update Transmitted successfully\n"), 10);
			HAL_Delay(100);
 8001782:	2064      	movs	r0, #100	; 0x64
 8001784:	f000 fa96 	bl	8001cb4 <HAL_Delay>
			break;
 8001788:	e006      	b.n	8001798 <TRANSMITT_UPDATE_TO_GATEWAY+0x60>
	for (int i = 0; i < +10; i++) {
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b09      	cmp	r3, #9
 8001794:	ddd7      	ble.n	8001746 <TRANSMITT_UPDATE_TO_GATEWAY+0xe>
		}
	}
}
 8001796:	bf00      	nop
 8001798:	bf00      	nop
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	080055d0 	.word	0x080055d0
 80017a4:	2000025c 	.word	0x2000025c
 80017a8:	080055f4 	.word	0x080055f4

080017ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <HAL_MspInit+0x40>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	4a0d      	ldr	r2, [pc, #52]	; (80017ec <HAL_MspInit+0x40>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6193      	str	r3, [r2, #24]
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_MspInit+0x40>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <HAL_MspInit+0x40>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4a07      	ldr	r2, [pc, #28]	; (80017ec <HAL_MspInit+0x40>)
 80017d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d4:	61d3      	str	r3, [r2, #28]
 80017d6:	4b05      	ldr	r3, [pc, #20]	; (80017ec <HAL_MspInit+0x40>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000

080017f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a14      	ldr	r2, [pc, #80]	; (800185c <HAL_ADC_MspInit+0x6c>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d121      	bne.n	8001854 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001810:	4b13      	ldr	r3, [pc, #76]	; (8001860 <HAL_ADC_MspInit+0x70>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a12      	ldr	r2, [pc, #72]	; (8001860 <HAL_ADC_MspInit+0x70>)
 8001816:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <HAL_ADC_MspInit+0x70>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001828:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <HAL_ADC_MspInit+0x70>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a0c      	ldr	r2, [pc, #48]	; (8001860 <HAL_ADC_MspInit+0x70>)
 800182e:	f043 0304 	orr.w	r3, r3, #4
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_ADC_MspInit+0x70>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001840:	2301      	movs	r3, #1
 8001842:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001844:	2303      	movs	r3, #3
 8001846:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	4619      	mov	r1, r3
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <HAL_ADC_MspInit+0x74>)
 8001850:	f000 ff90 	bl	8002774 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001854:	bf00      	nop
 8001856:	3720      	adds	r7, #32
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40012400 	.word	0x40012400
 8001860:	40021000 	.word	0x40021000
 8001864:	40010800 	.word	0x40010800

08001868 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a15      	ldr	r2, [pc, #84]	; (80018d8 <HAL_I2C_MspInit+0x70>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d123      	bne.n	80018d0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001888:	4b14      	ldr	r3, [pc, #80]	; (80018dc <HAL_I2C_MspInit+0x74>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	4a13      	ldr	r2, [pc, #76]	; (80018dc <HAL_I2C_MspInit+0x74>)
 800188e:	f043 0308 	orr.w	r3, r3, #8
 8001892:	6193      	str	r3, [r2, #24]
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_I2C_MspInit+0x74>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	f003 0308 	and.w	r3, r3, #8
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018a0:	23c0      	movs	r3, #192	; 0xc0
 80018a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018a4:	2312      	movs	r3, #18
 80018a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0310 	add.w	r3, r7, #16
 80018b0:	4619      	mov	r1, r3
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <HAL_I2C_MspInit+0x78>)
 80018b4:	f000 ff5e 	bl	8002774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_I2C_MspInit+0x74>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	4a07      	ldr	r2, [pc, #28]	; (80018dc <HAL_I2C_MspInit+0x74>)
 80018be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018c2:	61d3      	str	r3, [r2, #28]
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_I2C_MspInit+0x74>)
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018d0:	bf00      	nop
 80018d2:	3720      	adds	r7, #32
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40005400 	.word	0x40005400
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40010c00 	.word	0x40010c00

080018e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1b      	ldr	r2, [pc, #108]	; (800196c <HAL_SPI_MspInit+0x88>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d12f      	bne.n	8001964 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001904:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a19      	ldr	r2, [pc, #100]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 800190a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b17      	ldr	r3, [pc, #92]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191c:	4b14      	ldr	r3, [pc, #80]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	4a13      	ldr	r2, [pc, #76]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 8001922:	f043 0304 	orr.w	r3, r3, #4
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b11      	ldr	r3, [pc, #68]	; (8001970 <HAL_SPI_MspInit+0x8c>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001934:	23a0      	movs	r3, #160	; 0xa0
 8001936:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	4619      	mov	r1, r3
 8001946:	480b      	ldr	r0, [pc, #44]	; (8001974 <HAL_SPI_MspInit+0x90>)
 8001948:	f000 ff14 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800194c:	2340      	movs	r3, #64	; 0x40
 800194e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	4619      	mov	r1, r3
 800195e:	4805      	ldr	r0, [pc, #20]	; (8001974 <HAL_SPI_MspInit+0x90>)
 8001960:	f000 ff08 	bl	8002774 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001964:	bf00      	nop
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40013000 	.word	0x40013000
 8001970:	40021000 	.word	0x40021000
 8001974:	40010800 	.word	0x40010800

08001978 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b08a      	sub	sp, #40	; 0x28
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 0318 	add.w	r3, r7, #24
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a37      	ldr	r2, [pc, #220]	; (8001a70 <HAL_UART_MspInit+0xf8>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d132      	bne.n	80019fe <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001998:	4b36      	ldr	r3, [pc, #216]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	4a35      	ldr	r2, [pc, #212]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 800199e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a2:	6193      	str	r3, [r2, #24]
 80019a4:	4b33      	ldr	r3, [pc, #204]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b0:	4b30      	ldr	r3, [pc, #192]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	4a2f      	ldr	r2, [pc, #188]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 80019b6:	f043 0304 	orr.w	r3, r3, #4
 80019ba:	6193      	str	r3, [r2, #24]
 80019bc:	4b2d      	ldr	r3, [pc, #180]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d2:	2303      	movs	r3, #3
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 0318 	add.w	r3, r7, #24
 80019da:	4619      	mov	r1, r3
 80019dc:	4826      	ldr	r0, [pc, #152]	; (8001a78 <HAL_UART_MspInit+0x100>)
 80019de:	f000 fec9 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f0:	f107 0318 	add.w	r3, r7, #24
 80019f4:	4619      	mov	r1, r3
 80019f6:	4820      	ldr	r0, [pc, #128]	; (8001a78 <HAL_UART_MspInit+0x100>)
 80019f8:	f000 febc 	bl	8002774 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019fc:	e034      	b.n	8001a68 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1e      	ldr	r2, [pc, #120]	; (8001a7c <HAL_UART_MspInit+0x104>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d12f      	bne.n	8001a68 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a08:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	4a19      	ldr	r2, [pc, #100]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a12:	61d3      	str	r3, [r2, #28]
 8001a14:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a16:	69db      	ldr	r3, [r3, #28]
 8001a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_UART_MspInit+0xfc>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a40:	2303      	movs	r3, #3
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a44:	f107 0318 	add.w	r3, r7, #24
 8001a48:	4619      	mov	r1, r3
 8001a4a:	480b      	ldr	r0, [pc, #44]	; (8001a78 <HAL_UART_MspInit+0x100>)
 8001a4c:	f000 fe92 	bl	8002774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a50:	2308      	movs	r3, #8
 8001a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5c:	f107 0318 	add.w	r3, r7, #24
 8001a60:	4619      	mov	r1, r3
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <HAL_UART_MspInit+0x100>)
 8001a64:	f000 fe86 	bl	8002774 <HAL_GPIO_Init>
}
 8001a68:	bf00      	nop
 8001a6a:	3728      	adds	r7, #40	; 0x28
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40013800 	.word	0x40013800
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010800 	.word	0x40010800
 8001a7c:	40004400 	.word	0x40004400

08001a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <NMI_Handler+0x4>

08001a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8a:	e7fe      	b.n	8001a8a <HardFault_Handler+0x4>

08001a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <MemManage_Handler+0x4>

08001a92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a96:	e7fe      	b.n	8001a96 <BusFault_Handler+0x4>

08001a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <UsageFault_Handler+0x4>

08001a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr

08001ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr

08001ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac6:	f000 f8d9 	bl	8001c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad8:	4a14      	ldr	r2, [pc, #80]	; (8001b2c <_sbrk+0x5c>)
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <_sbrk+0x60>)
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae4:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <_sbrk+0x64>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <_sbrk+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af2:	4b10      	ldr	r3, [pc, #64]	; (8001b34 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d207      	bcs.n	8001b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b00:	f002 fe2e 	bl	8004760 <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	220c      	movs	r2, #12
 8001b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	e009      	b.n	8001b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <_sbrk+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b16:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a05      	ldr	r2, [pc, #20]	; (8001b34 <_sbrk+0x64>)
 8001b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20005000 	.word	0x20005000
 8001b30:	00000400 	.word	0x00000400
 8001b34:	200002a4 	.word	0x200002a4
 8001b38:	200003f8 	.word	0x200003f8

08001b3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <send_DP_sensor_value_to_gateway>:
 */

#include "utilities.h"
extern ADC_HandleTypeDef hadc1;

void send_DP_sensor_value_to_gateway(void) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08a      	sub	sp, #40	; 0x28
 8001b4c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1); //TAKE SAMPLE
 8001b4e:	4812      	ldr	r0, [pc, #72]	; (8001b98 <send_DP_sensor_value_to_gateway+0x50>)
 8001b50:	f000 f9ac 	bl	8001eac <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001b54:	2164      	movs	r1, #100	; 0x64
 8001b56:	4810      	ldr	r0, [pc, #64]	; (8001b98 <send_DP_sensor_value_to_gateway+0x50>)
 8001b58:	f000 fa82 	bl	8002060 <HAL_ADC_PollForConversion>
	uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 8001b5c:	480e      	ldr	r0, [pc, #56]	; (8001b98 <send_DP_sensor_value_to_gateway+0x50>)
 8001b5e:	f000 fb85 	bl	800226c <HAL_ADC_GetValue>
 8001b62:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_ADC_Stop(&hadc1);
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <send_DP_sensor_value_to_gateway+0x50>)
 8001b66:	f000 fa4f 	bl	8002008 <HAL_ADC_Stop>

	char adc_str[32]; //UINT32_T TO CHAR ARRAY CONVERSION
	sprintf(adc_str, "%lu", adc_val);
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6e:	490b      	ldr	r1, [pc, #44]	; (8001b9c <send_DP_sensor_value_to_gateway+0x54>)
 8001b70:	4618      	mov	r0, r3
 8001b72:	f002 fdcd 	bl	8004710 <siprintf>
	adc_str[6] = '\r';
 8001b76:	230d      	movs	r3, #13
 8001b78:	72bb      	strb	r3, [r7, #10]
	memcpy(adc_str,"abcdefghijklmnopq      d",32);
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	4908      	ldr	r1, [pc, #32]	; (8001ba0 <send_DP_sensor_value_to_gateway+0x58>)
 8001b80:	4618      	mov	r0, r3
 8001b82:	f002 fe19 	bl	80047b8 <memcpy>
	TRANSMITT_UPDATE_TO_GATEWAY(adc_str); //TRANSMITT MESSAGE TO GATEWAY
 8001b86:	1d3b      	adds	r3, r7, #4
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fdd5 	bl	8001738 <TRANSMITT_UPDATE_TO_GATEWAY>
}
 8001b8e:	bf00      	nop
 8001b90:	3728      	adds	r7, #40	; 0x28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000138 	.word	0x20000138
 8001b9c:	08005620 	.word	0x08005620
 8001ba0:	08005624 	.word	0x08005624

08001ba4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba4:	f7ff ffca 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba8:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001baa:	490c      	ldr	r1, [pc, #48]	; (8001bdc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bac:	4a0c      	ldr	r2, [pc, #48]	; (8001be0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb0:	e002      	b.n	8001bb8 <LoopCopyDataInit>

08001bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb6:	3304      	adds	r3, #4

08001bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bbc:	d3f9      	bcc.n	8001bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bbe:	4a09      	ldr	r2, [pc, #36]	; (8001be4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bc0:	4c09      	ldr	r4, [pc, #36]	; (8001be8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc4:	e001      	b.n	8001bca <LoopFillZerobss>

08001bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc8:	3204      	adds	r2, #4

08001bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bcc:	d3fb      	bcc.n	8001bc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bce:	f002 fdcd 	bl	800476c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bd2:	f7ff fb87 	bl	80012e4 <main>
  bx lr
 8001bd6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001be0:	080056bc 	.word	0x080056bc
  ldr r2, =_sbss
 8001be4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001be8:	200003f4 	.word	0x200003f4

08001bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC1_2_IRQHandler>
	...

08001bf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <HAL_Init+0x28>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a07      	ldr	r2, [pc, #28]	; (8001c18 <HAL_Init+0x28>)
 8001bfa:	f043 0310 	orr.w	r3, r3, #16
 8001bfe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c00:	2003      	movs	r0, #3
 8001c02:	f000 fd83 	bl	800270c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c06:	200f      	movs	r0, #15
 8001c08:	f000 f808 	bl	8001c1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c0c:	f7ff fdce 	bl	80017ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40022000 	.word	0x40022000

08001c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c24:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <HAL_InitTick+0x54>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_InitTick+0x58>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 fd8d 	bl	800275a <HAL_SYSTICK_Config>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e00e      	b.n	8001c68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b0f      	cmp	r3, #15
 8001c4e:	d80a      	bhi.n	8001c66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c50:	2200      	movs	r2, #0
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	f04f 30ff 	mov.w	r0, #4294967295
 8001c58:	f000 fd63 	bl	8002722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c5c:	4a06      	ldr	r2, [pc, #24]	; (8001c78 <HAL_InitTick+0x5c>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
 8001c64:	e000      	b.n	8001c68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000010 	.word	0x20000010
 8001c74:	20000018 	.word	0x20000018
 8001c78:	20000014 	.word	0x20000014

08001c7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <HAL_IncTick+0x1c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_IncTick+0x20>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	4a03      	ldr	r2, [pc, #12]	; (8001c9c <HAL_IncTick+0x20>)
 8001c8e:	6013      	str	r3, [r2, #0]
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	20000018 	.word	0x20000018
 8001c9c:	200002a8 	.word	0x200002a8

08001ca0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca4:	4b02      	ldr	r3, [pc, #8]	; (8001cb0 <HAL_GetTick+0x10>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	200002a8 	.word	0x200002a8

08001cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cbc:	f7ff fff0 	bl	8001ca0 <HAL_GetTick>
 8001cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ccc:	d005      	beq.n	8001cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_Delay+0x44>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cda:	bf00      	nop
 8001cdc:	f7ff ffe0 	bl	8001ca0 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d8f7      	bhi.n	8001cdc <HAL_Delay+0x28>
  {
  }
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000018 	.word	0x20000018

08001cfc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e0be      	b.n	8001e9c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d109      	bne.n	8001d40 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff fd58 	bl	80017f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 fbf1 	bl	8002528 <ADC_ConversionStop_Disable>
 8001d46:	4603      	mov	r3, r0
 8001d48:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d4e:	f003 0310 	and.w	r3, r3, #16
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f040 8099 	bne.w	8001e8a <HAL_ADC_Init+0x18e>
 8001d58:	7dfb      	ldrb	r3, [r7, #23]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f040 8095 	bne.w	8001e8a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d68:	f023 0302 	bic.w	r3, r3, #2
 8001d6c:	f043 0202 	orr.w	r2, r3, #2
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	7b1b      	ldrb	r3, [r3, #12]
 8001d82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d94:	d003      	beq.n	8001d9e <HAL_ADC_Init+0xa2>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d102      	bne.n	8001da4 <HAL_ADC_Init+0xa8>
 8001d9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001da2:	e000      	b.n	8001da6 <HAL_ADC_Init+0xaa>
 8001da4:	2300      	movs	r3, #0
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7d1b      	ldrb	r3, [r3, #20]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d119      	bne.n	8001de8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	7b1b      	ldrb	r3, [r3, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d109      	bne.n	8001dd0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	035a      	lsls	r2, r3, #13
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	e00b      	b.n	8001de8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd4:	f043 0220 	orr.w	r2, r3, #32
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	f043 0201 	orr.w	r2, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	4b28      	ldr	r3, [pc, #160]	; (8001ea4 <HAL_ADC_Init+0x1a8>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	68b9      	ldr	r1, [r7, #8]
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e18:	d003      	beq.n	8001e22 <HAL_ADC_Init+0x126>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d104      	bne.n	8001e2c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	051b      	lsls	r3, r3, #20
 8001e2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e32:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	4b18      	ldr	r3, [pc, #96]	; (8001ea8 <HAL_ADC_Init+0x1ac>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d10b      	bne.n	8001e68 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5a:	f023 0303 	bic.w	r3, r3, #3
 8001e5e:	f043 0201 	orr.w	r2, r3, #1
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e66:	e018      	b.n	8001e9a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f023 0312 	bic.w	r3, r3, #18
 8001e70:	f043 0210 	orr.w	r2, r3, #16
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7c:	f043 0201 	orr.w	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e88:	e007      	b.n	8001e9a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	f043 0210 	orr.w	r2, r3, #16
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	ffe1f7fd 	.word	0xffe1f7fd
 8001ea8:	ff1f0efe 	.word	0xff1f0efe

08001eac <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Start+0x1a>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e098      	b.n	8001ff8 <HAL_ADC_Start+0x14c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 fad0 	bl	8002474 <ADC_Enable>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f040 8087 	bne.w	8001fee <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ee8:	f023 0301 	bic.w	r3, r3, #1
 8001eec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a41      	ldr	r2, [pc, #260]	; (8002000 <HAL_ADC_Start+0x154>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d105      	bne.n	8001f0a <HAL_ADC_Start+0x5e>
 8001efe:	4b41      	ldr	r3, [pc, #260]	; (8002004 <HAL_ADC_Start+0x158>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d115      	bne.n	8001f36 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d026      	beq.n	8001f72 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f34:	e01d      	b.n	8001f72 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a2f      	ldr	r2, [pc, #188]	; (8002004 <HAL_ADC_Start+0x158>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_Start+0xaa>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a2b      	ldr	r2, [pc, #172]	; (8002000 <HAL_ADC_Start+0x154>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d10d      	bne.n	8001f72 <HAL_ADC_Start+0xc6>
 8001f56:	4b2b      	ldr	r3, [pc, #172]	; (8002004 <HAL_ADC_Start+0x158>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d007      	beq.n	8001f72 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f6a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d006      	beq.n	8001f8c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f82:	f023 0206 	bic.w	r2, r3, #6
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f8a:	e002      	b.n	8001f92 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f06f 0202 	mvn.w	r2, #2
 8001fa2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001fae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001fb2:	d113      	bne.n	8001fdc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fb8:	4a11      	ldr	r2, [pc, #68]	; (8002000 <HAL_ADC_Start+0x154>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d105      	bne.n	8001fca <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <HAL_ADC_Start+0x158>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d108      	bne.n	8001fdc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	e00c      	b.n	8001ff6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	e003      	b.n	8001ff6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40012800 	.word	0x40012800
 8002004:	40012400 	.word	0x40012400

08002008 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Stop+0x1a>
 800201e:	2302      	movs	r3, #2
 8002020:	e01a      	b.n	8002058 <HAL_ADC_Stop+0x50>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 fa7c 	bl	8002528 <ADC_ConversionStop_Disable>
 8002030:	4603      	mov	r3, r0
 8002032:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002034:	7bfb      	ldrb	r3, [r7, #15]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d109      	bne.n	800204e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002042:	f023 0301 	bic.w	r3, r3, #1
 8002046:	f043 0201 	orr.w	r2, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002076:	f7ff fe13 	bl	8001ca0 <HAL_GetTick>
 800207a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00b      	beq.n	80020a2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208e:	f043 0220 	orr.w	r2, r3, #32
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e0d3      	b.n	800224a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d131      	bne.n	8002114 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d12a      	bne.n	8002114 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020be:	e021      	b.n	8002104 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c6:	d01d      	beq.n	8002104 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_ADC_PollForConversion+0x7e>
 80020ce:	f7ff fde7 	bl	8001ca0 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d212      	bcs.n	8002104 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10b      	bne.n	8002104 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f0:	f043 0204 	orr.w	r2, r3, #4
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e0a2      	b.n	800224a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0d6      	beq.n	80020c0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002112:	e070      	b.n	80021f6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002114:	4b4f      	ldr	r3, [pc, #316]	; (8002254 <HAL_ADC_PollForConversion+0x1f4>)
 8002116:	681c      	ldr	r4, [r3, #0]
 8002118:	2002      	movs	r0, #2
 800211a:	f001 faeb 	bl	80036f4 <HAL_RCCEx_GetPeriphCLKFreq>
 800211e:	4603      	mov	r3, r0
 8002120:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6919      	ldr	r1, [r3, #16]
 800212a:	4b4b      	ldr	r3, [pc, #300]	; (8002258 <HAL_ADC_PollForConversion+0x1f8>)
 800212c:	400b      	ands	r3, r1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d118      	bne.n	8002164 <HAL_ADC_PollForConversion+0x104>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68d9      	ldr	r1, [r3, #12]
 8002138:	4b48      	ldr	r3, [pc, #288]	; (800225c <HAL_ADC_PollForConversion+0x1fc>)
 800213a:	400b      	ands	r3, r1
 800213c:	2b00      	cmp	r3, #0
 800213e:	d111      	bne.n	8002164 <HAL_ADC_PollForConversion+0x104>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6919      	ldr	r1, [r3, #16]
 8002146:	4b46      	ldr	r3, [pc, #280]	; (8002260 <HAL_ADC_PollForConversion+0x200>)
 8002148:	400b      	ands	r3, r1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d108      	bne.n	8002160 <HAL_ADC_PollForConversion+0x100>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68d9      	ldr	r1, [r3, #12]
 8002154:	4b43      	ldr	r3, [pc, #268]	; (8002264 <HAL_ADC_PollForConversion+0x204>)
 8002156:	400b      	ands	r3, r1
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_ADC_PollForConversion+0x100>
 800215c:	2314      	movs	r3, #20
 800215e:	e020      	b.n	80021a2 <HAL_ADC_PollForConversion+0x142>
 8002160:	2329      	movs	r3, #41	; 0x29
 8002162:	e01e      	b.n	80021a2 <HAL_ADC_PollForConversion+0x142>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6919      	ldr	r1, [r3, #16]
 800216a:	4b3d      	ldr	r3, [pc, #244]	; (8002260 <HAL_ADC_PollForConversion+0x200>)
 800216c:	400b      	ands	r3, r1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d106      	bne.n	8002180 <HAL_ADC_PollForConversion+0x120>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68d9      	ldr	r1, [r3, #12]
 8002178:	4b3a      	ldr	r3, [pc, #232]	; (8002264 <HAL_ADC_PollForConversion+0x204>)
 800217a:	400b      	ands	r3, r1
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00d      	beq.n	800219c <HAL_ADC_PollForConversion+0x13c>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6919      	ldr	r1, [r3, #16]
 8002186:	4b38      	ldr	r3, [pc, #224]	; (8002268 <HAL_ADC_PollForConversion+0x208>)
 8002188:	400b      	ands	r3, r1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d108      	bne.n	80021a0 <HAL_ADC_PollForConversion+0x140>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68d9      	ldr	r1, [r3, #12]
 8002194:	4b34      	ldr	r3, [pc, #208]	; (8002268 <HAL_ADC_PollForConversion+0x208>)
 8002196:	400b      	ands	r3, r1
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <HAL_ADC_PollForConversion+0x140>
 800219c:	2354      	movs	r3, #84	; 0x54
 800219e:	e000      	b.n	80021a2 <HAL_ADC_PollForConversion+0x142>
 80021a0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021a8:	e021      	b.n	80021ee <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b0:	d01a      	beq.n	80021e8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d007      	beq.n	80021c8 <HAL_ADC_PollForConversion+0x168>
 80021b8:	f7ff fd72 	bl	8001ca0 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d20f      	bcs.n	80021e8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d90b      	bls.n	80021e8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d4:	f043 0204 	orr.w	r2, r3, #4
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e030      	b.n	800224a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3301      	adds	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d8d9      	bhi.n	80021aa <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f06f 0212 	mvn.w	r2, #18
 80021fe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002216:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800221a:	d115      	bne.n	8002248 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002220:	2b00      	cmp	r3, #0
 8002222:	d111      	bne.n	8002248 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002228:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	f043 0201 	orr.w	r2, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	bd90      	pop	{r4, r7, pc}
 8002252:	bf00      	nop
 8002254:	20000010 	.word	0x20000010
 8002258:	24924924 	.word	0x24924924
 800225c:	00924924 	.word	0x00924924
 8002260:	12492492 	.word	0x12492492
 8002264:	00492492 	.word	0x00492492
 8002268:	00249249 	.word	0x00249249

0800226c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr

08002284 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_ADC_ConfigChannel+0x20>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e0dc      	b.n	800245e <HAL_ADC_ConfigChannel+0x1da>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b06      	cmp	r3, #6
 80022b2:	d81c      	bhi.n	80022ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3b05      	subs	r3, #5
 80022c6:	221f      	movs	r2, #31
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	4019      	ands	r1, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	3b05      	subs	r3, #5
 80022e0:	fa00 f203 	lsl.w	r2, r0, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	635a      	str	r2, [r3, #52]	; 0x34
 80022ec:	e03c      	b.n	8002368 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b0c      	cmp	r3, #12
 80022f4:	d81c      	bhi.n	8002330 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3b23      	subs	r3, #35	; 0x23
 8002308:	221f      	movs	r2, #31
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	4019      	ands	r1, r3
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6818      	ldr	r0, [r3, #0]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	3b23      	subs	r3, #35	; 0x23
 8002322:	fa00 f203 	lsl.w	r2, r0, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	631a      	str	r2, [r3, #48]	; 0x30
 800232e:	e01b      	b.n	8002368 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	3b41      	subs	r3, #65	; 0x41
 8002342:	221f      	movs	r2, #31
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	4019      	ands	r1, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	3b41      	subs	r3, #65	; 0x41
 800235c:	fa00 f203 	lsl.w	r2, r0, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b09      	cmp	r3, #9
 800236e:	d91c      	bls.n	80023aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68d9      	ldr	r1, [r3, #12]
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4613      	mov	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	4413      	add	r3, r2
 8002380:	3b1e      	subs	r3, #30
 8002382:	2207      	movs	r2, #7
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	4019      	ands	r1, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	6898      	ldr	r0, [r3, #8]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4413      	add	r3, r2
 800239a:	3b1e      	subs	r3, #30
 800239c:	fa00 f203 	lsl.w	r2, r0, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	60da      	str	r2, [r3, #12]
 80023a8:	e019      	b.n	80023de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6919      	ldr	r1, [r3, #16]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4413      	add	r3, r2
 80023ba:	2207      	movs	r2, #7
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	4019      	ands	r1, r3
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	6898      	ldr	r0, [r3, #8]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4613      	mov	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	fa00 f203 	lsl.w	r2, r0, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b10      	cmp	r3, #16
 80023e4:	d003      	beq.n	80023ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ea:	2b11      	cmp	r3, #17
 80023ec:	d132      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a1d      	ldr	r2, [pc, #116]	; (8002468 <HAL_ADC_ConfigChannel+0x1e4>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d125      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d126      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002414:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b10      	cmp	r3, #16
 800241c:	d11a      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800241e:	4b13      	ldr	r3, [pc, #76]	; (800246c <HAL_ADC_ConfigChannel+0x1e8>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a13      	ldr	r2, [pc, #76]	; (8002470 <HAL_ADC_ConfigChannel+0x1ec>)
 8002424:	fba2 2303 	umull	r2, r3, r2, r3
 8002428:	0c9a      	lsrs	r2, r3, #18
 800242a:	4613      	mov	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002434:	e002      	b.n	800243c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	3b01      	subs	r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f9      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x1b2>
 8002442:	e007      	b.n	8002454 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002448:	f043 0220 	orr.w	r2, r3, #32
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800245c:	7bfb      	ldrb	r3, [r7, #15]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	40012400 	.word	0x40012400
 800246c:	20000010 	.word	0x20000010
 8002470:	431bde83 	.word	0x431bde83

08002474 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b01      	cmp	r3, #1
 8002490:	d040      	beq.n	8002514 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f042 0201 	orr.w	r2, r2, #1
 80024a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024a2:	4b1f      	ldr	r3, [pc, #124]	; (8002520 <ADC_Enable+0xac>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a1f      	ldr	r2, [pc, #124]	; (8002524 <ADC_Enable+0xb0>)
 80024a8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ac:	0c9b      	lsrs	r3, r3, #18
 80024ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024b0:	e002      	b.n	80024b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	3b01      	subs	r3, #1
 80024b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f9      	bne.n	80024b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024be:	f7ff fbef 	bl	8001ca0 <HAL_GetTick>
 80024c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024c4:	e01f      	b.n	8002506 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024c6:	f7ff fbeb 	bl	8001ca0 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d918      	bls.n	8002506 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d011      	beq.n	8002506 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	f043 0210 	orr.w	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f2:	f043 0201 	orr.w	r2, r3, #1
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e007      	b.n	8002516 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	2b01      	cmp	r3, #1
 8002512:	d1d8      	bne.n	80024c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000010 	.word	0x20000010
 8002524:	431bde83 	.word	0x431bde83

08002528 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d12e      	bne.n	80025a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0201 	bic.w	r2, r2, #1
 8002550:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002552:	f7ff fba5 	bl	8001ca0 <HAL_GetTick>
 8002556:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002558:	e01b      	b.n	8002592 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800255a:	f7ff fba1 	bl	8001ca0 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d914      	bls.n	8002592 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b01      	cmp	r3, #1
 8002574:	d10d      	bne.n	8002592 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257a:	f043 0210 	orr.w	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e007      	b.n	80025a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b01      	cmp	r3, #1
 800259e:	d0dc      	beq.n	800255a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025c8:	4013      	ands	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025de:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	60d3      	str	r3, [r2, #12]
}
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f8:	4b04      	ldr	r3, [pc, #16]	; (800260c <__NVIC_GetPriorityGrouping+0x18>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	f003 0307 	and.w	r3, r3, #7
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	2b00      	cmp	r3, #0
 8002622:	db0a      	blt.n	800263a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	490c      	ldr	r1, [pc, #48]	; (800265c <__NVIC_SetPriority+0x4c>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	440b      	add	r3, r1
 8002634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002638:	e00a      	b.n	8002650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4908      	ldr	r1, [pc, #32]	; (8002660 <__NVIC_SetPriority+0x50>)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3b04      	subs	r3, #4
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	440b      	add	r3, r1
 800264e:	761a      	strb	r2, [r3, #24]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000e100 	.word	0xe000e100
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	; 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f1c3 0307 	rsb	r3, r3, #7
 800267e:	2b04      	cmp	r3, #4
 8002680:	bf28      	it	cs
 8002682:	2304      	movcs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	2b06      	cmp	r3, #6
 800268c:	d902      	bls.n	8002694 <NVIC_EncodePriority+0x30>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3b03      	subs	r3, #3
 8002692:	e000      	b.n	8002696 <NVIC_EncodePriority+0x32>
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	401a      	ands	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	43d9      	mvns	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	4313      	orrs	r3, r2
         );
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3724      	adds	r7, #36	; 0x24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026d8:	d301      	bcc.n	80026de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026da:	2301      	movs	r3, #1
 80026dc:	e00f      	b.n	80026fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026de:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <SysTick_Config+0x40>)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e6:	210f      	movs	r1, #15
 80026e8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ec:	f7ff ff90 	bl	8002610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <SysTick_Config+0x40>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f6:	4b04      	ldr	r3, [pc, #16]	; (8002708 <SysTick_Config+0x40>)
 80026f8:	2207      	movs	r2, #7
 80026fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	e000e010 	.word	0xe000e010

0800270c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff ff49 	bl	80025ac <__NVIC_SetPriorityGrouping>
}
 800271a:	bf00      	nop
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002722:	b580      	push	{r7, lr}
 8002724:	b086      	sub	sp, #24
 8002726:	af00      	add	r7, sp, #0
 8002728:	4603      	mov	r3, r0
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002734:	f7ff ff5e 	bl	80025f4 <__NVIC_GetPriorityGrouping>
 8002738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	6978      	ldr	r0, [r7, #20]
 8002740:	f7ff ff90 	bl	8002664 <NVIC_EncodePriority>
 8002744:	4602      	mov	r2, r0
 8002746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274a:	4611      	mov	r1, r2
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff5f 	bl	8002610 <__NVIC_SetPriority>
}
 8002752:	bf00      	nop
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff ffb0 	bl	80026c8 <SysTick_Config>
 8002768:	4603      	mov	r3, r0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002774:	b480      	push	{r7}
 8002776:	b08b      	sub	sp, #44	; 0x2c
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800277e:	2300      	movs	r3, #0
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002786:	e169      	b.n	8002a5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002788:	2201      	movs	r2, #1
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	69fa      	ldr	r2, [r7, #28]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	f040 8158 	bne.w	8002a56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4a9a      	ldr	r2, [pc, #616]	; (8002a14 <HAL_GPIO_Init+0x2a0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d05e      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027b0:	4a98      	ldr	r2, [pc, #608]	; (8002a14 <HAL_GPIO_Init+0x2a0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d875      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027b6:	4a98      	ldr	r2, [pc, #608]	; (8002a18 <HAL_GPIO_Init+0x2a4>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d058      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027bc:	4a96      	ldr	r2, [pc, #600]	; (8002a18 <HAL_GPIO_Init+0x2a4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d86f      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027c2:	4a96      	ldr	r2, [pc, #600]	; (8002a1c <HAL_GPIO_Init+0x2a8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d052      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027c8:	4a94      	ldr	r2, [pc, #592]	; (8002a1c <HAL_GPIO_Init+0x2a8>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d869      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027ce:	4a94      	ldr	r2, [pc, #592]	; (8002a20 <HAL_GPIO_Init+0x2ac>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d04c      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027d4:	4a92      	ldr	r2, [pc, #584]	; (8002a20 <HAL_GPIO_Init+0x2ac>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d863      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027da:	4a92      	ldr	r2, [pc, #584]	; (8002a24 <HAL_GPIO_Init+0x2b0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d046      	beq.n	800286e <HAL_GPIO_Init+0xfa>
 80027e0:	4a90      	ldr	r2, [pc, #576]	; (8002a24 <HAL_GPIO_Init+0x2b0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d85d      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027e6:	2b12      	cmp	r3, #18
 80027e8:	d82a      	bhi.n	8002840 <HAL_GPIO_Init+0xcc>
 80027ea:	2b12      	cmp	r3, #18
 80027ec:	d859      	bhi.n	80028a2 <HAL_GPIO_Init+0x12e>
 80027ee:	a201      	add	r2, pc, #4	; (adr r2, 80027f4 <HAL_GPIO_Init+0x80>)
 80027f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f4:	0800286f 	.word	0x0800286f
 80027f8:	08002849 	.word	0x08002849
 80027fc:	0800285b 	.word	0x0800285b
 8002800:	0800289d 	.word	0x0800289d
 8002804:	080028a3 	.word	0x080028a3
 8002808:	080028a3 	.word	0x080028a3
 800280c:	080028a3 	.word	0x080028a3
 8002810:	080028a3 	.word	0x080028a3
 8002814:	080028a3 	.word	0x080028a3
 8002818:	080028a3 	.word	0x080028a3
 800281c:	080028a3 	.word	0x080028a3
 8002820:	080028a3 	.word	0x080028a3
 8002824:	080028a3 	.word	0x080028a3
 8002828:	080028a3 	.word	0x080028a3
 800282c:	080028a3 	.word	0x080028a3
 8002830:	080028a3 	.word	0x080028a3
 8002834:	080028a3 	.word	0x080028a3
 8002838:	08002851 	.word	0x08002851
 800283c:	08002865 	.word	0x08002865
 8002840:	4a79      	ldr	r2, [pc, #484]	; (8002a28 <HAL_GPIO_Init+0x2b4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d013      	beq.n	800286e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002846:	e02c      	b.n	80028a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	623b      	str	r3, [r7, #32]
          break;
 800284e:	e029      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	3304      	adds	r3, #4
 8002856:	623b      	str	r3, [r7, #32]
          break;
 8002858:	e024      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	3308      	adds	r3, #8
 8002860:	623b      	str	r3, [r7, #32]
          break;
 8002862:	e01f      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	330c      	adds	r3, #12
 800286a:	623b      	str	r3, [r7, #32]
          break;
 800286c:	e01a      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d102      	bne.n	800287c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002876:	2304      	movs	r3, #4
 8002878:	623b      	str	r3, [r7, #32]
          break;
 800287a:	e013      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d105      	bne.n	8002890 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002884:	2308      	movs	r3, #8
 8002886:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	611a      	str	r2, [r3, #16]
          break;
 800288e:	e009      	b.n	80028a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002890:	2308      	movs	r3, #8
 8002892:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69fa      	ldr	r2, [r7, #28]
 8002898:	615a      	str	r2, [r3, #20]
          break;
 800289a:	e003      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
          break;
 80028a0:	e000      	b.n	80028a4 <HAL_GPIO_Init+0x130>
          break;
 80028a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2bff      	cmp	r3, #255	; 0xff
 80028a8:	d801      	bhi.n	80028ae <HAL_GPIO_Init+0x13a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	e001      	b.n	80028b2 <HAL_GPIO_Init+0x13e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3304      	adds	r3, #4
 80028b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2bff      	cmp	r3, #255	; 0xff
 80028b8:	d802      	bhi.n	80028c0 <HAL_GPIO_Init+0x14c>
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	e002      	b.n	80028c6 <HAL_GPIO_Init+0x152>
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	3b08      	subs	r3, #8
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	210f      	movs	r1, #15
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	401a      	ands	r2, r3
 80028d8:	6a39      	ldr	r1, [r7, #32]
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	fa01 f303 	lsl.w	r3, r1, r3
 80028e0:	431a      	orrs	r2, r3
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80b1 	beq.w	8002a56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028f4:	4b4d      	ldr	r3, [pc, #308]	; (8002a2c <HAL_GPIO_Init+0x2b8>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	4a4c      	ldr	r2, [pc, #304]	; (8002a2c <HAL_GPIO_Init+0x2b8>)
 80028fa:	f043 0301 	orr.w	r3, r3, #1
 80028fe:	6193      	str	r3, [r2, #24]
 8002900:	4b4a      	ldr	r3, [pc, #296]	; (8002a2c <HAL_GPIO_Init+0x2b8>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800290c:	4a48      	ldr	r2, [pc, #288]	; (8002a30 <HAL_GPIO_Init+0x2bc>)
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	089b      	lsrs	r3, r3, #2
 8002912:	3302      	adds	r3, #2
 8002914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002918:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	220f      	movs	r2, #15
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a40      	ldr	r2, [pc, #256]	; (8002a34 <HAL_GPIO_Init+0x2c0>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d013      	beq.n	8002960 <HAL_GPIO_Init+0x1ec>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a3f      	ldr	r2, [pc, #252]	; (8002a38 <HAL_GPIO_Init+0x2c4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00d      	beq.n	800295c <HAL_GPIO_Init+0x1e8>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a3e      	ldr	r2, [pc, #248]	; (8002a3c <HAL_GPIO_Init+0x2c8>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d007      	beq.n	8002958 <HAL_GPIO_Init+0x1e4>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a3d      	ldr	r2, [pc, #244]	; (8002a40 <HAL_GPIO_Init+0x2cc>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d101      	bne.n	8002954 <HAL_GPIO_Init+0x1e0>
 8002950:	2303      	movs	r3, #3
 8002952:	e006      	b.n	8002962 <HAL_GPIO_Init+0x1ee>
 8002954:	2304      	movs	r3, #4
 8002956:	e004      	b.n	8002962 <HAL_GPIO_Init+0x1ee>
 8002958:	2302      	movs	r3, #2
 800295a:	e002      	b.n	8002962 <HAL_GPIO_Init+0x1ee>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <HAL_GPIO_Init+0x1ee>
 8002960:	2300      	movs	r3, #0
 8002962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002964:	f002 0203 	and.w	r2, r2, #3
 8002968:	0092      	lsls	r2, r2, #2
 800296a:	4093      	lsls	r3, r2
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	4313      	orrs	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002972:	492f      	ldr	r1, [pc, #188]	; (8002a30 <HAL_GPIO_Init+0x2bc>)
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	089b      	lsrs	r3, r3, #2
 8002978:	3302      	adds	r3, #2
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d006      	beq.n	800299a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800298c:	4b2d      	ldr	r3, [pc, #180]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	492c      	ldr	r1, [pc, #176]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	4313      	orrs	r3, r2
 8002996:	608b      	str	r3, [r1, #8]
 8002998:	e006      	b.n	80029a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800299a:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	43db      	mvns	r3, r3
 80029a2:	4928      	ldr	r1, [pc, #160]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d006      	beq.n	80029c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029b4:	4b23      	ldr	r3, [pc, #140]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	4922      	ldr	r1, [pc, #136]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60cb      	str	r3, [r1, #12]
 80029c0:	e006      	b.n	80029d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029c2:	4b20      	ldr	r3, [pc, #128]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	491e      	ldr	r1, [pc, #120]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029cc:	4013      	ands	r3, r2
 80029ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d006      	beq.n	80029ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029dc:	4b19      	ldr	r3, [pc, #100]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	4918      	ldr	r1, [pc, #96]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	604b      	str	r3, [r1, #4]
 80029e8:	e006      	b.n	80029f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029ea:	4b16      	ldr	r3, [pc, #88]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	4914      	ldr	r1, [pc, #80]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 80029f4:	4013      	ands	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d021      	beq.n	8002a48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a04:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	490e      	ldr	r1, [pc, #56]	; (8002a44 <HAL_GPIO_Init+0x2d0>)
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	600b      	str	r3, [r1, #0]
 8002a10:	e021      	b.n	8002a56 <HAL_GPIO_Init+0x2e2>
 8002a12:	bf00      	nop
 8002a14:	10320000 	.word	0x10320000
 8002a18:	10310000 	.word	0x10310000
 8002a1c:	10220000 	.word	0x10220000
 8002a20:	10210000 	.word	0x10210000
 8002a24:	10120000 	.word	0x10120000
 8002a28:	10110000 	.word	0x10110000
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40010000 	.word	0x40010000
 8002a34:	40010800 	.word	0x40010800
 8002a38:	40010c00 	.word	0x40010c00
 8002a3c:	40011000 	.word	0x40011000
 8002a40:	40011400 	.word	0x40011400
 8002a44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a48:	4b0b      	ldr	r3, [pc, #44]	; (8002a78 <HAL_GPIO_Init+0x304>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	4909      	ldr	r1, [pc, #36]	; (8002a78 <HAL_GPIO_Init+0x304>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	3301      	adds	r3, #1
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a62:	fa22 f303 	lsr.w	r3, r2, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f47f ae8e 	bne.w	8002788 <HAL_GPIO_Init+0x14>
  }
}
 8002a6c:	bf00      	nop
 8002a6e:	bf00      	nop
 8002a70:	372c      	adds	r7, #44	; 0x2c
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	40010400 	.word	0x40010400

08002a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	807b      	strh	r3, [r7, #2]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a8c:	787b      	ldrb	r3, [r7, #1]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a98:	e003      	b.n	8002aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a9a:	887b      	ldrh	r3, [r7, #2]
 8002a9c:	041a      	lsls	r2, r3, #16
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	611a      	str	r2, [r3, #16]
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002abe:	887a      	ldrh	r2, [r7, #2]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	041a      	lsls	r2, r3, #16
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	43d9      	mvns	r1, r3
 8002aca:	887b      	ldrh	r3, [r7, #2]
 8002acc:	400b      	ands	r3, r1
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	611a      	str	r2, [r3, #16]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
	...

08002ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e12b      	b.n	8002d4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d106      	bne.n	8002b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7fe feae 	bl	8001868 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2224      	movs	r2, #36	; 0x24
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0201 	bic.w	r2, r2, #1
 8002b22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b44:	f000 fcda 	bl	80034fc <HAL_RCC_GetPCLK1Freq>
 8002b48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	4a81      	ldr	r2, [pc, #516]	; (8002d54 <HAL_I2C_Init+0x274>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d807      	bhi.n	8002b64 <HAL_I2C_Init+0x84>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4a80      	ldr	r2, [pc, #512]	; (8002d58 <HAL_I2C_Init+0x278>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	bf94      	ite	ls
 8002b5c:	2301      	movls	r3, #1
 8002b5e:	2300      	movhi	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	e006      	b.n	8002b72 <HAL_I2C_Init+0x92>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4a7d      	ldr	r2, [pc, #500]	; (8002d5c <HAL_I2C_Init+0x27c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	bf94      	ite	ls
 8002b6c:	2301      	movls	r3, #1
 8002b6e:	2300      	movhi	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e0e7      	b.n	8002d4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4a78      	ldr	r2, [pc, #480]	; (8002d60 <HAL_I2C_Init+0x280>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	0c9b      	lsrs	r3, r3, #18
 8002b84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	4a6a      	ldr	r2, [pc, #424]	; (8002d54 <HAL_I2C_Init+0x274>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d802      	bhi.n	8002bb4 <HAL_I2C_Init+0xd4>
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	e009      	b.n	8002bc8 <HAL_I2C_Init+0xe8>
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	4a69      	ldr	r2, [pc, #420]	; (8002d64 <HAL_I2C_Init+0x284>)
 8002bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc4:	099b      	lsrs	r3, r3, #6
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	430b      	orrs	r3, r1
 8002bce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002bda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	495c      	ldr	r1, [pc, #368]	; (8002d54 <HAL_I2C_Init+0x274>)
 8002be4:	428b      	cmp	r3, r1
 8002be6:	d819      	bhi.n	8002c1c <HAL_I2C_Init+0x13c>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1e59      	subs	r1, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bf6:	1c59      	adds	r1, r3, #1
 8002bf8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bfc:	400b      	ands	r3, r1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00a      	beq.n	8002c18 <HAL_I2C_Init+0x138>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1e59      	subs	r1, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c10:	3301      	adds	r3, #1
 8002c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c16:	e051      	b.n	8002cbc <HAL_I2C_Init+0x1dc>
 8002c18:	2304      	movs	r3, #4
 8002c1a:	e04f      	b.n	8002cbc <HAL_I2C_Init+0x1dc>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d111      	bne.n	8002c48 <HAL_I2C_Init+0x168>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	1e58      	subs	r0, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6859      	ldr	r1, [r3, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	440b      	add	r3, r1
 8002c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c36:	3301      	adds	r3, #1
 8002c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bf0c      	ite	eq
 8002c40:	2301      	moveq	r3, #1
 8002c42:	2300      	movne	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e012      	b.n	8002c6e <HAL_I2C_Init+0x18e>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	1e58      	subs	r0, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6859      	ldr	r1, [r3, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	0099      	lsls	r1, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_I2C_Init+0x196>
 8002c72:	2301      	movs	r3, #1
 8002c74:	e022      	b.n	8002cbc <HAL_I2C_Init+0x1dc>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10e      	bne.n	8002c9c <HAL_I2C_Init+0x1bc>
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	1e58      	subs	r0, r3, #1
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6859      	ldr	r1, [r3, #4]
 8002c86:	460b      	mov	r3, r1
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	440b      	add	r3, r1
 8002c8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c90:	3301      	adds	r3, #1
 8002c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c9a:	e00f      	b.n	8002cbc <HAL_I2C_Init+0x1dc>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1e58      	subs	r0, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6859      	ldr	r1, [r3, #4]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	0099      	lsls	r1, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	6809      	ldr	r1, [r1, #0]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69da      	ldr	r2, [r3, #28]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002cea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6911      	ldr	r1, [r2, #16]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	68d2      	ldr	r2, [r2, #12]
 8002cf6:	4311      	orrs	r1, r2
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	695a      	ldr	r2, [r3, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	431a      	orrs	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 0201 	orr.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2220      	movs	r2, #32
 8002d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	000186a0 	.word	0x000186a0
 8002d58:	001e847f 	.word	0x001e847f
 8002d5c:	003d08ff 	.word	0x003d08ff
 8002d60:	431bde83 	.word	0x431bde83
 8002d64:	10624dd3 	.word	0x10624dd3

08002d68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e272      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 8087 	beq.w	8002e96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d88:	4b92      	ldr	r3, [pc, #584]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b04      	cmp	r3, #4
 8002d92:	d00c      	beq.n	8002dae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d94:	4b8f      	ldr	r3, [pc, #572]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 030c 	and.w	r3, r3, #12
 8002d9c:	2b08      	cmp	r3, #8
 8002d9e:	d112      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x5e>
 8002da0:	4b8c      	ldr	r3, [pc, #560]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dac:	d10b      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dae:	4b89      	ldr	r3, [pc, #548]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d06c      	beq.n	8002e94 <HAL_RCC_OscConfig+0x12c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d168      	bne.n	8002e94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e24c      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x76>
 8002dd0:	4b80      	ldr	r3, [pc, #512]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a7f      	ldr	r2, [pc, #508]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002dd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	e02e      	b.n	8002e3c <HAL_RCC_OscConfig+0xd4>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCC_OscConfig+0x98>
 8002de6:	4b7b      	ldr	r3, [pc, #492]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a7a      	ldr	r2, [pc, #488]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002dec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	4b78      	ldr	r3, [pc, #480]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a77      	ldr	r2, [pc, #476]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002df8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dfc:	6013      	str	r3, [r2, #0]
 8002dfe:	e01d      	b.n	8002e3c <HAL_RCC_OscConfig+0xd4>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e08:	d10c      	bne.n	8002e24 <HAL_RCC_OscConfig+0xbc>
 8002e0a:	4b72      	ldr	r3, [pc, #456]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a71      	ldr	r2, [pc, #452]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	4b6f      	ldr	r3, [pc, #444]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a6e      	ldr	r2, [pc, #440]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	e00b      	b.n	8002e3c <HAL_RCC_OscConfig+0xd4>
 8002e24:	4b6b      	ldr	r3, [pc, #428]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a6a      	ldr	r2, [pc, #424]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4b68      	ldr	r3, [pc, #416]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a67      	ldr	r2, [pc, #412]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d013      	beq.n	8002e6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7fe ff2c 	bl	8001ca0 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e4c:	f7fe ff28 	bl	8001ca0 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b64      	cmp	r3, #100	; 0x64
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e200      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5e:	4b5d      	ldr	r3, [pc, #372]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0xe4>
 8002e6a:	e014      	b.n	8002e96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6c:	f7fe ff18 	bl	8001ca0 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e74:	f7fe ff14 	bl	8001ca0 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b64      	cmp	r3, #100	; 0x64
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e1ec      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e86:	4b53      	ldr	r3, [pc, #332]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x10c>
 8002e92:	e000      	b.n	8002e96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d063      	beq.n	8002f6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ea2:	4b4c      	ldr	r3, [pc, #304]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 030c 	and.w	r3, r3, #12
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002eae:	4b49      	ldr	r3, [pc, #292]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 030c 	and.w	r3, r3, #12
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d11c      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x18c>
 8002eba:	4b46      	ldr	r3, [pc, #280]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d116      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ec6:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d005      	beq.n	8002ede <HAL_RCC_OscConfig+0x176>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e1c0      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ede:	4b3d      	ldr	r3, [pc, #244]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4939      	ldr	r1, [pc, #228]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ef2:	e03a      	b.n	8002f6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d020      	beq.n	8002f3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002efc:	4b36      	ldr	r3, [pc, #216]	; (8002fd8 <HAL_RCC_OscConfig+0x270>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f02:	f7fe fecd 	bl	8001ca0 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f0a:	f7fe fec9 	bl	8001ca0 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e1a1      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f1c:	4b2d      	ldr	r3, [pc, #180]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f28:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	4927      	ldr	r1, [pc, #156]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	600b      	str	r3, [r1, #0]
 8002f3c:	e015      	b.n	8002f6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f3e:	4b26      	ldr	r3, [pc, #152]	; (8002fd8 <HAL_RCC_OscConfig+0x270>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe feac 	bl	8001ca0 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4c:	f7fe fea8 	bl	8001ca0 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e180      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f5e:	4b1d      	ldr	r3, [pc, #116]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0308 	and.w	r3, r3, #8
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d03a      	beq.n	8002fec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d019      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f7e:	4b17      	ldr	r3, [pc, #92]	; (8002fdc <HAL_RCC_OscConfig+0x274>)
 8002f80:	2201      	movs	r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f84:	f7fe fe8c 	bl	8001ca0 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f8c:	f7fe fe88 	bl	8001ca0 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e160      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f9e:	4b0d      	ldr	r3, [pc, #52]	; (8002fd4 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0f0      	beq.n	8002f8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002faa:	2001      	movs	r0, #1
 8002fac:	f000 face 	bl	800354c <RCC_Delay>
 8002fb0:	e01c      	b.n	8002fec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb2:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <HAL_RCC_OscConfig+0x274>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb8:	f7fe fe72 	bl	8001ca0 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fbe:	e00f      	b.n	8002fe0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc0:	f7fe fe6e 	bl	8001ca0 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d908      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e146      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
 8002fd2:	bf00      	nop
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	42420000 	.word	0x42420000
 8002fdc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe0:	4b92      	ldr	r3, [pc, #584]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e9      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 80a6 	beq.w	8003146 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ffe:	4b8b      	ldr	r3, [pc, #556]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10d      	bne.n	8003026 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800300a:	4b88      	ldr	r3, [pc, #544]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	4a87      	ldr	r2, [pc, #540]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003014:	61d3      	str	r3, [r2, #28]
 8003016:	4b85      	ldr	r3, [pc, #532]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003022:	2301      	movs	r3, #1
 8003024:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003026:	4b82      	ldr	r3, [pc, #520]	; (8003230 <HAL_RCC_OscConfig+0x4c8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d118      	bne.n	8003064 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003032:	4b7f      	ldr	r3, [pc, #508]	; (8003230 <HAL_RCC_OscConfig+0x4c8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a7e      	ldr	r2, [pc, #504]	; (8003230 <HAL_RCC_OscConfig+0x4c8>)
 8003038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800303c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800303e:	f7fe fe2f 	bl	8001ca0 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003046:	f7fe fe2b 	bl	8001ca0 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b64      	cmp	r3, #100	; 0x64
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e103      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003058:	4b75      	ldr	r3, [pc, #468]	; (8003230 <HAL_RCC_OscConfig+0x4c8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d106      	bne.n	800307a <HAL_RCC_OscConfig+0x312>
 800306c:	4b6f      	ldr	r3, [pc, #444]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	4a6e      	ldr	r2, [pc, #440]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	6213      	str	r3, [r2, #32]
 8003078:	e02d      	b.n	80030d6 <HAL_RCC_OscConfig+0x36e>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10c      	bne.n	800309c <HAL_RCC_OscConfig+0x334>
 8003082:	4b6a      	ldr	r3, [pc, #424]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	4a69      	ldr	r2, [pc, #420]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003088:	f023 0301 	bic.w	r3, r3, #1
 800308c:	6213      	str	r3, [r2, #32]
 800308e:	4b67      	ldr	r3, [pc, #412]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	4a66      	ldr	r2, [pc, #408]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003094:	f023 0304 	bic.w	r3, r3, #4
 8003098:	6213      	str	r3, [r2, #32]
 800309a:	e01c      	b.n	80030d6 <HAL_RCC_OscConfig+0x36e>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	2b05      	cmp	r3, #5
 80030a2:	d10c      	bne.n	80030be <HAL_RCC_OscConfig+0x356>
 80030a4:	4b61      	ldr	r3, [pc, #388]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	4a60      	ldr	r2, [pc, #384]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030aa:	f043 0304 	orr.w	r3, r3, #4
 80030ae:	6213      	str	r3, [r2, #32]
 80030b0:	4b5e      	ldr	r3, [pc, #376]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	4a5d      	ldr	r2, [pc, #372]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	6213      	str	r3, [r2, #32]
 80030bc:	e00b      	b.n	80030d6 <HAL_RCC_OscConfig+0x36e>
 80030be:	4b5b      	ldr	r3, [pc, #364]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	4a5a      	ldr	r2, [pc, #360]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030c4:	f023 0301 	bic.w	r3, r3, #1
 80030c8:	6213      	str	r3, [r2, #32]
 80030ca:	4b58      	ldr	r3, [pc, #352]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	4a57      	ldr	r2, [pc, #348]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030d0:	f023 0304 	bic.w	r3, r3, #4
 80030d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d015      	beq.n	800310a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030de:	f7fe fddf 	bl	8001ca0 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e4:	e00a      	b.n	80030fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e6:	f7fe fddb 	bl	8001ca0 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e0b1      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fc:	4b4b      	ldr	r3, [pc, #300]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0ee      	beq.n	80030e6 <HAL_RCC_OscConfig+0x37e>
 8003108:	e014      	b.n	8003134 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310a:	f7fe fdc9 	bl	8001ca0 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003110:	e00a      	b.n	8003128 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003112:	f7fe fdc5 	bl	8001ca0 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003120:	4293      	cmp	r3, r2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e09b      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003128:	4b40      	ldr	r3, [pc, #256]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1ee      	bne.n	8003112 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003134:	7dfb      	ldrb	r3, [r7, #23]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d105      	bne.n	8003146 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800313a:	4b3c      	ldr	r3, [pc, #240]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4a3b      	ldr	r2, [pc, #236]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003144:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 8087 	beq.w	800325e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003150:	4b36      	ldr	r3, [pc, #216]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 030c 	and.w	r3, r3, #12
 8003158:	2b08      	cmp	r3, #8
 800315a:	d061      	beq.n	8003220 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d146      	bne.n	80031f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003164:	4b33      	ldr	r3, [pc, #204]	; (8003234 <HAL_RCC_OscConfig+0x4cc>)
 8003166:	2200      	movs	r2, #0
 8003168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316a:	f7fe fd99 	bl	8001ca0 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003172:	f7fe fd95 	bl	8001ca0 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e06d      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003184:	4b29      	ldr	r3, [pc, #164]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f0      	bne.n	8003172 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003198:	d108      	bne.n	80031ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800319a:	4b24      	ldr	r3, [pc, #144]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	4921      	ldr	r1, [pc, #132]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ac:	4b1f      	ldr	r3, [pc, #124]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a19      	ldr	r1, [r3, #32]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	430b      	orrs	r3, r1
 80031be:	491b      	ldr	r1, [pc, #108]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031c4:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <HAL_RCC_OscConfig+0x4cc>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ca:	f7fe fd69 	bl	8001ca0 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d2:	f7fe fd65 	bl	8001ca0 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e03d      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031e4:	4b11      	ldr	r3, [pc, #68]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x46a>
 80031f0:	e035      	b.n	800325e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031f2:	4b10      	ldr	r3, [pc, #64]	; (8003234 <HAL_RCC_OscConfig+0x4cc>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f8:	f7fe fd52 	bl	8001ca0 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003200:	f7fe fd4e 	bl	8001ca0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e026      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <HAL_RCC_OscConfig+0x4c4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f0      	bne.n	8003200 <HAL_RCC_OscConfig+0x498>
 800321e:	e01e      	b.n	800325e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d107      	bne.n	8003238 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e019      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
 800322c:	40021000 	.word	0x40021000
 8003230:	40007000 	.word	0x40007000
 8003234:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003238:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <HAL_RCC_OscConfig+0x500>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	429a      	cmp	r2, r3
 800324a:	d106      	bne.n	800325a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003256:	429a      	cmp	r2, r3
 8003258:	d001      	beq.n	800325e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000

0800326c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0d0      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003280:	4b6a      	ldr	r3, [pc, #424]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d910      	bls.n	80032b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328e:	4b67      	ldr	r3, [pc, #412]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f023 0207 	bic.w	r2, r3, #7
 8003296:	4965      	ldr	r1, [pc, #404]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	4313      	orrs	r3, r2
 800329c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329e:	4b63      	ldr	r3, [pc, #396]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d001      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0b8      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d020      	beq.n	80032fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032c8:	4b59      	ldr	r3, [pc, #356]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4a58      	ldr	r2, [pc, #352]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80032d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032e0:	4b53      	ldr	r3, [pc, #332]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	4a52      	ldr	r2, [pc, #328]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80032ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032ec:	4b50      	ldr	r3, [pc, #320]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	494d      	ldr	r1, [pc, #308]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b00      	cmp	r3, #0
 8003308:	d040      	beq.n	800338c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d107      	bne.n	8003322 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	4b47      	ldr	r3, [pc, #284]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d115      	bne.n	800334a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e07f      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b02      	cmp	r3, #2
 8003328:	d107      	bne.n	800333a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800332a:	4b41      	ldr	r3, [pc, #260]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e073      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333a:	4b3d      	ldr	r3, [pc, #244]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e06b      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800334a:	4b39      	ldr	r3, [pc, #228]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f023 0203 	bic.w	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4936      	ldr	r1, [pc, #216]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 8003358:	4313      	orrs	r3, r2
 800335a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800335c:	f7fe fca0 	bl	8001ca0 <HAL_GetTick>
 8003360:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	e00a      	b.n	800337a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003364:	f7fe fc9c 	bl	8001ca0 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e053      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337a:	4b2d      	ldr	r3, [pc, #180]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 020c 	and.w	r2, r3, #12
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	429a      	cmp	r2, r3
 800338a:	d1eb      	bne.n	8003364 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800338c:	4b27      	ldr	r3, [pc, #156]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d210      	bcs.n	80033bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b24      	ldr	r3, [pc, #144]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f023 0207 	bic.w	r2, r3, #7
 80033a2:	4922      	ldr	r1, [pc, #136]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033aa:	4b20      	ldr	r3, [pc, #128]	; (800342c <HAL_RCC_ClockConfig+0x1c0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d001      	beq.n	80033bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e032      	b.n	8003422 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	4916      	ldr	r1, [pc, #88]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033e6:	4b12      	ldr	r3, [pc, #72]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	490e      	ldr	r1, [pc, #56]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033fa:	f000 f821 	bl	8003440 <HAL_RCC_GetSysClockFreq>
 80033fe:	4602      	mov	r2, r0
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <HAL_RCC_ClockConfig+0x1c4>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	091b      	lsrs	r3, r3, #4
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	490a      	ldr	r1, [pc, #40]	; (8003434 <HAL_RCC_ClockConfig+0x1c8>)
 800340c:	5ccb      	ldrb	r3, [r1, r3]
 800340e:	fa22 f303 	lsr.w	r3, r2, r3
 8003412:	4a09      	ldr	r2, [pc, #36]	; (8003438 <HAL_RCC_ClockConfig+0x1cc>)
 8003414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_RCC_ClockConfig+0x1d0>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f7fe fbfe 	bl	8001c1c <HAL_InitTick>

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40022000 	.word	0x40022000
 8003430:	40021000 	.word	0x40021000
 8003434:	08005640 	.word	0x08005640
 8003438:	20000010 	.word	0x20000010
 800343c:	20000014 	.word	0x20000014

08003440 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
 8003452:	2300      	movs	r3, #0
 8003454:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800345a:	4b1e      	ldr	r3, [pc, #120]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b04      	cmp	r3, #4
 8003468:	d002      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0x30>
 800346a:	2b08      	cmp	r3, #8
 800346c:	d003      	beq.n	8003476 <HAL_RCC_GetSysClockFreq+0x36>
 800346e:	e027      	b.n	80034c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003470:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003472:	613b      	str	r3, [r7, #16]
      break;
 8003474:	e027      	b.n	80034c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	0c9b      	lsrs	r3, r3, #18
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	4a17      	ldr	r2, [pc, #92]	; (80034dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003480:	5cd3      	ldrb	r3, [r2, r3]
 8003482:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d010      	beq.n	80034b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	0c5b      	lsrs	r3, r3, #17
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	4a11      	ldr	r2, [pc, #68]	; (80034e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800349a:	5cd3      	ldrb	r3, [r2, r3]
 800349c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a0d      	ldr	r2, [pc, #52]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80034a2:	fb03 f202 	mul.w	r2, r3, r2
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	e004      	b.n	80034ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a0c      	ldr	r2, [pc, #48]	; (80034e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80034b4:	fb02 f303 	mul.w	r3, r2, r3
 80034b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	613b      	str	r3, [r7, #16]
      break;
 80034be:	e002      	b.n	80034c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034c0:	4b05      	ldr	r3, [pc, #20]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80034c2:	613b      	str	r3, [r7, #16]
      break;
 80034c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034c6:	693b      	ldr	r3, [r7, #16]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	371c      	adds	r7, #28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bc80      	pop	{r7}
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
 80034d8:	007a1200 	.word	0x007a1200
 80034dc:	08005658 	.word	0x08005658
 80034e0:	08005668 	.word	0x08005668
 80034e4:	003d0900 	.word	0x003d0900

080034e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034ec:	4b02      	ldr	r3, [pc, #8]	; (80034f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80034ee:	681b      	ldr	r3, [r3, #0]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr
 80034f8:	20000010 	.word	0x20000010

080034fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003500:	f7ff fff2 	bl	80034e8 <HAL_RCC_GetHCLKFreq>
 8003504:	4602      	mov	r2, r0
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	0a1b      	lsrs	r3, r3, #8
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	4903      	ldr	r1, [pc, #12]	; (8003520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003512:	5ccb      	ldrb	r3, [r1, r3]
 8003514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003518:	4618      	mov	r0, r3
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40021000 	.word	0x40021000
 8003520:	08005650 	.word	0x08005650

08003524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003528:	f7ff ffde 	bl	80034e8 <HAL_RCC_GetHCLKFreq>
 800352c:	4602      	mov	r2, r0
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	0adb      	lsrs	r3, r3, #11
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	4903      	ldr	r1, [pc, #12]	; (8003548 <HAL_RCC_GetPCLK2Freq+0x24>)
 800353a:	5ccb      	ldrb	r3, [r1, r3]
 800353c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40021000 	.word	0x40021000
 8003548:	08005650 	.word	0x08005650

0800354c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <RCC_Delay+0x34>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a0a      	ldr	r2, [pc, #40]	; (8003584 <RCC_Delay+0x38>)
 800355a:	fba2 2303 	umull	r2, r3, r2, r3
 800355e:	0a5b      	lsrs	r3, r3, #9
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	fb02 f303 	mul.w	r3, r2, r3
 8003566:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003568:	bf00      	nop
  }
  while (Delay --);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1e5a      	subs	r2, r3, #1
 800356e:	60fa      	str	r2, [r7, #12]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f9      	bne.n	8003568 <RCC_Delay+0x1c>
}
 8003574:	bf00      	nop
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr
 8003580:	20000010 	.word	0x20000010
 8003584:	10624dd3 	.word	0x10624dd3

08003588 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d07d      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80035a4:	2300      	movs	r3, #0
 80035a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035a8:	4b4f      	ldr	r3, [pc, #316]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10d      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b4:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	4a4b      	ldr	r2, [pc, #300]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035be:	61d3      	str	r3, [r2, #28]
 80035c0:	4b49      	ldr	r3, [pc, #292]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c8:	60bb      	str	r3, [r7, #8]
 80035ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035cc:	2301      	movs	r3, #1
 80035ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d0:	4b46      	ldr	r3, [pc, #280]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d118      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035dc:	4b43      	ldr	r3, [pc, #268]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a42      	ldr	r2, [pc, #264]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e8:	f7fe fb5a 	bl	8001ca0 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ee:	e008      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035f0:	f7fe fb56 	bl	8001ca0 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e06d      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003602:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0f0      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800360e:	4b36      	ldr	r3, [pc, #216]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003616:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d02e      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	429a      	cmp	r2, r3
 800362a:	d027      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800362c:	4b2e      	ldr	r3, [pc, #184]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003634:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003636:	4b2e      	ldr	r3, [pc, #184]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800363c:	4b2c      	ldr	r3, [pc, #176]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003642:	4a29      	ldr	r2, [pc, #164]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d014      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003652:	f7fe fb25 	bl	8001ca0 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003658:	e00a      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe fb21 	bl	8001ca0 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e036      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0ee      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800367c:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4917      	ldr	r1, [pc, #92]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800368a:	4313      	orrs	r3, r2
 800368c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800368e:	7dfb      	ldrb	r3, [r7, #23]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d105      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003694:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	4a13      	ldr	r2, [pc, #76]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800369e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d008      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036ac:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	490b      	ldr	r1, [pc, #44]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d008      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036ca:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	4904      	ldr	r1, [pc, #16]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40007000 	.word	0x40007000
 80036f0:	42420440 	.word	0x42420440

080036f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	2300      	movs	r3, #0
 8003702:	61fb      	str	r3, [r7, #28]
 8003704:	2300      	movs	r3, #0
 8003706:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	60fb      	str	r3, [r7, #12]
 800370c:	2300      	movs	r3, #0
 800370e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b10      	cmp	r3, #16
 8003714:	d00a      	beq.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b10      	cmp	r3, #16
 800371a:	f200 808a 	bhi.w	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d045      	beq.n	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d075      	beq.n	8003816 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800372a:	e082      	b.n	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800372c:	4b46      	ldr	r3, [pc, #280]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003732:	4b45      	ldr	r3, [pc, #276]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d07b      	beq.n	8003836 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	0c9b      	lsrs	r3, r3, #18
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	4a41      	ldr	r2, [pc, #260]	; (800384c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003748:	5cd3      	ldrb	r3, [r2, r3]
 800374a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d015      	beq.n	8003782 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003756:	4b3c      	ldr	r3, [pc, #240]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0c5b      	lsrs	r3, r3, #17
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	4a3b      	ldr	r2, [pc, #236]	; (8003850 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003762:	5cd3      	ldrb	r3, [r2, r3]
 8003764:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00d      	beq.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003770:	4a38      	ldr	r2, [pc, #224]	; (8003854 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	fbb2 f2f3 	udiv	r2, r2, r3
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	fb02 f303 	mul.w	r3, r2, r3
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	e004      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	4a34      	ldr	r2, [pc, #208]	; (8003858 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003786:	fb02 f303 	mul.w	r3, r2, r3
 800378a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800378c:	4b2e      	ldr	r3, [pc, #184]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003794:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003798:	d102      	bne.n	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	61bb      	str	r3, [r7, #24]
      break;
 800379e:	e04a      	b.n	8003836 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	4a2d      	ldr	r2, [pc, #180]	; (800385c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80037a6:	fba2 2303 	umull	r2, r3, r2, r3
 80037aa:	085b      	lsrs	r3, r3, #1
 80037ac:	61bb      	str	r3, [r7, #24]
      break;
 80037ae:	e042      	b.n	8003836 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80037b0:	4b25      	ldr	r3, [pc, #148]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c0:	d108      	bne.n	80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80037cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037d0:	61bb      	str	r3, [r7, #24]
 80037d2:	e01f      	b.n	8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037de:	d109      	bne.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80037e0:	4b19      	ldr	r3, [pc, #100]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d003      	beq.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80037ec:	f649 4340 	movw	r3, #40000	; 0x9c40
 80037f0:	61bb      	str	r3, [r7, #24]
 80037f2:	e00f      	b.n	8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037fe:	d11c      	bne.n	800383a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003800:	4b11      	ldr	r3, [pc, #68]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d016      	beq.n	800383a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800380c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003810:	61bb      	str	r3, [r7, #24]
      break;
 8003812:	e012      	b.n	800383a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003814:	e011      	b.n	800383a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003816:	f7ff fe85 	bl	8003524 <HAL_RCC_GetPCLK2Freq>
 800381a:	4602      	mov	r2, r0
 800381c:	4b0a      	ldr	r3, [pc, #40]	; (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	0b9b      	lsrs	r3, r3, #14
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	3301      	adds	r3, #1
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	fbb2 f3f3 	udiv	r3, r2, r3
 800382e:	61bb      	str	r3, [r7, #24]
      break;
 8003830:	e004      	b.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003832:	bf00      	nop
 8003834:	e002      	b.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003836:	bf00      	nop
 8003838:	e000      	b.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800383a:	bf00      	nop
    }
  }
  return (frequency);
 800383c:	69bb      	ldr	r3, [r7, #24]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3720      	adds	r7, #32
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
 800384c:	0800566c 	.word	0x0800566c
 8003850:	0800567c 	.word	0x0800567c
 8003854:	007a1200 	.word	0x007a1200
 8003858:	003d0900 	.word	0x003d0900
 800385c:	aaaaaaab 	.word	0xaaaaaaab

08003860 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e076      	b.n	8003960 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	2b00      	cmp	r3, #0
 8003878:	d108      	bne.n	800388c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003882:	d009      	beq.n	8003898 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	61da      	str	r2, [r3, #28]
 800388a:	e005      	b.n	8003898 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d106      	bne.n	80038b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fe f816 	bl	80018e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80038e0:	431a      	orrs	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003908:	431a      	orrs	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003912:	431a      	orrs	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391c:	ea42 0103 	orr.w	r1, r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003924:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	0c1a      	lsrs	r2, r3, #16
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f002 0204 	and.w	r2, r2, #4
 800393e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	69da      	ldr	r2, [r3, #28]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800394e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	603b      	str	r3, [r7, #0]
 8003974:	4613      	mov	r3, r2
 8003976:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003982:	2b01      	cmp	r3, #1
 8003984:	d101      	bne.n	800398a <HAL_SPI_Transmit+0x22>
 8003986:	2302      	movs	r3, #2
 8003988:	e12d      	b.n	8003be6 <HAL_SPI_Transmit+0x27e>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003992:	f7fe f985 	bl	8001ca0 <HAL_GetTick>
 8003996:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003998:	88fb      	ldrh	r3, [r7, #6]
 800399a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d002      	beq.n	80039ae <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80039a8:	2302      	movs	r3, #2
 80039aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039ac:	e116      	b.n	8003bdc <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <HAL_SPI_Transmit+0x52>
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039be:	e10d      	b.n	8003bdc <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2203      	movs	r2, #3
 80039c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	88fa      	ldrh	r2, [r7, #6]
 80039de:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a06:	d10f      	bne.n	8003a28 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a32:	2b40      	cmp	r3, #64	; 0x40
 8003a34:	d007      	beq.n	8003a46 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a4e:	d14f      	bne.n	8003af0 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_SPI_Transmit+0xf6>
 8003a58:	8afb      	ldrh	r3, [r7, #22]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d142      	bne.n	8003ae4 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	1c9a      	adds	r2, r3, #2
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a82:	e02f      	b.n	8003ae4 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d112      	bne.n	8003ab8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	881a      	ldrh	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	1c9a      	adds	r2, r3, #2
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ab6:	e015      	b.n	8003ae4 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ab8:	f7fe f8f2 	bl	8001ca0 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d803      	bhi.n	8003ad0 <HAL_SPI_Transmit+0x168>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ace:	d102      	bne.n	8003ad6 <HAL_SPI_Transmit+0x16e>
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003ae2:	e07b      	b.n	8003bdc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1ca      	bne.n	8003a84 <HAL_SPI_Transmit+0x11c>
 8003aee:	e050      	b.n	8003b92 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <HAL_SPI_Transmit+0x196>
 8003af8:	8afb      	ldrh	r3, [r7, #22]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d144      	bne.n	8003b88 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	330c      	adds	r3, #12
 8003b08:	7812      	ldrb	r2, [r2, #0]
 8003b0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	1c5a      	adds	r2, r3, #1
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b24:	e030      	b.n	8003b88 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d113      	bne.n	8003b5c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	330c      	adds	r3, #12
 8003b3e:	7812      	ldrb	r2, [r2, #0]
 8003b40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b46:	1c5a      	adds	r2, r3, #1
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	86da      	strh	r2, [r3, #54]	; 0x36
 8003b5a:	e015      	b.n	8003b88 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b5c:	f7fe f8a0 	bl	8001ca0 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	683a      	ldr	r2, [r7, #0]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d803      	bhi.n	8003b74 <HAL_SPI_Transmit+0x20c>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b72:	d102      	bne.n	8003b7a <HAL_SPI_Transmit+0x212>
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d106      	bne.n	8003b88 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003b86:	e029      	b.n	8003bdc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1c9      	bne.n	8003b26 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	6839      	ldr	r1, [r7, #0]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fbcc 	bl	8004334 <SPI_EndRxTxTransaction>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	77fb      	strb	r3, [r7, #31]
 8003bd2:	e003      	b.n	8003bdc <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003be4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3720      	adds	r7, #32
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b088      	sub	sp, #32
 8003bf2:	af02      	add	r7, sp, #8
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d002      	beq.n	8003c14 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c12:	e0fb      	b.n	8003e0c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c1c:	d112      	bne.n	8003c44 <HAL_SPI_Receive+0x56>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10e      	bne.n	8003c44 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2204      	movs	r2, #4
 8003c2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	4613      	mov	r3, r2
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	68b9      	ldr	r1, [r7, #8]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 f8ef 	bl	8003e1e <HAL_SPI_TransmitReceive>
 8003c40:	4603      	mov	r3, r0
 8003c42:	e0e8      	b.n	8003e16 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_SPI_Receive+0x64>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e0e1      	b.n	8003e16 <HAL_SPI_Receive+0x228>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c5a:	f7fe f821 	bl	8001ca0 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <HAL_SPI_Receive+0x7e>
 8003c66:	88fb      	ldrh	r3, [r7, #6]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d102      	bne.n	8003c72 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c70:	e0cc      	b.n	8003e0c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2204      	movs	r2, #4
 8003c76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	88fa      	ldrh	r2, [r7, #6]
 8003c8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	88fa      	ldrh	r2, [r7, #6]
 8003c90:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cb8:	d10f      	bne.n	8003cda <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cc8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003cd8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce4:	2b40      	cmp	r3, #64	; 0x40
 8003ce6:	d007      	beq.n	8003cf8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cf6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d16a      	bne.n	8003dd6 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003d00:	e032      	b.n	8003d68 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d115      	bne.n	8003d3c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f103 020c 	add.w	r2, r3, #12
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1c:	7812      	ldrb	r2, [r2, #0]
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d26:	1c5a      	adds	r2, r3, #1
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	3b01      	subs	r3, #1
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d3a:	e015      	b.n	8003d68 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d3c:	f7fd ffb0 	bl	8001ca0 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d803      	bhi.n	8003d54 <HAL_SPI_Receive+0x166>
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d52:	d102      	bne.n	8003d5a <HAL_SPI_Receive+0x16c>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d106      	bne.n	8003d68 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003d66:	e051      	b.n	8003e0c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1c7      	bne.n	8003d02 <HAL_SPI_Receive+0x114>
 8003d72:	e035      	b.n	8003de0 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d113      	bne.n	8003daa <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8c:	b292      	uxth	r2, r2
 8003d8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d94:	1c9a      	adds	r2, r3, #2
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003da8:	e015      	b.n	8003dd6 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003daa:	f7fd ff79 	bl	8001ca0 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d803      	bhi.n	8003dc2 <HAL_SPI_Receive+0x1d4>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d102      	bne.n	8003dc8 <HAL_SPI_Receive+0x1da>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d106      	bne.n	8003dd6 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003dd4:	e01a      	b.n	8003e0c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1c9      	bne.n	8003d74 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	6839      	ldr	r1, [r7, #0]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fa53 	bl	8004290 <SPI_EndRxTransaction>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	75fb      	strb	r3, [r7, #23]
 8003e02:	e003      	b.n	8003e0c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b08c      	sub	sp, #48	; 0x30
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	607a      	str	r2, [r7, #4]
 8003e2a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e30:	2300      	movs	r3, #0
 8003e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <HAL_SPI_TransmitReceive+0x26>
 8003e40:	2302      	movs	r3, #2
 8003e42:	e198      	b.n	8004176 <HAL_SPI_TransmitReceive+0x358>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e4c:	f7fd ff28 	bl	8001ca0 <HAL_GetTick>
 8003e50:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003e62:	887b      	ldrh	r3, [r7, #2]
 8003e64:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d00f      	beq.n	8003e8e <HAL_SPI_TransmitReceive+0x70>
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e74:	d107      	bne.n	8003e86 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d103      	bne.n	8003e86 <HAL_SPI_TransmitReceive+0x68>
 8003e7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d003      	beq.n	8003e8e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003e86:	2302      	movs	r3, #2
 8003e88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e8c:	e16d      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_SPI_TransmitReceive+0x82>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <HAL_SPI_TransmitReceive+0x82>
 8003e9a:	887b      	ldrh	r3, [r7, #2]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d103      	bne.n	8003ea8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003ea6:	e160      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d003      	beq.n	8003ebc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2205      	movs	r2, #5
 8003eb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	887a      	ldrh	r2, [r7, #2]
 8003ecc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	887a      	ldrh	r2, [r7, #2]
 8003ed2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	887a      	ldrh	r2, [r7, #2]
 8003ede:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	887a      	ldrh	r2, [r7, #2]
 8003ee4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efc:	2b40      	cmp	r3, #64	; 0x40
 8003efe:	d007      	beq.n	8003f10 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f18:	d17c      	bne.n	8004014 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_SPI_TransmitReceive+0x10a>
 8003f22:	8b7b      	ldrh	r3, [r7, #26]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d16a      	bne.n	8003ffe <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2c:	881a      	ldrh	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f38:	1c9a      	adds	r2, r3, #2
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	3b01      	subs	r3, #1
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f4c:	e057      	b.n	8003ffe <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d11b      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x176>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d016      	beq.n	8003f94 <HAL_SPI_TransmitReceive+0x176>
 8003f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d113      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f70:	881a      	ldrh	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7c:	1c9a      	adds	r2, r3, #2
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d119      	bne.n	8003fd6 <HAL_SPI_TransmitReceive+0x1b8>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d014      	beq.n	8003fd6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68da      	ldr	r2, [r3, #12]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	b292      	uxth	r2, r2
 8003fb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbe:	1c9a      	adds	r2, r3, #2
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003fd6:	f7fd fe63 	bl	8001ca0 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d80b      	bhi.n	8003ffe <HAL_SPI_TransmitReceive+0x1e0>
 8003fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fec:	d007      	beq.n	8003ffe <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003ffc:	e0b5      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1a2      	bne.n	8003f4e <HAL_SPI_TransmitReceive+0x130>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d19d      	bne.n	8003f4e <HAL_SPI_TransmitReceive+0x130>
 8004012:	e080      	b.n	8004116 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <HAL_SPI_TransmitReceive+0x204>
 800401c:	8b7b      	ldrh	r3, [r7, #26]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d16f      	bne.n	8004102 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	330c      	adds	r3, #12
 800402c:	7812      	ldrb	r2, [r2, #0]
 800402e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004048:	e05b      	b.n	8004102 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b02      	cmp	r3, #2
 8004056:	d11c      	bne.n	8004092 <HAL_SPI_TransmitReceive+0x274>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d017      	beq.n	8004092 <HAL_SPI_TransmitReceive+0x274>
 8004062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004064:	2b01      	cmp	r3, #1
 8004066:	d114      	bne.n	8004092 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	330c      	adds	r3, #12
 8004072:	7812      	ldrb	r2, [r2, #0]
 8004074:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407a:	1c5a      	adds	r2, r3, #1
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004084:	b29b      	uxth	r3, r3
 8004086:	3b01      	subs	r3, #1
 8004088:	b29a      	uxth	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b01      	cmp	r3, #1
 800409e:	d119      	bne.n	80040d4 <HAL_SPI_TransmitReceive+0x2b6>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d014      	beq.n	80040d4 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	b2d2      	uxtb	r2, r2
 80040b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040d0:	2301      	movs	r3, #1
 80040d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040d4:	f7fd fde4 	bl	8001ca0 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d803      	bhi.n	80040ec <HAL_SPI_TransmitReceive+0x2ce>
 80040e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ea:	d102      	bne.n	80040f2 <HAL_SPI_TransmitReceive+0x2d4>
 80040ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d107      	bne.n	8004102 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004100:	e033      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004106:	b29b      	uxth	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d19e      	bne.n	800404a <HAL_SPI_TransmitReceive+0x22c>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d199      	bne.n	800404a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004118:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 f90a 	bl	8004334 <SPI_EndRxTxTransaction>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d006      	beq.n	8004134 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004132:	e01a      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	617b      	str	r3, [r7, #20]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004160:	e003      	b.n	800416a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004172:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004176:	4618      	mov	r0, r3
 8004178:	3730      	adds	r7, #48	; 0x30
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b088      	sub	sp, #32
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	603b      	str	r3, [r7, #0]
 800418c:	4613      	mov	r3, r2
 800418e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004190:	f7fd fd86 	bl	8001ca0 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	4413      	add	r3, r2
 800419e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041a0:	f7fd fd7e 	bl	8001ca0 <HAL_GetTick>
 80041a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80041a6:	4b39      	ldr	r3, [pc, #228]	; (800428c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	015b      	lsls	r3, r3, #5
 80041ac:	0d1b      	lsrs	r3, r3, #20
 80041ae:	69fa      	ldr	r2, [r7, #28]
 80041b0:	fb02 f303 	mul.w	r3, r2, r3
 80041b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041b6:	e054      	b.n	8004262 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041be:	d050      	beq.n	8004262 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041c0:	f7fd fd6e 	bl	8001ca0 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	69fa      	ldr	r2, [r7, #28]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d902      	bls.n	80041d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d13d      	bne.n	8004252 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ee:	d111      	bne.n	8004214 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041f8:	d004      	beq.n	8004204 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004202:	d107      	bne.n	8004214 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004212:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800421c:	d10f      	bne.n	800423e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800423c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e017      	b.n	8004282 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	3b01      	subs	r3, #1
 8004260:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	4013      	ands	r3, r2
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	429a      	cmp	r2, r3
 8004270:	bf0c      	ite	eq
 8004272:	2301      	moveq	r3, #1
 8004274:	2300      	movne	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	461a      	mov	r2, r3
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	429a      	cmp	r2, r3
 800427e:	d19b      	bne.n	80041b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3720      	adds	r7, #32
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000010 	.word	0x20000010

08004290 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042a4:	d111      	bne.n	80042ca <SPI_EndRxTransaction+0x3a>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ae:	d004      	beq.n	80042ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b8:	d107      	bne.n	80042ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042c8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d2:	d117      	bne.n	8004304 <SPI_EndRxTransaction+0x74>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042dc:	d112      	bne.n	8004304 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2200      	movs	r2, #0
 80042e6:	2101      	movs	r1, #1
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f7ff ff49 	bl	8004180 <SPI_WaitFlagStateUntilTimeout>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d01a      	beq.n	800432a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f8:	f043 0220 	orr.w	r2, r3, #32
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e013      	b.n	800432c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2200      	movs	r2, #0
 800430c:	2180      	movs	r1, #128	; 0x80
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f7ff ff36 	bl	8004180 <SPI_WaitFlagStateUntilTimeout>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d007      	beq.n	800432a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800431e:	f043 0220 	orr.w	r2, r3, #32
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e000      	b.n	800432c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	4618      	mov	r0, r3
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af02      	add	r7, sp, #8
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2200      	movs	r2, #0
 8004348:	2180      	movs	r1, #128	; 0x80
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f7ff ff18 	bl	8004180 <SPI_WaitFlagStateUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d007      	beq.n	8004366 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435a:	f043 0220 	orr.w	r2, r3, #32
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e000      	b.n	8004368 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e042      	b.n	8004408 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fd faee 	bl	8001978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2224      	movs	r2, #36	; 0x24
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68da      	ldr	r2, [r3, #12]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f91d 	bl	80045f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	691a      	ldr	r2, [r3, #16]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695a      	ldr	r2, [r3, #20]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08a      	sub	sp, #40	; 0x28
 8004414:	af02      	add	r7, sp, #8
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	603b      	str	r3, [r7, #0]
 800441c:	4613      	mov	r3, r2
 800441e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b20      	cmp	r3, #32
 800442e:	d16d      	bne.n	800450c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <HAL_UART_Transmit+0x2c>
 8004436:	88fb      	ldrh	r3, [r7, #6]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e066      	b.n	800450e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2221      	movs	r2, #33	; 0x21
 800444a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800444e:	f7fd fc27 	bl	8001ca0 <HAL_GetTick>
 8004452:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	88fa      	ldrh	r2, [r7, #6]
 8004458:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	88fa      	ldrh	r2, [r7, #6]
 800445e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004468:	d108      	bne.n	800447c <HAL_UART_Transmit+0x6c>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d104      	bne.n	800447c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004472:	2300      	movs	r3, #0
 8004474:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	61bb      	str	r3, [r7, #24]
 800447a:	e003      	b.n	8004484 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004484:	e02a      	b.n	80044dc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2200      	movs	r2, #0
 800448e:	2180      	movs	r1, #128	; 0x80
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f840 	bl	8004516 <UART_WaitOnFlagUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e036      	b.n	800450e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10b      	bne.n	80044be <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	3302      	adds	r3, #2
 80044ba:	61bb      	str	r3, [r7, #24]
 80044bc:	e007      	b.n	80044ce <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	781a      	ldrb	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	3301      	adds	r3, #1
 80044cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1cf      	bne.n	8004486 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	2200      	movs	r2, #0
 80044ee:	2140      	movs	r1, #64	; 0x40
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f810 	bl	8004516 <UART_WaitOnFlagUntilTimeout>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e006      	b.n	800450e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	e000      	b.n	800450e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800450c:	2302      	movs	r3, #2
  }
}
 800450e:	4618      	mov	r0, r3
 8004510:	3720      	adds	r7, #32
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b090      	sub	sp, #64	; 0x40
 800451a:	af00      	add	r7, sp, #0
 800451c:	60f8      	str	r0, [r7, #12]
 800451e:	60b9      	str	r1, [r7, #8]
 8004520:	603b      	str	r3, [r7, #0]
 8004522:	4613      	mov	r3, r2
 8004524:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004526:	e050      	b.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800452a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452e:	d04c      	beq.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004532:	2b00      	cmp	r3, #0
 8004534:	d007      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0x30>
 8004536:	f7fd fbb3 	bl	8001ca0 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004542:	429a      	cmp	r2, r3
 8004544:	d241      	bcs.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004550:	e853 3f00 	ldrex	r3, [r3]
 8004554:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800455c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004566:	637a      	str	r2, [r7, #52]	; 0x34
 8004568:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800456c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e5      	bne.n	8004546 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3314      	adds	r3, #20
 8004580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	e853 3f00 	ldrex	r3, [r3]
 8004588:	613b      	str	r3, [r7, #16]
   return(result);
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	f023 0301 	bic.w	r3, r3, #1
 8004590:	63bb      	str	r3, [r7, #56]	; 0x38
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3314      	adds	r3, #20
 8004598:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800459a:	623a      	str	r2, [r7, #32]
 800459c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459e:	69f9      	ldr	r1, [r7, #28]
 80045a0:	6a3a      	ldr	r2, [r7, #32]
 80045a2:	e841 2300 	strex	r3, r2, [r1]
 80045a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1e5      	bne.n	800457a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e00f      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	4013      	ands	r3, r2
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	bf0c      	ite	eq
 80045da:	2301      	moveq	r3, #1
 80045dc:	2300      	movne	r3, #0
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	461a      	mov	r2, r3
 80045e2:	79fb      	ldrb	r3, [r7, #7]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d09f      	beq.n	8004528 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3740      	adds	r7, #64	; 0x40
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	4313      	orrs	r3, r2
 8004622:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800462e:	f023 030c 	bic.w	r3, r3, #12
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6812      	ldr	r2, [r2, #0]
 8004636:	68b9      	ldr	r1, [r7, #8]
 8004638:	430b      	orrs	r3, r1
 800463a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	699a      	ldr	r2, [r3, #24]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a2c      	ldr	r2, [pc, #176]	; (8004708 <UART_SetConfig+0x114>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d103      	bne.n	8004664 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800465c:	f7fe ff62 	bl	8003524 <HAL_RCC_GetPCLK2Freq>
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	e002      	b.n	800466a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004664:	f7fe ff4a 	bl	80034fc <HAL_RCC_GetPCLK1Freq>
 8004668:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4613      	mov	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	009a      	lsls	r2, r3, #2
 8004674:	441a      	add	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004680:	4a22      	ldr	r2, [pc, #136]	; (800470c <UART_SetConfig+0x118>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	0119      	lsls	r1, r3, #4
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4613      	mov	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4413      	add	r3, r2
 8004692:	009a      	lsls	r2, r3, #2
 8004694:	441a      	add	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	fbb2 f2f3 	udiv	r2, r2, r3
 80046a0:	4b1a      	ldr	r3, [pc, #104]	; (800470c <UART_SetConfig+0x118>)
 80046a2:	fba3 0302 	umull	r0, r3, r3, r2
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	2064      	movs	r0, #100	; 0x64
 80046aa:	fb00 f303 	mul.w	r3, r0, r3
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	011b      	lsls	r3, r3, #4
 80046b2:	3332      	adds	r3, #50	; 0x32
 80046b4:	4a15      	ldr	r2, [pc, #84]	; (800470c <UART_SetConfig+0x118>)
 80046b6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ba:	095b      	lsrs	r3, r3, #5
 80046bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046c0:	4419      	add	r1, r3
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4613      	mov	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	009a      	lsls	r2, r3, #2
 80046cc:	441a      	add	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80046d8:	4b0c      	ldr	r3, [pc, #48]	; (800470c <UART_SetConfig+0x118>)
 80046da:	fba3 0302 	umull	r0, r3, r3, r2
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	2064      	movs	r0, #100	; 0x64
 80046e2:	fb00 f303 	mul.w	r3, r0, r3
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	3332      	adds	r3, #50	; 0x32
 80046ec:	4a07      	ldr	r2, [pc, #28]	; (800470c <UART_SetConfig+0x118>)
 80046ee:	fba2 2303 	umull	r2, r3, r2, r3
 80046f2:	095b      	lsrs	r3, r3, #5
 80046f4:	f003 020f 	and.w	r2, r3, #15
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	440a      	add	r2, r1
 80046fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004700:	bf00      	nop
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40013800 	.word	0x40013800
 800470c:	51eb851f 	.word	0x51eb851f

08004710 <siprintf>:
 8004710:	b40e      	push	{r1, r2, r3}
 8004712:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004716:	b500      	push	{lr}
 8004718:	b09c      	sub	sp, #112	; 0x70
 800471a:	ab1d      	add	r3, sp, #116	; 0x74
 800471c:	9002      	str	r0, [sp, #8]
 800471e:	9006      	str	r0, [sp, #24]
 8004720:	9107      	str	r1, [sp, #28]
 8004722:	9104      	str	r1, [sp, #16]
 8004724:	4808      	ldr	r0, [pc, #32]	; (8004748 <siprintf+0x38>)
 8004726:	4909      	ldr	r1, [pc, #36]	; (800474c <siprintf+0x3c>)
 8004728:	f853 2b04 	ldr.w	r2, [r3], #4
 800472c:	9105      	str	r1, [sp, #20]
 800472e:	6800      	ldr	r0, [r0, #0]
 8004730:	a902      	add	r1, sp, #8
 8004732:	9301      	str	r3, [sp, #4]
 8004734:	f000 f99c 	bl	8004a70 <_svfiprintf_r>
 8004738:	2200      	movs	r2, #0
 800473a:	9b02      	ldr	r3, [sp, #8]
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	b01c      	add	sp, #112	; 0x70
 8004740:	f85d eb04 	ldr.w	lr, [sp], #4
 8004744:	b003      	add	sp, #12
 8004746:	4770      	bx	lr
 8004748:	20000068 	.word	0x20000068
 800474c:	ffff0208 	.word	0xffff0208

08004750 <memset>:
 8004750:	4603      	mov	r3, r0
 8004752:	4402      	add	r2, r0
 8004754:	4293      	cmp	r3, r2
 8004756:	d100      	bne.n	800475a <memset+0xa>
 8004758:	4770      	bx	lr
 800475a:	f803 1b01 	strb.w	r1, [r3], #1
 800475e:	e7f9      	b.n	8004754 <memset+0x4>

08004760 <__errno>:
 8004760:	4b01      	ldr	r3, [pc, #4]	; (8004768 <__errno+0x8>)
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	20000068 	.word	0x20000068

0800476c <__libc_init_array>:
 800476c:	b570      	push	{r4, r5, r6, lr}
 800476e:	2600      	movs	r6, #0
 8004770:	4d0c      	ldr	r5, [pc, #48]	; (80047a4 <__libc_init_array+0x38>)
 8004772:	4c0d      	ldr	r4, [pc, #52]	; (80047a8 <__libc_init_array+0x3c>)
 8004774:	1b64      	subs	r4, r4, r5
 8004776:	10a4      	asrs	r4, r4, #2
 8004778:	42a6      	cmp	r6, r4
 800477a:	d109      	bne.n	8004790 <__libc_init_array+0x24>
 800477c:	f000 fc7a 	bl	8005074 <_init>
 8004780:	2600      	movs	r6, #0
 8004782:	4d0a      	ldr	r5, [pc, #40]	; (80047ac <__libc_init_array+0x40>)
 8004784:	4c0a      	ldr	r4, [pc, #40]	; (80047b0 <__libc_init_array+0x44>)
 8004786:	1b64      	subs	r4, r4, r5
 8004788:	10a4      	asrs	r4, r4, #2
 800478a:	42a6      	cmp	r6, r4
 800478c:	d105      	bne.n	800479a <__libc_init_array+0x2e>
 800478e:	bd70      	pop	{r4, r5, r6, pc}
 8004790:	f855 3b04 	ldr.w	r3, [r5], #4
 8004794:	4798      	blx	r3
 8004796:	3601      	adds	r6, #1
 8004798:	e7ee      	b.n	8004778 <__libc_init_array+0xc>
 800479a:	f855 3b04 	ldr.w	r3, [r5], #4
 800479e:	4798      	blx	r3
 80047a0:	3601      	adds	r6, #1
 80047a2:	e7f2      	b.n	800478a <__libc_init_array+0x1e>
 80047a4:	080056b4 	.word	0x080056b4
 80047a8:	080056b4 	.word	0x080056b4
 80047ac:	080056b4 	.word	0x080056b4
 80047b0:	080056b8 	.word	0x080056b8

080047b4 <__retarget_lock_acquire_recursive>:
 80047b4:	4770      	bx	lr

080047b6 <__retarget_lock_release_recursive>:
 80047b6:	4770      	bx	lr

080047b8 <memcpy>:
 80047b8:	440a      	add	r2, r1
 80047ba:	4291      	cmp	r1, r2
 80047bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80047c0:	d100      	bne.n	80047c4 <memcpy+0xc>
 80047c2:	4770      	bx	lr
 80047c4:	b510      	push	{r4, lr}
 80047c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ca:	4291      	cmp	r1, r2
 80047cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047d0:	d1f9      	bne.n	80047c6 <memcpy+0xe>
 80047d2:	bd10      	pop	{r4, pc}

080047d4 <_free_r>:
 80047d4:	b538      	push	{r3, r4, r5, lr}
 80047d6:	4605      	mov	r5, r0
 80047d8:	2900      	cmp	r1, #0
 80047da:	d040      	beq.n	800485e <_free_r+0x8a>
 80047dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047e0:	1f0c      	subs	r4, r1, #4
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	bfb8      	it	lt
 80047e6:	18e4      	addlt	r4, r4, r3
 80047e8:	f000 f8dc 	bl	80049a4 <__malloc_lock>
 80047ec:	4a1c      	ldr	r2, [pc, #112]	; (8004860 <_free_r+0x8c>)
 80047ee:	6813      	ldr	r3, [r2, #0]
 80047f0:	b933      	cbnz	r3, 8004800 <_free_r+0x2c>
 80047f2:	6063      	str	r3, [r4, #4]
 80047f4:	6014      	str	r4, [r2, #0]
 80047f6:	4628      	mov	r0, r5
 80047f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047fc:	f000 b8d8 	b.w	80049b0 <__malloc_unlock>
 8004800:	42a3      	cmp	r3, r4
 8004802:	d908      	bls.n	8004816 <_free_r+0x42>
 8004804:	6820      	ldr	r0, [r4, #0]
 8004806:	1821      	adds	r1, r4, r0
 8004808:	428b      	cmp	r3, r1
 800480a:	bf01      	itttt	eq
 800480c:	6819      	ldreq	r1, [r3, #0]
 800480e:	685b      	ldreq	r3, [r3, #4]
 8004810:	1809      	addeq	r1, r1, r0
 8004812:	6021      	streq	r1, [r4, #0]
 8004814:	e7ed      	b.n	80047f2 <_free_r+0x1e>
 8004816:	461a      	mov	r2, r3
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	b10b      	cbz	r3, 8004820 <_free_r+0x4c>
 800481c:	42a3      	cmp	r3, r4
 800481e:	d9fa      	bls.n	8004816 <_free_r+0x42>
 8004820:	6811      	ldr	r1, [r2, #0]
 8004822:	1850      	adds	r0, r2, r1
 8004824:	42a0      	cmp	r0, r4
 8004826:	d10b      	bne.n	8004840 <_free_r+0x6c>
 8004828:	6820      	ldr	r0, [r4, #0]
 800482a:	4401      	add	r1, r0
 800482c:	1850      	adds	r0, r2, r1
 800482e:	4283      	cmp	r3, r0
 8004830:	6011      	str	r1, [r2, #0]
 8004832:	d1e0      	bne.n	80047f6 <_free_r+0x22>
 8004834:	6818      	ldr	r0, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	4408      	add	r0, r1
 800483a:	6010      	str	r0, [r2, #0]
 800483c:	6053      	str	r3, [r2, #4]
 800483e:	e7da      	b.n	80047f6 <_free_r+0x22>
 8004840:	d902      	bls.n	8004848 <_free_r+0x74>
 8004842:	230c      	movs	r3, #12
 8004844:	602b      	str	r3, [r5, #0]
 8004846:	e7d6      	b.n	80047f6 <_free_r+0x22>
 8004848:	6820      	ldr	r0, [r4, #0]
 800484a:	1821      	adds	r1, r4, r0
 800484c:	428b      	cmp	r3, r1
 800484e:	bf01      	itttt	eq
 8004850:	6819      	ldreq	r1, [r3, #0]
 8004852:	685b      	ldreq	r3, [r3, #4]
 8004854:	1809      	addeq	r1, r1, r0
 8004856:	6021      	streq	r1, [r4, #0]
 8004858:	6063      	str	r3, [r4, #4]
 800485a:	6054      	str	r4, [r2, #4]
 800485c:	e7cb      	b.n	80047f6 <_free_r+0x22>
 800485e:	bd38      	pop	{r3, r4, r5, pc}
 8004860:	200003ec 	.word	0x200003ec

08004864 <sbrk_aligned>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	4e0e      	ldr	r6, [pc, #56]	; (80048a0 <sbrk_aligned+0x3c>)
 8004868:	460c      	mov	r4, r1
 800486a:	6831      	ldr	r1, [r6, #0]
 800486c:	4605      	mov	r5, r0
 800486e:	b911      	cbnz	r1, 8004876 <sbrk_aligned+0x12>
 8004870:	f000 fbaa 	bl	8004fc8 <_sbrk_r>
 8004874:	6030      	str	r0, [r6, #0]
 8004876:	4621      	mov	r1, r4
 8004878:	4628      	mov	r0, r5
 800487a:	f000 fba5 	bl	8004fc8 <_sbrk_r>
 800487e:	1c43      	adds	r3, r0, #1
 8004880:	d00a      	beq.n	8004898 <sbrk_aligned+0x34>
 8004882:	1cc4      	adds	r4, r0, #3
 8004884:	f024 0403 	bic.w	r4, r4, #3
 8004888:	42a0      	cmp	r0, r4
 800488a:	d007      	beq.n	800489c <sbrk_aligned+0x38>
 800488c:	1a21      	subs	r1, r4, r0
 800488e:	4628      	mov	r0, r5
 8004890:	f000 fb9a 	bl	8004fc8 <_sbrk_r>
 8004894:	3001      	adds	r0, #1
 8004896:	d101      	bne.n	800489c <sbrk_aligned+0x38>
 8004898:	f04f 34ff 	mov.w	r4, #4294967295
 800489c:	4620      	mov	r0, r4
 800489e:	bd70      	pop	{r4, r5, r6, pc}
 80048a0:	200003f0 	.word	0x200003f0

080048a4 <_malloc_r>:
 80048a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048a8:	1ccd      	adds	r5, r1, #3
 80048aa:	f025 0503 	bic.w	r5, r5, #3
 80048ae:	3508      	adds	r5, #8
 80048b0:	2d0c      	cmp	r5, #12
 80048b2:	bf38      	it	cc
 80048b4:	250c      	movcc	r5, #12
 80048b6:	2d00      	cmp	r5, #0
 80048b8:	4607      	mov	r7, r0
 80048ba:	db01      	blt.n	80048c0 <_malloc_r+0x1c>
 80048bc:	42a9      	cmp	r1, r5
 80048be:	d905      	bls.n	80048cc <_malloc_r+0x28>
 80048c0:	230c      	movs	r3, #12
 80048c2:	2600      	movs	r6, #0
 80048c4:	603b      	str	r3, [r7, #0]
 80048c6:	4630      	mov	r0, r6
 80048c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80049a0 <_malloc_r+0xfc>
 80048d0:	f000 f868 	bl	80049a4 <__malloc_lock>
 80048d4:	f8d8 3000 	ldr.w	r3, [r8]
 80048d8:	461c      	mov	r4, r3
 80048da:	bb5c      	cbnz	r4, 8004934 <_malloc_r+0x90>
 80048dc:	4629      	mov	r1, r5
 80048de:	4638      	mov	r0, r7
 80048e0:	f7ff ffc0 	bl	8004864 <sbrk_aligned>
 80048e4:	1c43      	adds	r3, r0, #1
 80048e6:	4604      	mov	r4, r0
 80048e8:	d155      	bne.n	8004996 <_malloc_r+0xf2>
 80048ea:	f8d8 4000 	ldr.w	r4, [r8]
 80048ee:	4626      	mov	r6, r4
 80048f0:	2e00      	cmp	r6, #0
 80048f2:	d145      	bne.n	8004980 <_malloc_r+0xdc>
 80048f4:	2c00      	cmp	r4, #0
 80048f6:	d048      	beq.n	800498a <_malloc_r+0xe6>
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	4631      	mov	r1, r6
 80048fc:	4638      	mov	r0, r7
 80048fe:	eb04 0903 	add.w	r9, r4, r3
 8004902:	f000 fb61 	bl	8004fc8 <_sbrk_r>
 8004906:	4581      	cmp	r9, r0
 8004908:	d13f      	bne.n	800498a <_malloc_r+0xe6>
 800490a:	6821      	ldr	r1, [r4, #0]
 800490c:	4638      	mov	r0, r7
 800490e:	1a6d      	subs	r5, r5, r1
 8004910:	4629      	mov	r1, r5
 8004912:	f7ff ffa7 	bl	8004864 <sbrk_aligned>
 8004916:	3001      	adds	r0, #1
 8004918:	d037      	beq.n	800498a <_malloc_r+0xe6>
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	442b      	add	r3, r5
 800491e:	6023      	str	r3, [r4, #0]
 8004920:	f8d8 3000 	ldr.w	r3, [r8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d038      	beq.n	800499a <_malloc_r+0xf6>
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	42a2      	cmp	r2, r4
 800492c:	d12b      	bne.n	8004986 <_malloc_r+0xe2>
 800492e:	2200      	movs	r2, #0
 8004930:	605a      	str	r2, [r3, #4]
 8004932:	e00f      	b.n	8004954 <_malloc_r+0xb0>
 8004934:	6822      	ldr	r2, [r4, #0]
 8004936:	1b52      	subs	r2, r2, r5
 8004938:	d41f      	bmi.n	800497a <_malloc_r+0xd6>
 800493a:	2a0b      	cmp	r2, #11
 800493c:	d917      	bls.n	800496e <_malloc_r+0xca>
 800493e:	1961      	adds	r1, r4, r5
 8004940:	42a3      	cmp	r3, r4
 8004942:	6025      	str	r5, [r4, #0]
 8004944:	bf18      	it	ne
 8004946:	6059      	strne	r1, [r3, #4]
 8004948:	6863      	ldr	r3, [r4, #4]
 800494a:	bf08      	it	eq
 800494c:	f8c8 1000 	streq.w	r1, [r8]
 8004950:	5162      	str	r2, [r4, r5]
 8004952:	604b      	str	r3, [r1, #4]
 8004954:	4638      	mov	r0, r7
 8004956:	f104 060b 	add.w	r6, r4, #11
 800495a:	f000 f829 	bl	80049b0 <__malloc_unlock>
 800495e:	f026 0607 	bic.w	r6, r6, #7
 8004962:	1d23      	adds	r3, r4, #4
 8004964:	1af2      	subs	r2, r6, r3
 8004966:	d0ae      	beq.n	80048c6 <_malloc_r+0x22>
 8004968:	1b9b      	subs	r3, r3, r6
 800496a:	50a3      	str	r3, [r4, r2]
 800496c:	e7ab      	b.n	80048c6 <_malloc_r+0x22>
 800496e:	42a3      	cmp	r3, r4
 8004970:	6862      	ldr	r2, [r4, #4]
 8004972:	d1dd      	bne.n	8004930 <_malloc_r+0x8c>
 8004974:	f8c8 2000 	str.w	r2, [r8]
 8004978:	e7ec      	b.n	8004954 <_malloc_r+0xb0>
 800497a:	4623      	mov	r3, r4
 800497c:	6864      	ldr	r4, [r4, #4]
 800497e:	e7ac      	b.n	80048da <_malloc_r+0x36>
 8004980:	4634      	mov	r4, r6
 8004982:	6876      	ldr	r6, [r6, #4]
 8004984:	e7b4      	b.n	80048f0 <_malloc_r+0x4c>
 8004986:	4613      	mov	r3, r2
 8004988:	e7cc      	b.n	8004924 <_malloc_r+0x80>
 800498a:	230c      	movs	r3, #12
 800498c:	4638      	mov	r0, r7
 800498e:	603b      	str	r3, [r7, #0]
 8004990:	f000 f80e 	bl	80049b0 <__malloc_unlock>
 8004994:	e797      	b.n	80048c6 <_malloc_r+0x22>
 8004996:	6025      	str	r5, [r4, #0]
 8004998:	e7dc      	b.n	8004954 <_malloc_r+0xb0>
 800499a:	605b      	str	r3, [r3, #4]
 800499c:	deff      	udf	#255	; 0xff
 800499e:	bf00      	nop
 80049a0:	200003ec 	.word	0x200003ec

080049a4 <__malloc_lock>:
 80049a4:	4801      	ldr	r0, [pc, #4]	; (80049ac <__malloc_lock+0x8>)
 80049a6:	f7ff bf05 	b.w	80047b4 <__retarget_lock_acquire_recursive>
 80049aa:	bf00      	nop
 80049ac:	200003e8 	.word	0x200003e8

080049b0 <__malloc_unlock>:
 80049b0:	4801      	ldr	r0, [pc, #4]	; (80049b8 <__malloc_unlock+0x8>)
 80049b2:	f7ff bf00 	b.w	80047b6 <__retarget_lock_release_recursive>
 80049b6:	bf00      	nop
 80049b8:	200003e8 	.word	0x200003e8

080049bc <__ssputs_r>:
 80049bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049c0:	461f      	mov	r7, r3
 80049c2:	688e      	ldr	r6, [r1, #8]
 80049c4:	4682      	mov	sl, r0
 80049c6:	42be      	cmp	r6, r7
 80049c8:	460c      	mov	r4, r1
 80049ca:	4690      	mov	r8, r2
 80049cc:	680b      	ldr	r3, [r1, #0]
 80049ce:	d82c      	bhi.n	8004a2a <__ssputs_r+0x6e>
 80049d0:	898a      	ldrh	r2, [r1, #12]
 80049d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049d6:	d026      	beq.n	8004a26 <__ssputs_r+0x6a>
 80049d8:	6965      	ldr	r5, [r4, #20]
 80049da:	6909      	ldr	r1, [r1, #16]
 80049dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049e0:	eba3 0901 	sub.w	r9, r3, r1
 80049e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80049e8:	1c7b      	adds	r3, r7, #1
 80049ea:	444b      	add	r3, r9
 80049ec:	106d      	asrs	r5, r5, #1
 80049ee:	429d      	cmp	r5, r3
 80049f0:	bf38      	it	cc
 80049f2:	461d      	movcc	r5, r3
 80049f4:	0553      	lsls	r3, r2, #21
 80049f6:	d527      	bpl.n	8004a48 <__ssputs_r+0x8c>
 80049f8:	4629      	mov	r1, r5
 80049fa:	f7ff ff53 	bl	80048a4 <_malloc_r>
 80049fe:	4606      	mov	r6, r0
 8004a00:	b360      	cbz	r0, 8004a5c <__ssputs_r+0xa0>
 8004a02:	464a      	mov	r2, r9
 8004a04:	6921      	ldr	r1, [r4, #16]
 8004a06:	f7ff fed7 	bl	80047b8 <memcpy>
 8004a0a:	89a3      	ldrh	r3, [r4, #12]
 8004a0c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a14:	81a3      	strh	r3, [r4, #12]
 8004a16:	6126      	str	r6, [r4, #16]
 8004a18:	444e      	add	r6, r9
 8004a1a:	6026      	str	r6, [r4, #0]
 8004a1c:	463e      	mov	r6, r7
 8004a1e:	6165      	str	r5, [r4, #20]
 8004a20:	eba5 0509 	sub.w	r5, r5, r9
 8004a24:	60a5      	str	r5, [r4, #8]
 8004a26:	42be      	cmp	r6, r7
 8004a28:	d900      	bls.n	8004a2c <__ssputs_r+0x70>
 8004a2a:	463e      	mov	r6, r7
 8004a2c:	4632      	mov	r2, r6
 8004a2e:	4641      	mov	r1, r8
 8004a30:	6820      	ldr	r0, [r4, #0]
 8004a32:	f000 faaf 	bl	8004f94 <memmove>
 8004a36:	2000      	movs	r0, #0
 8004a38:	68a3      	ldr	r3, [r4, #8]
 8004a3a:	1b9b      	subs	r3, r3, r6
 8004a3c:	60a3      	str	r3, [r4, #8]
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	4433      	add	r3, r6
 8004a42:	6023      	str	r3, [r4, #0]
 8004a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a48:	462a      	mov	r2, r5
 8004a4a:	f000 fadb 	bl	8005004 <_realloc_r>
 8004a4e:	4606      	mov	r6, r0
 8004a50:	2800      	cmp	r0, #0
 8004a52:	d1e0      	bne.n	8004a16 <__ssputs_r+0x5a>
 8004a54:	4650      	mov	r0, sl
 8004a56:	6921      	ldr	r1, [r4, #16]
 8004a58:	f7ff febc 	bl	80047d4 <_free_r>
 8004a5c:	230c      	movs	r3, #12
 8004a5e:	f8ca 3000 	str.w	r3, [sl]
 8004a62:	89a3      	ldrh	r3, [r4, #12]
 8004a64:	f04f 30ff 	mov.w	r0, #4294967295
 8004a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a6c:	81a3      	strh	r3, [r4, #12]
 8004a6e:	e7e9      	b.n	8004a44 <__ssputs_r+0x88>

08004a70 <_svfiprintf_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	4698      	mov	r8, r3
 8004a76:	898b      	ldrh	r3, [r1, #12]
 8004a78:	4607      	mov	r7, r0
 8004a7a:	061b      	lsls	r3, r3, #24
 8004a7c:	460d      	mov	r5, r1
 8004a7e:	4614      	mov	r4, r2
 8004a80:	b09d      	sub	sp, #116	; 0x74
 8004a82:	d50e      	bpl.n	8004aa2 <_svfiprintf_r+0x32>
 8004a84:	690b      	ldr	r3, [r1, #16]
 8004a86:	b963      	cbnz	r3, 8004aa2 <_svfiprintf_r+0x32>
 8004a88:	2140      	movs	r1, #64	; 0x40
 8004a8a:	f7ff ff0b 	bl	80048a4 <_malloc_r>
 8004a8e:	6028      	str	r0, [r5, #0]
 8004a90:	6128      	str	r0, [r5, #16]
 8004a92:	b920      	cbnz	r0, 8004a9e <_svfiprintf_r+0x2e>
 8004a94:	230c      	movs	r3, #12
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	e0d0      	b.n	8004c40 <_svfiprintf_r+0x1d0>
 8004a9e:	2340      	movs	r3, #64	; 0x40
 8004aa0:	616b      	str	r3, [r5, #20]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa6:	2320      	movs	r3, #32
 8004aa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004aac:	2330      	movs	r3, #48	; 0x30
 8004aae:	f04f 0901 	mov.w	r9, #1
 8004ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ab6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004c58 <_svfiprintf_r+0x1e8>
 8004aba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004abe:	4623      	mov	r3, r4
 8004ac0:	469a      	mov	sl, r3
 8004ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ac6:	b10a      	cbz	r2, 8004acc <_svfiprintf_r+0x5c>
 8004ac8:	2a25      	cmp	r2, #37	; 0x25
 8004aca:	d1f9      	bne.n	8004ac0 <_svfiprintf_r+0x50>
 8004acc:	ebba 0b04 	subs.w	fp, sl, r4
 8004ad0:	d00b      	beq.n	8004aea <_svfiprintf_r+0x7a>
 8004ad2:	465b      	mov	r3, fp
 8004ad4:	4622      	mov	r2, r4
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	4638      	mov	r0, r7
 8004ada:	f7ff ff6f 	bl	80049bc <__ssputs_r>
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f000 80a9 	beq.w	8004c36 <_svfiprintf_r+0x1c6>
 8004ae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ae6:	445a      	add	r2, fp
 8004ae8:	9209      	str	r2, [sp, #36]	; 0x24
 8004aea:	f89a 3000 	ldrb.w	r3, [sl]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 80a1 	beq.w	8004c36 <_svfiprintf_r+0x1c6>
 8004af4:	2300      	movs	r3, #0
 8004af6:	f04f 32ff 	mov.w	r2, #4294967295
 8004afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004afe:	f10a 0a01 	add.w	sl, sl, #1
 8004b02:	9304      	str	r3, [sp, #16]
 8004b04:	9307      	str	r3, [sp, #28]
 8004b06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b0a:	931a      	str	r3, [sp, #104]	; 0x68
 8004b0c:	4654      	mov	r4, sl
 8004b0e:	2205      	movs	r2, #5
 8004b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b14:	4850      	ldr	r0, [pc, #320]	; (8004c58 <_svfiprintf_r+0x1e8>)
 8004b16:	f000 fa67 	bl	8004fe8 <memchr>
 8004b1a:	9a04      	ldr	r2, [sp, #16]
 8004b1c:	b9d8      	cbnz	r0, 8004b56 <_svfiprintf_r+0xe6>
 8004b1e:	06d0      	lsls	r0, r2, #27
 8004b20:	bf44      	itt	mi
 8004b22:	2320      	movmi	r3, #32
 8004b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b28:	0711      	lsls	r1, r2, #28
 8004b2a:	bf44      	itt	mi
 8004b2c:	232b      	movmi	r3, #43	; 0x2b
 8004b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b32:	f89a 3000 	ldrb.w	r3, [sl]
 8004b36:	2b2a      	cmp	r3, #42	; 0x2a
 8004b38:	d015      	beq.n	8004b66 <_svfiprintf_r+0xf6>
 8004b3a:	4654      	mov	r4, sl
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	f04f 0c0a 	mov.w	ip, #10
 8004b42:	9a07      	ldr	r2, [sp, #28]
 8004b44:	4621      	mov	r1, r4
 8004b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b4a:	3b30      	subs	r3, #48	; 0x30
 8004b4c:	2b09      	cmp	r3, #9
 8004b4e:	d94d      	bls.n	8004bec <_svfiprintf_r+0x17c>
 8004b50:	b1b0      	cbz	r0, 8004b80 <_svfiprintf_r+0x110>
 8004b52:	9207      	str	r2, [sp, #28]
 8004b54:	e014      	b.n	8004b80 <_svfiprintf_r+0x110>
 8004b56:	eba0 0308 	sub.w	r3, r0, r8
 8004b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	46a2      	mov	sl, r4
 8004b62:	9304      	str	r3, [sp, #16]
 8004b64:	e7d2      	b.n	8004b0c <_svfiprintf_r+0x9c>
 8004b66:	9b03      	ldr	r3, [sp, #12]
 8004b68:	1d19      	adds	r1, r3, #4
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	9103      	str	r1, [sp, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	bfbb      	ittet	lt
 8004b72:	425b      	neglt	r3, r3
 8004b74:	f042 0202 	orrlt.w	r2, r2, #2
 8004b78:	9307      	strge	r3, [sp, #28]
 8004b7a:	9307      	strlt	r3, [sp, #28]
 8004b7c:	bfb8      	it	lt
 8004b7e:	9204      	strlt	r2, [sp, #16]
 8004b80:	7823      	ldrb	r3, [r4, #0]
 8004b82:	2b2e      	cmp	r3, #46	; 0x2e
 8004b84:	d10c      	bne.n	8004ba0 <_svfiprintf_r+0x130>
 8004b86:	7863      	ldrb	r3, [r4, #1]
 8004b88:	2b2a      	cmp	r3, #42	; 0x2a
 8004b8a:	d134      	bne.n	8004bf6 <_svfiprintf_r+0x186>
 8004b8c:	9b03      	ldr	r3, [sp, #12]
 8004b8e:	3402      	adds	r4, #2
 8004b90:	1d1a      	adds	r2, r3, #4
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	9203      	str	r2, [sp, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb8      	it	lt
 8004b9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b9e:	9305      	str	r3, [sp, #20]
 8004ba0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8004c5c <_svfiprintf_r+0x1ec>
 8004ba4:	2203      	movs	r2, #3
 8004ba6:	4650      	mov	r0, sl
 8004ba8:	7821      	ldrb	r1, [r4, #0]
 8004baa:	f000 fa1d 	bl	8004fe8 <memchr>
 8004bae:	b138      	cbz	r0, 8004bc0 <_svfiprintf_r+0x150>
 8004bb0:	2240      	movs	r2, #64	; 0x40
 8004bb2:	9b04      	ldr	r3, [sp, #16]
 8004bb4:	eba0 000a 	sub.w	r0, r0, sl
 8004bb8:	4082      	lsls	r2, r0
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	3401      	adds	r4, #1
 8004bbe:	9304      	str	r3, [sp, #16]
 8004bc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bc4:	2206      	movs	r2, #6
 8004bc6:	4826      	ldr	r0, [pc, #152]	; (8004c60 <_svfiprintf_r+0x1f0>)
 8004bc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bcc:	f000 fa0c 	bl	8004fe8 <memchr>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	d038      	beq.n	8004c46 <_svfiprintf_r+0x1d6>
 8004bd4:	4b23      	ldr	r3, [pc, #140]	; (8004c64 <_svfiprintf_r+0x1f4>)
 8004bd6:	bb1b      	cbnz	r3, 8004c20 <_svfiprintf_r+0x1b0>
 8004bd8:	9b03      	ldr	r3, [sp, #12]
 8004bda:	3307      	adds	r3, #7
 8004bdc:	f023 0307 	bic.w	r3, r3, #7
 8004be0:	3308      	adds	r3, #8
 8004be2:	9303      	str	r3, [sp, #12]
 8004be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be6:	4433      	add	r3, r6
 8004be8:	9309      	str	r3, [sp, #36]	; 0x24
 8004bea:	e768      	b.n	8004abe <_svfiprintf_r+0x4e>
 8004bec:	460c      	mov	r4, r1
 8004bee:	2001      	movs	r0, #1
 8004bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bf4:	e7a6      	b.n	8004b44 <_svfiprintf_r+0xd4>
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	f04f 0c0a 	mov.w	ip, #10
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	3401      	adds	r4, #1
 8004c00:	9305      	str	r3, [sp, #20]
 8004c02:	4620      	mov	r0, r4
 8004c04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c08:	3a30      	subs	r2, #48	; 0x30
 8004c0a:	2a09      	cmp	r2, #9
 8004c0c:	d903      	bls.n	8004c16 <_svfiprintf_r+0x1a6>
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0c6      	beq.n	8004ba0 <_svfiprintf_r+0x130>
 8004c12:	9105      	str	r1, [sp, #20]
 8004c14:	e7c4      	b.n	8004ba0 <_svfiprintf_r+0x130>
 8004c16:	4604      	mov	r4, r0
 8004c18:	2301      	movs	r3, #1
 8004c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c1e:	e7f0      	b.n	8004c02 <_svfiprintf_r+0x192>
 8004c20:	ab03      	add	r3, sp, #12
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	462a      	mov	r2, r5
 8004c26:	4638      	mov	r0, r7
 8004c28:	4b0f      	ldr	r3, [pc, #60]	; (8004c68 <_svfiprintf_r+0x1f8>)
 8004c2a:	a904      	add	r1, sp, #16
 8004c2c:	f3af 8000 	nop.w
 8004c30:	1c42      	adds	r2, r0, #1
 8004c32:	4606      	mov	r6, r0
 8004c34:	d1d6      	bne.n	8004be4 <_svfiprintf_r+0x174>
 8004c36:	89ab      	ldrh	r3, [r5, #12]
 8004c38:	065b      	lsls	r3, r3, #25
 8004c3a:	f53f af2d 	bmi.w	8004a98 <_svfiprintf_r+0x28>
 8004c3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c40:	b01d      	add	sp, #116	; 0x74
 8004c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c46:	ab03      	add	r3, sp, #12
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	462a      	mov	r2, r5
 8004c4c:	4638      	mov	r0, r7
 8004c4e:	4b06      	ldr	r3, [pc, #24]	; (8004c68 <_svfiprintf_r+0x1f8>)
 8004c50:	a904      	add	r1, sp, #16
 8004c52:	f000 f87d 	bl	8004d50 <_printf_i>
 8004c56:	e7eb      	b.n	8004c30 <_svfiprintf_r+0x1c0>
 8004c58:	0800567e 	.word	0x0800567e
 8004c5c:	08005684 	.word	0x08005684
 8004c60:	08005688 	.word	0x08005688
 8004c64:	00000000 	.word	0x00000000
 8004c68:	080049bd 	.word	0x080049bd

08004c6c <_printf_common>:
 8004c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c70:	4616      	mov	r6, r2
 8004c72:	4699      	mov	r9, r3
 8004c74:	688a      	ldr	r2, [r1, #8]
 8004c76:	690b      	ldr	r3, [r1, #16]
 8004c78:	4607      	mov	r7, r0
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	bfb8      	it	lt
 8004c7e:	4613      	movlt	r3, r2
 8004c80:	6033      	str	r3, [r6, #0]
 8004c82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c86:	460c      	mov	r4, r1
 8004c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c8c:	b10a      	cbz	r2, 8004c92 <_printf_common+0x26>
 8004c8e:	3301      	adds	r3, #1
 8004c90:	6033      	str	r3, [r6, #0]
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	0699      	lsls	r1, r3, #26
 8004c96:	bf42      	ittt	mi
 8004c98:	6833      	ldrmi	r3, [r6, #0]
 8004c9a:	3302      	addmi	r3, #2
 8004c9c:	6033      	strmi	r3, [r6, #0]
 8004c9e:	6825      	ldr	r5, [r4, #0]
 8004ca0:	f015 0506 	ands.w	r5, r5, #6
 8004ca4:	d106      	bne.n	8004cb4 <_printf_common+0x48>
 8004ca6:	f104 0a19 	add.w	sl, r4, #25
 8004caa:	68e3      	ldr	r3, [r4, #12]
 8004cac:	6832      	ldr	r2, [r6, #0]
 8004cae:	1a9b      	subs	r3, r3, r2
 8004cb0:	42ab      	cmp	r3, r5
 8004cb2:	dc2b      	bgt.n	8004d0c <_printf_common+0xa0>
 8004cb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cb8:	1e13      	subs	r3, r2, #0
 8004cba:	6822      	ldr	r2, [r4, #0]
 8004cbc:	bf18      	it	ne
 8004cbe:	2301      	movne	r3, #1
 8004cc0:	0692      	lsls	r2, r2, #26
 8004cc2:	d430      	bmi.n	8004d26 <_printf_common+0xba>
 8004cc4:	4649      	mov	r1, r9
 8004cc6:	4638      	mov	r0, r7
 8004cc8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ccc:	47c0      	blx	r8
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d023      	beq.n	8004d1a <_printf_common+0xae>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	6922      	ldr	r2, [r4, #16]
 8004cd6:	f003 0306 	and.w	r3, r3, #6
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	bf14      	ite	ne
 8004cde:	2500      	movne	r5, #0
 8004ce0:	6833      	ldreq	r3, [r6, #0]
 8004ce2:	f04f 0600 	mov.w	r6, #0
 8004ce6:	bf08      	it	eq
 8004ce8:	68e5      	ldreq	r5, [r4, #12]
 8004cea:	f104 041a 	add.w	r4, r4, #26
 8004cee:	bf08      	it	eq
 8004cf0:	1aed      	subeq	r5, r5, r3
 8004cf2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004cf6:	bf08      	it	eq
 8004cf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	bfc4      	itt	gt
 8004d00:	1a9b      	subgt	r3, r3, r2
 8004d02:	18ed      	addgt	r5, r5, r3
 8004d04:	42b5      	cmp	r5, r6
 8004d06:	d11a      	bne.n	8004d3e <_printf_common+0xd2>
 8004d08:	2000      	movs	r0, #0
 8004d0a:	e008      	b.n	8004d1e <_printf_common+0xb2>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4652      	mov	r2, sl
 8004d10:	4649      	mov	r1, r9
 8004d12:	4638      	mov	r0, r7
 8004d14:	47c0      	blx	r8
 8004d16:	3001      	adds	r0, #1
 8004d18:	d103      	bne.n	8004d22 <_printf_common+0xb6>
 8004d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d22:	3501      	adds	r5, #1
 8004d24:	e7c1      	b.n	8004caa <_printf_common+0x3e>
 8004d26:	2030      	movs	r0, #48	; 0x30
 8004d28:	18e1      	adds	r1, r4, r3
 8004d2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d34:	4422      	add	r2, r4
 8004d36:	3302      	adds	r3, #2
 8004d38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d3c:	e7c2      	b.n	8004cc4 <_printf_common+0x58>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4622      	mov	r2, r4
 8004d42:	4649      	mov	r1, r9
 8004d44:	4638      	mov	r0, r7
 8004d46:	47c0      	blx	r8
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d0e6      	beq.n	8004d1a <_printf_common+0xae>
 8004d4c:	3601      	adds	r6, #1
 8004d4e:	e7d9      	b.n	8004d04 <_printf_common+0x98>

08004d50 <_printf_i>:
 8004d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d54:	7e0f      	ldrb	r7, [r1, #24]
 8004d56:	4691      	mov	r9, r2
 8004d58:	2f78      	cmp	r7, #120	; 0x78
 8004d5a:	4680      	mov	r8, r0
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	469a      	mov	sl, r3
 8004d60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d66:	d807      	bhi.n	8004d78 <_printf_i+0x28>
 8004d68:	2f62      	cmp	r7, #98	; 0x62
 8004d6a:	d80a      	bhi.n	8004d82 <_printf_i+0x32>
 8004d6c:	2f00      	cmp	r7, #0
 8004d6e:	f000 80d5 	beq.w	8004f1c <_printf_i+0x1cc>
 8004d72:	2f58      	cmp	r7, #88	; 0x58
 8004d74:	f000 80c1 	beq.w	8004efa <_printf_i+0x1aa>
 8004d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d80:	e03a      	b.n	8004df8 <_printf_i+0xa8>
 8004d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d86:	2b15      	cmp	r3, #21
 8004d88:	d8f6      	bhi.n	8004d78 <_printf_i+0x28>
 8004d8a:	a101      	add	r1, pc, #4	; (adr r1, 8004d90 <_printf_i+0x40>)
 8004d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d90:	08004de9 	.word	0x08004de9
 8004d94:	08004dfd 	.word	0x08004dfd
 8004d98:	08004d79 	.word	0x08004d79
 8004d9c:	08004d79 	.word	0x08004d79
 8004da0:	08004d79 	.word	0x08004d79
 8004da4:	08004d79 	.word	0x08004d79
 8004da8:	08004dfd 	.word	0x08004dfd
 8004dac:	08004d79 	.word	0x08004d79
 8004db0:	08004d79 	.word	0x08004d79
 8004db4:	08004d79 	.word	0x08004d79
 8004db8:	08004d79 	.word	0x08004d79
 8004dbc:	08004f03 	.word	0x08004f03
 8004dc0:	08004e29 	.word	0x08004e29
 8004dc4:	08004ebd 	.word	0x08004ebd
 8004dc8:	08004d79 	.word	0x08004d79
 8004dcc:	08004d79 	.word	0x08004d79
 8004dd0:	08004f25 	.word	0x08004f25
 8004dd4:	08004d79 	.word	0x08004d79
 8004dd8:	08004e29 	.word	0x08004e29
 8004ddc:	08004d79 	.word	0x08004d79
 8004de0:	08004d79 	.word	0x08004d79
 8004de4:	08004ec5 	.word	0x08004ec5
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	602a      	str	r2, [r5, #0]
 8004df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0a0      	b.n	8004f3e <_printf_i+0x1ee>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	682b      	ldr	r3, [r5, #0]
 8004e00:	0607      	lsls	r7, r0, #24
 8004e02:	f103 0104 	add.w	r1, r3, #4
 8004e06:	6029      	str	r1, [r5, #0]
 8004e08:	d501      	bpl.n	8004e0e <_printf_i+0xbe>
 8004e0a:	681e      	ldr	r6, [r3, #0]
 8004e0c:	e003      	b.n	8004e16 <_printf_i+0xc6>
 8004e0e:	0646      	lsls	r6, r0, #25
 8004e10:	d5fb      	bpl.n	8004e0a <_printf_i+0xba>
 8004e12:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004e16:	2e00      	cmp	r6, #0
 8004e18:	da03      	bge.n	8004e22 <_printf_i+0xd2>
 8004e1a:	232d      	movs	r3, #45	; 0x2d
 8004e1c:	4276      	negs	r6, r6
 8004e1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e22:	230a      	movs	r3, #10
 8004e24:	4859      	ldr	r0, [pc, #356]	; (8004f8c <_printf_i+0x23c>)
 8004e26:	e012      	b.n	8004e4e <_printf_i+0xfe>
 8004e28:	682b      	ldr	r3, [r5, #0]
 8004e2a:	6820      	ldr	r0, [r4, #0]
 8004e2c:	1d19      	adds	r1, r3, #4
 8004e2e:	6029      	str	r1, [r5, #0]
 8004e30:	0605      	lsls	r5, r0, #24
 8004e32:	d501      	bpl.n	8004e38 <_printf_i+0xe8>
 8004e34:	681e      	ldr	r6, [r3, #0]
 8004e36:	e002      	b.n	8004e3e <_printf_i+0xee>
 8004e38:	0641      	lsls	r1, r0, #25
 8004e3a:	d5fb      	bpl.n	8004e34 <_printf_i+0xe4>
 8004e3c:	881e      	ldrh	r6, [r3, #0]
 8004e3e:	2f6f      	cmp	r7, #111	; 0x6f
 8004e40:	bf0c      	ite	eq
 8004e42:	2308      	moveq	r3, #8
 8004e44:	230a      	movne	r3, #10
 8004e46:	4851      	ldr	r0, [pc, #324]	; (8004f8c <_printf_i+0x23c>)
 8004e48:	2100      	movs	r1, #0
 8004e4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e4e:	6865      	ldr	r5, [r4, #4]
 8004e50:	2d00      	cmp	r5, #0
 8004e52:	bfa8      	it	ge
 8004e54:	6821      	ldrge	r1, [r4, #0]
 8004e56:	60a5      	str	r5, [r4, #8]
 8004e58:	bfa4      	itt	ge
 8004e5a:	f021 0104 	bicge.w	r1, r1, #4
 8004e5e:	6021      	strge	r1, [r4, #0]
 8004e60:	b90e      	cbnz	r6, 8004e66 <_printf_i+0x116>
 8004e62:	2d00      	cmp	r5, #0
 8004e64:	d04b      	beq.n	8004efe <_printf_i+0x1ae>
 8004e66:	4615      	mov	r5, r2
 8004e68:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e6c:	fb03 6711 	mls	r7, r3, r1, r6
 8004e70:	5dc7      	ldrb	r7, [r0, r7]
 8004e72:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e76:	4637      	mov	r7, r6
 8004e78:	42bb      	cmp	r3, r7
 8004e7a:	460e      	mov	r6, r1
 8004e7c:	d9f4      	bls.n	8004e68 <_printf_i+0x118>
 8004e7e:	2b08      	cmp	r3, #8
 8004e80:	d10b      	bne.n	8004e9a <_printf_i+0x14a>
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	07de      	lsls	r6, r3, #31
 8004e86:	d508      	bpl.n	8004e9a <_printf_i+0x14a>
 8004e88:	6923      	ldr	r3, [r4, #16]
 8004e8a:	6861      	ldr	r1, [r4, #4]
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	bfde      	ittt	le
 8004e90:	2330      	movle	r3, #48	; 0x30
 8004e92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e9a:	1b52      	subs	r2, r2, r5
 8004e9c:	6122      	str	r2, [r4, #16]
 8004e9e:	464b      	mov	r3, r9
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	4640      	mov	r0, r8
 8004ea4:	f8cd a000 	str.w	sl, [sp]
 8004ea8:	aa03      	add	r2, sp, #12
 8004eaa:	f7ff fedf 	bl	8004c6c <_printf_common>
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d14a      	bne.n	8004f48 <_printf_i+0x1f8>
 8004eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb6:	b004      	add	sp, #16
 8004eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	f043 0320 	orr.w	r3, r3, #32
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	2778      	movs	r7, #120	; 0x78
 8004ec6:	4832      	ldr	r0, [pc, #200]	; (8004f90 <_printf_i+0x240>)
 8004ec8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004ecc:	6823      	ldr	r3, [r4, #0]
 8004ece:	6829      	ldr	r1, [r5, #0]
 8004ed0:	061f      	lsls	r7, r3, #24
 8004ed2:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ed6:	d402      	bmi.n	8004ede <_printf_i+0x18e>
 8004ed8:	065f      	lsls	r7, r3, #25
 8004eda:	bf48      	it	mi
 8004edc:	b2b6      	uxthmi	r6, r6
 8004ede:	07df      	lsls	r7, r3, #31
 8004ee0:	bf48      	it	mi
 8004ee2:	f043 0320 	orrmi.w	r3, r3, #32
 8004ee6:	6029      	str	r1, [r5, #0]
 8004ee8:	bf48      	it	mi
 8004eea:	6023      	strmi	r3, [r4, #0]
 8004eec:	b91e      	cbnz	r6, 8004ef6 <_printf_i+0x1a6>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	f023 0320 	bic.w	r3, r3, #32
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	2310      	movs	r3, #16
 8004ef8:	e7a6      	b.n	8004e48 <_printf_i+0xf8>
 8004efa:	4824      	ldr	r0, [pc, #144]	; (8004f8c <_printf_i+0x23c>)
 8004efc:	e7e4      	b.n	8004ec8 <_printf_i+0x178>
 8004efe:	4615      	mov	r5, r2
 8004f00:	e7bd      	b.n	8004e7e <_printf_i+0x12e>
 8004f02:	682b      	ldr	r3, [r5, #0]
 8004f04:	6826      	ldr	r6, [r4, #0]
 8004f06:	1d18      	adds	r0, r3, #4
 8004f08:	6961      	ldr	r1, [r4, #20]
 8004f0a:	6028      	str	r0, [r5, #0]
 8004f0c:	0635      	lsls	r5, r6, #24
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	d501      	bpl.n	8004f16 <_printf_i+0x1c6>
 8004f12:	6019      	str	r1, [r3, #0]
 8004f14:	e002      	b.n	8004f1c <_printf_i+0x1cc>
 8004f16:	0670      	lsls	r0, r6, #25
 8004f18:	d5fb      	bpl.n	8004f12 <_printf_i+0x1c2>
 8004f1a:	8019      	strh	r1, [r3, #0]
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	4615      	mov	r5, r2
 8004f20:	6123      	str	r3, [r4, #16]
 8004f22:	e7bc      	b.n	8004e9e <_printf_i+0x14e>
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	2100      	movs	r1, #0
 8004f28:	1d1a      	adds	r2, r3, #4
 8004f2a:	602a      	str	r2, [r5, #0]
 8004f2c:	681d      	ldr	r5, [r3, #0]
 8004f2e:	6862      	ldr	r2, [r4, #4]
 8004f30:	4628      	mov	r0, r5
 8004f32:	f000 f859 	bl	8004fe8 <memchr>
 8004f36:	b108      	cbz	r0, 8004f3c <_printf_i+0x1ec>
 8004f38:	1b40      	subs	r0, r0, r5
 8004f3a:	6060      	str	r0, [r4, #4]
 8004f3c:	6863      	ldr	r3, [r4, #4]
 8004f3e:	6123      	str	r3, [r4, #16]
 8004f40:	2300      	movs	r3, #0
 8004f42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f46:	e7aa      	b.n	8004e9e <_printf_i+0x14e>
 8004f48:	462a      	mov	r2, r5
 8004f4a:	4649      	mov	r1, r9
 8004f4c:	4640      	mov	r0, r8
 8004f4e:	6923      	ldr	r3, [r4, #16]
 8004f50:	47d0      	blx	sl
 8004f52:	3001      	adds	r0, #1
 8004f54:	d0ad      	beq.n	8004eb2 <_printf_i+0x162>
 8004f56:	6823      	ldr	r3, [r4, #0]
 8004f58:	079b      	lsls	r3, r3, #30
 8004f5a:	d413      	bmi.n	8004f84 <_printf_i+0x234>
 8004f5c:	68e0      	ldr	r0, [r4, #12]
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	4298      	cmp	r0, r3
 8004f62:	bfb8      	it	lt
 8004f64:	4618      	movlt	r0, r3
 8004f66:	e7a6      	b.n	8004eb6 <_printf_i+0x166>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	4632      	mov	r2, r6
 8004f6c:	4649      	mov	r1, r9
 8004f6e:	4640      	mov	r0, r8
 8004f70:	47d0      	blx	sl
 8004f72:	3001      	adds	r0, #1
 8004f74:	d09d      	beq.n	8004eb2 <_printf_i+0x162>
 8004f76:	3501      	adds	r5, #1
 8004f78:	68e3      	ldr	r3, [r4, #12]
 8004f7a:	9903      	ldr	r1, [sp, #12]
 8004f7c:	1a5b      	subs	r3, r3, r1
 8004f7e:	42ab      	cmp	r3, r5
 8004f80:	dcf2      	bgt.n	8004f68 <_printf_i+0x218>
 8004f82:	e7eb      	b.n	8004f5c <_printf_i+0x20c>
 8004f84:	2500      	movs	r5, #0
 8004f86:	f104 0619 	add.w	r6, r4, #25
 8004f8a:	e7f5      	b.n	8004f78 <_printf_i+0x228>
 8004f8c:	0800568f 	.word	0x0800568f
 8004f90:	080056a0 	.word	0x080056a0

08004f94 <memmove>:
 8004f94:	4288      	cmp	r0, r1
 8004f96:	b510      	push	{r4, lr}
 8004f98:	eb01 0402 	add.w	r4, r1, r2
 8004f9c:	d902      	bls.n	8004fa4 <memmove+0x10>
 8004f9e:	4284      	cmp	r4, r0
 8004fa0:	4623      	mov	r3, r4
 8004fa2:	d807      	bhi.n	8004fb4 <memmove+0x20>
 8004fa4:	1e43      	subs	r3, r0, #1
 8004fa6:	42a1      	cmp	r1, r4
 8004fa8:	d008      	beq.n	8004fbc <memmove+0x28>
 8004faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fb2:	e7f8      	b.n	8004fa6 <memmove+0x12>
 8004fb4:	4601      	mov	r1, r0
 8004fb6:	4402      	add	r2, r0
 8004fb8:	428a      	cmp	r2, r1
 8004fba:	d100      	bne.n	8004fbe <memmove+0x2a>
 8004fbc:	bd10      	pop	{r4, pc}
 8004fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fc6:	e7f7      	b.n	8004fb8 <memmove+0x24>

08004fc8 <_sbrk_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	2300      	movs	r3, #0
 8004fcc:	4d05      	ldr	r5, [pc, #20]	; (8004fe4 <_sbrk_r+0x1c>)
 8004fce:	4604      	mov	r4, r0
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	602b      	str	r3, [r5, #0]
 8004fd4:	f7fc fd7c 	bl	8001ad0 <_sbrk>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	d102      	bne.n	8004fe2 <_sbrk_r+0x1a>
 8004fdc:	682b      	ldr	r3, [r5, #0]
 8004fde:	b103      	cbz	r3, 8004fe2 <_sbrk_r+0x1a>
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}
 8004fe4:	200003e4 	.word	0x200003e4

08004fe8 <memchr>:
 8004fe8:	4603      	mov	r3, r0
 8004fea:	b510      	push	{r4, lr}
 8004fec:	b2c9      	uxtb	r1, r1
 8004fee:	4402      	add	r2, r0
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	d101      	bne.n	8004ffa <memchr+0x12>
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	e003      	b.n	8005002 <memchr+0x1a>
 8004ffa:	7804      	ldrb	r4, [r0, #0]
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	428c      	cmp	r4, r1
 8005000:	d1f6      	bne.n	8004ff0 <memchr+0x8>
 8005002:	bd10      	pop	{r4, pc}

08005004 <_realloc_r>:
 8005004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005008:	4680      	mov	r8, r0
 800500a:	4614      	mov	r4, r2
 800500c:	460e      	mov	r6, r1
 800500e:	b921      	cbnz	r1, 800501a <_realloc_r+0x16>
 8005010:	4611      	mov	r1, r2
 8005012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005016:	f7ff bc45 	b.w	80048a4 <_malloc_r>
 800501a:	b92a      	cbnz	r2, 8005028 <_realloc_r+0x24>
 800501c:	f7ff fbda 	bl	80047d4 <_free_r>
 8005020:	4625      	mov	r5, r4
 8005022:	4628      	mov	r0, r5
 8005024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005028:	f000 f81b 	bl	8005062 <_malloc_usable_size_r>
 800502c:	4284      	cmp	r4, r0
 800502e:	4607      	mov	r7, r0
 8005030:	d802      	bhi.n	8005038 <_realloc_r+0x34>
 8005032:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005036:	d812      	bhi.n	800505e <_realloc_r+0x5a>
 8005038:	4621      	mov	r1, r4
 800503a:	4640      	mov	r0, r8
 800503c:	f7ff fc32 	bl	80048a4 <_malloc_r>
 8005040:	4605      	mov	r5, r0
 8005042:	2800      	cmp	r0, #0
 8005044:	d0ed      	beq.n	8005022 <_realloc_r+0x1e>
 8005046:	42bc      	cmp	r4, r7
 8005048:	4622      	mov	r2, r4
 800504a:	4631      	mov	r1, r6
 800504c:	bf28      	it	cs
 800504e:	463a      	movcs	r2, r7
 8005050:	f7ff fbb2 	bl	80047b8 <memcpy>
 8005054:	4631      	mov	r1, r6
 8005056:	4640      	mov	r0, r8
 8005058:	f7ff fbbc 	bl	80047d4 <_free_r>
 800505c:	e7e1      	b.n	8005022 <_realloc_r+0x1e>
 800505e:	4635      	mov	r5, r6
 8005060:	e7df      	b.n	8005022 <_realloc_r+0x1e>

08005062 <_malloc_usable_size_r>:
 8005062:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005066:	1f18      	subs	r0, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	bfbc      	itt	lt
 800506c:	580b      	ldrlt	r3, [r1, r0]
 800506e:	18c0      	addlt	r0, r0, r3
 8005070:	4770      	bx	lr
	...

08005074 <_init>:
 8005074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005076:	bf00      	nop
 8005078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800507a:	bc08      	pop	{r3}
 800507c:	469e      	mov	lr, r3
 800507e:	4770      	bx	lr

08005080 <_fini>:
 8005080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005082:	bf00      	nop
 8005084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005086:	bc08      	pop	{r3}
 8005088:	469e      	mov	lr, r3
 800508a:	4770      	bx	lr
