Running: C:\Xilinx\13.3\ISE_DS_with_new_drivers\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Ed/Documents/UTSA/UTSA_classes_Summer_2016/homework/Assignment_4/Problem_A/Coin_machine_A/Coin_Mach_A1_tb_isim_beh.exe -prj C:/Users/Ed/Documents/UTSA/UTSA_classes_Summer_2016/homework/Assignment_4/Problem_A/Coin_machine_A/Coin_Mach_A1_tb_beh.prj work.Coin_Mach_A1_tb work.glbl 
ISim O.76xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Ed/Documents/UTSA/UTSA_classes_Summer_2016/homework/Assignment_4/Problem_A/Coin_machine_A/Coin_Mach_A1.v" into library work
Analyzing Verilog file "C:/Users/Ed/Documents/UTSA/UTSA_classes_Summer_2016/homework/Assignment_4/Problem_A/Coin_machine_A/Coin_Mach_A1_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/13.3/ISE_DS_with_new_drivers/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Coin_Mach_A1
Compiling module Coin_Mach_A1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Ed/Documents/UTSA/UTSA_classes_Summer_2016/homework/Assignment_4/Problem_A/Coin_machine_A/Coin_Mach_A1_tb_isim_beh.exe
Fuse Memory Usage: 27796 KB
Fuse CPU Usage: 390 ms
