.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 13.2.0-4ubuntu3 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000100000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 0
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000111100110000000000
000000000000000001000000000000001100111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001001100000100000000
000000000000000000000000000000011001001100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001101110001110010000000
000000000000000000000000000000111000110001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110110000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000100000000000001000110110001000001000000001000000000
000000000000000000100010100000001110000000000000000000
000000000000001101000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
.logic_tile 7 2
000000000000000000000000000111011011100000000000000000
000000000000000000000000000000111001100000000000000000
111000000000000000000000010000011110000011110001000000
000000000000000000000010000000010000000011110000000000
110000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000011110000011110000000000
000000000000000000000010010000000000000011110000000000
000000000000000000000110100000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000010110000011011001000010100100000
000000000000000000000110101111011001000100100000000000
110000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 8 2
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001101100011010000000001000000001000000000
000000000000000001100110000000001001000000000000000000
110000000000000000000000001000001000001000011100000000
000000000000000000000000001011001001000100100000000000
000000000000000000000000001000001000001000011100000000
000000000000000000000010100001001001000100100000000000
000000000000000000000000001000001001001000011100000000
000000000000000000000000001011001000000100100000000000
000000000000000001100110001000001001001000011100000000
000000000000000000000010000001001100000100100000000000
000000000000000000000000001000001001001000011100000000
000000000000000000000000001011001001000100100000000000
110000000000000000000000001000001001001000011100000000
000000000000000000000000000001001101000100100000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000001000000000000000000000000000001000000000
000000000010000111000000000000001101000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000001001000010100000001100000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000000000110000001001001011100000001000010
000000000000000000000000000000001110011100000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000011000000011110000000000
000000000000000101000000000000010000000011110000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100110101011001011100000000000000000
000000000000000000000000000011001011000000000000000000
000000000000001000000000000000001110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 3
000000000000001001100110000000001000001000011100000000
000000000000000001000011011001001000000100100001010000
111000000000001000000000000000001000001000011100000000
000000000000000001000000001101001000000100100000000000
110000000000000000000000000000001000001000011101000000
000000000000000000000011011001001101000100100000000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001101001001000100100000000000
000000000000000000000000010000001001001000010100000000
000000000000000000000010001001001000000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000000000000110000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
001000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
010000000000000000000000000000001000000100101100000000
100000000000000000000010111001001101001000010100000001
000000000000000000000000000000001000000100100100000100
000000000000000000000010111101001001001000010100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000000000110000001100000000000001000000000
000000000000001101000010000000100000000000000000001000
001000000000000001100110000000000001000000001000000000
000000000000001001000000000000001000000000000000000000
010000000000000000000000000000001000000100101100000000
010000000000001101000000000001001101001000010100100000
000000000000000000000110000000001000000100100100000000
000000000000000000000000000101001001001000010100000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011011000100100100000000
000000000000000000000000000101011000001000010100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011001000011000100000000
000000000000000000000000000000001001000011000100100000
.logic_tile 7 6
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100110000000001000000000110000000000
010000000000000000000000000000011111000000110010000000
000010100000000000000000010101011101000000000000000000
000001000000000000000010001011001101000010000000000000
000000000000000000000110110000011010110000000000000000
000000000000000000000011100000011101110000000000000100
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001101000000000010000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 6
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001000000110000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
110000000000000111100000010000001000000100101110000000
010000000000000000100010100101001001001000010100000000
000000000000001000000000000000001000000100100100000001
000000000110000001000000001101001001001000010100000000
000000000000000000000000000000001011000011000100000000
000000000000000000000010000000011000000011000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011001000100100100000000
000000000000000000000000001101001001001000010100000010
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000000000000010110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
001000000000000000000110010001011011000000000000000000
000000000000000000000010001001011011000010000000000000
010000000000000000000010100000001100000000110000000000
100000000000000000000000000000001011000000110000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000010000011000000000010000100000100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001000100100100000000
000000000000000000000000001001011001001000010100000010
110000000000000000000000000000001001000011000100000001
000000000000000000000000000000011001000011000100000000
.logic_tile 6 7
000010000000001011100111010000011010000000110000000001
000000000000000011100011110000011011000000110000000000
001000000000000011100010011001001010010111100000000000
000000000000000000100111101001001111001011100000000000
110000000000001011100010100000000000000000000000000000
110000000000000011100010010000000000000000000000000000
000000000000000101000010010011001001010111100000000100
000000000000000000000110000101011000000111010000000000
000000000000001000000000001111001011010111100000000000
000000000000000111000000001101011001001011100000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000010010001001001000000000000000000
000000000000000111000010011101011010000010000000000000
110000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000100100000
.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000010000000000000
000010010000000000
.logic_tile 1 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000001000010100000000000000000000000000000
101000000000001101000100000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000011011001101000010001000000
000000000000000000000000000000001001101000010000000000
000000000000000000000000000000011000000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110010101011011010001000100000000
000000000000000000000010000000111011010001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001000100100100000000
000000000010000000000000000000111001000100100100000000
110000000000000000000000000101011011000011100100000000
000000000000000000000000000000111011000011100110000000
.logic_tile 5 8
000000000000000001000110100011001110100000000010000000
000000000000000000100011010000101001100000000000000000
000000000000000000000010111111111001010111100000000000
000000000000000000000110100011111001001011100010000000
000000000000000111000110001111101111010111100001000000
000000000000000000000011011111011010000111010000000000
000000000000000101000000000101011011000000000001000000
000000000000000000100000000001001001000010000000000000
000000000000001011100111001111101100010111100000000000
000000000000000101000010011111001101000111010000000010
000000000000000101000010100000001010000000110000000000
000000000000000000000000000000011000000000110000000000
000000000000001000000000001011101000010111100000000000
000000000000000101000010000111111010001011100010000000
000000000000000101000010100000001100110000000000000000
000000000000000101000000000000001011110000000000100000
.logic_tile 6 8
000000000000000011000010110001101010100000000001000000
000000000000000000100111000000001111100000000001000000
001000000001011001100000000011001011001001010000000000
000000000000101111000000000000001010001001010000000000
110001000000000011100010111001001101010111100000000000
100000100000000001100111110101111101000111010000000000
000000000000000101000111101101001000010111100000000000
000000000000000101100010111101111011000111010000000001
000000000000000000000011101011111101001001010000000000
000000000000000011000000000001101011010110100010000000
000000000000000101100010010000000000000000000100000000
000000000000000000100111100001000000000010000100000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 8
000000001100010000000111111111101101001001010000000000
000000000000100000000110100111001100010110100000000000
001000000000000001000000010101101000100000000000000000
000000000001011001100011100000011010100000000000000100
010000000000010111100011000000011011110000000001000000
110000000000001011000000000000011001110000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000001100111001011101100010111100000000000
000011100000000000100011011011111010000111010000000000
000000000000001000000010001011011000010111100000000000
000000000000000001000110111111101001000111010000000000
000000000000000000000000010111001001000001000000000001
000000000000000000000010100000111111000001000000000000
110000000000001001000011101000000000000000000100100000
000000000000000111100110110001000000000010000100000000
.logic_tile 8 8
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000001100110010000000001000000001000000000
000000000000000000000010100000001000000000000000000000
010000000000000000000111111000001000001100010110000000
110000000000000000000010001001001001001100100100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011000100100100000000
000000000000000000000000001101011000001000010101000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000001011011000011100110000000
000000000000000000000000000000111000000011100100000000
.logic_tile 9 8
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000100000000000000000001000
111000000000000000000000000001100000000000001000000000
000000000100001101000000000000001100000000000000000000
110000000000000000000110000101101000111100001000000000
010000000000000000000010110000101110111100000000000000
000000000000000000000000010101001000000011110100000000
000000000000000000000010000000100000111100001000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010101101110000011110100000000
000000000000000000100010000000110000111100001000000000
110001000000000111000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001000000110000000000001000000001000000000
001000000000000001000000000000001001000000000000000000
000000000000000000000000000000001000001100110100000001
000000000000000000000000000000001001110011000000000000
000000001010001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000001111000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011001001100110100000000
110000000000000000000000000000001001110011000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000000000110010011100000000000001000000000
000000000000000000010010000000000000000000000000001000
001000000000000101000110000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000001000001000000100101100100000
100000000000000000000000000101001001001000010100000000
000000000000000101000000001000001000000100100100000001
000000000000000000000000000001001001001000010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011011000011000100000000
000000000000010000000000000000001100000011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000001000011111000100100100000000
000000000000000000000000000001001001001000010100000000
.logic_tile 6 9
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001001100110010000001100000000110000000000
000000000000000001000010000000011000000000110000000000
000000000000000001100110000001111000000010000000000000
000000000000000000000000000000011011000010000000000100
000000000000001000000110000111101010101000010100000000
000000000000000001000000001001101110110100010000000010
000000000000000001100000001101101100101000010100000000
000000000000001011000010011001001100111000100000000100
000000000000000000000000001001101010101000010100000000
000000000000000000000000000001001110110100010000000100
000000000000000000000000001001101100101000010100000000
000000000000001011000000001001101100110100010000000000
000000000000000000000010100101101010101000010100000010
000000000000000000000000001001101110111000100000000000
.logic_tile 7 9
000010000000001000000010000000011001110000000000000000
000000000000000011000100000000011100110000000000000000
111001000000001111000110010000000000000000000000000000
000000100000000001000010000000000000000000000000000000
000000000000000000000000011111011010000000010000000000
000000000000000101000010000111001000001001010000000000
000000000001000011100000010011111011000000010000000000
000000000000000111100010000000001011000000010000000000
000000000000000000000110001111111001111110100000000000
000000000000000000000010100111001001011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001001100000000011001011101111010100000100
000000000000000001100000000001101000011111000000000000
000000000000000011100000000011001110111001110100000000
000000000000001111000000001001101011110100110000000001
.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000000000000000101101011000010000000000000
000000000000000000000011101101111000000000000000000001
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000010110000001010000011110100000000
010000000000000000000010000000010000000011111000000000
000000001100001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000101101010000011110100000000
000000000000000000000000000000010000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000101011001100000000001000001
000000000000000000000000001101111001000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000000000000111000000000001001110101001010000000000
000000000000000000000011101111001010110001110000000000
111000000000001101000111100000000000000000000000000000
000000000000001011000110100000000000000000000000000000
001000000000000111100110000101011000000001000001000100
000000000000000000100011010000111001000001000000000001
000000000000000001100110000001101100000001110000000001
000000000000000101000010110000001000000001110000000000
001000000000001011100000001011101101101001010010000010
000000000000000001000000000001101101000110100000000010
000000000000001000000110110011101010100001010000000000
000000000000001011000010000000011111100001010000000000
000000000000000000000111110000011011000011000000000000
000000000000000101000110000000001001000011000000000100
000000000000000000000000001101111011101000010100000000
000000000000000000000000000001101011111000100000000000
.logic_tile 7 10
000000100000001001100110010101111011001001010000000000
000001000000000001000010000011101110000000000000000000
111000100000001000000110100101111001001101000000000000
000000000000000001000000000000101111001101000000000000
000000000000000000000000010000001000000011000000000000
000000000000000000000011010000011100000011000000000000
000000000000001011100110010000011101001100000000000000
000000000000000101100010000000011001001100000000000000
000000000001001000000000000011111101010000000000000000
000000000000100111000000000000101010010000000000000010
000000000000001101100110100000011101110000000000000000
000001000000001101000010110000011001110000000000000001
000000000000001000000000001111001010110111110100000010
000000000000000011000000001011011000110110110000000000
000010000001000011100000000011101000111110110100000010
000000000000000000100010110000011000111110110000000010
.logic_tile 8 10
000010000000001001100000000011101010101001000000000000
000001000000000011000000000111111011000000000000000000
111000000000000101100010100101011101000010000000000000
000000001010000001000110110000001000000010000000000000
000000000000000011100110000011111001000100000000000000
000000000000001011100010110000111001000100000000000100
010000000000000001000010100001101101000011100000000000
000000000000001011100110110000011100000011100000000000
000010100000001000000000011101111011000000000000000000
000001000000000001000011111111101011100000000000000000
000010000000001001100110000000011011000000110000000010
000000000000000001000000000000011011000000110000100000
000000000000000001000000000011111001100000000000000001
000000000000000000100000000000111001100000000000000000
010000000000000000000110000001001100111111010100100010
110000000000000000000000000101001000111111000000000001
.logic_tile 9 10
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000110010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
010000000000000000000111100000001000001100111100000000
110000000000000000000100000000001001110011000000000000
000000000000000111000110010000001000001100110100000000
000000000000000000100010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000011001110011000000000000
010000000000000000000000000000011010000011110100000000
110000000000000000000000000000010000000011110000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000000000000110011101011110000111000000000000
000000000000000000000011110101011110000011000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000010001001101011100000000000000
000000000000000000100010000000101111011100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000101100000000101101001100011110100000000
000000000000000000000000000000111100100011110000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 6 11
000000000000000111010110000101011110101100000000000000
000000001010001011000011010000101010101100000000000100
111000000000001000000110000111001000000000000000000001
000000000000001011000010110111111010000100000000000000
000000000000000111000000010000000000000000000000000000
000000001000001011000011000000000000000000000000000000
000000000000000111100110011101111000000000000000000000
000000000001010000100111111111101000010000000000000000
000000000000001000000000001111001001101001000000000000
000000001100000111000000000101011001010110100000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000111111010000001000000000010
000000000000000111000100000011111000000000000000000000
000000000000000011100000001001111111111000100100000000
000000000000000011100010011001001110010100100000000100
.logic_tile 7 11
000000000000000101000010000000011000110000000000100000
000000000000000111100000000000001000110000000000000000
000000000000001001000110010011011000101000010001000000
000000000000000001000110000000011101101000010000000000
000000000001001000000000000000001111000011000010000000
000000000000100001000000000000011001000011000000000000
000000000000000001100110000000011100001100000000000000
000000000000000000000100000000001010001100000000000000
010000000110001000000110010001101101000001100000000000
000000000000000111000010100000111101000001100000000000
000000000000000011100000010111101100000100000000000000
000000000000001001100010100000011001000100000000000000
000000000000000000000000011111111101000000000000100000
000000000000000000000010101101101111000000010000000000
000000000000000111100110110001111010000001000010000000
000000000000000000100010100000001000000001000000000000
.logic_tile 8 11
000000000000000001000110010101101001000011100000000000
000000000000001011100011110000011011000011100000000000
111000000000000011000110010101111100000011100000000000
000000000000000001000010000000011011000011100000000000
000000000000000001100000000000011100000000110000000000
000000000000000000000010100000011000000000110000000000
010000000000000101000011000000001001110000000000000000
000000000000001001100100000000011110110000000000000000
000000000000011000000011000001011001001000000000100000
000000000000100001000000000000011001001000000000000100
000000000010100000000010011001101110110000000000000000
000000000001110001000111000101001000010000000000000000
000000000000000011000011101001011000111111010110100000
000000000000000000000010010111101010111111110000100110
110000000000001001100000000111001100111011110100100000
010000000000000001000000001111101101110011110001100001
.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001100000011110000000010
000000000000000000000100000000010000000011110000100000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 11
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 12
010000000000000001100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100110010101011010111000110100000000
000000000000000000100010000000101010111000110000000001
000000000000001000000110010101011000111000110100000000
000000000000001001000010000000101000111000110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111010101111000100000000
001000000000000000000000000000101000101111000000100000
000000000000000000000000000101111000111000110100000100
001000000000000000000000000000101000111000110000000000
.logic_tile 6 12
000000000000001000000111110101111011111110100000000000
000000000000000011000111001101011011011101000000000000
111000000000001000000110000001111101000000010000000000
000000000000001011000010010000001001000000010000000000
000000000000001001100110000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000001000000110010001101100000001000000000000
000000000000001011000010001001101100000111000000000001
000000000000001111000110001011011110000000010000000001
000000000000000111100000000001101000010110100000000100
000000000000001001000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001111000000000000001110000011000000000001
001000000000000111100000000000001110000011000000000000
000000000000001000000000001101001000101111010100000000
000000000000001101000000000011011010011111000000000000
.logic_tile 7 12
010000000000000111000111100011101100000011100000100100
001000000000000000000100000000101111000011100000000000
111000000000001001100110100000001110000000110000000000
000000000000000001000000000000001010000000110000100000
010000000001000011100111100011111011010000000000000000
000000000000000111100100000000101101010000000000000000
000000000000000001000110010101111011000000000000000000
000000000000001101100110010001011011000010000000000100
000001000000000001100000000001011000111000100100000000
000000100000000000100010000000101010111000100000000000
000000000000000000000010000101011111111000100100000000
000000000000000000000110000000101001111000100000000000
000000000000000011100110000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000011000000000011011000111001000100000000
000000000000000000100000000000101001111001000000000010
.logic_tile 8 12
010000000000001001100111010111001000000010000000000000
000000000000001011000010100000111010000010000000100000
111000000100001001100110010111001100110100000000000000
000000000000001011000010000000001011110100000000000000
000000000000000011100111110101011000000110100000000000
000000000000000001000110101011001000010000100000000001
000000000000000011100110001001111000000010000000000000
000000000000000111100010110001011000000011000000000100
000000000000011001000000000011111100101000000000000010
000000000000100001100011001001101000100000000000000000
000000000000000001000010000111111011010000000000000000
000000000000010000100100000000111010010000000000000000
000000000000000001000000000101101101110000110000000000
001000000000000000000011000111101010110000010000000000
000000000000000000000111000111001011111100010100000000
000000000000000000000100000000011001111100010000000000
.logic_tile 9 12
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000010000000000001100000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000011000000011010000011110100000010
000000000000000011000000000000000000000011110000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000001000000000000000001010000011110100000000
000000000000001111000000000000000000000011111010000000
001000000000001000000000000000000000000000000000000000
001000100000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000001010000000010
000000001000000000
000000000000000000
000000000000001001
000010000000010010
000001110000010000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 13
000000000000000011100010100001001010110001010100000000
001000000000000001000011000000011011110001010000000000
111000000000001000000110000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000111110001001001110001010100000000
000000000000000000000010000000011001110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000110001010100000000
000000000000000000000000000000011010110001010000000010
000000000000000000000111000001001011110001010100000000
001000000000000000000100000000111011110001010000000000
000000000000000000000000000111001001110001010100000000
000000000000000000010000000000111011110001010000000000
.logic_tile 6 13
000000000000001000000000000101111000110001010100000000
001000000100000001000000000000101011110001010000000000
111000000000000011000000000111111011110001010100000000
000000000000000000000000000000001010110001010000000000
010000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001011000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000100000000110100011011000110001010100000000
000000000001000000000000000000101000110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 13
000000000000000101000010000011001011011100000000000000
001000000000000000000100000000001010011100000000000000
111000000000001111100000000000001110110000000000000000
000000000000000001100000000000011100110000000000000000
000000000000000001100010110001011000000011100000000000
000000001010000101000010000000101011000011100000000000
000000000000000001100111000101011010101111000100000000
000000000000000000000000001111011011101111010000000000
000000000000001111100111000001001101101000010100000000
000000000000000001000000000111111000111000100000000000
000000000000000000000000001101001100000011110100000000
000000000000000000000000001111101000000001110000000000
000000000000000111100110010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 8 13
000000000000001001100011001101101000000000000000000000
000000000000000001000000000011111101010010100000000000
111000000000101000000110000011111001110110100000000000
000000000000000011000000001111001011110100010000000000
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000011100110010000011011110000000000000000
000000000000000000000010000000011100110000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000001100000010001001100111011110100000000
001001000000000000100011000001011110101011110000000101
000000100000000000000000000011111011101000010101000000
000000000000000000000000000000001001101000010000000000
.logic_tile 9 13
000000000000000000000110110000011001110011110001100000
000000000000000000000010000000011001110011110000100000
111000000000001001000110110000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000011000000010101111001010000000000000000
000000000000000000000011100000111001010000000000000000
000000100000000001000110011111111101000011100000000000
000001000000000000100010100111001000000010100000100000
000000000000000000000000000101111001010000000000000000
000000000000000000000000000000111011010000000000000000
000000000000000000000000001001011010111001110100100001
000000000000000001000000000111101001101001110000000011
000000000000000000000000000101101010101100000100000000
001000000000000000000000000000111010101100000000000000
000000000000000001100000001001111010101001010101000000
000010000000001101000000000111001001111001010000100100
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000011000111100110000000000
000000000000000011000000000000001011111100110001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011110000000100000000
000000000000000000000000000000001000110000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011110000000100000000
000000000000000000000000000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 14
000000000000000011100000000001011001110001010100000000
000000000000000000100000000000001011110001010000000000
111000000000000111000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000111111000110001010100000000
000010100000000000000000000000101010110001010000000000
000000000000000000000000000111011010110001010100100000
000000000000000000000000000000001010110001010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001111011110001010100000000
000000000000000000000010100000101010110001010000000000
.logic_tile 7 14
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000010000001010110000000100000000
000000000000000000000010000000001000110000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001110000000100000000
000000000000000000000000000000011001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 14
000001100000000000000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000001001100110010011111011110000100000000000
000000001110000001000010000000001011110000100000000000
000000000000000000000010110111101111000010110000000000
000000000000000000000010010000001001000010110000000100
000000000000000001000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100000001001101110101000010100000000
000000000000000101000000000001101011110100010000000000
000000000000000000000000001001101100101000010100000000
000000000000000111000000000001101001110100010000000000
000000000000001000000000001101001100111101010100000000
000000000000000101000000000001101011111101110000000000
000000000000000000000000001101101100101000010100000000
000000000000000111000000000001101001111000100000000000
.logic_tile 9 14
000000100000000000000000000001101010001110000000000000
000001000000000000000010100000001001001110000000000010
111000000000001101010010110000011110000011110010000100
000000000000000101000010100000010000000011110000000000
110000000000000000000111001001111101100011110000000000
010000000000000101000000001011111001111011110000000000
000000000000000111100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010001111100111011110000100000
000000000000100000000011110000011011111011110000000000
000000000000000000000110000001111011001101000100000100
000000000000000000000110000000011001001101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110100000000000000000100000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
110000000000000000000000001011000000000010000000000000
.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100100001
000000000000000000000000000101000000000010000001000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000010010100000000000000000000000000000
111000000000001000000000010000011001000000110100000000
000000000000001011000011000000011111000000110001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000000110000000000
000000000000000000000000000000001000000000110000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
100000000000000000
000100000000000001
010000000000000000
001000000000011001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 12 17
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000001011000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.sym 1 stopwatch1.clockDivider1.clk_out$2
.sym 2 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 4 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 5 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 6 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 7 clockDividerIce1.clk_out$2
.sym 8 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 751 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 752 clockDividerIce1.clk_out
.sym 830 clockDividerIce1.clk_out
.sym 836 CLK_IN$2
.sym 862 clockDividerIce1.counter[2]
.sym 864 clockDividerIce1.counter[0]
.sym 867 clockDividerIce1.counter[1]
.sym 944 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 3025 $false
.sym 3026 clockDividerIce1.counter[2]
.sym 3027 clockDividerIce1.counter[1]
.sym 3028 clockDividerIce1.counter[0]
.sym 3031 $false
.sym 3032 $false
.sym 3033 $false
.sym 3034 clockDividerIce1.clk_out$2
.sym 3041 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 3042 CLK_IN$2
.sym 3043 $false
.sym 3092 $true
.sym 3129 clockDividerIce1.counter[0]$2
.sym 3130 $false
.sym 3131 clockDividerIce1.counter[0]
.sym 3132 $false
.sym 3133 $false
.sym 3135 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 3137 $false
.sym 3138 clockDividerIce1.counter[1]
.sym 3142 $false
.sym 3143 $false
.sym 3144 clockDividerIce1.counter[2]
.sym 3145 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 3154 $false
.sym 3155 $false
.sym 3156 $false
.sym 3157 clockDividerIce1.counter[0]
.sym 3172 $false
.sym 3173 $false
.sym 3174 clockDividerIce1.counter[1]
.sym 3175 clockDividerIce1.counter[0]
.sym 3176 $true
.sym 3177 CLK_IN$2
.sym 3178 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 3179 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 3316 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 3317 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 3320 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 3321 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 5459 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 5460 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 5461 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 5462 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 5544 $true
.sym 5581 stopwatch1.SPI_wrapper1.wait_count[0]$2
.sym 5582 $false
.sym 5583 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 5584 $false
.sym 5585 $false
.sym 5587 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 5589 $false
.sym 5590 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 5593 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 5594 $false
.sym 5595 $false
.sym 5596 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 5597 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 5600 $false
.sym 5601 $false
.sym 5602 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 5603 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 5618 $false
.sym 5619 $false
.sym 5620 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 5621 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 5624 $false
.sym 5625 $false
.sym 5626 $false
.sym 5627 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 5628 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E
.sym 5629 clockDividerIce1.clk_out$2
.sym 5630 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R
.sym 7073 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 7076 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 7077 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 8411 stopwatch1.clockDivider1.counter[13]
.sym 8776 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 8777 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[3]
.sym 8898 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 8899 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8900 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1[0]
.sym 8903 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 8904 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9020 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 9021 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[2]
.sym 9022 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 9023 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O[1]
.sym 9024 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[2]
.sym 9025 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 9026 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[1]
.sym 9027 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 9112 $false
.sym 9113 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 9114 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 9115 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 9130 $false
.sym 9131 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 9132 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 9133 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 9136 $false
.sym 9137 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 9138 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 9139 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 9140 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 9141 stopwatch1.clockDivider1.clk_out$2
.sym 9142 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 9145 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[2]
.sym 9146 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 9148 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 9150 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[2]
.sym 9389 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 9392 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9395 stopwatch1.SPI_wrapper1.word_out[8]
.sym 9514 stopwatch1.SPI_wrapper1.word_out[6]
.sym 9515 stopwatch1.SPI_wrapper1.word_out[4]
.sym 9518 stopwatch1.SPI_wrapper1.word_out[7]
.sym 9519 stopwatch1.SPI_wrapper1.word_out[5]
.sym 9635 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 9638 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 9640 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 9641 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 9642 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 9762 stopwatch1.SPI_wrapper1.word_out[14]
.sym 9764 stopwatch1.SPI_wrapper1.word_out[13]
.sym 10204 stopwatch1.controller1.counter_enable
.sym 10227 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 10516 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10518 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10519 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10520 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 10623 $false
.sym 10624 $false
.sym 10625 $false
.sym 10626 $false
.sym 10633 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 10634 clockDividerIce1.clk_out$2
.sym 10635 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 10884 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 10885 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 10887 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 10889 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 10918 $true
.sym 10955 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 10956 $false
.sym 10957 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 10958 $false
.sym 10959 $false
.sym 10961 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 10963 $false
.sym 10964 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 10967 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_1_I3
.sym 10968 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 10969 $false
.sym 10970 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 10971 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 10974 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 10975 $false
.sym 10976 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[3]
.sym 10977 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_1_I3
.sym 11002 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 11003 stopwatch1.clockDivider1.clk_out$2
.sym 11004 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11005 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 11006 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[3]
.sym 11008 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[3]
.sym 11009 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 11011 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D[1]
.sym 11012 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 11085 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[3]
.sym 11086 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 11087 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 11088 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11091 $false
.sym 11092 $false
.sym 11093 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[3]
.sym 11094 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 11097 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 11098 $false
.sym 11099 $false
.sym 11100 $false
.sym 11115 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 11116 $false
.sym 11117 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 11118 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11121 $false
.sym 11122 $false
.sym 11123 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11124 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 11125 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 11126 stopwatch1.clockDivider1.clk_out$2
.sym 11127 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11128 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11129 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 11130 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11131 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[1]
.sym 11132 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[3]
.sym 11133 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 11202 $false
.sym 11203 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1[0]
.sym 11204 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 11205 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11208 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11209 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11210 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[2]
.sym 11211 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 11214 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11215 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11216 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 11217 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11220 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 11221 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[2]
.sym 11222 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[2]
.sym 11223 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 11226 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11227 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11228 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 11229 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[3]
.sym 11232 $false
.sym 11233 $false
.sym 11234 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 11235 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O[1]
.sym 11238 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11239 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11240 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[2]
.sym 11241 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 11244 $false
.sym 11245 $false
.sym 11246 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 11247 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11252 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 11253 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 11254 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11255 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11256 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11257 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 11258 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11287 $true
.sym 11324 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q$2
.sym 11325 $false
.sym 11326 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 11327 $false
.sym 11328 $false
.sym 11330 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_CARRY_I1_CO
.sym 11332 $false
.sym 11333 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[2]
.sym 11336 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_CARRY_I1_CO
.sym 11337 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11338 $false
.sym 11339 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[2]
.sym 11340 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_CARRY_I1_CO
.sym 11343 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11344 $false
.sym 11345 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 11346 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_CARRY_I1_CO
.sym 11355 $false
.sym 11356 $false
.sym 11357 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 11358 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11367 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11368 $false
.sym 11369 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[2]
.sym 11370 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_1_Q
.sym 11371 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 11372 stopwatch1.clockDivider1.clk_out$2
.sym 11373 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11374 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 11376 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 11377 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11378 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 11379 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 11380 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.sym 11381 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 11497 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11498 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11500 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 11501 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11503 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 11504 stopwatch1.SPI_wrapper1.word_out[9]
.sym 11571 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11572 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11573 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11574 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 11589 $false
.sym 11590 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 11591 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 11592 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 11607 $false
.sym 11608 stopwatch1.SPI_wrapper1.word_out[8]
.sym 11609 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11610 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11617 $true
.sym 11618 clockDividerIce1.clk_out$2
.sym 11619 $false
.sym 11620 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 11621 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 11623 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 11624 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11626 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 11627 stopwatch1.SPI_wrapper1.word_out[1]
.sym 11706 $false
.sym 11707 stopwatch1.SPI_wrapper1.word_out[6]
.sym 11708 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11709 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11712 $false
.sym 11713 stopwatch1.SPI_wrapper1.word_out[4]
.sym 11714 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11715 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11730 $false
.sym 11731 stopwatch1.SPI_wrapper1.word_out[7]
.sym 11732 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 11733 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11736 $false
.sym 11737 stopwatch1.SPI_wrapper1.word_out[5]
.sym 11738 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11739 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11740 $true
.sym 11741 clockDividerIce1.clk_out$2
.sym 11742 $false
.sym 11743 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 11744 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 11747 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 11817 $false
.sym 11818 stopwatch1.SPI_wrapper1.word_out[7]
.sym 11819 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 11820 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11835 $false
.sym 11836 stopwatch1.SPI_wrapper1.word_out[6]
.sym 11837 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 11838 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11847 $false
.sym 11848 stopwatch1.SPI_wrapper1.word_out[8]
.sym 11849 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 11850 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11853 $false
.sym 11854 stopwatch1.SPI_wrapper1.word_out[4]
.sym 11855 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 11856 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11859 $false
.sym 11860 stopwatch1.SPI_wrapper1.word_out[5]
.sym 11861 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 11862 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11863 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 11864 clockDividerIce1.clk_out$2
.sym 11865 $false
.sym 11866 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 11870 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 11871 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 11873 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 11964 $false
.sym 11965 $false
.sym 11966 stopwatch1.SPI_wrapper1.word_out[14]
.sym 11967 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11976 $false
.sym 11977 $false
.sym 11978 stopwatch1.SPI_wrapper1.word_out[13]
.sym 11979 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11986 $true
.sym 11987 clockDividerIce1.clk_out$2
.sym 11988 $false
.sym 12119 i_button_reset_SB_LUT4_I2_O[1]
.sym 12309 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 12416 $false
.sym 12417 $false
.sym 12418 stopwatch1.controller1.counter_enable
.sym 12419 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 12463 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12464 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12465 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12466 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12467 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12468 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12469 stopwatch1.clockDivider1.counter[1]
.sym 12535 $true
.sym 12572 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 12573 $false
.sym 12574 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12575 $false
.sym 12576 $false
.sym 12578 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12580 $false
.sym 12581 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12584 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12586 $false
.sym 12587 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12590 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12592 $false
.sym 12593 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12596 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12598 $true$2
.sym 12599 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12602 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12604 $true$2
.sym 12605 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12608 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12610 $true$2
.sym 12611 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12614 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12616 $false
.sym 12617 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12623 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12624 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12626 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12627 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12658 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12695 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12697 $false
.sym 12698 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12701 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12703 $true$2
.sym 12704 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12707 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12709 $false
.sym 12710 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 12714 $false
.sym 12715 stopwatch1.clockDivider1.counter[8]
.sym 12716 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12717 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12726 $false
.sym 12727 $false
.sym 12728 $false
.sym 12729 stopwatch1.clockDivider1.counter[8]
.sym 12732 $false
.sym 12733 $false
.sym 12734 $false
.sym 12735 stopwatch1.clockDivider1.counter[10]
.sym 12738 $false
.sym 12739 $false
.sym 12740 $false
.sym 12741 stopwatch1.clockDivider1.counter[13]
.sym 12870 $true$2
.sym 12993 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 12994 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 12995 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 12997 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 13027 $true
.sym 13064 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q$2
.sym 13065 $false
.sym 13066 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 13067 $false
.sym 13068 $false
.sym 13070 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 13072 $false
.sym 13073 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13076 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 13077 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 13078 $false
.sym 13079 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 13080 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 13083 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 13084 $false
.sym 13085 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13086 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 13095 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 13096 $false
.sym 13097 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13098 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 13107 $false
.sym 13108 $false
.sym 13109 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 13110 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 13111 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 13112 stopwatch1.clockDivider1.clk_out$2
.sym 13113 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 13188 $false
.sym 13189 $false
.sym 13190 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13191 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D[1]
.sym 13194 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13195 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13196 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 13197 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 13206 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13207 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13208 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 13209 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[2]
.sym 13212 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13213 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13214 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[0]
.sym 13215 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13224 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13225 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 13226 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13227 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 13230 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_4_D[1]
.sym 13231 $false
.sym 13232 $false
.sym 13233 $false
.sym 13234 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 13235 stopwatch1.clockDivider1.clk_out$2
.sym 13236 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 13237 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[3]
.sym 13238 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 13239 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 13241 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[2]
.sym 13242 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 13243 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 13244 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 13311 $false
.sym 13312 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 13313 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 13314 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 13317 $false
.sym 13318 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 13319 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 13320 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[2]
.sym 13323 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13324 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13325 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 13326 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_3_Q
.sym 13329 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13330 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13331 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 13332 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13335 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13336 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[1]
.sym 13337 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[2]
.sym 13338 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I2_1_O[3]
.sym 13341 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I1_O[1]
.sym 13342 $false
.sym 13343 $false
.sym 13344 $false
.sym 13357 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 13358 stopwatch1.clockDivider1.clk_out$2
.sym 13359 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 13360 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 13362 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[2]
.sym 13363 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 13364 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
.sym 13366 stopwatch1.SPI_wrapper1.word_out[2]
.sym 13367 stopwatch1.SPI_wrapper1.word_out[3]
.sym 13440 $false
.sym 13441 $false
.sym 13442 i_board_reset$2
.sym 13443 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13446 $false
.sym 13447 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13448 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13449 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13452 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13453 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13454 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13455 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13458 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13459 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13460 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13461 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13464 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13465 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13466 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13467 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13470 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13471 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13472 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13473 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13476 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13477 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13478 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13479 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13480 $true
.sym 13481 clockDividerIce1.clk_out$2
.sym 13482 $false
.sym 13483 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 13484 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13485 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13486 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13487 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13488 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13489 stopwatch1.SPI_wrapper1.word_out[0]
.sym 13490 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13557 stopwatch1.SPI_wrapper1.state[2]
.sym 13558 stopwatch1.SPI_wrapper1.state[1]
.sym 13559 stopwatch1.SPI_wrapper1.state[0]
.sym 13560 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[1]
.sym 13569 $false
.sym 13570 stopwatch1.SPI_wrapper1.state[2]
.sym 13571 stopwatch1.SPI_wrapper1.state[1]
.sym 13572 stopwatch1.SPI_wrapper1.state[0]
.sym 13575 $false
.sym 13576 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13577 stopwatch1.SPI_wrapper1.state[1]
.sym 13578 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13581 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13582 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13583 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.sym 13584 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13587 $false
.sym 13588 i_board_reset$2
.sym 13589 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 13590 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13593 $false
.sym 13594 $false
.sym 13595 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13596 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13599 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13600 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 13601 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13602 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 13603 $true
.sym 13604 clockDividerIce1.clk_out$2
.sym 13605 $false
.sym 13606 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[1]
.sym 13607 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13608 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R
.sym 13609 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13610 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_LUT4_I2_O[0]
.sym 13611 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_LUT4_I2_O[2]
.sym 13612 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13613 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E
.sym 13680 $false
.sym 13681 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13682 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.sym 13683 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13686 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13687 stopwatch1.SPI_wrapper1.state[2]
.sym 13688 stopwatch1.SPI_wrapper1.state[1]
.sym 13689 stopwatch1.SPI_wrapper1.state[0]
.sym 13698 stopwatch1.SPI_wrapper1.state[2]
.sym 13699 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13700 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.sym 13701 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13704 i_board_reset$2
.sym 13705 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13706 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13707 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13716 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13717 stopwatch1.SPI_wrapper1.state[2]
.sym 13718 stopwatch1.SPI_wrapper1.state[1]
.sym 13719 stopwatch1.SPI_wrapper1.state[0]
.sym 13722 stopwatch1.SPI_wrapper1.word_out[9]
.sym 13723 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13724 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13725 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13726 $true
.sym 13727 clockDividerIce1.clk_out$2
.sym 13728 $false
.sym 13729 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13730 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 13731 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[1]
.sym 13732 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13733 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 13734 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 13736 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 13803 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 13804 i_board_reset$2
.sym 13805 stopwatch1.SPI_wrapper1.word_out[1]
.sym 13806 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13809 $false
.sym 13810 i_board_reset$2
.sym 13811 stopwatch1.SPI_wrapper1.word_out[1]
.sym 13812 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 13821 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13822 stopwatch1.SPI_wrapper1.state[2]
.sym 13823 stopwatch1.SPI_wrapper1.state[1]
.sym 13824 stopwatch1.SPI_wrapper1.state[0]
.sym 13827 i_board_reset$2
.sym 13828 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 13829 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 13830 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 13839 $false
.sym 13840 $false
.sym 13841 stopwatch1.SPI_wrapper1.state[1]
.sym 13842 stopwatch1.SPI_wrapper1.state[0]
.sym 13845 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 13846 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 13847 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 13848 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[3]
.sym 13849 $true
.sym 13850 clockDividerIce1.clk_out$2
.sym 13851 $false
.sym 13852 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13853 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 13854 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 13855 stopwatch1.SPI_wrapper1.word_out[10]
.sym 13856 stopwatch1.SPI_wrapper1.sent_ON
.sym 13857 stopwatch1.SPI_wrapper1.word_out[11]
.sym 13926 $false
.sym 13927 stopwatch1.SPI_wrapper1.word_out[9]
.sym 13928 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 13929 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13932 $false
.sym 13933 stopwatch1.SPI_wrapper1.word_out[11]
.sym 13934 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 13935 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13950 $false
.sym 13951 stopwatch1.SPI_wrapper1.word_out[10]
.sym 13952 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 13953 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13972 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 13973 clockDividerIce1.clk_out$2
.sym 13974 $false
.sym 13976 stopwatch1.SPI_wrapper1.word_out[15]
.sym 13981 stopwatch1.SPI_wrapper1.word_out[12]
.sym 14049 $false
.sym 14050 stopwatch1.SPI_wrapper1.word_out[14]
.sym 14051 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 14052 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 14073 $false
.sym 14074 stopwatch1.SPI_wrapper1.word_out[12]
.sym 14075 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 14076 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 14079 $false
.sym 14080 stopwatch1.SPI_wrapper1.word_out[15]
.sym 14081 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 14082 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 14091 $false
.sym 14092 stopwatch1.SPI_wrapper1.word_out[13]
.sym 14093 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 14094 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 14095 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 14096 clockDividerIce1.clk_out$2
.sym 14097 $false
.sym 14105 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 14337 $false
.sym 14338 $false
.sym 14339 i_button_reset$2
.sym 14340 i_board_reset$2
.sym 14388 i_button_reset_SB_LUT4_I2_O[1]
.sym 14418 stopwatch1.clockDivider1.clk_out
.sym 14422 stopwatch1.controller1.display_enable
.sym 14450 stopwatch1.clockDivider1.counter[0]
.sym 14574 stopwatch1.clockDivider1.counter[2]
.sym 14575 stopwatch1.clockDivider1.counter[3]
.sym 14576 stopwatch1.clockDivider1.counter[4]
.sym 14577 stopwatch1.clockDivider1.counter[5]
.sym 14578 stopwatch1.clockDivider1.counter[6]
.sym 14579 stopwatch1.clockDivider1.counter[7]
.sym 14682 $false
.sym 14683 stopwatch1.clockDivider1.counter[2]
.sym 14684 stopwatch1.clockDivider1.counter[1]
.sym 14685 stopwatch1.clockDivider1.counter[0]
.sym 14688 $false
.sym 14689 $false
.sym 14690 $false
.sym 14691 stopwatch1.clockDivider1.counter[7]
.sym 14694 $false
.sym 14695 $false
.sym 14696 $false
.sym 14697 stopwatch1.clockDivider1.counter[3]
.sym 14700 $false
.sym 14701 $false
.sym 14702 $false
.sym 14703 stopwatch1.clockDivider1.counter[5]
.sym 14706 $false
.sym 14707 $false
.sym 14708 $false
.sym 14709 stopwatch1.clockDivider1.counter[4]
.sym 14712 $false
.sym 14713 $false
.sym 14714 $false
.sym 14715 stopwatch1.clockDivider1.counter[6]
.sym 14718 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14719 $false
.sym 14720 stopwatch1.clockDivider1.counter[1]
.sym 14721 stopwatch1.clockDivider1.counter[0]
.sym 14728 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 14729 clockDividerIce1.clk_out$2
.sym 14730 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14731 stopwatch1.clockDivider1.counter[8]
.sym 14732 stopwatch1.clockDivider1.counter[9]
.sym 14733 stopwatch1.clockDivider1.counter[10]
.sym 14734 stopwatch1.clockDivider1.counter[11]
.sym 14735 stopwatch1.clockDivider1.counter[12]
.sym 14811 $false
.sym 14812 $false
.sym 14813 $false
.sym 14814 stopwatch1.clockDivider1.counter[12]
.sym 14817 $false
.sym 14818 $false
.sym 14819 $false
.sym 14820 stopwatch1.clockDivider1.counter[11]
.sym 14829 stopwatch1.clockDivider1.counter[12]
.sym 14830 stopwatch1.clockDivider1.counter[9]
.sym 14831 stopwatch1.clockDivider1.counter[7]
.sym 14832 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14835 $false
.sym 14836 $false
.sym 14837 $false
.sym 14838 stopwatch1.clockDivider1.counter[9]
.sym 15063 $false
.sym 15064 $false
.sym 15065 $false
.sym 15066 $false
.sym 15102 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[1]
.sym 15103 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[0]
.sym 15104 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15107 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[2]
.sym 15186 $false
.sym 15187 $false
.sym 15188 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[0]
.sym 15189 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 15192 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[0]
.sym 15193 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[1]
.sym 15194 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[2]
.sym 15195 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15198 $false
.sym 15199 $false
.sym 15200 stopwatch1.controller1.counter_enable
.sym 15201 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 15210 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 15211 $false
.sym 15212 $false
.sym 15213 $false
.sym 15220 stopwatch1.controller1.counter_enable
.sym 15221 stopwatch1.clockDivider1.clk_out$2
.sym 15222 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 15348 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 15351 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 15353 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15420 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15421 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[1]
.sym 15422 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[2]
.sym 15423 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I2_1_O[3]
.sym 15426 $false
.sym 15427 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 15428 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 15429 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15432 $false
.sym 15433 $false
.sym 15434 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 15435 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 15444 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 15445 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15446 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 15447 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[1]
.sym 15450 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 15451 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15452 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15453 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15456 $false
.sym 15457 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 15458 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 15459 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15462 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 15463 $false
.sym 15464 $false
.sym 15465 $false
.sym 15466 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 15467 stopwatch1.clockDivider1.clk_out$2
.sym 15468 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 15543 $false
.sym 15544 $false
.sym 15545 i_board_reset$2
.sym 15546 stopwatch1.SPI_wrapper1.word_out[3]
.sym 15555 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 15556 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 15557 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 15558 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 15561 $false
.sym 15562 i_board_reset$2
.sym 15563 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15564 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 15567 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 15568 i_board_reset$2
.sym 15569 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15570 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15579 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 15580 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 15581 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
.sym 15582 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[3]
.sym 15585 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15586 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 15587 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[2]
.sym 15588 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 15589 $true
.sym 15590 clockDividerIce1.clk_out$2
.sym 15591 $false
.sym 15592 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[3]
.sym 15593 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 15594 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 15595 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15596 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 15597 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[2]
.sym 15598 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_R
.sym 15599 stopwatch1.SPI_wrapper1.state[2]
.sym 15666 i_board_reset$2
.sym 15667 stopwatch1.SPI_wrapper1.word_out[0]
.sym 15668 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 15669 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 15672 $false
.sym 15673 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15674 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 15675 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15678 $false
.sym 15679 $false
.sym 15680 i_board_reset$2
.sym 15681 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15684 $false
.sym 15685 $false
.sym 15686 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15687 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 15690 $false
.sym 15691 stopwatch1.SPI_wrapper1.state[2]
.sym 15692 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[1]
.sym 15693 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[2]
.sym 15696 $false
.sym 15697 $false
.sym 15698 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15699 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 15702 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 15703 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 15704 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 15705 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 15708 $false
.sym 15709 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 15710 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 15711 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15712 $true
.sym 15713 clockDividerIce1.clk_out$2
.sym 15714 $false
.sym 15715 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 15716 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 15717 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15718 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 15719 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 15720 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15721 stopwatch1.SPI_wrapper1.state[1]
.sym 15722 stopwatch1.SPI_wrapper1.state[0]
.sym 15789 $false
.sym 15790 $false
.sym 15791 stopwatch1.controller1.display_enable
.sym 15792 stopwatch1.clockDivider1.clk_out$2
.sym 15795 $false
.sym 15796 i_board_reset$2
.sym 15797 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15798 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15801 $false
.sym 15802 $false
.sym 15803 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15804 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15807 $false
.sym 15808 $false
.sym 15809 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[1]
.sym 15810 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[2]
.sym 15813 $false
.sym 15814 stopwatch1.SPI_wrapper1.state[2]
.sym 15815 stopwatch1.SPI_wrapper1.state[1]
.sym 15816 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15819 $false
.sym 15820 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15821 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15822 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15825 stopwatch1.SPI_wrapper1.state[2]
.sym 15826 stopwatch1.SPI_wrapper1.state[1]
.sym 15827 stopwatch1.SPI_wrapper1.state[0]
.sym 15828 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15831 $false
.sym 15832 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_LUT4_I2_O[0]
.sym 15833 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 15834 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_LUT4_I2_O[2]
.sym 15838 stopwatch1.SPI_wrapper1.reset_master_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 15839 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 15840 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15841 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 15842 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 15843 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O[3]
.sym 15844 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 15845 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15912 $false
.sym 15913 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15914 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15915 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 15918 $false
.sym 15919 $false
.sym 15920 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 15921 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 15924 $false
.sym 15925 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15926 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15927 stopwatch1.SPI_wrapper1.sent_ON
.sym 15930 i_board_reset$2
.sym 15931 stopwatch1.SPI_wrapper1.state[2]
.sym 15932 stopwatch1.SPI_wrapper1.state[1]
.sym 15933 stopwatch1.SPI_wrapper1.state[0]
.sym 15936 $false
.sym 15937 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15938 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15939 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 15942 $false
.sym 15943 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15944 stopwatch1.SPI_wrapper1.word_out[1]
.sym 15945 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 15954 $false
.sym 15955 stopwatch1.SPI_wrapper1.word_out[3]
.sym 15956 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15957 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 15958 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 15959 clockDividerIce1.clk_out$2
.sym 15960 $false
.sym 15961 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 15962 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15964 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 15967 stopwatch1.SPI_wrapper1.Cs
.sym 15968 stopwatch1.SPI_wrapper1.reset_master
.sym 16035 $false
.sym 16036 i_board_reset$2
.sym 16037 stopwatch1.SPI_wrapper1.word_out[11]
.sym 16038 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 16041 $false
.sym 16042 $false
.sym 16043 i_board_reset$2
.sym 16044 stopwatch1.SPI_wrapper1.word_out[10]
.sym 16047 $false
.sym 16048 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 16049 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 16050 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 16053 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.sym 16054 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 16055 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 16056 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 16059 i_board_reset$2
.sym 16060 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 16061 stopwatch1.SPI_wrapper1.sent_ON
.sym 16062 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 16065 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 16066 stopwatch1.SPI_wrapper1.sent_ON_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 16067 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 16068 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 16081 $true
.sym 16082 clockDividerIce1.clk_out$2
.sym 16083 $false
.sym 16085 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 16086 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16088 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 16089 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 16090 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 16091 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 16164 $false
.sym 16165 $false
.sym 16166 stopwatch1.SPI_wrapper1.word_out[15]
.sym 16167 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 16194 $false
.sym 16195 $false
.sym 16196 stopwatch1.SPI_wrapper1.word_out[12]
.sym 16197 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 16204 $true
.sym 16205 clockDividerIce1.clk_out$2
.sym 16206 $false
.sym 16208 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 16323 stopwatch1.SPI_wrapper1.word_out[0]
.sym 16324 $false
.sym 16325 $false
.sym 16326 $false
.sym 16327 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O$2
.sym 16328 clockDividerIce1.clk_out$2
.sym 16329 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 16497 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16559 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 16664 $false
.sym 16665 $false
.sym 16666 stopwatch1.clockDivider1.counter[0]
.sym 16667 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16674 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 16675 clockDividerIce1.clk_out$2
.sym 16676 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 16753 $true
.sym 16790 stopwatch1.clockDivider1.counter[0]$2
.sym 16791 $false
.sym 16792 stopwatch1.clockDivider1.counter[0]
.sym 16793 $false
.sym 16794 $false
.sym 16796 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16798 $false
.sym 16799 stopwatch1.clockDivider1.counter[1]
.sym 16802 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16803 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16804 $false
.sym 16805 stopwatch1.clockDivider1.counter[2]
.sym 16806 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16808 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16809 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16810 $false
.sym 16811 stopwatch1.clockDivider1.counter[3]
.sym 16812 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16814 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 16815 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16816 $false
.sym 16817 stopwatch1.clockDivider1.counter[4]
.sym 16818 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16820 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 16821 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16822 $false
.sym 16823 stopwatch1.clockDivider1.counter[5]
.sym 16824 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 16826 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 16827 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16828 $false
.sym 16829 stopwatch1.clockDivider1.counter[6]
.sym 16830 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 16832 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 16833 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16834 $false
.sym 16835 stopwatch1.clockDivider1.counter[7]
.sym 16836 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 16837 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 16838 clockDividerIce1.clk_out$2
.sym 16839 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 16876 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 16913 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 16914 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16915 $false
.sym 16916 stopwatch1.clockDivider1.counter[8]
.sym 16917 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 16919 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 16920 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16921 $false
.sym 16922 stopwatch1.clockDivider1.counter[9]
.sym 16923 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 16925 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 16926 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16927 $false
.sym 16928 stopwatch1.clockDivider1.counter[10]
.sym 16929 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 16931 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 16932 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16933 $false
.sym 16934 stopwatch1.clockDivider1.counter[11]
.sym 16935 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 16938 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 16939 $false
.sym 16940 stopwatch1.clockDivider1.counter[12]
.sym 16941 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 16960 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 16961 clockDividerIce1.clk_out$2
.sym 16962 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 17245 $true
.sym 17282 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 17283 $false
.sym 17284 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17285 $false
.sym 17286 $false
.sym 17288 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 17290 $false
.sym 17291 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[2]
.sym 17294 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_1_I3
.sym 17295 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17296 $false
.sym 17297 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[1]
.sym 17298 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 17301 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17302 $false
.sym 17303 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[0]
.sym 17304 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_1_I3
.sym 17307 $false
.sym 17308 $false
.sym 17309 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17310 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17325 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17326 $false
.sym 17327 stopwatch1.controller1.counter_enable_SB_DFFER_E_Q[2]
.sym 17328 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17329 stopwatch1.controller1.counter_enable
.sym 17330 stopwatch1.clockDivider1.clk_out$2
.sym 17331 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 17457 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 17458 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 17461 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 17491 $true
.sym 17528 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 17529 $false
.sym 17530 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17531 $false
.sym 17532 $false
.sym 17534 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 17536 $false
.sym 17537 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 17541 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 17542 $false
.sym 17543 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 17544 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 17559 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 17560 $false
.sym 17561 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 17562 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17571 $false
.sym 17572 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 17573 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.sym 17574 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17575 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 17576 stopwatch1.clockDivider1.clk_out$2
.sym 17577 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 17578 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 17580 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 17582 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 17775 i_board_reset$2
.sym 17776 stopwatch1.SPI_wrapper1.state[2]
.sym 17777 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17778 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17781 $false
.sym 17782 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17783 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17784 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17787 $false
.sym 17788 stopwatch1.SPI_wrapper1.state[2]
.sym 17789 stopwatch1.SPI_wrapper1.state[1]
.sym 17790 stopwatch1.SPI_wrapper1.state[0]
.sym 17793 $false
.sym 17794 stopwatch1.clockDivider1.clk_out$2
.sym 17795 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[2]
.sym 17796 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 17799 stopwatch1.SPI_wrapper1.state[2]
.sym 17800 stopwatch1.SPI_wrapper1.state[1]
.sym 17801 stopwatch1.SPI_wrapper1.state[0]
.sym 17802 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 17805 $false
.sym 17806 $false
.sym 17807 stopwatch1.SPI_wrapper1.state[1]
.sym 17808 stopwatch1.SPI_wrapper1.state[0]
.sym 17811 $false
.sym 17812 stopwatch1.SPI_wrapper1.state[2]
.sym 17813 stopwatch1.SPI_wrapper1.state[1]
.sym 17814 stopwatch1.SPI_wrapper1.state[0]
.sym 17817 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 17818 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 17819 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 17820 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[3]
.sym 17821 $true
.sym 17822 clockDividerIce1.clk_out$2
.sym 17823 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_R
.sym 17828 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 17898 $false
.sym 17899 i_board_reset$2
.sym 17900 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17901 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17904 $false
.sym 17905 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O[3]
.sym 17906 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 17907 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17910 $false
.sym 17911 $false
.sym 17912 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17913 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 17916 $false
.sym 17917 $false
.sym 17918 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17919 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 17922 $false
.sym 17923 stopwatch1.SPI_wrapper1.state[2]
.sym 17924 stopwatch1.SPI_wrapper1.state[1]
.sym 17925 stopwatch1.SPI_wrapper1.state[0]
.sym 17928 i_board_reset$2
.sym 17929 stopwatch1.clockDivider1.clk_out$2
.sym 17930 stopwatch1.SPI_wrapper1.state[2]
.sym 17931 stopwatch1.controller1.display_enable_SB_LUT4_I2_O[2]
.sym 17934 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17935 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17936 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17937 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 17940 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 17941 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 17942 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17943 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 17944 $true
.sym 17945 clockDividerIce1.clk_out$2
.sym 17946 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_R
.sym 17949 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 17951 stopwatch1.controller1.counter_enable
.sym 18021 $false
.sym 18022 stopwatch1.SPI_wrapper1.state[2]
.sym 18023 stopwatch1.SPI_wrapper1.state[1]
.sym 18024 stopwatch1.SPI_wrapper1.state[0]
.sym 18027 $false
.sym 18028 i_board_reset$2
.sym 18029 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[1]
.sym 18030 stopwatch1.SPI_wrapper1.reset_master_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18033 stopwatch1.SPI_wrapper1.state[2]
.sym 18034 stopwatch1.SPI_wrapper1.state[1]
.sym 18035 stopwatch1.SPI_wrapper1.state[0]
.sym 18036 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O[3]
.sym 18039 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O[3]
.sym 18040 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 18041 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18042 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18045 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[1]
.sym 18046 i_board_reset$2
.sym 18047 stopwatch1.SPI_wrapper1.state[0]
.sym 18048 stopwatch1.SPI_wrapper1.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 18051 $false
.sym 18052 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 18053 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 18054 stopwatch1.SPI_wrapper1.sent_BCD
.sym 18057 i_board_reset$2
.sym 18058 stopwatch1.SPI_wrapper1.Cs
.sym 18059 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 18060 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18063 $false
.sym 18064 i_board_reset$2
.sym 18065 stopwatch1.SPI_wrapper1.sent_BCD
.sym 18066 stopwatch1.SPI_wrapper1.sent_BCD_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18067 $true
.sym 18068 clockDividerIce1.clk_out$2
.sym 18069 $false
.sym 18070 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 18072 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18073 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 18074 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[1]
.sym 18075 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18076 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 18077 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 18144 i_board_reset$2
.sym 18145 stopwatch1.SPI_wrapper1.Cs
.sym 18146 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 18147 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 18150 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 18151 i_board_reset$2
.sym 18152 stopwatch1.SPI_wrapper1.Cs
.sym 18153 stopwatch1.SPI_wrapper1.state[1]
.sym 18162 $false
.sym 18163 $false
.sym 18164 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18165 stopwatch1.SPI_wrapper1.reset_master
.sym 18180 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 18181 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 18182 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 18183 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 18186 $false
.sym 18187 i_board_reset$2
.sym 18188 stopwatch1.SPI_wrapper1.reset_master
.sym 18189 stopwatch1.SPI_wrapper1.reset_master_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18190 $true
.sym 18191 clockDividerIce1.clk_out$2
.sym 18192 $false
.sym 18193 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18194 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 18195 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 18197 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 18198 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 18273 $false
.sym 18274 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18275 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18276 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 18279 $false
.sym 18280 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18281 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18282 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18291 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18292 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 18293 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 18294 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18297 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 18298 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18299 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 18300 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18303 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18304 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18305 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 18306 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 18309 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 18310 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 18311 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 18312 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18313 $true
.sym 18314 clockDividerIce1.clk_out$2
.sym 18315 $false
.sym 18317 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 18396 stopwatch1.SPI_wrapper1.Cs
.sym 18397 $false
.sym 18398 $false
.sym 18399 $false
.sym 18436 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 18437 clockDividerIce1.clk_out$2
.sym 18438 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 18562 i_board_reset$2
.sym 18564 i_button_start_stop$2
.sym 18772 $false
.sym 18773 stopwatch1.controller1.counter_enable
.sym 18774 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 18775 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19599 $true
.sym 19636 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]$2
.sym 19637 $false
.sym 19638 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19639 $false
.sym 19640 $false
.sym 19642 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 19644 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 19645 $true$2
.sym 19648 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19650 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 19651 $true$2
.sym 19652 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 19655 $false
.sym 19656 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 19657 $false
.sym 19658 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19673 $false
.sym 19674 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 19675 $false
.sym 19676 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 19683 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 19684 clockDividerIce1.clk_out$2
.sym 19685 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 19760 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 19761 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 19762 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 19763 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19772 $false
.sym 19773 $false
.sym 19774 $false
.sym 19775 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19784 $false
.sym 19785 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 19786 $false
.sym 19787 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19806 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 19807 clockDividerIce1.clk_out$2
.sym 19808 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 20030 $false
.sym 20031 $false
.sym 20032 $false
.sym 20033 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20141 $false
.sym 20142 $false
.sym 20143 $false
.sym 20144 i_board_reset$2
.sym 20153 $false
.sym 20154 $false
.sym 20155 $false
.sym 20156 stopwatch1.controller1.counter_enable
.sym 20175 $true
.sym 20176 i_button_start_stop$2
.sym 20177 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 20252 $false
.sym 20253 $false
.sym 20254 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 20255 stopwatch1.SPI_wrapper1.reset_master
.sym 20264 $false
.sym 20265 stopwatch1.SPI_wrapper1.Cs
.sym 20266 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 20267 stopwatch1.SPI_wrapper1.reset_master
.sym 20270 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20271 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20272 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 20273 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20276 $false
.sym 20277 stopwatch1.SPI_wrapper1.Cs
.sym 20278 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20279 stopwatch1.SPI_wrapper1.reset_master
.sym 20282 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20283 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 20284 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 20285 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 20288 $false
.sym 20289 stopwatch1.SPI_wrapper1.Cs
.sym 20290 stopwatch1.SPI_wrapper1.reset_master
.sym 20291 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 20294 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20295 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[1]
.sym 20296 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 20297 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 20298 $true
.sym 20299 clockDividerIce1.clk_out$2
.sym 20300 $false
.sym 20375 $false
.sym 20376 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20377 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 20378 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 20381 $false
.sym 20382 $false
.sym 20383 $false
.sym 20384 stopwatch1.SPI_wrapper1.reset_master
.sym 20387 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20388 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20389 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 20390 stopwatch1.SPI_wrapper1.reset_master
.sym 20399 $false
.sym 20400 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20401 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20402 stopwatch1.SPI_wrapper1.reset_master
.sym 20405 $false
.sym 20406 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20407 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20408 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 20421 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 20422 clockDividerIce1.clk_out$2
.sym 20423 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 20504 $false
.sym 20505 $false
.sym 20506 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 20507 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20544 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 20545 clockDividerIce1.clk_out$2
.sym 20546 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 20670 i_button_lap_time$2
.sym 20672 i_button_reset$2
.sym 20775 stopwatch1.clockDivider1.clk_out
.sym 21902 stopwatch1.controller1.display_enable
.sym 22005 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 22008 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 22647 $false
.sym 22648 $false
.sym 22649 $false
.sym 22650 stopwatch1.clockDivider1.clk_out$2
.sym 22663 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 22664 clockDividerIce1.clk_out$2
.sym 22665 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 24010 $false
.sym 24011 $false
.sym 24012 $false
.sym 24013 stopwatch1.controller1.display_enable
.sym 24056 $true
.sym 24057 i_button_lap_time$2
.sym 24058 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 24139 $false
.sym 24140 $false
.sym 24141 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 24142 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 24157 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 24158 $false
.sym 24159 $false
.sym 24160 $false
.sym 24179 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 24180 clockDividerIce1.clk_out$2
.sym 24181 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 24599 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27189 stopwatch1.SPI_wrapper1.Cs
.sym 27192 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 27429 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 27463 stopwatch1.controller1.counter_enable
.sym 27519 stopwatch1.controller1.display_enable
.sym 27522 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27549 stopwatch1.SPI_wrapper1.Cs
.sym 27552 stopwatch1.SPI_wrapper1.SPI_Master1.sck
