#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000002bfa4255380 .scope module, "uart_tx_module" "uart_tx_module" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "tx_data_i";
    .port_info 4 /OUTPUT 1 "tx_o";
    .port_info 5 /OUTPUT 1 "tx_full_o";
P_000002bfa424e910 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
L_000002bfa428c190 .functor NOT 1, v000002bfa42e2a70_0, C4<0>, C4<0>, C4<0>;
L_000002bfa428ceb0 .functor AND 1, v000002bfa42e2cf0_0, L_000002bfa428c190, C4<1>, C4<1>;
L_000002bfa428c040 .functor NOT 1, v000002bfa42e2a70_0, C4<0>, C4<0>, C4<0>;
v000002bfa42e3010_0 .net *"_ivl_0", 0 0, L_000002bfa428c190;  1 drivers
o000002bfa42901b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002bfa42e30b0_0 .net "clk", 0 0, o000002bfa42901b8;  0 drivers
v000002bfa42e3150_0 .net "fifo_empty", 0 0, v000002bfa42e2a70_0;  1 drivers
v000002bfa42e3330_0 .net "read_en", 0 0, L_000002bfa428ceb0;  1 drivers
o000002bfa42901e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002bfa42e33d0_0 .net "rst_n", 0 0, o000002bfa42901e8;  0 drivers
v000002bfa42e6350_0 .net "s_tick", 0 0, L_000002bfa42e5310;  1 drivers
v000002bfa42e65d0_0 .net "start_tx", 0 0, L_000002bfa428c040;  1 drivers
v000002bfa42e5630_0 .var "start_tx_delayed", 0 0;
v000002bfa42e4d70_0 .net "tx_data_buf", 7 0, v000002bfa428e7e0_0;  1 drivers
o000002bfa4290308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002bfa42e63f0_0 .net "tx_data_i", 7 0, o000002bfa4290308;  0 drivers
v000002bfa42e59f0_0 .net "tx_done_o", 0 0, v000002bfa42e2cf0_0;  1 drivers
v000002bfa42e5770_0 .net "tx_full_o", 0 0, v000002bfa42e1b70_0;  1 drivers
v000002bfa42e6710_0 .net "tx_o", 0 0, L_000002bfa428c0b0;  1 drivers
o000002bfa42908a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002bfa42e6530_0 .net "wr_en", 0 0, o000002bfa42908a8;  0 drivers
S_000002bfa427ee20 .scope module, "bau_gen_inst" "baurate_gen" 2 39, 3 2 0, S_000002bfa4255380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "bau_tick_o";
P_000002bfa3f78c50 .param/l "BAUDCOUNT" 0 3 2, +C4<00000000000000000000000001001110>;
P_000002bfa3f78c88 .param/l "BAUDWIDTH" 1 3 9, +C4<00000000000000000000000000000111>;
v000002bfa428ec40_0 .net *"_ivl_0", 31 0, L_000002bfa42e5270;  1 drivers
L_000002bfa4310160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bfa428e6a0_0 .net/2u *"_ivl_10", 0 0, L_000002bfa4310160;  1 drivers
L_000002bfa4310088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bfa428ea60_0 .net *"_ivl_3", 24 0, L_000002bfa4310088;  1 drivers
L_000002bfa43100d0 .functor BUFT 1, C4<00000000000000000000000001001101>, C4<0>, C4<0>, C4<0>;
v000002bfa428e240_0 .net/2u *"_ivl_4", 31 0, L_000002bfa43100d0;  1 drivers
v000002bfa428e740_0 .net *"_ivl_6", 0 0, L_000002bfa42e53b0;  1 drivers
L_000002bfa4310118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bfa428ee20_0 .net/2u *"_ivl_8", 0 0, L_000002bfa4310118;  1 drivers
v000002bfa428eba0_0 .net "bau_tick_o", 0 0, L_000002bfa42e5310;  alias, 1 drivers
v000002bfa428e2e0_0 .var "baudcount_reg", 6 0;
v000002bfa428e060_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa428e100_0 .net "rst_n", 0 0, o000002bfa42901e8;  alias, 0 drivers
E_000002bfa424f810 .event posedge, v000002bfa428e060_0;
L_000002bfa42e5270 .concat [ 7 25 0 0], v000002bfa428e2e0_0, L_000002bfa4310088;
L_000002bfa42e53b0 .cmp/eq 32, L_000002bfa42e5270, L_000002bfa43100d0;
L_000002bfa42e5310 .functor MUXZ 1, L_000002bfa4310160, L_000002bfa4310118, L_000002bfa42e53b0, C4<>;
S_000002bfa427efb0 .scope module, "fifo_inst" "FIFO" 2 62, 4 15 0, S_000002bfa4255380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "f_full";
    .port_info 7 /OUTPUT 1 "f_empty";
P_000002bfa427f140 .param/l "ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000000100>;
P_000002bfa427f178 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_000002bfa427f1b0 .param/l "DEPTH" 0 4 16, +C4<00000000000000000000000000010000>;
v000002bfa42e3290_0 .net "can_read", 0 0, L_000002bfa428c7b0;  1 drivers
v000002bfa42e26b0_0 .net "can_wite", 0 0, L_000002bfa428c660;  1 drivers
v000002bfa42e1e90_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa42e3470_0 .net "din", 7 0, o000002bfa4290308;  alias, 0 drivers
v000002bfa42e2110_0 .net "dout", 7 0, v000002bfa428e7e0_0;  alias, 1 drivers
v000002bfa42e36f0_0 .net "f_empty", 0 0, v000002bfa42e2a70_0;  alias, 1 drivers
v000002bfa42e3510_0 .net "f_full", 0 0, v000002bfa42e1b70_0;  alias, 1 drivers
v000002bfa42e29d0_0 .net "n_rst", 0 0, o000002bfa42901e8;  alias, 0 drivers
v000002bfa42e27f0_0 .net "rd_en", 0 0, L_000002bfa428ceb0;  alias, 1 drivers
v000002bfa42e21b0_0 .net "rd_ptr", 3 0, v000002bfa428ed80_0;  1 drivers
v000002bfa42e2250_0 .net "wr_en", 0 0, o000002bfa42908a8;  alias, 0 drivers
v000002bfa42e3830_0 .net "wr_ptr", 3 0, v000002bfa42e1df0_0;  1 drivers
S_000002bfa4266c80 .scope module, "memory_inst" "FIFO_Memory" 4 57, 5 1 0, S_000002bfa427efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "can_write";
    .port_info 2 /INPUT 1 "can_read";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /INPUT 4 "wr_ptr";
    .port_info 5 /INPUT 4 "rd_ptr";
    .port_info 6 /OUTPUT 8 "dout";
P_000002bfa3f78f50 .param/l "DATA_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_000002bfa3f78f88 .param/l "DEPTH" 0 5 1, +C4<00000000000000000000000000010000>;
v000002bfa428ece0_0 .net "can_read", 0 0, L_000002bfa428c7b0;  alias, 1 drivers
v000002bfa428e920_0 .net "can_write", 0 0, L_000002bfa428c660;  alias, 1 drivers
v000002bfa428ef60_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa428e380_0 .net "din", 7 0, o000002bfa4290308;  alias, 0 drivers
v000002bfa428e7e0_0 .var "dout", 7 0;
v000002bfa428e420 .array "mem", 15 0, 7 0;
v000002bfa428e4c0_0 .net "rd_ptr", 3 0, v000002bfa428ed80_0;  alias, 1 drivers
v000002bfa428eec0_0 .net "wr_ptr", 3 0, v000002bfa42e1df0_0;  alias, 1 drivers
S_000002bfa4266e10 .scope module, "read_pointer_inst" "FIFO_Read_Pointer" 4 45, 6 1 0, S_000002bfa427efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "f_empty";
    .port_info 4 /OUTPUT 4 "rd_ptr";
    .port_info 5 /OUTPUT 1 "can_read";
P_000002bfa424fa90 .param/l "ADDR_WIDTH" 0 6 1, +C4<00000000000000000000000000000100>;
L_000002bfa428c7b0 .functor AND 1, L_000002bfa428ceb0, L_000002bfa42e5590, C4<1>, C4<1>;
v000002bfa428e600_0 .net *"_ivl_1", 0 0, L_000002bfa42e5590;  1 drivers
v000002bfa428e1a0_0 .net "can_read", 0 0, L_000002bfa428c7b0;  alias, 1 drivers
v000002bfa428eb00_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa428e560_0 .net "f_empty", 0 0, v000002bfa42e2a70_0;  alias, 1 drivers
v000002bfa428e880_0 .net "n_rst", 0 0, o000002bfa42901e8;  alias, 0 drivers
v000002bfa428e9c0_0 .net "rd_en", 0 0, L_000002bfa428ceb0;  alias, 1 drivers
v000002bfa428ed80_0 .var "rd_ptr", 3 0;
E_000002bfa424ff10/0 .event negedge, v000002bfa428e100_0;
E_000002bfa424ff10/1 .event posedge, v000002bfa428e060_0;
E_000002bfa424ff10 .event/or E_000002bfa424ff10/0, E_000002bfa424ff10/1;
L_000002bfa42e5590 .reduce/nor v000002bfa42e2a70_0;
S_000002bfa4273570 .scope module, "state_inst" "FIFO_State" 4 69, 7 1 0, S_000002bfa427efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /INPUT 1 "can_write";
    .port_info 3 /INPUT 1 "can_read";
    .port_info 4 /INPUT 4 "wr_ptr";
    .port_info 5 /INPUT 4 "rd_ptr";
    .port_info 6 /OUTPUT 1 "f_full";
    .port_info 7 /OUTPUT 1 "f_empty";
P_000002bfa424f850 .param/l "ADDR_WIDTH" 0 7 1, +C4<00000000000000000000000000000100>;
v000002bfa42e2070_0 .net "can_read", 0 0, L_000002bfa428c7b0;  alias, 1 drivers
v000002bfa42e2f70_0 .net "can_write", 0 0, L_000002bfa428c660;  alias, 1 drivers
v000002bfa42e2610_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa42e2a70_0 .var "f_empty", 0 0;
v000002bfa42e1b70_0 .var "f_full", 0 0;
v000002bfa42e31f0_0 .net "n_rst", 0 0, o000002bfa42901e8;  alias, 0 drivers
v000002bfa42e1c10_0 .net "rd_ptr", 3 0, v000002bfa428ed80_0;  alias, 1 drivers
v000002bfa42e2570_0 .net "wr_ptr", 3 0, v000002bfa42e1df0_0;  alias, 1 drivers
S_000002bfa4273700 .scope module, "write_pointer_inst" "FIFO_Write_Pointer" 4 34, 8 1 0, S_000002bfa427efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "f_full";
    .port_info 4 /OUTPUT 4 "wr_ptr";
    .port_info 5 /OUTPUT 1 "can_write";
P_000002bfa424f950 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_000002bfa428c660 .functor AND 1, o000002bfa42908a8, L_000002bfa42e5450, C4<1>, C4<1>;
v000002bfa42e1ad0_0 .net *"_ivl_1", 0 0, L_000002bfa42e5450;  1 drivers
v000002bfa42e1cb0_0 .net "can_write", 0 0, L_000002bfa428c660;  alias, 1 drivers
v000002bfa42e1f30_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa42e1d50_0 .net "f_full", 0 0, v000002bfa42e1b70_0;  alias, 1 drivers
v000002bfa42e1fd0_0 .net "n_rst", 0 0, o000002bfa42901e8;  alias, 0 drivers
v000002bfa42e2890_0 .net "wr_en", 0 0, o000002bfa42908a8;  alias, 0 drivers
v000002bfa42e1df0_0 .var "wr_ptr", 3 0;
L_000002bfa42e5450 .reduce/nor v000002bfa42e1b70_0;
S_000002bfa426ab80 .scope module, "uart_tx_inst" "uart_tx" 2 47, 9 1 0, S_000002bfa4255380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /INPUT 1 "s_tick";
    .port_info 3 /INPUT 1 "tx_start_i";
    .port_info 4 /INPUT 8 "tx_data_i";
    .port_info 5 /OUTPUT 1 "tx_o";
    .port_info 6 /OUTPUT 1 "tx_done_o";
P_000002bfa426ad10 .param/l "DATA" 1 9 13, C4<10>;
P_000002bfa426ad48 .param/l "DATABIT" 1 9 16, +C4<00000000000000000000000000000011>;
P_000002bfa426ad80 .param/l "DATAWIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
P_000002bfa426adb8 .param/l "DATA_TICK" 1 9 15, +C4<00000000000000000000000000010000>;
P_000002bfa426adf0 .param/l "IDLE" 1 9 11, C4<00>;
P_000002bfa426ae28 .param/l "START" 1 9 12, C4<01>;
P_000002bfa426ae60 .param/l "STOP" 1 9 14, C4<11>;
P_000002bfa426ae98 .param/l "count_width" 1 9 17, +C4<00000000000000000000000000000100>;
L_000002bfa428c0b0 .functor BUFZ 1, v000002bfa42e2e30_0, C4<0>, C4<0>, C4<0>;
v000002bfa42e24d0_0 .net "clk", 0 0, o000002bfa42901b8;  alias, 0 drivers
v000002bfa42e3790_0 .var "data_reg", 7 0;
v000002bfa42e22f0_0 .var "ncount", 2 0;
v000002bfa42e2b10_0 .var "next_data_reg", 7 0;
v000002bfa42e2390_0 .var "next_ncount", 2 0;
v000002bfa42e2bb0_0 .var "next_scount", 3 0;
v000002bfa42e2430_0 .var "next_state", 1 0;
v000002bfa42e2c50_0 .var "next_tx_done", 0 0;
v000002bfa42e2750_0 .var "next_tx_reg_buf", 0 0;
v000002bfa42e35b0_0 .net "rst_n_i", 0 0, o000002bfa42901e8;  alias, 0 drivers
v000002bfa42e1a30_0 .net "s_tick", 0 0, L_000002bfa42e5310;  alias, 1 drivers
v000002bfa42e3650_0 .var "scount", 3 0;
v000002bfa42e2930_0 .var "state", 1 0;
v000002bfa42e1990_0 .net "tx_data_i", 7 0, v000002bfa428e7e0_0;  alias, 1 drivers
v000002bfa42e2cf0_0 .var "tx_done_o", 0 0;
v000002bfa42e2d90_0 .net "tx_o", 0 0, L_000002bfa428c0b0;  alias, 1 drivers
v000002bfa42e2e30_0 .var "tx_o_buf", 0 0;
v000002bfa42e2ed0_0 .net "tx_start_i", 0 0, v000002bfa42e5630_0;  1 drivers
E_000002bfa4250310/0 .event anyedge, v000002bfa42e2930_0, v000002bfa42e3650_0, v000002bfa42e22f0_0, v000002bfa42e3790_0;
E_000002bfa4250310/1 .event anyedge, v000002bfa42e2e30_0, v000002bfa42e2ed0_0, v000002bfa428e7e0_0, v000002bfa428eba0_0;
E_000002bfa4250310 .event/or E_000002bfa4250310/0, E_000002bfa4250310/1;
S_000002bfa427a4a0 .scope begin, "FSM" "FSM" 9 51, 9 51 0, S_000002bfa426ab80;
 .timescale 0 0;
S_000002bfa427a630 .scope begin, "output_assignment" "output_assignment" 9 27, 9 27 0, S_000002bfa426ab80;
 .timescale 0 0;
    .scope S_000002bfa427ee20;
T_0 ;
    %wait E_000002bfa424f810;
    %load/vec4 v000002bfa428e100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002bfa428e2e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002bfa428e2e0_0;
    %pad/u 32;
    %cmpi/e 77, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 7;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000002bfa428e2e0_0;
    %addi 1, 0, 7;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v000002bfa428e2e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002bfa426ab80;
T_1 ;
    %wait E_000002bfa424f810;
    %fork t_1, S_000002bfa427a630;
    %jmp t_0;
    .scope S_000002bfa427a630;
t_1 ;
    %load/vec4 v000002bfa42e35b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bfa42e2930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bfa42e3650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bfa42e22f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bfa42e3790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e2cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bfa42e2e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002bfa42e2430_0;
    %assign/vec4 v000002bfa42e2930_0, 0;
    %load/vec4 v000002bfa42e2bb0_0;
    %assign/vec4 v000002bfa42e3650_0, 0;
    %load/vec4 v000002bfa42e2390_0;
    %assign/vec4 v000002bfa42e22f0_0, 0;
    %load/vec4 v000002bfa42e2b10_0;
    %assign/vec4 v000002bfa42e3790_0, 0;
    %load/vec4 v000002bfa42e2c50_0;
    %assign/vec4 v000002bfa42e2cf0_0, 0;
    %load/vec4 v000002bfa42e2750_0;
    %assign/vec4 v000002bfa42e2e30_0, 0;
T_1.1 ;
    %end;
    .scope S_000002bfa426ab80;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_000002bfa426ab80;
T_2 ;
    %wait E_000002bfa4250310;
    %fork t_3, S_000002bfa427a4a0;
    %jmp t_2;
    .scope S_000002bfa427a4a0;
t_3 ;
    %load/vec4 v000002bfa42e2930_0;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %load/vec4 v000002bfa42e3650_0;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
    %load/vec4 v000002bfa42e22f0_0;
    %store/vec4 v000002bfa42e2390_0, 0, 3;
    %load/vec4 v000002bfa42e3790_0;
    %store/vec4 v000002bfa42e2b10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfa42e2c50_0, 0, 1;
    %load/vec4 v000002bfa42e2e30_0;
    %store/vec4 v000002bfa42e2750_0, 0, 1;
    %load/vec4 v000002bfa42e2930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfa42e2750_0, 0, 1;
    %load/vec4 v000002bfa42e2ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
    %load/vec4 v000002bfa42e1990_0;
    %store/vec4 v000002bfa42e2b10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfa42e2c50_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002bfa42e1a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfa42e2750_0, 0, 1;
    %load/vec4 v000002bfa42e3650_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bfa42e2390_0, 0, 3;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %load/vec4 v000002bfa42e3650_0;
    %addi 1, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002bfa42e1a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002bfa42e3790_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002bfa42e2750_0, 0, 1;
    %load/vec4 v000002bfa42e3650_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
    %load/vec4 v000002bfa42e3790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002bfa42e2b10_0, 0, 8;
    %load/vec4 v000002bfa42e22f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %load/vec4 v000002bfa42e22f0_0;
    %addi 1, 0, 3;
    %store/vec4 v000002bfa42e2390_0, 0, 3;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %load/vec4 v000002bfa42e3650_0;
    %addi 1, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
T_2.13 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002bfa42e1a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfa42e2750_0, 0, 1;
    %load/vec4 v000002bfa42e3650_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfa42e2c50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
    %load/vec4 v000002bfa42e3650_0;
    %addi 1, 0, 4;
    %store/vec4 v000002bfa42e2bb0_0, 0, 4;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bfa42e2430_0, 0, 2;
T_2.19 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %end;
    .scope S_000002bfa426ab80;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002bfa4273700;
T_3 ;
    %wait E_000002bfa424ff10;
    %load/vec4 v000002bfa42e1fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bfa42e1df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bfa42e1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002bfa42e1df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bfa42e1df0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002bfa42e1df0_0;
    %assign/vec4 v000002bfa42e1df0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002bfa4266e10;
T_4 ;
    %wait E_000002bfa424ff10;
    %load/vec4 v000002bfa428e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bfa428ed80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bfa428e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002bfa428ed80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bfa428ed80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002bfa428ed80_0;
    %assign/vec4 v000002bfa428ed80_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bfa4266c80;
T_5 ;
    %wait E_000002bfa424f810;
    %load/vec4 v000002bfa428e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002bfa428e380_0;
    %load/vec4 v000002bfa428eec0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bfa428e420, 0, 4;
T_5.0 ;
    %load/vec4 v000002bfa428ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002bfa428e4c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002bfa428e420, 4;
    %assign/vec4 v000002bfa428e7e0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002bfa4273570;
T_6 ;
    %wait E_000002bfa424ff10;
    %load/vec4 v000002bfa42e31f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e1b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bfa42e2a70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002bfa42e2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e2a70_0, 0;
    %load/vec4 v000002bfa42e2570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000002bfa42e1c10_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bfa42e1b70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e1b70_0, 0;
T_6.5 ;
T_6.2 ;
    %load/vec4 v000002bfa42e2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e1b70_0, 0;
    %load/vec4 v000002bfa42e1c10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000002bfa42e2570_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bfa42e2a70_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e2a70_0, 0;
T_6.9 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002bfa4255380;
T_7 ;
    %wait E_000002bfa424f810;
    %load/vec4 v000002bfa42e33d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfa42e5630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002bfa42e65d0_0;
    %assign/vec4 v000002bfa42e5630_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "d:\CWT\UART\my_uart\rtl\uart_tx_module.sv";
    "./bau_gen.sv";
    "./FIFO.sv";
    "./FIFO_Memory.sv";
    "./FIFO_Read_Pointer.sv";
    "./FIFO_State.sv";
    "./FIFO_Write_Pointer.sv";
    "./tx.sv";
