// Seed: 3358646560
module module_0;
  logic id_1;
endmodule
module module_0 #(
    parameter id_5 = 32'd4,
    parameter id_6 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    module_1,
    id_7,
    id_8
);
  output wire id_8;
  output logic [7:0] id_7;
  module_0 modCall_1 ();
  inout wire _id_6;
  inout wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_6) begin : LABEL_0
    id_7[id_6 : id_5] = id_6 - -1;
  end
endmodule
