

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'
================================================================
* Date:           Tue Feb 24 22:01:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [gp.cpp:57]   --->   Operation 6 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:56]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56"   --->   Operation 9 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln56_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln56_1"   --->   Operation 10 'read' 'mul_ln56_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 11 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i62 %sext_ln56_read"   --->   Operation 12 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten7"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln56 = store i31 0, i31 %r" [gp.cpp:56]   --->   Operation 19 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln57 = store i31 0, i31 %c_1" [gp.cpp:57]   --->   Operation 20 'store' 'store_ln57' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i62 %indvar_flatten7" [gp.cpp:56]   --->   Operation 22 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%icmp_ln56 = icmp_eq  i62 %indvar_flatten7_load, i62 %mul_ln56_1_read" [gp.cpp:56]   --->   Operation 23 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 3.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (3.50ns)   --->   "%add_ln56_1 = add i62 %indvar_flatten7_load, i62 1" [gp.cpp:56]   --->   Operation 24 'add' 'add_ln56_1' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc36, void %for.end38.loopexit.exitStub" [gp.cpp:56]   --->   Operation 25 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln56 = store i62 %add_ln56_1, i62 %indvar_flatten7" [gp.cpp:56]   --->   Operation 26 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 9.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c = load i31 %c_1" [gp.cpp:57]   --->   Operation 27 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %c" [gp.cpp:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.70ns)   --->   "%icmp_ln57 = icmp_slt  i32 %zext_ln57, i32 %cols_read" [gp.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [gp.cpp:56]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56_cast" [gp.cpp:56]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.66ns)   --->   "%add_ln56 = add i31 %r_load, i31 1" [gp.cpp:56]   --->   Operation 32 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.94ns)   --->   "%select_ln56 = select i1 %icmp_ln57, i31 %c, i31 0" [gp.cpp:56]   --->   Operation 33 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.94ns)   --->   "%select_ln56_1 = select i1 %icmp_ln57, i31 %r_load, i31 %add_ln56" [gp.cpp:56]   --->   Operation 34 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%shl_ln59 = shl i31 %select_ln56_1, i31 6" [gp.cpp:59]   --->   Operation 35 'shl' 'shl_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%shl_ln59_1 = shl i31 %select_ln56_1, i31 4" [gp.cpp:59]   --->   Operation 36 'shl' 'shl_ln59_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln59_1 = add i31 %shl_ln59, i31 %shl_ln59_1" [gp.cpp:59]   --->   Operation 37 'add' 'add_ln59_1' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %add_ln59_1" [gp.cpp:59]   --->   Operation 38 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %select_ln56" [gp.cpp:57]   --->   Operation 39 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln56, i32 2, i32 16" [gp.cpp:57]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.14ns)   --->   "%add_ln59 = add i15 %trunc_ln59, i15 %lshr_ln1" [gp.cpp:59]   --->   Operation 41 'add' 'add_ln59' <Predicate = (!icmp_ln56)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (9.00ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:59]   --->   Operation 42 'read' 'gmem_addr_read' <Predicate = (!icmp_ln56)> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%switch_ln59 = switch i2 %trunc_ln57, void %arrayidx322.case.3, i2 0, void %arrayidx322.case.0, i2 1, void %arrayidx322.case.1, i2 2, void %arrayidx322.case.2" [gp.cpp:59]   --->   Operation 43 'switch' 'switch_ln59' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (2.66ns)   --->   "%add_ln57 = add i31 %select_ln56, i31 1" [gp.cpp:57]   --->   Operation 44 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln56 = store i31 %select_ln56_1, i31 %r" [gp.cpp:56]   --->   Operation 45 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln57 = store i31 %add_ln57, i31 %c_1" [gp.cpp:57]   --->   Operation 46 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.61>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc33" [gp.cpp:57]   --->   Operation 47 'br' 'br_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:57]   --->   Operation 49 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i15 %add_ln59" [gp.cpp:59]   --->   Operation 50 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 51 'getelementptr' 'M_e_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 52 'getelementptr' 'M_e_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 53 'getelementptr' 'M_e_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 54 'getelementptr' 'M_e_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_2_addr" [gp.cpp:59]   --->   Operation 55 'store' 'store_ln59' <Predicate = (trunc_ln57 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 56 'br' 'br_ln59' <Predicate = (trunc_ln57 == 2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_1_addr" [gp.cpp:59]   --->   Operation 57 'store' 'store_ln59' <Predicate = (trunc_ln57 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 58 'br' 'br_ln59' <Predicate = (trunc_ln57 == 1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_0_addr" [gp.cpp:59]   --->   Operation 59 'store' 'store_ln59' <Predicate = (trunc_ln57 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 60 'br' 'br_ln59' <Predicate = (trunc_ln57 == 0)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_3_addr" [gp.cpp:59]   --->   Operation 61 'store' 'store_ln59' <Predicate = (trunc_ln57 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 62 'br' 'br_ln59' <Predicate = (trunc_ln57 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten7') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten7' [21]  (1.610 ns)

 <State 2>: 5.118ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten7_load', gp.cpp:56) on local variable 'indvar_flatten7' [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', gp.cpp:56) [30]  (3.508 ns)
	'store' operation 0 bit ('store_ln56', gp.cpp:56) of variable 'add_ln56_1', gp.cpp:56 on local variable 'indvar_flatten7' [69]  (1.610 ns)

 <State 3>: 9.000ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', gp.cpp:56) [35]  (0.000 ns)
	bus read operation ('gmem_addr_read', gp.cpp:59) on port 'gmem' (gp.cpp:59) [53]  (9.000 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 15 bit ('M_e_2_addr', gp.cpp:59) [51]  (0.000 ns)
	'store' operation 0 bit ('store_ln59', gp.cpp:59) of variable 'gmem_addr_read', gp.cpp:59 on array 'M_e_2' [56]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
