<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : QSPI Device Delay Register - delay</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___d_e_l_a_y.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : QSPI Device Delay Register - delay</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : QSPI Flash Controller Module Registers - ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to introduce relative delays into the generation of the master output signals. All timings are defined in cycles of the qspi_clk.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">Clock Delay with qspi_n_ss_out</a> </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">Clock Delay for Last Transaction Bit</a> </td></tr>
<tr>
<td align="left">[23:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">Clock Delay for Chip Select Deactivation</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">Clock Delay for Chip Select Deassert</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Clock Delay with qspi_n_ss_out - init </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp87e7f1087f8ccc7a59a16f084aa60be3"></a><a class="anchor" id="ALT_QSPI_DELAY_INIT"></a></p>
<p>Delay in master reference clocks between setting qspi_n_ss_out low and first bit transfer.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6163f86dc62ca1864722766bda911704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga6163f86dc62ca1864722766bda911704">ALT_QSPI_DELAY_INIT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6163f86dc62ca1864722766bda911704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a4ec266fc44cc9743bf6a3eb890c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga18a4ec266fc44cc9743bf6a3eb890c38">ALT_QSPI_DELAY_INIT_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga18a4ec266fc44cc9743bf6a3eb890c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660479d105fc3bf5c96944abd539b176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga660479d105fc3bf5c96944abd539b176">ALT_QSPI_DELAY_INIT_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga660479d105fc3bf5c96944abd539b176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da3d4d1dad6a992e80f707142064a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga7da3d4d1dad6a992e80f707142064a74">ALT_QSPI_DELAY_INIT_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:ga7da3d4d1dad6a992e80f707142064a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d2c5dd23fe83f8f69d84e01374beb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gae8d2c5dd23fe83f8f69d84e01374beb4">ALT_QSPI_DELAY_INIT_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:gae8d2c5dd23fe83f8f69d84e01374beb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856dcaf8610d1aa7d71f0cd8c0401d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga856dcaf8610d1aa7d71f0cd8c0401d62">ALT_QSPI_DELAY_INIT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga856dcaf8610d1aa7d71f0cd8c0401d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f10b6b70abd4ee3a0baccda71c029b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga7f10b6b70abd4ee3a0baccda71c029b6">ALT_QSPI_DELAY_INIT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7f10b6b70abd4ee3a0baccda71c029b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089a58aabbc4fd57ff24b73c65b856ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga089a58aabbc4fd57ff24b73c65b856ab">ALT_QSPI_DELAY_INIT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:ga089a58aabbc4fd57ff24b73c65b856ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Clock Delay for Last Transaction Bit - after </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf7975b8abf1ec94eafc367ca8b91e548"></a><a class="anchor" id="ALT_QSPI_DELAY_AFTER"></a></p>
<p>Delay in master reference clocks between last bit of current transaction and deasserting the device chip select (qspi_n_ss_out). By default, the chip select will be deasserted on the cycle following the completion of the current transaction.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70fd7f8cda452608e21c0f160f052888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga70fd7f8cda452608e21c0f160f052888">ALT_QSPI_DELAY_AFTER_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga70fd7f8cda452608e21c0f160f052888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ce335af16fe0b19c49763bf616c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gaee0ce335af16fe0b19c49763bf616c8e">ALT_QSPI_DELAY_AFTER_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaee0ce335af16fe0b19c49763bf616c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73493a9610ff6dad9e6f4ad8152a869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gae73493a9610ff6dad9e6f4ad8152a869">ALT_QSPI_DELAY_AFTER_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae73493a9610ff6dad9e6f4ad8152a869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d80a8d2456e723a605086ee019efe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga1d80a8d2456e723a605086ee019efe28">ALT_QSPI_DELAY_AFTER_SET_MSK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ga1d80a8d2456e723a605086ee019efe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c02c8b86d79652fade1c4e17dc0da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga4c02c8b86d79652fade1c4e17dc0da26">ALT_QSPI_DELAY_AFTER_CLR_MSK</a>&#160;&#160;&#160;0xffff00ff</td></tr>
<tr class="separator:ga4c02c8b86d79652fade1c4e17dc0da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050e1bc40a2b1260fb1d7636f1244329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga050e1bc40a2b1260fb1d7636f1244329">ALT_QSPI_DELAY_AFTER_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga050e1bc40a2b1260fb1d7636f1244329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae430cc0ea43fa8f8481d2be3320a7caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gae430cc0ea43fa8f8481d2be3320a7caf">ALT_QSPI_DELAY_AFTER_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae430cc0ea43fa8f8481d2be3320a7caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f480a4f5e1ba21efe1a750ee1d23f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga0f480a4f5e1ba21efe1a750ee1d23f54">ALT_QSPI_DELAY_AFTER_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td></tr>
<tr class="separator:ga0f480a4f5e1ba21efe1a750ee1d23f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Clock Delay for Chip Select Deactivation - btwn </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc7a228927d662b0031f736567dad8d69"></a><a class="anchor" id="ALT_QSPI_DELAY_BTWN"></a></p>
<p>Delay in master reference clocks between one chip select being de-activated and the activation of another. This is used to ensure a quiet period between the selection of two different slaves and requires the transmit FIFO to be empty.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6873ec9e95350aa3082eba5877e283ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga6873ec9e95350aa3082eba5877e283ff">ALT_QSPI_DELAY_BTWN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6873ec9e95350aa3082eba5877e283ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92a382831762e82f2014571a1f15c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gac92a382831762e82f2014571a1f15c41">ALT_QSPI_DELAY_BTWN_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gac92a382831762e82f2014571a1f15c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad2f2a84130ac4266ba353900a4d9ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga1ad2f2a84130ac4266ba353900a4d9ce">ALT_QSPI_DELAY_BTWN_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1ad2f2a84130ac4266ba353900a4d9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1443e0cfb45ccbbea6b210107fa152e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gac1443e0cfb45ccbbea6b210107fa152e">ALT_QSPI_DELAY_BTWN_SET_MSK</a>&#160;&#160;&#160;0x00ff0000</td></tr>
<tr class="separator:gac1443e0cfb45ccbbea6b210107fa152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5576723728145e563668f160ab611da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gab5576723728145e563668f160ab611da">ALT_QSPI_DELAY_BTWN_CLR_MSK</a>&#160;&#160;&#160;0xff00ffff</td></tr>
<tr class="separator:gab5576723728145e563668f160ab611da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4eadfbe06f43b0e94c63e52449d737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga0c4eadfbe06f43b0e94c63e52449d737">ALT_QSPI_DELAY_BTWN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0c4eadfbe06f43b0e94c63e52449d737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0f68d9e08ffd91d35e2f4ee1477df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga0b0f68d9e08ffd91d35e2f4ee1477df3">ALT_QSPI_DELAY_BTWN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga0b0f68d9e08ffd91d35e2f4ee1477df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fb42428685a5e8958bbcf95e249a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gab1fb42428685a5e8958bbcf95e249a57">ALT_QSPI_DELAY_BTWN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td></tr>
<tr class="separator:gab1fb42428685a5e8958bbcf95e249a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Clock Delay for Chip Select Deassert - nss </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp528071ebff8327f8ca8a9b856e84d679"></a><a class="anchor" id="ALT_QSPI_DELAY_NSS"></a></p>
<p>Delay in master reference clocks for the length that the master mode chip select outputs are de-asserted between transactions. The minimum delay is always qspi_sck_out period to ensure the chip select is never re-asserted within an qspi_sck_out period.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa479bd98ed0ea910dbed111b21b88331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gaa479bd98ed0ea910dbed111b21b88331">ALT_QSPI_DELAY_NSS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaa479bd98ed0ea910dbed111b21b88331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5c44932304859280be1addd957368d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga8c5c44932304859280be1addd957368d">ALT_QSPI_DELAY_NSS_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga8c5c44932304859280be1addd957368d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7bfa57564b0d88efacb71b46042550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga8e7bfa57564b0d88efacb71b46042550">ALT_QSPI_DELAY_NSS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga8e7bfa57564b0d88efacb71b46042550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34694e0ee636903953ca554efaf8f465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga34694e0ee636903953ca554efaf8f465">ALT_QSPI_DELAY_NSS_SET_MSK</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="separator:ga34694e0ee636903953ca554efaf8f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d67bfa1e90b1be729f0fe83268505f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga19d67bfa1e90b1be729f0fe83268505f">ALT_QSPI_DELAY_NSS_CLR_MSK</a>&#160;&#160;&#160;0x00ffffff</td></tr>
<tr class="separator:ga19d67bfa1e90b1be729f0fe83268505f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45380372fdba2f0266eeebd564c6f842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga45380372fdba2f0266eeebd564c6f842">ALT_QSPI_DELAY_NSS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga45380372fdba2f0266eeebd564c6f842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271dfc2cfac6fd660a8df8534767d06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga271dfc2cfac6fd660a8df8534767d06b">ALT_QSPI_DELAY_NSS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga271dfc2cfac6fd660a8df8534767d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36818f7bf7766cccf03d11ac774dfd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga36818f7bf7766cccf03d11ac774dfd8b">ALT_QSPI_DELAY_NSS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td></tr>
<tr class="separator:ga36818f7bf7766cccf03d11ac774dfd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___d_e_l_a_y__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#struct_a_l_t___q_s_p_i___d_e_l_a_y__s">ALT_QSPI_DELAY_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___d_e_l_a_y__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2fda5a3b7e156dc83d7280e62cf153e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ga2fda5a3b7e156dc83d7280e62cf153e1">ALT_QSPI_DELAY_OFST</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:ga2fda5a3b7e156dc83d7280e62cf153e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac1095865403382c8982dad079a08ed88"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#struct_a_l_t___q_s_p_i___d_e_l_a_y__s">ALT_QSPI_DELAY_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gac1095865403382c8982dad079a08ed88">ALT_QSPI_DELAY_t</a></td></tr>
<tr class="separator:gac1095865403382c8982dad079a08ed88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___d_e_l_a_y__s" id="struct_a_l_t___q_s_p_i___d_e_l_a_y__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_DELAY_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html">ALT_QSPI_DELAY</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2461f025da51aa5b10e739433219fd7c"></a>uint32_t</td>
<td class="fieldname">
init: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">Clock Delay with qspi_n_ss_out</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ad16d4709eae476b0c95cd2aad20d1c"></a>uint32_t</td>
<td class="fieldname">
after: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">Clock Delay for Last Transaction Bit</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a71adb6d53ae7ea363e8c13992a9e37e1"></a>uint32_t</td>
<td class="fieldname">
btwn: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">Clock Delay for Chip Select Deactivation</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ae65468351c4ec63a8a5ec441d5090e"></a>uint32_t</td>
<td class="fieldname">
nss: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">Clock Delay for Chip Select Deassert</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6163f86dc62ca1864722766bda911704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18a4ec266fc44cc9743bf6a3eb890c38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga660479d105fc3bf5c96944abd539b176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7da3d4d1dad6a992e80f707142064a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae8d2c5dd23fe83f8f69d84e01374beb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga856dcaf8610d1aa7d71f0cd8c0401d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f10b6b70abd4ee3a0baccda71c029b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga089a58aabbc4fd57ff24b73c65b856ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_INIT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_INIT">ALT_QSPI_DELAY_INIT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga70fd7f8cda452608e21c0f160f052888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee0ce335af16fe0b19c49763bf616c8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae73493a9610ff6dad9e6f4ad8152a869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d80a8d2456e723a605086ee019efe28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_SET_MSK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c02c8b86d79652fade1c4e17dc0da26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_CLR_MSK&#160;&#160;&#160;0xffff00ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga050e1bc40a2b1260fb1d7636f1244329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae430cc0ea43fa8f8481d2be3320a7caf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0f480a4f5e1ba21efe1a750ee1d23f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_AFTER_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_AFTER">ALT_QSPI_DELAY_AFTER</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6873ec9e95350aa3082eba5877e283ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac92a382831762e82f2014571a1f15c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1ad2f2a84130ac4266ba353900a4d9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1443e0cfb45ccbbea6b210107fa152e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_SET_MSK&#160;&#160;&#160;0x00ff0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab5576723728145e563668f160ab611da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_CLR_MSK&#160;&#160;&#160;0xff00ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0c4eadfbe06f43b0e94c63e52449d737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b0f68d9e08ffd91d35e2f4ee1477df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab1fb42428685a5e8958bbcf95e249a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_BTWN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_BTWN">ALT_QSPI_DELAY_BTWN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa479bd98ed0ea910dbed111b21b88331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c5c44932304859280be1addd957368d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e7bfa57564b0d88efacb71b46042550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34694e0ee636903953ca554efaf8f465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_SET_MSK&#160;&#160;&#160;0xff000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga19d67bfa1e90b1be729f0fe83268505f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_CLR_MSK&#160;&#160;&#160;0x00ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45380372fdba2f0266eeebd564c6f842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga271dfc2cfac6fd660a8df8534767d06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga36818f7bf7766cccf03d11ac774dfd8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_NSS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#ALT_QSPI_DELAY_NSS">ALT_QSPI_DELAY_NSS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2fda5a3b7e156dc83d7280e62cf153e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DELAY_OFST&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html">ALT_QSPI_DELAY</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac1095865403382c8982dad079a08ed88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#struct_a_l_t___q_s_p_i___d_e_l_a_y__s">ALT_QSPI_DELAY_s</a> <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html#gac1095865403382c8982dad079a08ed88">ALT_QSPI_DELAY_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_l_a_y.html">ALT_QSPI_DELAY</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
