# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../OFDM_Synchronization.srcs/sources_1/ip/spram_32_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/spram_32_64_ip/sim/spram_32_64_ip.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
