INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/ArtyA7/ArtyChip8/ArtyChip8.srcs/sources_1/new/PC_Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC_Logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/ArtyA7/ArtyChip8/ArtyChip8.srcs/sources_1/new/Ram_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram_Bank'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/ArtyA7/ArtyChip8/ArtyChip8.srcs/sources_1/new/std_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'std_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/ArtyA7/ArtyChip8/ArtyChip8.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_Main'
