 
****************************************
Report : qor
Design : accumulator
Version: T-2022.03-SP5
Date   : Wed May 17 15:17:09 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:        224.69
  Critical Path Slack:           0.30
  Critical Path Clk Period:    244.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                179
  Buf/Inv Cell Count:              28
  Buf Cell Count:                   0
  Inv Cell Count:                  28
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       136
  Sequential Cell Count:           43
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      151.398720
  Noncombinational Area:   260.807038
  Buf/Inv Area:             19.828800
  Total Buffer Area:             0.00
  Total Inverter Area:          19.83
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               412.205758
  Design Area:             412.205758


  Design Rules
  -----------------------------------
  Total Number of Nets:           214
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  0.33
  Mapping Optimization:                1.08
  -----------------------------------------
  Overall Compile Time:                7.85
  Overall Compile Wall Clock Time:     8.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
