INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:33:11 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 tehb0/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tehb0/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.768ns (23.926%)  route 2.442ns (76.074%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=607, unset)          1.276     1.276    tehb0/clk
    SLICE_X9Y117         FDCE                                         r  tehb0/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.223     1.499 r  tehb0/data_reg_reg[11]/Q
                         net (fo=4, routed)           0.677     2.176    tehb1/dataOutArray[0]0_carry__2[11]
    SLICE_X11Y121        LUT4 (Prop_lut4_I1_O)        0.043     2.219 r  tehb1/dataOutArray[0]0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.219    cmpi1/dataOutArray[0]0_carry__1_1[1]
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.486 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.539 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.539    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.592 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=13, routed)          0.556     3.148    control_merge3/oehb1/condition[0][0]
    SLICE_X10Y127        LUT6 (Prop_lut6_I4_O)        0.043     3.191 r  control_merge3/oehb1/full_reg_i_4/O
                         net (fo=48, routed)          0.386     3.577    control_merge3/oehb1/full_reg_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.043     3.620 f  control_merge3/oehb1/full_reg_i_2/O
                         net (fo=2, routed)           0.263     3.883    tehb0/data_reg_reg[0]_0
    SLICE_X8Y125         LUT2 (Prop_lut2_I1_O)        0.043     3.926 r  tehb0/data_reg[31]_i_1__1/O
                         net (fo=34, routed)          0.560     4.486    tehb0/enable
    SLICE_X11Y117        FDCE                                         r  tehb0/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=607, unset)          1.146     5.146    tehb0/clk
    SLICE_X11Y117        FDCE                                         r  tehb0/data_reg_reg[1]/C
                         clock pessimism              0.085     5.231    
                         clock uncertainty           -0.035     5.196    
    SLICE_X11Y117        FDCE (Setup_fdce_C_CE)      -0.201     4.995    tehb0/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  0.509    




