
---------- Begin Simulation Statistics ----------
final_tick                                 7494499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798148                       # Number of bytes of host memory used
host_op_rate                                   345922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.88                       # Real time elapsed on the host
host_tick_rate                              117313574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14359035                       # Number of instructions simulated
sim_ops                                      22098997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007494                       # Number of seconds simulated
sim_ticks                                  7494499000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264979                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            297792                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262749                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          264979                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2230                       # Number of indirect misses.
system.cpu.branchPred.lookups                  298528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     275                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1482718                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1710043                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               804                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     296372                       # Number of branches committed
system.cpu.commit.bw_lim_events               1965116                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26198                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             14359035                       # Number of instructions committed
system.cpu.commit.committedOps               22098997                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7477354                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.955457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.361766                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2264288     30.28%     30.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2494686     33.36%     63.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8471      0.11%     63.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14752      0.20%     63.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       383626      5.13%     69.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        30252      0.40%     69.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        76720      1.03%     70.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       239443      3.20%     73.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1965116     26.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7477354                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   14942508                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                  13677222                       # Number of committed integer instructions.
system.cpu.commit.loads                       4523573                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        33067      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7055113     31.93%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194306     18.98%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              32      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             46      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.49%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.49%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           67099      0.30%     70.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1192      0.01%     70.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4456474     20.17%     90.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097304      9.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22098997                       # Class of committed instruction
system.cpu.commit.refs                        6622069                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    14359035                       # Number of Instructions Simulated
system.cpu.committedOps                      22098997                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.521936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.521936                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4075153                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               22138586                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   551127                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1551369                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    956                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1302634                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4861495                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2099149                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.fetch.Branches                      298528                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1642643                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5828508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   432                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       14387951                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.039833                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1651683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             263024                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.919801                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7481239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.960176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.454591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3867613     51.70%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   124119      1.66%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   338579      4.53%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   200017      2.67%     60.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   330402      4.42%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   123089      1.65%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   470101      6.28%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   231753      3.10%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1795566     24.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7481239                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  14681661                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12847355                       # number of floating regfile writes
system.cpu.idleCycles                           13261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  944                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   296874                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.960771                       # Inst execution rate
system.cpu.iew.exec_refs                      6698718                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2099148                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7044                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4527085                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                17                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2100265                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22125172                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4599570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2369                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22189500                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    438                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 88080                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    956                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 89029                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              364                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        73925                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1769                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          673                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            271                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18982854                       # num instructions consuming a value
system.cpu.iew.wb_count                      22114409                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.702926                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13343543                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.950752                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22114760                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24732929                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837820                       # number of integer regfile writes
system.cpu.ipc                               1.915943                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.915943                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33621      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7067592     31.85%     32.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     32.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     32.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196442     18.91%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   42      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097274      9.45%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097388      9.45%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                68407      0.31%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1897      0.01%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4531661     20.42%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097402      9.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22191869                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15044058                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30064486                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     14944687                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14954734                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       51067                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002301                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27311     53.48%     53.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     53.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2800      5.48%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.01%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20895     40.92%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      0.01%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    27      0.05%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                7165257                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21851908                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      7169722                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7196778                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22125113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22191869                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               350                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7481239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.966336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.023738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              890160     11.90%     11.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1161783     15.53%     27.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1282354     17.14%     44.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1227179     16.40%     60.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1194282     15.96%     76.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              969629     12.96%     89.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              366101      4.89%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              156046      2.09%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              233705      3.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7481239                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.961087                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1642658                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2097408                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2084755                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4527085                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2100265                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7293564                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          7494500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  102482                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21379197                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 277586                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1127132                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                3441981                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   463                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              48014070                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22133864                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21414692                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2277218                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2559                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    956                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3972438                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    35495                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          14689270                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         24610288                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1013                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   7506610                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     27637433                       # The number of ROB reads
system.cpu.rob.rob_writes                    44254306                       # The number of ROB writes
system.cpu.timesIdled                             201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3477                       # Transaction distribution
system.membus.trans_dist::CleanEvict               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       228416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       228416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3569                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3579000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18855500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             31616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           343                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 93999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2849472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2878656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              22                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31760     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           88707000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1026000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data               28160                       # number of overall hits
system.l2.overall_hits::total                   28181                       # number of overall hits
system.l2.demand_misses::.cpu.inst                322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3248                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3570                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               322                       # number of overall misses
system.l2.overall_misses::.cpu.data              3248                       # number of overall misses
system.l2.overall_misses::total                  3570                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    316656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        348063000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31407000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    316656000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       348063000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938776                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.103413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112437                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938776                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.103413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112437                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97537.267081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97492.610837                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97496.638655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97537.267081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97492.610837                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97496.638655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    251696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    276683000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    251696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    276683000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.103413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.103413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112437                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77599.378882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77492.610837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77502.240896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77599.378882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77492.610837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77502.240896                       # average overall mshr miss latency
system.l2.replacements                             22                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.686567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95130.434783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95130.434783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6912000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6912000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.686567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75130.434783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75130.434783                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97537.267081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97537.267081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77599.378882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77599.378882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         28118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    307904000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    307904000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97561.470215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97561.470215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    244784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    244784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77561.470215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77561.470215                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2654.980679                       # Cycle average of tags in use
system.l2.tags.total_refs                       62247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.421495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       288.647964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2366.331719                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.070471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.577718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.648189                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.866943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    501557                       # Number of tag accesses
system.l2.tags.data_accesses                   501557                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         207872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             228416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3569                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2741211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          27736611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30477821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2741211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2741211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2741211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         27736611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30477821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26705500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                93624250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7482.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26232.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3569                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.558522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   322.332697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.465839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          104     21.36%     21.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43      8.83%     30.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.37%     36.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75     15.40%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          109     22.38%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.49%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      4.72%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      5.75%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          487                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 228416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  228416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7494364000                       # Total gap between requests
system.mem_ctrls.avgGap                    2099849.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       207872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2741210.586591578554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 27736610.545948434621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8511250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     85113000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26514.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26204.74                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               652740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9132060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        311069520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2615934720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3529336500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.923607                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6798098500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    446280500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1195425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16350600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        469974120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2482120320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3563194665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.441342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6448189250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    796189750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1642198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1642198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1642198                       # number of overall hits
system.cpu.icache.overall_hits::total         1642198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40943000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40943000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40943000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40943000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1642643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1642643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1642643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1642643                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92006.741573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92006.741573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92006.741573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92006.741573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.icache.writebacks::total               114                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32885000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32885000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95874.635569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95874.635569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95874.635569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95874.635569                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1642198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1642198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1642643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1642643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92006.741573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92006.741573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95874.635569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95874.635569                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           215.598993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1642540                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4802.748538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   215.598993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.842184                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.842184                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3285628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3285628                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6828103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6828103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6828103                       # number of overall hits
system.cpu.dcache.overall_hits::total         6828103                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57554                       # number of overall misses
system.cpu.dcache.overall_misses::total         57554                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1660170999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1660170999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1660170999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1660170999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6885657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6885657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6885657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6885657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008359                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008359                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008359                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28845.449474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28845.449474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28845.449474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28845.449474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.446541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13115                       # number of writebacks
system.cpu.dcache.writebacks::total             13115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31408                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1017001999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1017001999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1017001999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1017001999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004561                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004561                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004561                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004561                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32380.348924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32380.348924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32380.348924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32380.348924                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4729744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4729744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        57416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1647953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1647953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4787160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4787160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28701.982026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28701.982026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1007179000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1007179000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32175.158930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32175.158930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2098359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2098359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12217999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12217999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88536.224638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88536.224638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9822999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9822999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93552.371429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93552.371429                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7494499000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.046510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6859511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.400121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   996.046510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13802722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13802722                       # Number of data accesses

---------- End Simulation Statistics   ----------
