Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3 --output-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\TEDv3_architecture.html --report-file=sopcinfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture.sopcinfo --report-file=cmp:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\TEDv3_architecture.cmp --report-file=qip:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\synthesis\TEDv3_architecture.qip --report-file=svd:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\synthesis\TEDv3_architecture.svd --report-file=regmap:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\synthesis\TEDv3_architecture.regmap --report-file=xml:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\TEDv3_architecture.xml --report-file=debuginfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture\synthesis\TEDv3_architecture.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\TEDv3\TEDv3_architecture.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading TEDv3/TEDv3_architecture.qsys
Progress: Reading input file
Progress: Adding black_interface [altera_eth_tse 14.1]
Progress: Parameterizing module black_interface
Progress: Adding black_rx [altera_avalon_sgdma 14.1]
Progress: Parameterizing module black_rx
Progress: Adding black_to_red_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module black_to_red_memory
Progress: Adding black_tx [altera_avalon_sgdma 14.1]
Progress: Parameterizing module black_tx
Progress: Adding descriptor_mem [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module descriptor_mem
Progress: Adding heap_stack [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module heap_stack
Progress: Adding hex [hex_conduit 1.0]
Progress: Parameterizing module hex
Progress: Adding input_port [altera_avalon_pio 14.1]
Progress: Parameterizing module input_port
Progress: Adding instruction_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module instruction_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd [altera_up_avalon_character_lcd 14.0]
Progress: Parameterizing module lcd
Progress: Adding lcd_clk [altpll 14.1]
Progress: Parameterizing module lcd_clk
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding output_port [altera_avalon_pio 14.1]
Progress: Parameterizing module output_port
Progress: Adding red_interface [altera_eth_tse 14.1]
Progress: Parameterizing module red_interface
Progress: Adding red_rx [altera_avalon_sgdma 14.1]
Progress: Parameterizing module red_rx
Progress: Adding red_to_black_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module red_to_black_memory
Progress: Adding red_tx [altera_avalon_sgdma 14.1]
Progress: Parameterizing module red_tx
Progress: Adding sys_clk [clock_source 14.1]
Progress: Parameterizing module sys_clk
Progress: Adding system_id [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module system_id
Progress: Adding system_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module system_timer
Progress: Adding ted_decryptor [ted_crypto 2.0]
Progress: Parameterizing module ted_decryptor
Progress: Adding ted_encryptor [ted_crypto 2.0]
Progress: Parameterizing module ted_encryptor
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TEDv3_architecture.input_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: TEDv3_architecture.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: TEDv3_architecture.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: TEDv3_architecture.system_id: Time stamp will be automatically updated when this component is generated.
Info: TEDv3_architecture.black_tx.out/black_interface.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: TEDv3_architecture.red_tx.out/red_interface.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: TEDv3_architecture.black_interface.receive/black_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: TEDv3_architecture.black_interface.receive/black_rx.in: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: TEDv3_architecture.red_interface.receive/red_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: TEDv3_architecture.red_interface.receive/red_rx.in: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: TEDv3_architecture: Generating TEDv3_architecture "TEDv3_architecture" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting timing_adapter: timing_adapter_0
Info: black_interface: "TEDv3_architecture" instantiated altera_eth_tse "black_interface"
Info: black_rx: Starting RTL generation for module 'TEDv3_architecture_black_rx'
Info: black_rx:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=TEDv3_architecture_black_rx --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0001_black_rx_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0001_black_rx_gen//TEDv3_architecture_black_rx_component_configuration.pl  --do_build_sim=0  ]
Info: black_rx: Done RTL generation for module 'TEDv3_architecture_black_rx'
Info: black_rx: "TEDv3_architecture" instantiated altera_avalon_sgdma "black_rx"
Info: black_to_red_memory: Starting RTL generation for module 'TEDv3_architecture_black_to_red_memory'
Info: black_to_red_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TEDv3_architecture_black_to_red_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0002_black_to_red_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0002_black_to_red_memory_gen//TEDv3_architecture_black_to_red_memory_component_configuration.pl  --do_build_sim=0  ]
Info: black_to_red_memory: Done RTL generation for module 'TEDv3_architecture_black_to_red_memory'
Info: black_to_red_memory: "TEDv3_architecture" instantiated altera_avalon_onchip_memory2 "black_to_red_memory"
Info: black_tx: Starting RTL generation for module 'TEDv3_architecture_black_tx'
Info: black_tx:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=TEDv3_architecture_black_tx --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0003_black_tx_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0003_black_tx_gen//TEDv3_architecture_black_tx_component_configuration.pl  --do_build_sim=0  ]
Info: black_tx: Done RTL generation for module 'TEDv3_architecture_black_tx'
Info: black_tx: "TEDv3_architecture" instantiated altera_avalon_sgdma "black_tx"
Info: descriptor_mem: Starting RTL generation for module 'TEDv3_architecture_descriptor_mem'
Info: descriptor_mem:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TEDv3_architecture_descriptor_mem --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0004_descriptor_mem_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0004_descriptor_mem_gen//TEDv3_architecture_descriptor_mem_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_mem: Done RTL generation for module 'TEDv3_architecture_descriptor_mem'
Info: descriptor_mem: "TEDv3_architecture" instantiated altera_avalon_onchip_memory2 "descriptor_mem"
Info: heap_stack: Starting RTL generation for module 'TEDv3_architecture_heap_stack'
Info: heap_stack:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TEDv3_architecture_heap_stack --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0005_heap_stack_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0005_heap_stack_gen//TEDv3_architecture_heap_stack_component_configuration.pl  --do_build_sim=0  ]
Info: heap_stack: Done RTL generation for module 'TEDv3_architecture_heap_stack'
Info: heap_stack: "TEDv3_architecture" instantiated altera_avalon_onchip_memory2 "heap_stack"
Info: hex: "TEDv3_architecture" instantiated hex_conduit "hex"
Info: input_port: Starting RTL generation for module 'TEDv3_architecture_input_port'
Info: input_port:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TEDv3_architecture_input_port --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0007_input_port_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0007_input_port_gen//TEDv3_architecture_input_port_component_configuration.pl  --do_build_sim=0  ]
Info: input_port: Done RTL generation for module 'TEDv3_architecture_input_port'
Info: input_port: "TEDv3_architecture" instantiated altera_avalon_pio "input_port"
Info: instruction_memory: Starting RTL generation for module 'TEDv3_architecture_instruction_memory'
Info: instruction_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TEDv3_architecture_instruction_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0008_instruction_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0008_instruction_memory_gen//TEDv3_architecture_instruction_memory_component_configuration.pl  --do_build_sim=0  ]
Info: instruction_memory: Done RTL generation for module 'TEDv3_architecture_instruction_memory'
Info: instruction_memory: "TEDv3_architecture" instantiated altera_avalon_onchip_memory2 "instruction_memory"
Info: jtag_uart: Starting RTL generation for module 'TEDv3_architecture_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TEDv3_architecture_jtag_uart --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0009_jtag_uart_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0009_jtag_uart_gen//TEDv3_architecture_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'TEDv3_architecture_jtag_uart'
Info: jtag_uart: "TEDv3_architecture" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd: Starting Generation of Character LCD
Info: lcd: "TEDv3_architecture" instantiated altera_up_avalon_character_lcd "lcd"
Info: lcd_clk: "TEDv3_architecture" instantiated altpll "lcd_clk"
Info: nios2_qsys_0: Starting RTL generation for module 'TEDv3_architecture_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=TEDv3_architecture_nios2_qsys_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0013_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0013_nios2_qsys_0_gen//TEDv3_architecture_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.03.30 18:27:49 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.30 18:27:49 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.30 18:27:50 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.30 18:27:51 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.30 18:27:51 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.03.30 18:27:53 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'TEDv3_architecture_nios2_qsys_0'
Info: nios2_qsys_0: "TEDv3_architecture" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: output_port: Starting RTL generation for module 'TEDv3_architecture_output_port'
Info: output_port:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TEDv3_architecture_output_port --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0014_output_port_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0014_output_port_gen//TEDv3_architecture_output_port_component_configuration.pl  --do_build_sim=0  ]
Info: output_port: Done RTL generation for module 'TEDv3_architecture_output_port'
Info: output_port: "TEDv3_architecture" instantiated altera_avalon_pio "output_port"
Info: red_to_black_memory: Starting RTL generation for module 'TEDv3_architecture_red_to_black_memory'
Info: red_to_black_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TEDv3_architecture_red_to_black_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0015_red_to_black_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0015_red_to_black_memory_gen//TEDv3_architecture_red_to_black_memory_component_configuration.pl  --do_build_sim=0  ]
Info: red_to_black_memory: Done RTL generation for module 'TEDv3_architecture_red_to_black_memory'
Info: red_to_black_memory: "TEDv3_architecture" instantiated altera_avalon_onchip_memory2 "red_to_black_memory"
Info: system_id: "TEDv3_architecture" instantiated altera_avalon_sysid_qsys "system_id"
Info: system_timer: Starting RTL generation for module 'TEDv3_architecture_system_timer'
Info: system_timer:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TEDv3_architecture_system_timer --dir=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0017_system_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6524_6027765258578161816.dir/0017_system_timer_gen//TEDv3_architecture_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: system_timer: Done RTL generation for module 'TEDv3_architecture_system_timer'
Info: system_timer: "TEDv3_architecture" instantiated altera_avalon_timer "system_timer"
Info: ted_decryptor: "TEDv3_architecture" instantiated ted_crypto "ted_decryptor"
Info: mm_interconnect_0: "TEDv3_architecture" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TEDv3_architecture" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "TEDv3_architecture" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "TEDv3_architecture" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: rst_controller: "TEDv3_architecture" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "black_interface" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_017: "mm_interconnect_0" instantiated altera_merlin_router "router_017"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info: router_030: "mm_interconnect_0" instantiated altera_merlin_router "router_030"
Info: router_037: "mm_interconnect_0" instantiated altera_merlin_router "router_037"
Info: router_038: "mm_interconnect_0" instantiated altera_merlin_router "router_038"
Info: router_039: "mm_interconnect_0" instantiated altera_merlin_router "router_039"
Info: lcd_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "lcd_avalon_lcd_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_017: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_017"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_012: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_012"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_019: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_019"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_021: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_021"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_012: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_demux_019: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_019"
Info: rsp_demux_021: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_021"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_017: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_017"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lcd_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lcd_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/TEDv3/TEDv3_architecture/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_002" instantiated timing_adapter "timing_adapter_0"
Info: TEDv3_architecture: Done "TEDv3_architecture" with 61 modules, 210 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
