
FinalProject.elf:     file format elf32-littlenios2
FinalProject.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000230

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00011ff8 memsz 0x00011ff8 flags r-x
    LOAD off    0x00013018 vaddr 0x04012018 paddr 0x04013d08 align 2**12
         filesz 0x00001cf0 memsz 0x00001cf0 flags rw-
    LOAD off    0x000159f8 vaddr 0x040159f8 paddr 0x040159f8 align 2**12
         filesz 0x00000000 memsz 0x0004b258 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00011780  04000230  04000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000668  040119b0  040119b0  000129b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cf0  04012018  04013d08  00013018  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0004b258  040159f8  040159f8  000159f8  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04060c50  04060c50  00014d08  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00014d08  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000010b0  00000000  00000000  00014d30  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000254d6  00000000  00000000  00015de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000a197  00000000  00000000  0003b2b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000bfd3  00000000  00000000  0004544d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002988  00000000  00000000  00051420  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00004d1b  00000000  00000000  00053da8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000134d3  00000000  00000000  00058ac3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0006bf98  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001c38  00000000  00000000  0006bfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00071ce5  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00071ce8  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00071ceb  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00071cec  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  00071ced  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  00071cf6  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  00071cff  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000009  00000000  00000000  00071d08  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000039  00000000  00000000  00071d11  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0007721e  00000000  00000000  00071d4a  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000230 l    d  .text	00000000 .text
040119b0 l    d  .rodata	00000000 .rodata
04012018 l    d  .rwdata	00000000 .rwdata
040159f8 l    d  .bss	00000000 .bss
04060c50 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../FinalProject_bsp//obj/HAL/src/crt0.o
04000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 camera.c
00000000 l    df *ABS*	00000000 hello_world.c
040119b0 l     O .rodata	00000040 tjei_default_qt_luma_from_spec
040119f0 l     O .rodata	00000040 tjei_default_qt_chroma_from_paper
04011a30 l     O .rodata	00000010 tjei_default_ht_luma_dc_len
04011a40 l     O .rodata	0000000c tjei_default_ht_luma_dc
04011a4c l     O .rodata	00000010 tjei_default_ht_chroma_dc_len
04011a5c l     O .rodata	0000000c tjei_default_ht_chroma_dc
04011a68 l     O .rodata	00000010 tjei_default_ht_luma_ac_len
04011a78 l     O .rodata	000000a2 tjei_default_ht_luma_ac
04011b1a l     O .rodata	00000010 tjei_default_ht_chroma_ac_len
04011b2a l     O .rodata	000000a2 tjei_default_ht_chroma_ac
04011bcc l     O .rodata	00000040 tjei_zig_zag
0400026c l     F .text	00000050 tjei_be_word
04013c98 l     O .rwdata	00000005 tjeik_jfif_id
04011c0c l     O .rodata	0000001d tjeik_com_str
040002bc l     F .text	0000014c tjei_write
04011d64 l     O .rodata	0000000b __func__.4120
04000408 l     F .text	000000dc tjei_write_DQT
04011d70 l     O .rodata	0000000f __func__.4128
040004e4 l     F .text	00000190 tjei_write_DHT
04011d80 l     O .rodata	0000000f __func__.4146
04000674 l     F .text	000000b0 tjei_huff_get_code_lengths
04000724 l     F .text	00000130 tjei_huff_get_codes
04011d90 l     O .rodata	00000014 __func__.4171
04000854 l     F .text	000000cc tjei_huff_get_extended
04000920 l     F .text	000000c0 tjei_calculate_variable_length_int
040009e0 l     F .text	0000011c tjei_write_bits
04000afc l     F .text	0000083c tjei_fdct
04001338 l     F .text	000004b8 tjei_encode_and_write_MCU
04011da4 l     O .rodata	0000001a __func__.4272
040017f0 l     F .text	00000384 tjei_huff_expand
04011dc0 l     O .rodata	00000011 __func__.4288
04001b74 l     F .text	00000e34 tjei_encode_main
04011dd4 l     O .rodata	00000020 aan_scales.4317
04011df4 l     O .rodata	00000011 __func__.4332
04011e08 l     O .rodata	00000015 __func__.4405
04002bfc l     F .text	00000050 jtag_kiss_send
04002c4c l     F .text	0000006c camera_dma_enable
04002cb8 l     F .text	000000a4 swap_buffer
04002d5c l     F .text	00000114 take_raw_picture_and_send_to_jtag
04002e70 l     F .text	0000004c jpeg_jtag_send
04002ebc l     F .text	00000198 take_jpeg_picture_and_send_to_jtag
04003054 l     F .text	00000028 read_uptime
0400307c l     F .text	00000028 read_line_detect
040030a4 l     F .text	00000028 read_encoder_left
040030cc l     F .text	00000028 read_encoder_right
040030f4 l     F .text	000000dc set_motors
04003480 l     F .text	000000e8 motor_init
04003568 l     F .text	00000048 wait_button_press
040035b0 l     F .text	0000056c motor_control_loop
04003b1c l     F .text	000000c0 encoder_test
04003bdc l     F .text	000000e4 follow_line
04003cc0 l     F .text	000000ac motor_ramp_test
04003d6c l     F .text	00000040 image_download_test
04013cc4 l     O .rwdata	00000001 jpeg_transfer.4583
00000000 l    df *ABS*	00000000 kiss.c
00000000 l    df *ABS*	00000000 pid.c
00000000 l    df *ABS*	00000000 sf_floor.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 fiprintf.c
00000000 l    df *ABS*	00000000 impure.c
040120cc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 vfiprintfr_1.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 vfprintf.c
0400905c l     F .text	000000fc __sprint_r.part.0
04011f93 l     O .rodata	00000010 zeroes.4349
0400a698 l     F .text	000000bc __sbprintf
04011fa3 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0400ab50 l     F .text	00000008 __fp_unlock
0400ab64 l     F .text	0000019c __sinit.part.1
0400ad00 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 locale.c
04012510 l     O .rwdata	00000020 lc_ctype_charset
040124f0 l     O .rwdata	00000020 lc_message_charset
04012530 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
0400e300 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400e414 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400e474 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_getpid.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0400e708 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_kill.c
0400e7f0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400e95c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0400ea48 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400ec24 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04013cfc l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
0400eec8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400f004 l     F .text	00000034 alt_dev_reg
04012b18 l     O .rwdata	00001060 jtag_uart
04013b78 l     O .rwdata	000000c4 ble_uart
04013c3c l     O .rwdata	0000005c video_dma_controller
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0400f58c l     F .text	0000020c altera_avalon_jtag_uart_irq
0400f798 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0400ff8c l     F .text	0000009c altera_avalon_uart_irq
04010028 l     F .text	000000e4 altera_avalon_uart_rxirq
0401010c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
040102a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
040104c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0401094c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04010dac l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
04010f0c l     F .text	0000003c alt_get_errno
04010f48 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
04015a48 g     O .bss	00000004 alt_instruction_exception_handler
0400d62c g     F .text	00000054 _isatty_r
0400eb60 g     F .text	0000007c alt_main
04060b50 g     O .bss	00000100 alt_irq
0400d680 g     F .text	00000060 _lseek_r
04013d08 g       *ABS*	00000000 __flash_rwdata_start
04060c50 g       *ABS*	00000000 __alt_heap_start
04015a4c g     O .bss	00000014 ble_buffer
04008ffc g     F .text	0000005c _kill_r
0400d230 g     F .text	0000009c _wcrtomb_r
04008dc4 g     F .text	00000084 _signal_r
0400cf00 g     F .text	0000005c __sseek
0400aeb0 g     F .text	00000010 __sinit
0400d0d8 g     F .text	00000140 __swbuf_r
0400bb8c g     F .text	0000007c _setlocale_r
0400ad08 g     F .text	00000078 __sfmoreglue
0400ec00 g     F .text	00000024 __malloc_unlock
04004ea0 g     F .text	00000440 .hidden __divsf3
04012084 g     O .rwdata	0000000c spin_5_times_ctrl
0400c714 g     F .text	0000015c memmove
0400ae98 g     F .text	00000018 _cleanup
04005d78 g     F .text	00000070 .hidden __fixsfsi
04015a88 g     O .bss	0004b000 jpeg_image_buffer
04007188 g     F .text	000000dc .hidden __gtdf2
04011334 g     F .text	00000024 altera_nios2_gen2_irq_init
04000000 g     F .entry	0000000c __reset
04015a12 g     O .bss	00000002 packet_length
04000020 g       *ABS*	00000000 __flash_exceptions_start
0400d5d0 g     F .text	0000005c _fstat_r
04015a14 g     O .bss	00000004 errno
0400ce7c g     F .text	00000008 __seofread
04015a38 g     O .bss	00000004 alt_argv
0401bc98 g       *ABS*	00000000 _gp
04003dac g     F .text	00000208 ble_uart_handler
0400ee98 g     F .text	00000030 usleep
04013cbc g     O .rwdata	00000004 left_yaw_changes
04005894 g     F .text	000004e4 .hidden __subsf3
0400e568 g     F .text	00000020 getpid
04012998 g     O .rwdata	00000180 alt_fd_list
0401209c g     O .rwdata	0000000c forward_ctrl
04011358 g     F .text	00000090 alt_find_dev
04008ab8 g     F .text	00000148 memcpy
0400ab58 g     F .text	0000000c _cleanup_r
04008540 g     F .text	000000dc .hidden __floatsidf
04010e90 g     F .text	0000007c alt_io_redirect
04007264 g     F .text	000000f4 .hidden __ltdf2
04013cb4 g     O .rwdata	00000004 forward_drive_changes
040119b0 g       *ABS*	00000000 __DTOR_END__
04013ca8 g     O .rwdata	00000001 maxPWM
040115b4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0400a67c g     F .text	0000001c __vfiprintf_internal
0400f990 g     F .text	0000021c altera_avalon_jtag_uart_read
040048f4 g     F .text	00000064 .hidden __udivsi3
0400e744 g     F .text	000000ac isatty
04008e48 g     F .text	000000bc _raise_r
040089e0 g     F .text	00000068 __assert_func
0400bc08 g     F .text	0000000c __locale_charset
0400539c g     F .text	000000c8 .hidden __lesf2
04015a2c g     O .bss	00000004 __malloc_top_pad
04009058 g     F .text	00000004 _getpid_r
04060a88 g     O .bss	00000014 jtag_kiss
04013cd0 g     O .rwdata	00000004 __mb_cur_max
0400bc38 g     F .text	0000000c _localeconv_r
0400b53c g     F .text	000004c8 __sfvwrite_r
04008f04 g     F .text	000000a8 __sigtramp_r
0400cdd4 g     F .text	00000054 _sbrk_r
0400d6e0 g     F .text	00000060 _read_r
04013cf0 g     O .rwdata	00000004 alt_max_fd
0400d4cc g     F .text	000000f0 _fclose_r
04013ca4 g     O .rwdata	00000004 image_buffer_b
0400ab20 g     F .text	00000030 fflush
04015a28 g     O .bss	00000004 __malloc_max_sbrked_mem
0400e588 g     F .text	00000180 alt_irq_register
04060a9c g     O .bss	00000064 jtag_kiss_rx_buffer
040086c4 g     F .text	00000110 .hidden __extendsfdf2
04005f0c g     F .text	000008ac .hidden __adddf3
0400dd3c g     F .text	000005c4 .hidden __umoddi3
0400ea84 g     F .text	000000dc lseek
04013cc8 g     O .rwdata	00000004 _global_impure_ptr
04015a04 g     O .bss	00000004 backward_yaw_changes
0400c870 g     F .text	00000564 _realloc_r
04060c50 g       *ABS*	00000000 __bss_end
04010cbc g     F .text	000000f0 alt_iic_isr_register
0401122c g     F .text	00000108 alt_tick
0400d740 g     F .text	000005fc .hidden __udivdi3
0400b064 g     F .text	00000024 _fputwc_r
04008d40 g     F .text	00000018 abort
040120c0 g     O .rwdata	0000000c right_ctrl
0400861c g     F .text	000000a8 .hidden __floatunsidf
0400fee0 g     F .text	000000ac altera_avalon_uart_init
0400aed0 g     F .text	00000018 __fp_lock_all
04010c70 g     F .text	0000004c alt_ic_irq_enabled
04011190 g     F .text	0000009c alt_alarm_stop
04015a30 g     O .bss	00000004 alt_irq_active
040000fc g     F .exceptions	000000d4 alt_irq_handler
04012970 g     O .rwdata	00000028 alt_dev_null
04013cb8 g     O .rwdata	00000004 backward_drive_changes
0401092c g     F .text	00000020 alt_dcache_flush_all
040084c0 g     F .text	00000080 .hidden __fixdfsi
04013cc0 g     O .rwdata	00000004 right_yaw_changes
04013d08 g       *ABS*	00000000 __ram_rwdata_end
04013ce8 g     O .rwdata	00000008 alt_dev_list
0400ef04 g     F .text	00000100 write
040052e0 g     F .text	000000bc .hidden __gtsf2
04012018 g       *ABS*	00000000 __ram_rodata_end
0400e4b0 g     F .text	000000b8 fstat
0400e82c g     F .text	00000130 kill
04007264 g     F .text	000000f4 .hidden __ledf2
04003270 g     F .text	00000210 normalize_output
040031d0 g     F .text	000000a0 scale_output
04015a20 g     O .bss	00000004 __nlocale_changed
04009170 g     F .text	0000150c ___vfiprintf_internal_r
04004958 g     F .text	00000058 .hidden __umodsi3
04060c50 g       *ABS*	00000000 end
040104fc g     F .text	000001ac altera_avalon_uart_write
0400f4cc g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
040119b0 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
0400fe30 g     F .text	00000060 altera_avalon_uart_write_fd
0400897c g     F .text	00000064 .hidden __clzsi2
0400fe90 g     F .text	00000050 altera_avalon_uart_close_fd
0400fbac g     F .text	00000224 altera_avalon_jtag_uart_write
04013caa g     O .rwdata	00000001 minimum_stable_pwm
0400aec0 g     F .text	00000004 __sfp_lock_acquire
0400c630 g     F .text	000000e4 memchr
0400b22c g     F .text	00000310 _free_r
0400bc14 g     F .text	00000010 __locale_mb_cur_max
04011830 g     F .text	00000180 __call_exitprocs
04015a1c g     O .bss	00000004 __mlocale_changed
04013cd4 g     O .rwdata	00000004 __malloc_sbrk_base
04000230 g     F .text	0000003c _start
04015a40 g     O .bss	00000004 _alt_tick_rate
04015a44 g     O .bss	00000004 _alt_nticks
04008fc0 g     F .text	00000018 signal
0400ec60 g     F .text	00000104 read
0400f070 g     F .text	000002f8 alt_sys_init
04005de8 g     F .text	00000124 .hidden __floatsisf
04011718 g     F .text	00000118 __register_exitproc
0400f838 g     F .text	00000068 altera_avalon_jtag_uart_close
040049b0 g     F .text	00000028 .hidden __mulsi3
04012018 g       *ABS*	00000000 __ram_rwdata_start
040119b0 g       *ABS*	00000000 __ram_rodata_start
04015a60 g     O .bss	00000028 __malloc_current_mallinfo
040120b4 g     O .rwdata	0000000c left_ctrl
04013cb0 g     O .rwdata	00000004 spin_1_yaw_changes
0400f368 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
040114f0 g     F .text	000000c4 alt_get_fd
040107d4 g     F .text	00000158 alt_busy_sleep
0400d478 g     F .text	00000054 _close_r
040029a8 g     F .text	00000254 tje_encode_with_func
0401169c g     F .text	0000007c memcmp
0400f428 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04060c50 g       *ABS*	00000000 __alt_stack_base
0400f478 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04060b00 g     O .bss	00000028 yaw_pid
0400a754 g     F .text	00000154 __swsetup_r
040067b8 g     F .text	000009d0 .hidden __divdf3
0400ad80 g     F .text	00000118 __sfp
04012568 g     O .rwdata	00000408 __malloc_av_
0400aecc g     F .text	00000004 __sinit_lock_release
04007358 g     F .text	0000086c .hidden __muldf3
0400ce28 g     F .text	00000054 __sread
040113e8 g     F .text	00000108 alt_find_file
04015a08 g     O .bss	00000004 left_drive_changes
04010988 g     F .text	000000a4 alt_dev_llist_insert
0400ebdc g     F .text	00000024 __malloc_lock
0400ede8 g     F .text	000000b0 sbrk
04015a10 g     O .bss	00000001 ble_buffer_position
0400aac4 g     F .text	0000005c _fflush_r
040159f8 g       *ABS*	00000000 __bss_start
04008c00 g     F .text	00000128 memset
0400404c g     F .text	0000011c main
04015a0c g     O .bss	00000004 right_drive_changes
04015a3c g     O .bss	00000004 alt_envp
04015a24 g     O .bss	00000004 __malloc_max_total_mem
0400f3c8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400d218 g     F .text	00000018 __swbuf
0400539c g     F .text	000000c8 .hidden __ltsf2
0400cf5c g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
0400d5bc g     F .text	00000014 fclose
040087d4 g     F .text	000001a8 .hidden __truncdfsf2
040041bc g     F .text	00000044 kiss_start
040120a8 g     O .rwdata	0000000c backward_ctrl
0400be24 g     F .text	0000080c _malloc_r
0400d38c g     F .text	00000030 __ascii_wctomb
04013cf4 g     O .rwdata	00000004 alt_errno
04008a5c g     F .text	00000020 _fiprintf_r
04008fd8 g     F .text	00000010 _init_signal
0400ba04 g     F .text	000000c4 _fwalk
040047fc g     F .text	00000084 .hidden __divsi3
0400b108 g     F .text	00000124 _malloc_trim_r
040119b0 g       *ABS*	00000000 __CTOR_END__
04005464 g     F .text	00000430 .hidden __mulsf3
04013cac g     O .rwdata	00000004 spin_5_yaw_changes
0400cf64 g     F .text	000000dc strcmp
040119b0 g       *ABS*	00000000 __flash_rodata_start
040119b0 g       *ABS*	00000000 __DTOR_LIST__
0400f038 g     F .text	00000038 alt_irq_init
0400ed64 g     F .text	00000084 alt_release_fd
04011e1d g     O .rodata	00000100 .hidden __clz_tab
04015a18 g     O .bss	00000004 _PathLocale
04011650 g     F .text	00000014 atexit
040052e0 g     F .text	000000bc .hidden __gesf2
0400d418 g     F .text	00000060 _write_r
04012090 g     O .rwdata	0000000c spin_1_time_ctrl
0400bc44 g     F .text	00000018 setlocale
04013ccc g     O .rwdata	00000004 _impure_ptr
04015a34 g     O .bss	00000004 alt_argc
0400a8a8 g     F .text	0000021c __sflush_r
04012018 g     O .rwdata	00000030 figure_8_drive_changes
04004370 g     F .text	00000160 kiss_rx_byte
04010a8c g     F .text	00000060 _do_dtors
0400bc30 g     F .text	00000008 __locale_cjk_lang
040159fc g     O .bss	00000004 spin_1_drive_changes
04000020 g       .exceptions	00000000 alt_irq_entry
0400aee8 g     F .text	00000018 __fp_unlock_all
0400432c g     F .text	00000044 kiss_end
04013ce0 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
0400bc5c g     F .text	0000000c localeconv
04010b0c g     F .text	00000050 alt_ic_isr_register
04012048 g     O .rwdata	00000030 figure_8_yaw_changes
04013d08 g       *ABS*	00000000 _edata
0400fdd0 g     F .text	00000060 altera_avalon_uart_read_fd
04060c50 g       *ABS*	00000000 _end
0400af00 g     F .text	00000164 __fputwc
04000230 g       *ABS*	00000000 __ram_exceptions_end
0400f8a0 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
040044d0 g     F .text	00000228 pid_compute
04010be4 g     F .text	0000008c alt_ic_irq_disable
0400ce84 g     F .text	0000007c __swrite
04013cd8 g     O .rwdata	00000004 __malloc_trim_threshold
0400bc24 g     F .text	0000000c __locale_msgcharset
04011664 g     F .text	00000038 exit
04008a7c g     F .text	0000003c fiprintf
04008d28 g     F .text	00000018 _vfiprintf_r
0400bac8 g     F .text	000000c4 _fwalk_reent
04004880 g     F .text	00000074 .hidden __modsi3
04015a11 g     O .bss	00000001 packet_ready
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
0400aec4 g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
04003fb4 g     F .text	00000098 jtag_uart_handler
04015a00 g     O .bss	00000004 forward_yaw_changes
04010254 g     F .text	00000054 altera_avalon_uart_close
0400e440 g     F .text	00000034 _exit
040106a8 g     F .text	0000012c alt_alarm_start
04012078 g     O .rwdata	0000000c figure_8_ctrl
0400bc68 g     F .text	000001bc __smakebuf_r
0400d040 g     F .text	00000098 strlen
04008d58 g     F .text	0000006c _init_signal_r
04011034 g     F .text	0000015c open
04007188 g     F .text	000000dc .hidden __gedf2
040159f8 g     O .bss	00000004 spin_5_drive_changes
04013ca0 g     O .rwdata	00000004 image_buffer_a
04008a48 g     F .text	00000014 __assert
04013cdc g     O .rwdata	00000004 __wctomb
04009158 g     F .text	00000018 __sprint_r
04010aec g     F .text	00000020 alt_icache_flush_all
040046f8 g     F .text	00000104 floorf
04013ca9 g     O .rwdata	00000001 minimum_zero
04013cf8 g     O .rwdata	00000004 alt_priority_mask
04010b5c g     F .text	00000088 alt_ic_irq_enable
040102e4 g     F .text	000001dc altera_avalon_uart_read
0400d3bc g     F .text	0000005c _wctomb_r
04007bc4 g     F .text	000008fc .hidden __subdf3
04013d00 g     O .rwdata	00000008 alt_alarm_list
04010a2c g     F .text	00000060 _do_ctors
04008fe8 g     F .text	00000014 __sigtramp
0400d2cc g     F .text	000000c0 wcrtomb
0400e33c g     F .text	000000d8 close
040049d8 g     F .text	000004c8 .hidden __addsf3
04004168 g     F .text	00000054 kiss_send_packet
04004200 g     F .text	0000012c kiss_send_data
0400e9c4 g     F .text	00000084 alt_load
04060b28 g     O .bss	00000028 drive_pid
0400b088 g     F .text	00000080 fputwc
04008fac g     F .text	00000014 raise
0400aec8 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08408c14 	ori	at,at,560
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	008101b4 	movhi	r2,1030
 4000140:	1082d404 	addi	r2,r2,2896
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	008101b4 	movhi	r2,1030
 4000158:	1082d404 	addi	r2,r2,2896
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_data_end+0xfc00012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_data_end+0xfc000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 40001e4:	00bfffc4 	movi	r2,-1
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 40001ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 40001f0:	d0a76c17 	ldw	r2,-25168(gp)
 40001f4:	10000726 	beq	r2,zero,4000214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 40001f8:	d0a76c17 	ldw	r2,-25168(gp)
 40001fc:	e0fffd17 	ldw	r3,-12(fp)
 4000200:	e1bffe17 	ldw	r6,-8(fp)
 4000204:	e17fff17 	ldw	r5,-4(fp)
 4000208:	1809883a 	mov	r4,r3
 400020c:	103ee83a 	callr	r2
 4000210:	00000206 	br	400021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 4000218:	0005883a 	mov	r2,zero
}
 400021c:	e037883a 	mov	sp,fp
 4000220:	dfc00117 	ldw	ra,4(sp)
 4000224:	df000017 	ldw	fp,0(sp)
 4000228:	dec00204 	addi	sp,sp,8
 400022c:	f800283a 	ret

Disassembly of section .text:

04000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000230:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 4000238:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 400023c:	d6af2614 	ori	gp,gp,48280
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000240:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000244:	10967e14 	ori	r2,r2,23032

    movhi r3, %hi(__bss_end)
 4000248:	00c101b4 	movhi	r3,1030
    ori r3, r3, %lo(__bss_end)
 400024c:	18c31414 	ori	r3,r3,3152

    beq r2, r3, 1f
 4000250:	10c00326 	beq	r2,r3,4000260 <_start+0x30>

0:
    stw zero, (r2)
 4000254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 4000258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 400025c:	10fffd36 	bltu	r2,r3,4000254 <__alt_data_end+0xfc000254>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000260:	400e9c40 	call	400e9c4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000264:	400eb600 	call	400eb60 <alt_main>

04000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000268:	003fff06 	br	4000268 <__alt_data_end+0xfc000268>

0400026c <tjei_be_word>:
		35, 36, 48, 49, 57, 58, 62, 63,
	};

	// Memory order as big endian. 0xhilo -> 0xlohi which looks as 0xhilo in memory.
	static uint16_t tjei_be_word(const uint16_t le_word)
	{
 400026c:	defffd04 	addi	sp,sp,-12
 4000270:	df000215 	stw	fp,8(sp)
 4000274:	df000204 	addi	fp,sp,8
 4000278:	2005883a 	mov	r2,r4
 400027c:	e0bfff0d 	sth	r2,-4(fp)
		uint16_t lo = (le_word & 0x00ff);
 4000280:	e0bfff0b 	ldhu	r2,-4(fp)
 4000284:	10803fcc 	andi	r2,r2,255
 4000288:	e0bffe0d 	sth	r2,-8(fp)
		uint16_t hi = ((le_word & 0xff00) >> 8);
 400028c:	e0bfff0b 	ldhu	r2,-4(fp)
 4000290:	1004d23a 	srli	r2,r2,8
 4000294:	e0bffe8d 	sth	r2,-6(fp)
		return (uint16_t)((lo << 8) | hi);
 4000298:	e0bffe0b 	ldhu	r2,-8(fp)
 400029c:	1004923a 	slli	r2,r2,8
 40002a0:	1007883a 	mov	r3,r2
 40002a4:	e0bffe8b 	ldhu	r2,-6(fp)
 40002a8:	1884b03a 	or	r2,r3,r2
	}
 40002ac:	e037883a 	mov	sp,fp
 40002b0:	df000017 	ldw	fp,0(sp)
 40002b4:	dec00104 	addi	sp,sp,4
 40002b8:	f800283a 	ret

040002bc <tjei_write>:
	} TJEScanHeader;
#pragma pack(pop)


	static void tjei_write(TJEState* state, const void* data, size_t num_bytes, size_t num_elements)
	{
 40002bc:	defff804 	addi	sp,sp,-32
 40002c0:	dfc00715 	stw	ra,28(sp)
 40002c4:	df000615 	stw	fp,24(sp)
 40002c8:	df000604 	addi	fp,sp,24
 40002cc:	e13ffc15 	stw	r4,-16(fp)
 40002d0:	e17ffd15 	stw	r5,-12(fp)
 40002d4:	e1bffe15 	stw	r6,-8(fp)
 40002d8:	e1ffff15 	stw	r7,-4(fp)
		size_t to_write = num_bytes * num_elements;
 40002dc:	e17fff17 	ldw	r5,-4(fp)
 40002e0:	e13ffe17 	ldw	r4,-8(fp)
 40002e4:	40049b00 	call	40049b0 <__mulsi3>
 40002e8:	e0bffa15 	stw	r2,-24(fp)

		// Cap to the buffer available size and copy memory.
		size_t capped_count = tjei_min(to_write, TJEI_BUFFER_SIZE - 1 - state->output_buffer_count);
 40002ec:	e0bffc17 	ldw	r2,-16(fp)
 40002f0:	10832b17 	ldw	r2,3244(r2)
 40002f4:	00c0ffc4 	movi	r3,1023
 40002f8:	1885c83a 	sub	r2,r3,r2
 40002fc:	e0fffa17 	ldw	r3,-24(fp)
 4000300:	1880012e 	bgeu	r3,r2,4000308 <tjei_write+0x4c>
 4000304:	1805883a 	mov	r2,r3
 4000308:	e0bffb15 	stw	r2,-20(fp)

		memcpy(state->output_buffer + state->output_buffer_count, data, capped_count);
 400030c:	e0bffc17 	ldw	r2,-16(fp)
 4000310:	10c32c04 	addi	r3,r2,3248
 4000314:	e0bffc17 	ldw	r2,-16(fp)
 4000318:	10832b17 	ldw	r2,3244(r2)
 400031c:	1885883a 	add	r2,r3,r2
 4000320:	e1bffb17 	ldw	r6,-20(fp)
 4000324:	e17ffd17 	ldw	r5,-12(fp)
 4000328:	1009883a 	mov	r4,r2
 400032c:	4008ab80 	call	4008ab8 <memcpy>
		state->output_buffer_count += capped_count;
 4000330:	e0bffc17 	ldw	r2,-16(fp)
 4000334:	10c32b17 	ldw	r3,3244(r2)
 4000338:	e0bffb17 	ldw	r2,-20(fp)
 400033c:	1887883a 	add	r3,r3,r2
 4000340:	e0bffc17 	ldw	r2,-16(fp)
 4000344:	10c32b15 	stw	r3,3244(r2)

		assert(state->output_buffer_count <= TJEI_BUFFER_SIZE - 1);
 4000348:	e0bffc17 	ldw	r2,-16(fp)
 400034c:	10832b17 	ldw	r2,3244(r2)
 4000350:	10810030 	cmpltui	r2,r2,1024
 4000354:	1000081e 	bne	r2,zero,4000378 <tjei_write+0xbc>
 4000358:	01c10074 	movhi	r7,1025
 400035c:	39c70b04 	addi	r7,r7,7212
 4000360:	01810074 	movhi	r6,1025
 4000364:	31875904 	addi	r6,r6,7524
 4000368:	01406644 	movi	r5,409
 400036c:	01010074 	movhi	r4,1025
 4000370:	21071804 	addi	r4,r4,7264
 4000374:	40089e00 	call	40089e0 <__assert_func>

		// Flush the buffer.
		if (state->output_buffer_count == TJEI_BUFFER_SIZE - 1) {
 4000378:	e0bffc17 	ldw	r2,-16(fp)
 400037c:	10832b17 	ldw	r2,3244(r2)
 4000380:	1080ffd8 	cmpnei	r2,r2,1023
 4000384:	10000c1e 	bne	r2,zero,40003b8 <tjei_write+0xfc>
			state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 4000388:	e0bffc17 	ldw	r2,-16(fp)
 400038c:	10832a17 	ldw	r2,3240(r2)
 4000390:	e0fffc17 	ldw	r3,-16(fp)
 4000394:	19032917 	ldw	r4,3236(r3)
 4000398:	e0fffc17 	ldw	r3,-16(fp)
 400039c:	19432c04 	addi	r5,r3,3248
 40003a0:	e0fffc17 	ldw	r3,-16(fp)
 40003a4:	18c32b17 	ldw	r3,3244(r3)
 40003a8:	180d883a 	mov	r6,r3
 40003ac:	103ee83a 	callr	r2
			state->output_buffer_count = 0;
 40003b0:	e0bffc17 	ldw	r2,-16(fp)
 40003b4:	10032b15 	stw	zero,3244(r2)
		}

		// Recursively calling ourselves with the rest of the buffer.
		if (capped_count < to_write) {
 40003b8:	e0fffb17 	ldw	r3,-20(fp)
 40003bc:	e0bffa17 	ldw	r2,-24(fp)
 40003c0:	18800b2e 	bgeu	r3,r2,40003f0 <tjei_write+0x134>
			tjei_write(state, (uint8_t*)data + capped_count, to_write - capped_count, 1);
 40003c4:	e0fffd17 	ldw	r3,-12(fp)
 40003c8:	e0bffb17 	ldw	r2,-20(fp)
 40003cc:	1889883a 	add	r4,r3,r2
 40003d0:	e0fffa17 	ldw	r3,-24(fp)
 40003d4:	e0bffb17 	ldw	r2,-20(fp)
 40003d8:	1885c83a 	sub	r2,r3,r2
 40003dc:	01c00044 	movi	r7,1
 40003e0:	100d883a 	mov	r6,r2
 40003e4:	200b883a 	mov	r5,r4
 40003e8:	e13ffc17 	ldw	r4,-16(fp)
 40003ec:	40002bc0 	call	40002bc <tjei_write>
		}
	}
 40003f0:	0001883a 	nop
 40003f4:	e037883a 	mov	sp,fp
 40003f8:	dfc00117 	ldw	ra,4(sp)
 40003fc:	df000017 	ldw	fp,0(sp)
 4000400:	dec00204 	addi	sp,sp,8
 4000404:	f800283a 	ret

04000408 <tjei_write_DQT>:

	static void tjei_write_DQT(TJEState* state, const uint8_t* matrix, uint8_t id)
	{
 4000408:	defff904 	addi	sp,sp,-28
 400040c:	dfc00615 	stw	ra,24(sp)
 4000410:	df000515 	stw	fp,20(sp)
 4000414:	df000504 	addi	fp,sp,20
 4000418:	e13ffd15 	stw	r4,-12(fp)
 400041c:	e17ffe15 	stw	r5,-8(fp)
 4000420:	3005883a 	mov	r2,r6
 4000424:	e0bfff05 	stb	r2,-4(fp)
		uint16_t DQT = tjei_be_word(0xffdb);
 4000428:	013ff6d4 	movui	r4,65499
 400042c:	400026c0 	call	400026c <tjei_be_word>
 4000430:	e0bffb0d 	sth	r2,-20(fp)
		tjei_write(state, &DQT, sizeof(uint16_t), 1);
 4000434:	01c00044 	movi	r7,1
 4000438:	01800084 	movi	r6,2
 400043c:	e17ffb04 	addi	r5,fp,-20
 4000440:	e13ffd17 	ldw	r4,-12(fp)
 4000444:	40002bc0 	call	40002bc <tjei_write>
		uint16_t len = tjei_be_word(0x0043); // 2(len) + 1(id) + 64(matrix) = 67 = 0x43
 4000448:	010010c4 	movi	r4,67
 400044c:	400026c0 	call	400026c <tjei_be_word>
 4000450:	e0bffb8d 	sth	r2,-18(fp)
		tjei_write(state, &len, sizeof(uint16_t), 1);
 4000454:	e0bffb84 	addi	r2,fp,-18
 4000458:	01c00044 	movi	r7,1
 400045c:	01800084 	movi	r6,2
 4000460:	100b883a 	mov	r5,r2
 4000464:	e13ffd17 	ldw	r4,-12(fp)
 4000468:	40002bc0 	call	40002bc <tjei_write>
		assert(id < 4);
 400046c:	e0bfff03 	ldbu	r2,-4(fp)
 4000470:	10800130 	cmpltui	r2,r2,4
 4000474:	1000081e 	bne	r2,zero,4000498 <tjei_write_DQT+0x90>
 4000478:	01c10074 	movhi	r7,1025
 400047c:	39c71b04 	addi	r7,r7,7276
 4000480:	01810074 	movhi	r6,1025
 4000484:	31875c04 	addi	r6,r6,7536
 4000488:	01406b44 	movi	r5,429
 400048c:	01010074 	movhi	r4,1025
 4000490:	21071804 	addi	r4,r4,7264
 4000494:	40089e00 	call	40089e0 <__assert_func>
		uint8_t precision_and_id = id;  // 0x0000 8 bits | 0x00id
 4000498:	e0bfff03 	ldbu	r2,-4(fp)
 400049c:	e0bffc05 	stb	r2,-16(fp)
		tjei_write(state, &precision_and_id, sizeof(uint8_t), 1);
 40004a0:	e0bffc04 	addi	r2,fp,-16
 40004a4:	01c00044 	movi	r7,1
 40004a8:	01800044 	movi	r6,1
 40004ac:	100b883a 	mov	r5,r2
 40004b0:	e13ffd17 	ldw	r4,-12(fp)
 40004b4:	40002bc0 	call	40002bc <tjei_write>
		// Write matrix
		tjei_write(state, matrix, 64 * sizeof(uint8_t), 1);
 40004b8:	01c00044 	movi	r7,1
 40004bc:	01801004 	movi	r6,64
 40004c0:	e17ffe17 	ldw	r5,-8(fp)
 40004c4:	e13ffd17 	ldw	r4,-12(fp)
 40004c8:	40002bc0 	call	40002bc <tjei_write>
	}
 40004cc:	0001883a 	nop
 40004d0:	e037883a 	mov	sp,fp
 40004d4:	dfc00117 	ldw	ra,4(sp)
 40004d8:	df000017 	ldw	fp,0(sp)
 40004dc:	dec00204 	addi	sp,sp,8
 40004e0:	f800283a 	ret

040004e4 <tjei_write_DHT>:
	static void tjei_write_DHT(TJEState* state,
		uint8_t const* matrix_len,
		uint8_t const* matrix_val,
		TJEHuffmanTableClass ht_class,
		uint8_t id)
	{
 40004e4:	defff504 	addi	sp,sp,-44
 40004e8:	dfc00a15 	stw	ra,40(sp)
 40004ec:	df000915 	stw	fp,36(sp)
 40004f0:	df000904 	addi	fp,sp,36
 40004f4:	e13ffb15 	stw	r4,-20(fp)
 40004f8:	e17ffc15 	stw	r5,-16(fp)
 40004fc:	e1bffd15 	stw	r6,-12(fp)
 4000500:	e1fffe15 	stw	r7,-8(fp)
 4000504:	e0800217 	ldw	r2,8(fp)
 4000508:	e0bfff05 	stb	r2,-4(fp)
		int num_values = 0;
 400050c:	e03ff715 	stw	zero,-36(fp)
		for (int i = 0; i < 16; ++i) {
 4000510:	e03ff815 	stw	zero,-32(fp)
 4000514:	00000b06 	br	4000544 <tjei_write_DHT+0x60>
			num_values += matrix_len[i];
 4000518:	e0bff817 	ldw	r2,-32(fp)
 400051c:	e0fffc17 	ldw	r3,-16(fp)
 4000520:	1885883a 	add	r2,r3,r2
 4000524:	10800003 	ldbu	r2,0(r2)
 4000528:	10803fcc 	andi	r2,r2,255
 400052c:	e0fff717 	ldw	r3,-36(fp)
 4000530:	1885883a 	add	r2,r3,r2
 4000534:	e0bff715 	stw	r2,-36(fp)
		uint8_t const* matrix_val,
		TJEHuffmanTableClass ht_class,
		uint8_t id)
	{
		int num_values = 0;
		for (int i = 0; i < 16; ++i) {
 4000538:	e0bff817 	ldw	r2,-32(fp)
 400053c:	10800044 	addi	r2,r2,1
 4000540:	e0bff815 	stw	r2,-32(fp)
 4000544:	e0bff817 	ldw	r2,-32(fp)
 4000548:	10800410 	cmplti	r2,r2,16
 400054c:	103ff21e 	bne	r2,zero,4000518 <__alt_data_end+0xfc000518>
			num_values += matrix_len[i];
		}
		assert(num_values <= 0xffff);
 4000550:	e0bff717 	ldw	r2,-36(fp)
 4000554:	00ffffd4 	movui	r3,65535
 4000558:	1880080e 	bge	r3,r2,400057c <tjei_write_DHT+0x98>
 400055c:	01c10074 	movhi	r7,1025
 4000560:	39c71d04 	addi	r7,r7,7284
 4000564:	01810074 	movhi	r6,1025
 4000568:	31876004 	addi	r6,r6,7552
 400056c:	01407104 	movi	r5,452
 4000570:	01010074 	movhi	r4,1025
 4000574:	21071804 	addi	r4,r4,7264
 4000578:	40089e00 	call	40089e0 <__assert_func>

		uint16_t DHT = tjei_be_word(0xffc4);
 400057c:	013ff114 	movui	r4,65476
 4000580:	400026c0 	call	400026c <tjei_be_word>
 4000584:	e0bff90d 	sth	r2,-28(fp)
		// 2(len) + 1(Tc|th) + 16 (num lengths) + ?? (num values)
		uint16_t len = tjei_be_word(2 + 1 + 16 + (uint16_t)num_values);
 4000588:	e0bff717 	ldw	r2,-36(fp)
 400058c:	108004c4 	addi	r2,r2,19
 4000590:	10bfffcc 	andi	r2,r2,65535
 4000594:	1009883a 	mov	r4,r2
 4000598:	400026c0 	call	400026c <tjei_be_word>
 400059c:	e0bff98d 	sth	r2,-26(fp)
		assert(id < 4);
 40005a0:	e0bfff03 	ldbu	r2,-4(fp)
 40005a4:	10800130 	cmpltui	r2,r2,4
 40005a8:	1000081e 	bne	r2,zero,40005cc <tjei_write_DHT+0xe8>
 40005ac:	01c10074 	movhi	r7,1025
 40005b0:	39c71b04 	addi	r7,r7,7276
 40005b4:	01810074 	movhi	r6,1025
 40005b8:	31876004 	addi	r6,r6,7552
 40005bc:	01407244 	movi	r5,457
 40005c0:	01010074 	movhi	r4,1025
 40005c4:	21071804 	addi	r4,r4,7264
 40005c8:	40089e00 	call	40089e0 <__assert_func>
		uint8_t tc_th = (uint8_t)((((uint8_t)ht_class) << 4) | id);
 40005cc:	e0bffe17 	ldw	r2,-8(fp)
 40005d0:	10803fcc 	andi	r2,r2,255
 40005d4:	1004913a 	slli	r2,r2,4
 40005d8:	1007883a 	mov	r3,r2
 40005dc:	e0bfff03 	ldbu	r2,-4(fp)
 40005e0:	1884b03a 	or	r2,r3,r2
 40005e4:	e0bffa05 	stb	r2,-24(fp)

		tjei_write(state, &DHT, sizeof(uint16_t), 1);
 40005e8:	e0bff904 	addi	r2,fp,-28
 40005ec:	01c00044 	movi	r7,1
 40005f0:	01800084 	movi	r6,2
 40005f4:	100b883a 	mov	r5,r2
 40005f8:	e13ffb17 	ldw	r4,-20(fp)
 40005fc:	40002bc0 	call	40002bc <tjei_write>
		tjei_write(state, &len, sizeof(uint16_t), 1);
 4000600:	e0bff984 	addi	r2,fp,-26
 4000604:	01c00044 	movi	r7,1
 4000608:	01800084 	movi	r6,2
 400060c:	100b883a 	mov	r5,r2
 4000610:	e13ffb17 	ldw	r4,-20(fp)
 4000614:	40002bc0 	call	40002bc <tjei_write>
		tjei_write(state, &tc_th, sizeof(uint8_t), 1);
 4000618:	e0bffa04 	addi	r2,fp,-24
 400061c:	01c00044 	movi	r7,1
 4000620:	01800044 	movi	r6,1
 4000624:	100b883a 	mov	r5,r2
 4000628:	e13ffb17 	ldw	r4,-20(fp)
 400062c:	40002bc0 	call	40002bc <tjei_write>
		tjei_write(state, matrix_len, sizeof(uint8_t), 16);
 4000630:	01c00404 	movi	r7,16
 4000634:	01800044 	movi	r6,1
 4000638:	e17ffc17 	ldw	r5,-16(fp)
 400063c:	e13ffb17 	ldw	r4,-20(fp)
 4000640:	40002bc0 	call	40002bc <tjei_write>
		tjei_write(state, matrix_val, sizeof(uint8_t), (size_t)num_values);
 4000644:	e0bff717 	ldw	r2,-36(fp)
 4000648:	100f883a 	mov	r7,r2
 400064c:	01800044 	movi	r6,1
 4000650:	e17ffd17 	ldw	r5,-12(fp)
 4000654:	e13ffb17 	ldw	r4,-20(fp)
 4000658:	40002bc0 	call	40002bc <tjei_write>
	}
 400065c:	0001883a 	nop
 4000660:	e037883a 	mov	sp,fp
 4000664:	dfc00117 	ldw	ra,4(sp)
 4000668:	df000017 	ldw	fp,0(sp)
 400066c:	dec00204 	addi	sp,sp,8
 4000670:	f800283a 	ret

04000674 <tjei_huff_get_code_lengths>:
	//  Huffman deflation code.
	// ============================================================

	// Returns all code sizes from the BITS specification (JPEG C.3)
	static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const* bits)
	{
 4000674:	defffa04 	addi	sp,sp,-24
 4000678:	df000515 	stw	fp,20(sp)
 400067c:	df000504 	addi	fp,sp,20
 4000680:	e13ffe15 	stw	r4,-8(fp)
 4000684:	e17fff15 	stw	r5,-4(fp)
		int k = 0;
 4000688:	e03ffb15 	stw	zero,-20(fp)
		for (int i = 0; i < 16; ++i) {
 400068c:	e03ffc15 	stw	zero,-16(fp)
 4000690:	00001c06 	br	4000704 <tjei_huff_get_code_lengths+0x90>
			for (int j = 0; j < bits[i]; ++j) {
 4000694:	e03ffd15 	stw	zero,-12(fp)
 4000698:	00000c06 	br	40006cc <tjei_huff_get_code_lengths+0x58>
				huffsize[k++] = (uint8_t)(i + 1);
 400069c:	e0bffb17 	ldw	r2,-20(fp)
 40006a0:	10c00044 	addi	r3,r2,1
 40006a4:	e0fffb15 	stw	r3,-20(fp)
 40006a8:	1007883a 	mov	r3,r2
 40006ac:	e0bffe17 	ldw	r2,-8(fp)
 40006b0:	10c5883a 	add	r2,r2,r3
 40006b4:	e0fffc17 	ldw	r3,-16(fp)
 40006b8:	18c00044 	addi	r3,r3,1
 40006bc:	10c00005 	stb	r3,0(r2)
	// Returns all code sizes from the BITS specification (JPEG C.3)
	static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const* bits)
	{
		int k = 0;
		for (int i = 0; i < 16; ++i) {
			for (int j = 0; j < bits[i]; ++j) {
 40006c0:	e0bffd17 	ldw	r2,-12(fp)
 40006c4:	10800044 	addi	r2,r2,1
 40006c8:	e0bffd15 	stw	r2,-12(fp)
 40006cc:	e0bffc17 	ldw	r2,-16(fp)
 40006d0:	e0ffff17 	ldw	r3,-4(fp)
 40006d4:	1885883a 	add	r2,r3,r2
 40006d8:	10800003 	ldbu	r2,0(r2)
 40006dc:	10803fcc 	andi	r2,r2,255
 40006e0:	e0fffd17 	ldw	r3,-12(fp)
 40006e4:	18bfed16 	blt	r3,r2,400069c <__alt_data_end+0xfc00069c>
				huffsize[k++] = (uint8_t)(i + 1);
			}
			huffsize[k] = 0;
 40006e8:	e0bffb17 	ldw	r2,-20(fp)
 40006ec:	e0fffe17 	ldw	r3,-8(fp)
 40006f0:	1885883a 	add	r2,r3,r2
 40006f4:	10000005 	stb	zero,0(r2)

	// Returns all code sizes from the BITS specification (JPEG C.3)
	static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const* bits)
	{
		int k = 0;
		for (int i = 0; i < 16; ++i) {
 40006f8:	e0bffc17 	ldw	r2,-16(fp)
 40006fc:	10800044 	addi	r2,r2,1
 4000700:	e0bffc15 	stw	r2,-16(fp)
 4000704:	e0bffc17 	ldw	r2,-16(fp)
 4000708:	10800410 	cmplti	r2,r2,16
 400070c:	103fe11e 	bne	r2,zero,4000694 <__alt_data_end+0xfc000694>
			for (int j = 0; j < bits[i]; ++j) {
				huffsize[k++] = (uint8_t)(i + 1);
			}
			huffsize[k] = 0;
		}
		return huffsize;
 4000710:	e0bffe17 	ldw	r2,-8(fp)
	}
 4000714:	e037883a 	mov	sp,fp
 4000718:	df000017 	ldw	fp,0(sp)
 400071c:	dec00104 	addi	sp,sp,4
 4000720:	f800283a 	ret

04000724 <tjei_huff_get_codes>:

	// Fills out the prefixes for each code.
	static uint16_t* tjei_huff_get_codes(uint16_t codes[], uint8_t* huffsize, int64_t count)
	{
 4000724:	defff704 	addi	sp,sp,-36
 4000728:	dfc00815 	stw	ra,32(sp)
 400072c:	df000715 	stw	fp,28(sp)
 4000730:	df000704 	addi	fp,sp,28
 4000734:	e13ffc15 	stw	r4,-16(fp)
 4000738:	e17ffd15 	stw	r5,-12(fp)
 400073c:	e1bffe15 	stw	r6,-8(fp)
 4000740:	e1ffff15 	stw	r7,-4(fp)
		uint16_t code = 0;
 4000744:	e03ff90d 	sth	zero,-28(fp)
		int k = 0;
 4000748:	e03ffa15 	stw	zero,-24(fp)
		uint8_t sz = huffsize[0];
 400074c:	e13ffd17 	ldw	r4,-12(fp)
 4000750:	21000003 	ldbu	r4,0(r4)
 4000754:	e13ffb05 	stb	r4,-20(fp)
		for (;;) {
			do {
				assert(k < count);
 4000758:	e13ffa17 	ldw	r4,-24(fp)
 400075c:	2005883a 	mov	r2,r4
 4000760:	2009d7fa 	srai	r4,r4,31
 4000764:	2007883a 	mov	r3,r4
 4000768:	e13fff17 	ldw	r4,-4(fp)
 400076c:	19000c16 	blt	r3,r4,40007a0 <tjei_huff_get_codes+0x7c>
 4000770:	e13fff17 	ldw	r4,-4(fp)
 4000774:	20c0021e 	bne	r4,r3,4000780 <tjei_huff_get_codes+0x5c>
 4000778:	e13ffe17 	ldw	r4,-8(fp)
 400077c:	11000836 	bltu	r2,r4,40007a0 <tjei_huff_get_codes+0x7c>
 4000780:	01c10074 	movhi	r7,1025
 4000784:	39c72304 	addi	r7,r7,7308
 4000788:	01810074 	movhi	r6,1025
 400078c:	31876404 	addi	r6,r6,7568
 4000790:	01407ac4 	movi	r5,491
 4000794:	01010074 	movhi	r4,1025
 4000798:	21071804 	addi	r4,r4,7264
 400079c:	40089e00 	call	40089e0 <__assert_func>
				codes[k++] = code++;
 40007a0:	e13ffa17 	ldw	r4,-24(fp)
 40007a4:	21400044 	addi	r5,r4,1
 40007a8:	e17ffa15 	stw	r5,-24(fp)
 40007ac:	2109883a 	add	r4,r4,r4
 40007b0:	200b883a 	mov	r5,r4
 40007b4:	e13ffc17 	ldw	r4,-16(fp)
 40007b8:	214b883a 	add	r5,r4,r5
 40007bc:	e13ff90b 	ldhu	r4,-28(fp)
 40007c0:	21800044 	addi	r6,r4,1
 40007c4:	e1bff90d 	sth	r6,-28(fp)
 40007c8:	2900000d 	sth	r4,0(r5)
			} while (huffsize[k] == sz);
 40007cc:	e13ffa17 	ldw	r4,-24(fp)
 40007d0:	e17ffd17 	ldw	r5,-12(fp)
 40007d4:	2909883a 	add	r4,r5,r4
 40007d8:	21000003 	ldbu	r4,0(r4)
 40007dc:	21403fcc 	andi	r5,r4,255
 40007e0:	e13ffb03 	ldbu	r4,-20(fp)
 40007e4:	293fdc26 	beq	r5,r4,4000758 <__alt_data_end+0xfc000758>
			if (huffsize[k] == 0) {
 40007e8:	e13ffa17 	ldw	r4,-24(fp)
 40007ec:	e17ffd17 	ldw	r5,-12(fp)
 40007f0:	2909883a 	add	r4,r5,r4
 40007f4:	21000003 	ldbu	r4,0(r4)
 40007f8:	21003fcc 	andi	r4,r4,255
 40007fc:	2000021e 	bne	r4,zero,4000808 <tjei_huff_get_codes+0xe4>
				return codes;
 4000800:	e0bffc17 	ldw	r2,-16(fp)
 4000804:	00000e06 	br	4000840 <tjei_huff_get_codes+0x11c>
			}
			do {
				code = (uint16_t)(code << 1);
 4000808:	e13ff90b 	ldhu	r4,-28(fp)
 400080c:	2109883a 	add	r4,r4,r4
 4000810:	e13ff90d 	sth	r4,-28(fp)
				++sz;
 4000814:	e13ffb03 	ldbu	r4,-20(fp)
 4000818:	21000044 	addi	r4,r4,1
 400081c:	e13ffb05 	stb	r4,-20(fp)
			} while (huffsize[k] != sz);
 4000820:	e13ffa17 	ldw	r4,-24(fp)
 4000824:	e17ffd17 	ldw	r5,-12(fp)
 4000828:	2909883a 	add	r4,r5,r4
 400082c:	21000003 	ldbu	r4,0(r4)
 4000830:	21403fcc 	andi	r5,r4,255
 4000834:	e13ffb03 	ldbu	r4,-20(fp)
 4000838:	293ff31e 	bne	r5,r4,4000808 <__alt_data_end+0xfc000808>
		}
 400083c:	003fc606 	br	4000758 <__alt_data_end+0xfc000758>
	}
 4000840:	e037883a 	mov	sp,fp
 4000844:	dfc00117 	ldw	ra,4(sp)
 4000848:	df000017 	ldw	fp,0(sp)
 400084c:	dec00204 	addi	sp,sp,8
 4000850:	f800283a 	ret

04000854 <tjei_huff_get_extended>:
	static void tjei_huff_get_extended(uint8_t* out_ehuffsize,
		uint16_t* out_ehuffcode,
		uint8_t const* huffval,
		uint8_t* huffsize,
		uint16_t* huffcode, int64_t count)
	{
 4000854:	defff904 	addi	sp,sp,-28
 4000858:	df000615 	stw	fp,24(sp)
 400085c:	df000604 	addi	fp,sp,24
 4000860:	e13ffc15 	stw	r4,-16(fp)
 4000864:	e17ffd15 	stw	r5,-12(fp)
 4000868:	e1bffe15 	stw	r6,-8(fp)
 400086c:	e1ffff15 	stw	r7,-4(fp)
		int k = 0;
 4000870:	e03ffa15 	stw	zero,-24(fp)
		do {
			uint8_t val = huffval[k];
 4000874:	e13ffa17 	ldw	r4,-24(fp)
 4000878:	e17ffe17 	ldw	r5,-8(fp)
 400087c:	2909883a 	add	r4,r5,r4
 4000880:	21000003 	ldbu	r4,0(r4)
 4000884:	e13ffb05 	stb	r4,-20(fp)
			out_ehuffcode[val] = huffcode[k];
 4000888:	e13ffb03 	ldbu	r4,-20(fp)
 400088c:	2109883a 	add	r4,r4,r4
 4000890:	200b883a 	mov	r5,r4
 4000894:	e13ffd17 	ldw	r4,-12(fp)
 4000898:	214b883a 	add	r5,r4,r5
 400089c:	e13ffa17 	ldw	r4,-24(fp)
 40008a0:	2109883a 	add	r4,r4,r4
 40008a4:	200d883a 	mov	r6,r4
 40008a8:	e1000117 	ldw	r4,4(fp)
 40008ac:	2189883a 	add	r4,r4,r6
 40008b0:	2100000b 	ldhu	r4,0(r4)
 40008b4:	2900000d 	sth	r4,0(r5)
			out_ehuffsize[val] = huffsize[k];
 40008b8:	e13ffb03 	ldbu	r4,-20(fp)
 40008bc:	e17ffc17 	ldw	r5,-16(fp)
 40008c0:	2909883a 	add	r4,r5,r4
 40008c4:	e17ffa17 	ldw	r5,-24(fp)
 40008c8:	e1bfff17 	ldw	r6,-4(fp)
 40008cc:	314b883a 	add	r5,r6,r5
 40008d0:	29400003 	ldbu	r5,0(r5)
 40008d4:	21400005 	stb	r5,0(r4)
			k++;
 40008d8:	e13ffa17 	ldw	r4,-24(fp)
 40008dc:	21000044 	addi	r4,r4,1
 40008e0:	e13ffa15 	stw	r4,-24(fp)
		} while (k < count);
 40008e4:	e13ffa17 	ldw	r4,-24(fp)
 40008e8:	2005883a 	mov	r2,r4
 40008ec:	2009d7fa 	srai	r4,r4,31
 40008f0:	2007883a 	mov	r3,r4
 40008f4:	e1000317 	ldw	r4,12(fp)
 40008f8:	193fde16 	blt	r3,r4,4000874 <__alt_data_end+0xfc000874>
 40008fc:	e1000317 	ldw	r4,12(fp)
 4000900:	20c0021e 	bne	r4,r3,400090c <tjei_huff_get_extended+0xb8>
 4000904:	e1000217 	ldw	r4,8(fp)
 4000908:	113fda36 	bltu	r2,r4,4000874 <__alt_data_end+0xfc000874>
	}
 400090c:	0001883a 	nop
 4000910:	e037883a 	mov	sp,fp
 4000914:	df000017 	ldw	fp,0(sp)
 4000918:	dec00104 	addi	sp,sp,4
 400091c:	f800283a 	ret

04000920 <tjei_calculate_variable_length_int>:

	// Returns:
	//  out[1] : number of bits
	//  out[0] : bits
	TJEI_FORCE_INLINE void tjei_calculate_variable_length_int(int value, uint16_t out[2])
	{
 4000920:	defffc04 	addi	sp,sp,-16
 4000924:	df000315 	stw	fp,12(sp)
 4000928:	df000304 	addi	fp,sp,12
 400092c:	e13ffe15 	stw	r4,-8(fp)
 4000930:	e17fff15 	stw	r5,-4(fp)
		int abs_val = value;
 4000934:	e0bffe17 	ldw	r2,-8(fp)
 4000938:	e0bffd15 	stw	r2,-12(fp)
		if (value < 0) {
 400093c:	e0bffe17 	ldw	r2,-8(fp)
 4000940:	1000060e 	bge	r2,zero,400095c <tjei_calculate_variable_length_int+0x3c>
			abs_val = -abs_val;
 4000944:	e0bffd17 	ldw	r2,-12(fp)
 4000948:	0085c83a 	sub	r2,zero,r2
 400094c:	e0bffd15 	stw	r2,-12(fp)
			--value;
 4000950:	e0bffe17 	ldw	r2,-8(fp)
 4000954:	10bfffc4 	addi	r2,r2,-1
 4000958:	e0bffe15 	stw	r2,-8(fp)
		}
		out[1] = 1;
 400095c:	e0bfff17 	ldw	r2,-4(fp)
 4000960:	10800084 	addi	r2,r2,2
 4000964:	00c00044 	movi	r3,1
 4000968:	10c0000d 	sth	r3,0(r2)
		while (abs_val >>= 1) {
 400096c:	00000506 	br	4000984 <tjei_calculate_variable_length_int+0x64>
			++out[1];
 4000970:	e0bfff17 	ldw	r2,-4(fp)
 4000974:	10800084 	addi	r2,r2,2
 4000978:	10c0000b 	ldhu	r3,0(r2)
 400097c:	18c00044 	addi	r3,r3,1
 4000980:	10c0000d 	sth	r3,0(r2)
		if (value < 0) {
			abs_val = -abs_val;
			--value;
		}
		out[1] = 1;
		while (abs_val >>= 1) {
 4000984:	e0bffd17 	ldw	r2,-12(fp)
 4000988:	1005d07a 	srai	r2,r2,1
 400098c:	e0bffd15 	stw	r2,-12(fp)
 4000990:	e0bffd17 	ldw	r2,-12(fp)
 4000994:	103ff61e 	bne	r2,zero,4000970 <__alt_data_end+0xfc000970>
			++out[1];
		}
		out[0] = (uint16_t)(value & ((1 << out[1]) - 1));
 4000998:	e0bffe17 	ldw	r2,-8(fp)
 400099c:	1009883a 	mov	r4,r2
 40009a0:	e0bfff17 	ldw	r2,-4(fp)
 40009a4:	10800084 	addi	r2,r2,2
 40009a8:	1080000b 	ldhu	r2,0(r2)
 40009ac:	10bfffcc 	andi	r2,r2,65535
 40009b0:	00c00044 	movi	r3,1
 40009b4:	1884983a 	sll	r2,r3,r2
 40009b8:	10bfffc4 	addi	r2,r2,-1
 40009bc:	2084703a 	and	r2,r4,r2
 40009c0:	1007883a 	mov	r3,r2
 40009c4:	e0bfff17 	ldw	r2,-4(fp)
 40009c8:	10c0000d 	sth	r3,0(r2)
	}
 40009cc:	0001883a 	nop
 40009d0:	e037883a 	mov	sp,fp
 40009d4:	df000017 	ldw	fp,0(sp)
 40009d8:	dec00104 	addi	sp,sp,4
 40009dc:	f800283a 	ret

040009e0 <tjei_write_bits>:

	// Write bits to file.
	TJEI_FORCE_INLINE void tjei_write_bits(TJEState* state,
		uint32_t* bitbuffer, uint32_t* location,
		uint16_t num_bits, uint16_t bits)
	{
 40009e0:	defff704 	addi	sp,sp,-36
 40009e4:	dfc00815 	stw	ra,32(sp)
 40009e8:	df000715 	stw	fp,28(sp)
 40009ec:	df000704 	addi	fp,sp,28
 40009f0:	e13ffb15 	stw	r4,-20(fp)
 40009f4:	e17ffc15 	stw	r5,-16(fp)
 40009f8:	e1bffd15 	stw	r6,-12(fp)
 40009fc:	3807883a 	mov	r3,r7
 4000a00:	e0800217 	ldw	r2,8(fp)
 4000a04:	e0fffe0d 	sth	r3,-8(fp)
 4000a08:	e0bfff0d 	sth	r2,-4(fp)
		// This call pushes to the bitbuffer and saves the location. Data is pushed
		// from most significant to less significant.
		// When we can write a full byte, we write a byte and shift.

		// Push the stack.
		uint32_t nloc = *location + num_bits;
 4000a0c:	e0bffd17 	ldw	r2,-12(fp)
 4000a10:	10c00017 	ldw	r3,0(r2)
 4000a14:	e0bffe0b 	ldhu	r2,-8(fp)
 4000a18:	1885883a 	add	r2,r3,r2
 4000a1c:	e0bff915 	stw	r2,-28(fp)
		*bitbuffer |= (uint32_t)(bits << (32 - nloc));
 4000a20:	e0bffc17 	ldw	r2,-16(fp)
 4000a24:	10800017 	ldw	r2,0(r2)
 4000a28:	e13fff0b 	ldhu	r4,-4(fp)
 4000a2c:	01400804 	movi	r5,32
 4000a30:	e0fff917 	ldw	r3,-28(fp)
 4000a34:	28c7c83a 	sub	r3,r5,r3
 4000a38:	20c6983a 	sll	r3,r4,r3
 4000a3c:	10c6b03a 	or	r3,r2,r3
 4000a40:	e0bffc17 	ldw	r2,-16(fp)
 4000a44:	10c00015 	stw	r3,0(r2)
		*location = nloc;
 4000a48:	e0bffd17 	ldw	r2,-12(fp)
 4000a4c:	e0fff917 	ldw	r3,-28(fp)
 4000a50:	10c00015 	stw	r3,0(r2)
		while (*location >= 8) {
 4000a54:	00001f06 	br	4000ad4 <tjei_write_bits+0xf4>
			// Grab the most significant byte.
			uint8_t c = (uint8_t)((*bitbuffer) >> 24);
 4000a58:	e0bffc17 	ldw	r2,-16(fp)
 4000a5c:	10800017 	ldw	r2,0(r2)
 4000a60:	1004d63a 	srli	r2,r2,24
 4000a64:	e0bffa05 	stb	r2,-24(fp)
			// Write it to file.
			tjei_write(state, &c, 1, 1);
 4000a68:	e0bffa04 	addi	r2,fp,-24
 4000a6c:	01c00044 	movi	r7,1
 4000a70:	01800044 	movi	r6,1
 4000a74:	100b883a 	mov	r5,r2
 4000a78:	e13ffb17 	ldw	r4,-20(fp)
 4000a7c:	40002bc0 	call	40002bc <tjei_write>
			if (c == 0xff) {
 4000a80:	e0bffa03 	ldbu	r2,-24(fp)
 4000a84:	10803fcc 	andi	r2,r2,255
 4000a88:	10803fd8 	cmpnei	r2,r2,255
 4000a8c:	1000071e 	bne	r2,zero,4000aac <tjei_write_bits+0xcc>
				// Special case: tell JPEG this is not a marker.
				char z = 0;
 4000a90:	e03ffa45 	stb	zero,-23(fp)
				tjei_write(state, &z, 1, 1);
 4000a94:	e0bffa44 	addi	r2,fp,-23
 4000a98:	01c00044 	movi	r7,1
 4000a9c:	01800044 	movi	r6,1
 4000aa0:	100b883a 	mov	r5,r2
 4000aa4:	e13ffb17 	ldw	r4,-20(fp)
 4000aa8:	40002bc0 	call	40002bc <tjei_write>
			}
			// Pop the stack.
			*bitbuffer <<= 8;
 4000aac:	e0bffc17 	ldw	r2,-16(fp)
 4000ab0:	10800017 	ldw	r2,0(r2)
 4000ab4:	1006923a 	slli	r3,r2,8
 4000ab8:	e0bffc17 	ldw	r2,-16(fp)
 4000abc:	10c00015 	stw	r3,0(r2)
			*location -= 8;
 4000ac0:	e0bffd17 	ldw	r2,-12(fp)
 4000ac4:	10800017 	ldw	r2,0(r2)
 4000ac8:	10fffe04 	addi	r3,r2,-8
 4000acc:	e0bffd17 	ldw	r2,-12(fp)
 4000ad0:	10c00015 	stw	r3,0(r2)

		// Push the stack.
		uint32_t nloc = *location + num_bits;
		*bitbuffer |= (uint32_t)(bits << (32 - nloc));
		*location = nloc;
		while (*location >= 8) {
 4000ad4:	e0bffd17 	ldw	r2,-12(fp)
 4000ad8:	10800017 	ldw	r2,0(r2)
 4000adc:	10800228 	cmpgeui	r2,r2,8
 4000ae0:	103fdd1e 	bne	r2,zero,4000a58 <__alt_data_end+0xfc000a58>
			}
			// Pop the stack.
			*bitbuffer <<= 8;
			*location -= 8;
		}
	}
 4000ae4:	0001883a 	nop
 4000ae8:	e037883a 	mov	sp,fp
 4000aec:	dfc00117 	ldw	ra,4(sp)
 4000af0:	df000017 	ldw	fp,0(sp)
 4000af4:	dec00204 	addi	sp,sp,8
 4000af8:	f800283a 	ret

04000afc <tjei_fdct>:
	//  Japanese, but the algorithm is described in the Pennebaker & Mitchell
	//  JPEG textbook (see REFERENCES section in file README).  The following code
	//  is based directly on figure 4-8 in P&M.
	//
	static void tjei_fdct(float* data)
	{
 4000afc:	deffe704 	addi	sp,sp,-100
 4000b00:	dfc01815 	stw	ra,96(sp)
 4000b04:	df001715 	stw	fp,92(sp)
 4000b08:	dc001615 	stw	r16,88(sp)
 4000b0c:	df001704 	addi	fp,sp,92
 4000b10:	e13ffe15 	stw	r4,-8(fp)
		float* dataptr;
		int ctr;

		/* Pass 1: process rows. */

		dataptr = data;
 4000b14:	e0bffe17 	ldw	r2,-8(fp)
 4000b18:	e0bfe915 	stw	r2,-92(fp)
		for (ctr = 7; ctr >= 0; ctr--) {
 4000b1c:	008001c4 	movi	r2,7
 4000b20:	e0bfea15 	stw	r2,-88(fp)
 4000b24:	0000fa06 	br	4000f10 <tjei_fdct+0x414>
			tmp0 = dataptr[0] + dataptr[7];
 4000b28:	e0bfe917 	ldw	r2,-92(fp)
 4000b2c:	10c00017 	ldw	r3,0(r2)
 4000b30:	e0bfe917 	ldw	r2,-92(fp)
 4000b34:	10800704 	addi	r2,r2,28
 4000b38:	11000017 	ldw	r4,0(r2)
 4000b3c:	200b883a 	mov	r5,r4
 4000b40:	1809883a 	mov	r4,r3
 4000b44:	40049d80 	call	40049d8 <__addsf3>
 4000b48:	1007883a 	mov	r3,r2
 4000b4c:	e0ffeb15 	stw	r3,-84(fp)
			tmp7 = dataptr[0] - dataptr[7];
 4000b50:	e0bfe917 	ldw	r2,-92(fp)
 4000b54:	10c00017 	ldw	r3,0(r2)
 4000b58:	e0bfe917 	ldw	r2,-92(fp)
 4000b5c:	10800704 	addi	r2,r2,28
 4000b60:	11000017 	ldw	r4,0(r2)
 4000b64:	200b883a 	mov	r5,r4
 4000b68:	1809883a 	mov	r4,r3
 4000b6c:	40058940 	call	4005894 <__subsf3>
 4000b70:	1007883a 	mov	r3,r2
 4000b74:	e0ffec15 	stw	r3,-80(fp)
			tmp1 = dataptr[1] + dataptr[6];
 4000b78:	e0bfe917 	ldw	r2,-92(fp)
 4000b7c:	10800104 	addi	r2,r2,4
 4000b80:	10c00017 	ldw	r3,0(r2)
 4000b84:	e0bfe917 	ldw	r2,-92(fp)
 4000b88:	10800604 	addi	r2,r2,24
 4000b8c:	11000017 	ldw	r4,0(r2)
 4000b90:	200b883a 	mov	r5,r4
 4000b94:	1809883a 	mov	r4,r3
 4000b98:	40049d80 	call	40049d8 <__addsf3>
 4000b9c:	1007883a 	mov	r3,r2
 4000ba0:	e0ffed15 	stw	r3,-76(fp)
			tmp6 = dataptr[1] - dataptr[6];
 4000ba4:	e0bfe917 	ldw	r2,-92(fp)
 4000ba8:	10800104 	addi	r2,r2,4
 4000bac:	10c00017 	ldw	r3,0(r2)
 4000bb0:	e0bfe917 	ldw	r2,-92(fp)
 4000bb4:	10800604 	addi	r2,r2,24
 4000bb8:	11000017 	ldw	r4,0(r2)
 4000bbc:	200b883a 	mov	r5,r4
 4000bc0:	1809883a 	mov	r4,r3
 4000bc4:	40058940 	call	4005894 <__subsf3>
 4000bc8:	1007883a 	mov	r3,r2
 4000bcc:	e0ffee15 	stw	r3,-72(fp)
			tmp2 = dataptr[2] + dataptr[5];
 4000bd0:	e0bfe917 	ldw	r2,-92(fp)
 4000bd4:	10800204 	addi	r2,r2,8
 4000bd8:	10c00017 	ldw	r3,0(r2)
 4000bdc:	e0bfe917 	ldw	r2,-92(fp)
 4000be0:	10800504 	addi	r2,r2,20
 4000be4:	11000017 	ldw	r4,0(r2)
 4000be8:	200b883a 	mov	r5,r4
 4000bec:	1809883a 	mov	r4,r3
 4000bf0:	40049d80 	call	40049d8 <__addsf3>
 4000bf4:	1007883a 	mov	r3,r2
 4000bf8:	e0ffef15 	stw	r3,-68(fp)
			tmp5 = dataptr[2] - dataptr[5];
 4000bfc:	e0bfe917 	ldw	r2,-92(fp)
 4000c00:	10800204 	addi	r2,r2,8
 4000c04:	10c00017 	ldw	r3,0(r2)
 4000c08:	e0bfe917 	ldw	r2,-92(fp)
 4000c0c:	10800504 	addi	r2,r2,20
 4000c10:	11000017 	ldw	r4,0(r2)
 4000c14:	200b883a 	mov	r5,r4
 4000c18:	1809883a 	mov	r4,r3
 4000c1c:	40058940 	call	4005894 <__subsf3>
 4000c20:	1007883a 	mov	r3,r2
 4000c24:	e0fff015 	stw	r3,-64(fp)
			tmp3 = dataptr[3] + dataptr[4];
 4000c28:	e0bfe917 	ldw	r2,-92(fp)
 4000c2c:	10800304 	addi	r2,r2,12
 4000c30:	10c00017 	ldw	r3,0(r2)
 4000c34:	e0bfe917 	ldw	r2,-92(fp)
 4000c38:	10800404 	addi	r2,r2,16
 4000c3c:	11000017 	ldw	r4,0(r2)
 4000c40:	200b883a 	mov	r5,r4
 4000c44:	1809883a 	mov	r4,r3
 4000c48:	40049d80 	call	40049d8 <__addsf3>
 4000c4c:	1007883a 	mov	r3,r2
 4000c50:	e0fff115 	stw	r3,-60(fp)
			tmp4 = dataptr[3] - dataptr[4];
 4000c54:	e0bfe917 	ldw	r2,-92(fp)
 4000c58:	10800304 	addi	r2,r2,12
 4000c5c:	10c00017 	ldw	r3,0(r2)
 4000c60:	e0bfe917 	ldw	r2,-92(fp)
 4000c64:	10800404 	addi	r2,r2,16
 4000c68:	11000017 	ldw	r4,0(r2)
 4000c6c:	200b883a 	mov	r5,r4
 4000c70:	1809883a 	mov	r4,r3
 4000c74:	40058940 	call	4005894 <__subsf3>
 4000c78:	1007883a 	mov	r3,r2
 4000c7c:	e0fff215 	stw	r3,-56(fp)

			/* Even part */

			tmp10 = tmp0 + tmp3;    /* phase 2 */
 4000c80:	e17ff117 	ldw	r5,-60(fp)
 4000c84:	e13feb17 	ldw	r4,-84(fp)
 4000c88:	40049d80 	call	40049d8 <__addsf3>
 4000c8c:	1007883a 	mov	r3,r2
 4000c90:	e0fff315 	stw	r3,-52(fp)
			tmp13 = tmp0 - tmp3;
 4000c94:	e17ff117 	ldw	r5,-60(fp)
 4000c98:	e13feb17 	ldw	r4,-84(fp)
 4000c9c:	40058940 	call	4005894 <__subsf3>
 4000ca0:	1007883a 	mov	r3,r2
 4000ca4:	e0fff415 	stw	r3,-48(fp)
			tmp11 = tmp1 + tmp2;
 4000ca8:	e17fef17 	ldw	r5,-68(fp)
 4000cac:	e13fed17 	ldw	r4,-76(fp)
 4000cb0:	40049d80 	call	40049d8 <__addsf3>
 4000cb4:	1007883a 	mov	r3,r2
 4000cb8:	e0fff515 	stw	r3,-44(fp)
			tmp12 = tmp1 - tmp2;
 4000cbc:	e17fef17 	ldw	r5,-68(fp)
 4000cc0:	e13fed17 	ldw	r4,-76(fp)
 4000cc4:	40058940 	call	4005894 <__subsf3>
 4000cc8:	1007883a 	mov	r3,r2
 4000ccc:	e0fff615 	stw	r3,-40(fp)

			dataptr[0] = tmp10 + tmp11; /* phase 3 */
 4000cd0:	e17ff517 	ldw	r5,-44(fp)
 4000cd4:	e13ff317 	ldw	r4,-52(fp)
 4000cd8:	40049d80 	call	40049d8 <__addsf3>
 4000cdc:	1009883a 	mov	r4,r2
 4000ce0:	2007883a 	mov	r3,r4
 4000ce4:	e0bfe917 	ldw	r2,-92(fp)
 4000ce8:	10c00015 	stw	r3,0(r2)
			dataptr[4] = tmp10 - tmp11;
 4000cec:	e0bfe917 	ldw	r2,-92(fp)
 4000cf0:	14000404 	addi	r16,r2,16
 4000cf4:	e17ff517 	ldw	r5,-44(fp)
 4000cf8:	e13ff317 	ldw	r4,-52(fp)
 4000cfc:	40058940 	call	4005894 <__subsf3>
 4000d00:	1007883a 	mov	r3,r2
 4000d04:	1805883a 	mov	r2,r3
 4000d08:	80800015 	stw	r2,0(r16)

			z1 = (tmp12 + tmp13) * ((float)0.707106781); /* c4 */
 4000d0c:	e17ff417 	ldw	r5,-48(fp)
 4000d10:	e13ff617 	ldw	r4,-40(fp)
 4000d14:	40049d80 	call	40049d8 <__addsf3>
 4000d18:	1007883a 	mov	r3,r2
 4000d1c:	1805883a 	mov	r2,r3
 4000d20:	014fcd74 	movhi	r5,16181
 4000d24:	29413cc4 	addi	r5,r5,1267
 4000d28:	1009883a 	mov	r4,r2
 4000d2c:	40054640 	call	4005464 <__mulsf3>
 4000d30:	1007883a 	mov	r3,r2
 4000d34:	e0fff715 	stw	r3,-36(fp)
			dataptr[2] = tmp13 + z1;    /* phase 5 */
 4000d38:	e0bfe917 	ldw	r2,-92(fp)
 4000d3c:	14000204 	addi	r16,r2,8
 4000d40:	e17ff717 	ldw	r5,-36(fp)
 4000d44:	e13ff417 	ldw	r4,-48(fp)
 4000d48:	40049d80 	call	40049d8 <__addsf3>
 4000d4c:	1007883a 	mov	r3,r2
 4000d50:	1805883a 	mov	r2,r3
 4000d54:	80800015 	stw	r2,0(r16)
			dataptr[6] = tmp13 - z1;
 4000d58:	e0bfe917 	ldw	r2,-92(fp)
 4000d5c:	14000604 	addi	r16,r2,24
 4000d60:	e17ff717 	ldw	r5,-36(fp)
 4000d64:	e13ff417 	ldw	r4,-48(fp)
 4000d68:	40058940 	call	4005894 <__subsf3>
 4000d6c:	1007883a 	mov	r3,r2
 4000d70:	1805883a 	mov	r2,r3
 4000d74:	80800015 	stw	r2,0(r16)

			/* Odd part */

			tmp10 = tmp4 + tmp5;    /* phase 2 */
 4000d78:	e17ff017 	ldw	r5,-64(fp)
 4000d7c:	e13ff217 	ldw	r4,-56(fp)
 4000d80:	40049d80 	call	40049d8 <__addsf3>
 4000d84:	1007883a 	mov	r3,r2
 4000d88:	e0fff315 	stw	r3,-52(fp)
			tmp11 = tmp5 + tmp6;
 4000d8c:	e17fee17 	ldw	r5,-72(fp)
 4000d90:	e13ff017 	ldw	r4,-64(fp)
 4000d94:	40049d80 	call	40049d8 <__addsf3>
 4000d98:	1007883a 	mov	r3,r2
 4000d9c:	e0fff515 	stw	r3,-44(fp)
			tmp12 = tmp6 + tmp7;
 4000da0:	e17fec17 	ldw	r5,-80(fp)
 4000da4:	e13fee17 	ldw	r4,-72(fp)
 4000da8:	40049d80 	call	40049d8 <__addsf3>
 4000dac:	1007883a 	mov	r3,r2
 4000db0:	e0fff615 	stw	r3,-40(fp)

			/* The rotator is modified from fig 4-8 to avoid extra negations. */
			z5 = (tmp10 - tmp12) * ((float)0.382683433); /* c6 */
 4000db4:	e17ff617 	ldw	r5,-40(fp)
 4000db8:	e13ff317 	ldw	r4,-52(fp)
 4000dbc:	40058940 	call	4005894 <__subsf3>
 4000dc0:	1007883a 	mov	r3,r2
 4000dc4:	1805883a 	mov	r2,r3
 4000dc8:	014fb134 	movhi	r5,16068
 4000dcc:	297bc544 	addi	r5,r5,-4331
 4000dd0:	1009883a 	mov	r4,r2
 4000dd4:	40054640 	call	4005464 <__mulsf3>
 4000dd8:	1007883a 	mov	r3,r2
 4000ddc:	e0fff815 	stw	r3,-32(fp)
			z2 = ((float)0.541196100) * tmp10 + z5; /* c2-c6 */
 4000de0:	014fc2f4 	movhi	r5,16139
 4000de4:	2962f504 	addi	r5,r5,-29740
 4000de8:	e13ff317 	ldw	r4,-52(fp)
 4000dec:	40054640 	call	4005464 <__mulsf3>
 4000df0:	1007883a 	mov	r3,r2
 4000df4:	1805883a 	mov	r2,r3
 4000df8:	e17ff817 	ldw	r5,-32(fp)
 4000dfc:	1009883a 	mov	r4,r2
 4000e00:	40049d80 	call	40049d8 <__addsf3>
 4000e04:	1007883a 	mov	r3,r2
 4000e08:	e0fff915 	stw	r3,-28(fp)
			z4 = ((float)1.306562965) * tmp12 + z5; /* c2+c6 */
 4000e0c:	014fe9f4 	movhi	r5,16295
 4000e10:	294f5d44 	addi	r5,r5,15733
 4000e14:	e13ff617 	ldw	r4,-40(fp)
 4000e18:	40054640 	call	4005464 <__mulsf3>
 4000e1c:	1007883a 	mov	r3,r2
 4000e20:	1805883a 	mov	r2,r3
 4000e24:	e17ff817 	ldw	r5,-32(fp)
 4000e28:	1009883a 	mov	r4,r2
 4000e2c:	40049d80 	call	40049d8 <__addsf3>
 4000e30:	1007883a 	mov	r3,r2
 4000e34:	e0fffa15 	stw	r3,-24(fp)
			z3 = tmp11 * ((float)0.707106781); /* c4 */
 4000e38:	014fcd74 	movhi	r5,16181
 4000e3c:	29413cc4 	addi	r5,r5,1267
 4000e40:	e13ff517 	ldw	r4,-44(fp)
 4000e44:	40054640 	call	4005464 <__mulsf3>
 4000e48:	1007883a 	mov	r3,r2
 4000e4c:	e0fffb15 	stw	r3,-20(fp)

			z11 = tmp7 + z3;        /* phase 5 */
 4000e50:	e17ffb17 	ldw	r5,-20(fp)
 4000e54:	e13fec17 	ldw	r4,-80(fp)
 4000e58:	40049d80 	call	40049d8 <__addsf3>
 4000e5c:	1007883a 	mov	r3,r2
 4000e60:	e0fffc15 	stw	r3,-16(fp)
			z13 = tmp7 - z3;
 4000e64:	e17ffb17 	ldw	r5,-20(fp)
 4000e68:	e13fec17 	ldw	r4,-80(fp)
 4000e6c:	40058940 	call	4005894 <__subsf3>
 4000e70:	1007883a 	mov	r3,r2
 4000e74:	e0fffd15 	stw	r3,-12(fp)

			dataptr[5] = z13 + z2;  /* phase 6 */
 4000e78:	e0bfe917 	ldw	r2,-92(fp)
 4000e7c:	14000504 	addi	r16,r2,20
 4000e80:	e17ff917 	ldw	r5,-28(fp)
 4000e84:	e13ffd17 	ldw	r4,-12(fp)
 4000e88:	40049d80 	call	40049d8 <__addsf3>
 4000e8c:	1007883a 	mov	r3,r2
 4000e90:	1805883a 	mov	r2,r3
 4000e94:	80800015 	stw	r2,0(r16)
			dataptr[3] = z13 - z2;
 4000e98:	e0bfe917 	ldw	r2,-92(fp)
 4000e9c:	14000304 	addi	r16,r2,12
 4000ea0:	e17ff917 	ldw	r5,-28(fp)
 4000ea4:	e13ffd17 	ldw	r4,-12(fp)
 4000ea8:	40058940 	call	4005894 <__subsf3>
 4000eac:	1007883a 	mov	r3,r2
 4000eb0:	1805883a 	mov	r2,r3
 4000eb4:	80800015 	stw	r2,0(r16)
			dataptr[1] = z11 + z4;
 4000eb8:	e0bfe917 	ldw	r2,-92(fp)
 4000ebc:	14000104 	addi	r16,r2,4
 4000ec0:	e17ffa17 	ldw	r5,-24(fp)
 4000ec4:	e13ffc17 	ldw	r4,-16(fp)
 4000ec8:	40049d80 	call	40049d8 <__addsf3>
 4000ecc:	1007883a 	mov	r3,r2
 4000ed0:	1805883a 	mov	r2,r3
 4000ed4:	80800015 	stw	r2,0(r16)
			dataptr[7] = z11 - z4;
 4000ed8:	e0bfe917 	ldw	r2,-92(fp)
 4000edc:	14000704 	addi	r16,r2,28
 4000ee0:	e17ffa17 	ldw	r5,-24(fp)
 4000ee4:	e13ffc17 	ldw	r4,-16(fp)
 4000ee8:	40058940 	call	4005894 <__subsf3>
 4000eec:	1007883a 	mov	r3,r2
 4000ef0:	1805883a 	mov	r2,r3
 4000ef4:	80800015 	stw	r2,0(r16)

			dataptr += 8;     /* advance pointer to next row */
 4000ef8:	e0bfe917 	ldw	r2,-92(fp)
 4000efc:	10800804 	addi	r2,r2,32
 4000f00:	e0bfe915 	stw	r2,-92(fp)
		int ctr;

		/* Pass 1: process rows. */

		dataptr = data;
		for (ctr = 7; ctr >= 0; ctr--) {
 4000f04:	e0bfea17 	ldw	r2,-88(fp)
 4000f08:	10bfffc4 	addi	r2,r2,-1
 4000f0c:	e0bfea15 	stw	r2,-88(fp)
 4000f10:	e0bfea17 	ldw	r2,-88(fp)
 4000f14:	103f040e 	bge	r2,zero,4000b28 <__alt_data_end+0xfc000b28>
			dataptr += 8;     /* advance pointer to next row */
		}

		/* Pass 2: process columns. */

		dataptr = data;
 4000f18:	e0bffe17 	ldw	r2,-8(fp)
 4000f1c:	e0bfe915 	stw	r2,-92(fp)
		for (ctr = 8 - 1; ctr >= 0; ctr--) {
 4000f20:	008001c4 	movi	r2,7
 4000f24:	e0bfea15 	stw	r2,-88(fp)
 4000f28:	0000fa06 	br	4001314 <tjei_fdct+0x818>
			tmp0 = dataptr[8 * 0] + dataptr[8 * 7];
 4000f2c:	e0bfe917 	ldw	r2,-92(fp)
 4000f30:	10c00017 	ldw	r3,0(r2)
 4000f34:	e0bfe917 	ldw	r2,-92(fp)
 4000f38:	10803804 	addi	r2,r2,224
 4000f3c:	11000017 	ldw	r4,0(r2)
 4000f40:	200b883a 	mov	r5,r4
 4000f44:	1809883a 	mov	r4,r3
 4000f48:	40049d80 	call	40049d8 <__addsf3>
 4000f4c:	1007883a 	mov	r3,r2
 4000f50:	e0ffeb15 	stw	r3,-84(fp)
			tmp7 = dataptr[8 * 0] - dataptr[8 * 7];
 4000f54:	e0bfe917 	ldw	r2,-92(fp)
 4000f58:	10c00017 	ldw	r3,0(r2)
 4000f5c:	e0bfe917 	ldw	r2,-92(fp)
 4000f60:	10803804 	addi	r2,r2,224
 4000f64:	11000017 	ldw	r4,0(r2)
 4000f68:	200b883a 	mov	r5,r4
 4000f6c:	1809883a 	mov	r4,r3
 4000f70:	40058940 	call	4005894 <__subsf3>
 4000f74:	1007883a 	mov	r3,r2
 4000f78:	e0ffec15 	stw	r3,-80(fp)
			tmp1 = dataptr[8 * 1] + dataptr[8 * 6];
 4000f7c:	e0bfe917 	ldw	r2,-92(fp)
 4000f80:	10800804 	addi	r2,r2,32
 4000f84:	10c00017 	ldw	r3,0(r2)
 4000f88:	e0bfe917 	ldw	r2,-92(fp)
 4000f8c:	10803004 	addi	r2,r2,192
 4000f90:	11000017 	ldw	r4,0(r2)
 4000f94:	200b883a 	mov	r5,r4
 4000f98:	1809883a 	mov	r4,r3
 4000f9c:	40049d80 	call	40049d8 <__addsf3>
 4000fa0:	1007883a 	mov	r3,r2
 4000fa4:	e0ffed15 	stw	r3,-76(fp)
			tmp6 = dataptr[8 * 1] - dataptr[8 * 6];
 4000fa8:	e0bfe917 	ldw	r2,-92(fp)
 4000fac:	10800804 	addi	r2,r2,32
 4000fb0:	10c00017 	ldw	r3,0(r2)
 4000fb4:	e0bfe917 	ldw	r2,-92(fp)
 4000fb8:	10803004 	addi	r2,r2,192
 4000fbc:	11000017 	ldw	r4,0(r2)
 4000fc0:	200b883a 	mov	r5,r4
 4000fc4:	1809883a 	mov	r4,r3
 4000fc8:	40058940 	call	4005894 <__subsf3>
 4000fcc:	1007883a 	mov	r3,r2
 4000fd0:	e0ffee15 	stw	r3,-72(fp)
			tmp2 = dataptr[8 * 2] + dataptr[8 * 5];
 4000fd4:	e0bfe917 	ldw	r2,-92(fp)
 4000fd8:	10801004 	addi	r2,r2,64
 4000fdc:	10c00017 	ldw	r3,0(r2)
 4000fe0:	e0bfe917 	ldw	r2,-92(fp)
 4000fe4:	10802804 	addi	r2,r2,160
 4000fe8:	11000017 	ldw	r4,0(r2)
 4000fec:	200b883a 	mov	r5,r4
 4000ff0:	1809883a 	mov	r4,r3
 4000ff4:	40049d80 	call	40049d8 <__addsf3>
 4000ff8:	1007883a 	mov	r3,r2
 4000ffc:	e0ffef15 	stw	r3,-68(fp)
			tmp5 = dataptr[8 * 2] - dataptr[8 * 5];
 4001000:	e0bfe917 	ldw	r2,-92(fp)
 4001004:	10801004 	addi	r2,r2,64
 4001008:	10c00017 	ldw	r3,0(r2)
 400100c:	e0bfe917 	ldw	r2,-92(fp)
 4001010:	10802804 	addi	r2,r2,160
 4001014:	11000017 	ldw	r4,0(r2)
 4001018:	200b883a 	mov	r5,r4
 400101c:	1809883a 	mov	r4,r3
 4001020:	40058940 	call	4005894 <__subsf3>
 4001024:	1007883a 	mov	r3,r2
 4001028:	e0fff015 	stw	r3,-64(fp)
			tmp3 = dataptr[8 * 3] + dataptr[8 * 4];
 400102c:	e0bfe917 	ldw	r2,-92(fp)
 4001030:	10801804 	addi	r2,r2,96
 4001034:	10c00017 	ldw	r3,0(r2)
 4001038:	e0bfe917 	ldw	r2,-92(fp)
 400103c:	10802004 	addi	r2,r2,128
 4001040:	11000017 	ldw	r4,0(r2)
 4001044:	200b883a 	mov	r5,r4
 4001048:	1809883a 	mov	r4,r3
 400104c:	40049d80 	call	40049d8 <__addsf3>
 4001050:	1007883a 	mov	r3,r2
 4001054:	e0fff115 	stw	r3,-60(fp)
			tmp4 = dataptr[8 * 3] - dataptr[8 * 4];
 4001058:	e0bfe917 	ldw	r2,-92(fp)
 400105c:	10801804 	addi	r2,r2,96
 4001060:	10c00017 	ldw	r3,0(r2)
 4001064:	e0bfe917 	ldw	r2,-92(fp)
 4001068:	10802004 	addi	r2,r2,128
 400106c:	11000017 	ldw	r4,0(r2)
 4001070:	200b883a 	mov	r5,r4
 4001074:	1809883a 	mov	r4,r3
 4001078:	40058940 	call	4005894 <__subsf3>
 400107c:	1007883a 	mov	r3,r2
 4001080:	e0fff215 	stw	r3,-56(fp)

			/* Even part */

			tmp10 = tmp0 + tmp3;    /* phase 2 */
 4001084:	e17ff117 	ldw	r5,-60(fp)
 4001088:	e13feb17 	ldw	r4,-84(fp)
 400108c:	40049d80 	call	40049d8 <__addsf3>
 4001090:	1007883a 	mov	r3,r2
 4001094:	e0fff315 	stw	r3,-52(fp)
			tmp13 = tmp0 - tmp3;
 4001098:	e17ff117 	ldw	r5,-60(fp)
 400109c:	e13feb17 	ldw	r4,-84(fp)
 40010a0:	40058940 	call	4005894 <__subsf3>
 40010a4:	1007883a 	mov	r3,r2
 40010a8:	e0fff415 	stw	r3,-48(fp)
			tmp11 = tmp1 + tmp2;
 40010ac:	e17fef17 	ldw	r5,-68(fp)
 40010b0:	e13fed17 	ldw	r4,-76(fp)
 40010b4:	40049d80 	call	40049d8 <__addsf3>
 40010b8:	1007883a 	mov	r3,r2
 40010bc:	e0fff515 	stw	r3,-44(fp)
			tmp12 = tmp1 - tmp2;
 40010c0:	e17fef17 	ldw	r5,-68(fp)
 40010c4:	e13fed17 	ldw	r4,-76(fp)
 40010c8:	40058940 	call	4005894 <__subsf3>
 40010cc:	1007883a 	mov	r3,r2
 40010d0:	e0fff615 	stw	r3,-40(fp)

			dataptr[8 * 0] = tmp10 + tmp11; /* phase 3 */
 40010d4:	e17ff517 	ldw	r5,-44(fp)
 40010d8:	e13ff317 	ldw	r4,-52(fp)
 40010dc:	40049d80 	call	40049d8 <__addsf3>
 40010e0:	1009883a 	mov	r4,r2
 40010e4:	2007883a 	mov	r3,r4
 40010e8:	e0bfe917 	ldw	r2,-92(fp)
 40010ec:	10c00015 	stw	r3,0(r2)
			dataptr[8 * 4] = tmp10 - tmp11;
 40010f0:	e0bfe917 	ldw	r2,-92(fp)
 40010f4:	14002004 	addi	r16,r2,128
 40010f8:	e17ff517 	ldw	r5,-44(fp)
 40010fc:	e13ff317 	ldw	r4,-52(fp)
 4001100:	40058940 	call	4005894 <__subsf3>
 4001104:	1007883a 	mov	r3,r2
 4001108:	1805883a 	mov	r2,r3
 400110c:	80800015 	stw	r2,0(r16)

			z1 = (tmp12 + tmp13) * ((float)0.707106781); /* c4 */
 4001110:	e17ff417 	ldw	r5,-48(fp)
 4001114:	e13ff617 	ldw	r4,-40(fp)
 4001118:	40049d80 	call	40049d8 <__addsf3>
 400111c:	1007883a 	mov	r3,r2
 4001120:	1805883a 	mov	r2,r3
 4001124:	014fcd74 	movhi	r5,16181
 4001128:	29413cc4 	addi	r5,r5,1267
 400112c:	1009883a 	mov	r4,r2
 4001130:	40054640 	call	4005464 <__mulsf3>
 4001134:	1007883a 	mov	r3,r2
 4001138:	e0fff715 	stw	r3,-36(fp)
			dataptr[8 * 2] = tmp13 + z1; /* phase 5 */
 400113c:	e0bfe917 	ldw	r2,-92(fp)
 4001140:	14001004 	addi	r16,r2,64
 4001144:	e17ff717 	ldw	r5,-36(fp)
 4001148:	e13ff417 	ldw	r4,-48(fp)
 400114c:	40049d80 	call	40049d8 <__addsf3>
 4001150:	1007883a 	mov	r3,r2
 4001154:	1805883a 	mov	r2,r3
 4001158:	80800015 	stw	r2,0(r16)
			dataptr[8 * 6] = tmp13 - z1;
 400115c:	e0bfe917 	ldw	r2,-92(fp)
 4001160:	14003004 	addi	r16,r2,192
 4001164:	e17ff717 	ldw	r5,-36(fp)
 4001168:	e13ff417 	ldw	r4,-48(fp)
 400116c:	40058940 	call	4005894 <__subsf3>
 4001170:	1007883a 	mov	r3,r2
 4001174:	1805883a 	mov	r2,r3
 4001178:	80800015 	stw	r2,0(r16)

			/* Odd part */

			tmp10 = tmp4 + tmp5;    /* phase 2 */
 400117c:	e17ff017 	ldw	r5,-64(fp)
 4001180:	e13ff217 	ldw	r4,-56(fp)
 4001184:	40049d80 	call	40049d8 <__addsf3>
 4001188:	1007883a 	mov	r3,r2
 400118c:	e0fff315 	stw	r3,-52(fp)
			tmp11 = tmp5 + tmp6;
 4001190:	e17fee17 	ldw	r5,-72(fp)
 4001194:	e13ff017 	ldw	r4,-64(fp)
 4001198:	40049d80 	call	40049d8 <__addsf3>
 400119c:	1007883a 	mov	r3,r2
 40011a0:	e0fff515 	stw	r3,-44(fp)
			tmp12 = tmp6 + tmp7;
 40011a4:	e17fec17 	ldw	r5,-80(fp)
 40011a8:	e13fee17 	ldw	r4,-72(fp)
 40011ac:	40049d80 	call	40049d8 <__addsf3>
 40011b0:	1007883a 	mov	r3,r2
 40011b4:	e0fff615 	stw	r3,-40(fp)

			/* The rotator is modified from fig 4-8 to avoid extra negations. */
			z5 = (tmp10 - tmp12) * ((float)0.382683433); /* c6 */
 40011b8:	e17ff617 	ldw	r5,-40(fp)
 40011bc:	e13ff317 	ldw	r4,-52(fp)
 40011c0:	40058940 	call	4005894 <__subsf3>
 40011c4:	1007883a 	mov	r3,r2
 40011c8:	1805883a 	mov	r2,r3
 40011cc:	014fb134 	movhi	r5,16068
 40011d0:	297bc544 	addi	r5,r5,-4331
 40011d4:	1009883a 	mov	r4,r2
 40011d8:	40054640 	call	4005464 <__mulsf3>
 40011dc:	1007883a 	mov	r3,r2
 40011e0:	e0fff815 	stw	r3,-32(fp)
			z2 = ((float)0.541196100) * tmp10 + z5; /* c2-c6 */
 40011e4:	014fc2f4 	movhi	r5,16139
 40011e8:	2962f504 	addi	r5,r5,-29740
 40011ec:	e13ff317 	ldw	r4,-52(fp)
 40011f0:	40054640 	call	4005464 <__mulsf3>
 40011f4:	1007883a 	mov	r3,r2
 40011f8:	1805883a 	mov	r2,r3
 40011fc:	e17ff817 	ldw	r5,-32(fp)
 4001200:	1009883a 	mov	r4,r2
 4001204:	40049d80 	call	40049d8 <__addsf3>
 4001208:	1007883a 	mov	r3,r2
 400120c:	e0fff915 	stw	r3,-28(fp)
			z4 = ((float)1.306562965) * tmp12 + z5; /* c2+c6 */
 4001210:	014fe9f4 	movhi	r5,16295
 4001214:	294f5d44 	addi	r5,r5,15733
 4001218:	e13ff617 	ldw	r4,-40(fp)
 400121c:	40054640 	call	4005464 <__mulsf3>
 4001220:	1007883a 	mov	r3,r2
 4001224:	1805883a 	mov	r2,r3
 4001228:	e17ff817 	ldw	r5,-32(fp)
 400122c:	1009883a 	mov	r4,r2
 4001230:	40049d80 	call	40049d8 <__addsf3>
 4001234:	1007883a 	mov	r3,r2
 4001238:	e0fffa15 	stw	r3,-24(fp)
			z3 = tmp11 * ((float)0.707106781); /* c4 */
 400123c:	014fcd74 	movhi	r5,16181
 4001240:	29413cc4 	addi	r5,r5,1267
 4001244:	e13ff517 	ldw	r4,-44(fp)
 4001248:	40054640 	call	4005464 <__mulsf3>
 400124c:	1007883a 	mov	r3,r2
 4001250:	e0fffb15 	stw	r3,-20(fp)

			z11 = tmp7 + z3;        /* phase 5 */
 4001254:	e17ffb17 	ldw	r5,-20(fp)
 4001258:	e13fec17 	ldw	r4,-80(fp)
 400125c:	40049d80 	call	40049d8 <__addsf3>
 4001260:	1007883a 	mov	r3,r2
 4001264:	e0fffc15 	stw	r3,-16(fp)
			z13 = tmp7 - z3;
 4001268:	e17ffb17 	ldw	r5,-20(fp)
 400126c:	e13fec17 	ldw	r4,-80(fp)
 4001270:	40058940 	call	4005894 <__subsf3>
 4001274:	1007883a 	mov	r3,r2
 4001278:	e0fffd15 	stw	r3,-12(fp)

			dataptr[8 * 5] = z13 + z2; /* phase 6 */
 400127c:	e0bfe917 	ldw	r2,-92(fp)
 4001280:	14002804 	addi	r16,r2,160
 4001284:	e17ff917 	ldw	r5,-28(fp)
 4001288:	e13ffd17 	ldw	r4,-12(fp)
 400128c:	40049d80 	call	40049d8 <__addsf3>
 4001290:	1007883a 	mov	r3,r2
 4001294:	1805883a 	mov	r2,r3
 4001298:	80800015 	stw	r2,0(r16)
			dataptr[8 * 3] = z13 - z2;
 400129c:	e0bfe917 	ldw	r2,-92(fp)
 40012a0:	14001804 	addi	r16,r2,96
 40012a4:	e17ff917 	ldw	r5,-28(fp)
 40012a8:	e13ffd17 	ldw	r4,-12(fp)
 40012ac:	40058940 	call	4005894 <__subsf3>
 40012b0:	1007883a 	mov	r3,r2
 40012b4:	1805883a 	mov	r2,r3
 40012b8:	80800015 	stw	r2,0(r16)
			dataptr[8 * 1] = z11 + z4;
 40012bc:	e0bfe917 	ldw	r2,-92(fp)
 40012c0:	14000804 	addi	r16,r2,32
 40012c4:	e17ffa17 	ldw	r5,-24(fp)
 40012c8:	e13ffc17 	ldw	r4,-16(fp)
 40012cc:	40049d80 	call	40049d8 <__addsf3>
 40012d0:	1007883a 	mov	r3,r2
 40012d4:	1805883a 	mov	r2,r3
 40012d8:	80800015 	stw	r2,0(r16)
			dataptr[8 * 7] = z11 - z4;
 40012dc:	e0bfe917 	ldw	r2,-92(fp)
 40012e0:	14003804 	addi	r16,r2,224
 40012e4:	e17ffa17 	ldw	r5,-24(fp)
 40012e8:	e13ffc17 	ldw	r4,-16(fp)
 40012ec:	40058940 	call	4005894 <__subsf3>
 40012f0:	1007883a 	mov	r3,r2
 40012f4:	1805883a 	mov	r2,r3
 40012f8:	80800015 	stw	r2,0(r16)

			dataptr++;          /* advance pointer to next column */
 40012fc:	e0bfe917 	ldw	r2,-92(fp)
 4001300:	10800104 	addi	r2,r2,4
 4001304:	e0bfe915 	stw	r2,-92(fp)
		}

		/* Pass 2: process columns. */

		dataptr = data;
		for (ctr = 8 - 1; ctr >= 0; ctr--) {
 4001308:	e0bfea17 	ldw	r2,-88(fp)
 400130c:	10bfffc4 	addi	r2,r2,-1
 4001310:	e0bfea15 	stw	r2,-88(fp)
 4001314:	e0bfea17 	ldw	r2,-88(fp)
 4001318:	103f040e 	bge	r2,zero,4000f2c <__alt_data_end+0xfc000f2c>
			dataptr[8 * 1] = z11 + z4;
			dataptr[8 * 7] = z11 - z4;

			dataptr++;          /* advance pointer to next column */
		}
	}
 400131c:	0001883a 	nop
 4001320:	e6ffff04 	addi	sp,fp,-4
 4001324:	dfc00217 	ldw	ra,8(sp)
 4001328:	df000117 	ldw	fp,4(sp)
 400132c:	dc000017 	ldw	r16,0(sp)
 4001330:	dec00304 	addi	sp,sp,12
 4001334:	f800283a 	ret

04001338 <tjei_encode_and_write_MCU>:
		uint8_t* huff_dc_len, uint16_t* huff_dc_code, // Huffman tables
		uint8_t* huff_ac_len, uint16_t* huff_ac_code,
		int* pred,  // Previous DC coefficient
		uint32_t* bitbuffer,  // Bitstack.
		uint32_t* location)
	{
 4001338:	deff6f04 	addi	sp,sp,-580
 400133c:	dfc09015 	stw	ra,576(sp)
 4001340:	df008f15 	stw	fp,572(sp)
 4001344:	df008f04 	addi	fp,sp,572
 4001348:	e13ffc15 	stw	r4,-16(fp)
 400134c:	e17ffd15 	stw	r5,-12(fp)
 4001350:	e1bffe15 	stw	r6,-8(fp)
 4001354:	e1ffff15 	stw	r7,-4(fp)
		int du[64];  // Data unit in zig-zag order

		float dct_mcu[64];
		memcpy(dct_mcu, mcu, 64 * sizeof(float));
 4001358:	e0bfbb04 	addi	r2,fp,-276
 400135c:	01804004 	movi	r6,256
 4001360:	e17ffd17 	ldw	r5,-12(fp)
 4001364:	1009883a 	mov	r4,r2
 4001368:	4008ab80 	call	4008ab8 <memcpy>

#if TJE_USE_FAST_DCT
		tjei_fdct(dct_mcu);
 400136c:	e0bfbb04 	addi	r2,fp,-276
 4001370:	1009883a 	mov	r4,r2
 4001374:	4000afc0 	call	4000afc <tjei_fdct>
		for (int i = 0; i < 64; ++i) {
 4001378:	e03f7215 	stw	zero,-568(fp)
 400137c:	00003906 	br	4001464 <tjei_encode_and_write_MCU+0x12c>
			float fval = dct_mcu[i];
 4001380:	e0bf7217 	ldw	r2,-568(fp)
 4001384:	1085883a 	add	r2,r2,r2
 4001388:	1085883a 	add	r2,r2,r2
 400138c:	e0ff7204 	addi	r3,fp,-568
 4001390:	1885883a 	add	r2,r3,r2
 4001394:	10804904 	addi	r2,r2,292
 4001398:	10800017 	ldw	r2,0(r2)
 400139c:	e0bf7715 	stw	r2,-548(fp)
			fval *= qt[i];
 40013a0:	e0bf7217 	ldw	r2,-568(fp)
 40013a4:	1085883a 	add	r2,r2,r2
 40013a8:	1085883a 	add	r2,r2,r2
 40013ac:	1007883a 	mov	r3,r2
 40013b0:	e0bffe17 	ldw	r2,-8(fp)
 40013b4:	10c5883a 	add	r2,r2,r3
 40013b8:	10c00017 	ldw	r3,0(r2)
 40013bc:	180b883a 	mov	r5,r3
 40013c0:	e13f7717 	ldw	r4,-548(fp)
 40013c4:	40054640 	call	4005464 <__mulsf3>
 40013c8:	1007883a 	mov	r3,r2
 40013cc:	e0ff7715 	stw	r3,-548(fp)
#if 0
			fval = (fval > 0) ? floorf(fval + 0.5f) : ceilf(fval - 0.5f);
#else
			fval = floorf(fval + 1024 + 0.5f);
 40013d0:	01512034 	movhi	r5,17536
 40013d4:	e13f7717 	ldw	r4,-548(fp)
 40013d8:	40049d80 	call	40049d8 <__addsf3>
 40013dc:	1007883a 	mov	r3,r2
 40013e0:	1805883a 	mov	r2,r3
 40013e4:	014fc034 	movhi	r5,16128
 40013e8:	1009883a 	mov	r4,r2
 40013ec:	40049d80 	call	40049d8 <__addsf3>
 40013f0:	1007883a 	mov	r3,r2
 40013f4:	1805883a 	mov	r2,r3
 40013f8:	1009883a 	mov	r4,r2
 40013fc:	40046f80 	call	40046f8 <floorf>
 4001400:	e0bf7715 	stw	r2,-548(fp)
			fval -= 1024;
 4001404:	01512034 	movhi	r5,17536
 4001408:	e13f7717 	ldw	r4,-548(fp)
 400140c:	40058940 	call	4005894 <__subsf3>
 4001410:	1007883a 	mov	r3,r2
 4001414:	e0ff7715 	stw	r3,-548(fp)
#endif
			int val = (int)fval;
 4001418:	e13f7717 	ldw	r4,-548(fp)
 400141c:	4005d780 	call	4005d78 <__fixsfsi>
 4001420:	e0bf7815 	stw	r2,-544(fp)
			du[tjei_zig_zag[i]] = val;
 4001424:	00810074 	movhi	r2,1025
 4001428:	1086f304 	addi	r2,r2,7116
 400142c:	e0ff7217 	ldw	r3,-568(fp)
 4001430:	10c5883a 	add	r2,r2,r3
 4001434:	10800003 	ldbu	r2,0(r2)
 4001438:	10803fcc 	andi	r2,r2,255
 400143c:	1085883a 	add	r2,r2,r2
 4001440:	1085883a 	add	r2,r2,r2
 4001444:	e0ff7204 	addi	r3,fp,-568
 4001448:	1885883a 	add	r2,r3,r2
 400144c:	10800904 	addi	r2,r2,36
 4001450:	e0ff7817 	ldw	r3,-544(fp)
 4001454:	10c00015 	stw	r3,0(r2)
		float dct_mcu[64];
		memcpy(dct_mcu, mcu, 64 * sizeof(float));

#if TJE_USE_FAST_DCT
		tjei_fdct(dct_mcu);
		for (int i = 0; i < 64; ++i) {
 4001458:	e0bf7217 	ldw	r2,-568(fp)
 400145c:	10800044 	addi	r2,r2,1
 4001460:	e0bf7215 	stw	r2,-568(fp)
 4001464:	e0bf7217 	ldw	r2,-568(fp)
 4001468:	10801010 	cmplti	r2,r2,64
 400146c:	103fc41e 	bne	r2,zero,4001380 <__alt_data_end+0xfc001380>
#endif

		uint16_t vli[2];

		// Encode DC coefficient.
		int diff = du[0] - *pred;
 4001470:	e0ff7b17 	ldw	r3,-532(fp)
 4001474:	e0800517 	ldw	r2,20(fp)
 4001478:	10800017 	ldw	r2,0(r2)
 400147c:	1885c83a 	sub	r2,r3,r2
 4001480:	e0bf7915 	stw	r2,-540(fp)
		*pred = du[0];
 4001484:	e0ff7b17 	ldw	r3,-532(fp)
 4001488:	e0800517 	ldw	r2,20(fp)
 400148c:	10c00015 	stw	r3,0(r2)
		if (diff != 0) {
 4001490:	e0bf7917 	ldw	r2,-540(fp)
 4001494:	10002326 	beq	r2,zero,4001524 <tjei_encode_and_write_MCU+0x1ec>
			tjei_calculate_variable_length_int(diff, vli);
 4001498:	e0bffb04 	addi	r2,fp,-20
 400149c:	100b883a 	mov	r5,r2
 40014a0:	e13f7917 	ldw	r4,-540(fp)
 40014a4:	40009200 	call	4000920 <tjei_calculate_variable_length_int>
			// Write number of bits with Huffman coding
			tjei_write_bits(state, bitbuffer, location, huff_dc_len[vli[1]], huff_dc_code[vli[1]]);
 40014a8:	e0bffb8b 	ldhu	r2,-18(fp)
 40014ac:	10bfffcc 	andi	r2,r2,65535
 40014b0:	e0ffff17 	ldw	r3,-4(fp)
 40014b4:	1885883a 	add	r2,r3,r2
 40014b8:	10800003 	ldbu	r2,0(r2)
 40014bc:	10c03fcc 	andi	r3,r2,255
 40014c0:	e0bffb8b 	ldhu	r2,-18(fp)
 40014c4:	10bfffcc 	andi	r2,r2,65535
 40014c8:	1085883a 	add	r2,r2,r2
 40014cc:	1009883a 	mov	r4,r2
 40014d0:	e0800217 	ldw	r2,8(fp)
 40014d4:	1105883a 	add	r2,r2,r4
 40014d8:	1080000b 	ldhu	r2,0(r2)
 40014dc:	10bfffcc 	andi	r2,r2,65535
 40014e0:	d8800015 	stw	r2,0(sp)
 40014e4:	180f883a 	mov	r7,r3
 40014e8:	e1800717 	ldw	r6,28(fp)
 40014ec:	e1400617 	ldw	r5,24(fp)
 40014f0:	e13ffc17 	ldw	r4,-16(fp)
 40014f4:	40009e00 	call	40009e0 <tjei_write_bits>
			// Write the bits.
			tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 40014f8:	e0bffb8b 	ldhu	r2,-18(fp)
 40014fc:	10ffffcc 	andi	r3,r2,65535
 4001500:	e0bffb0b 	ldhu	r2,-20(fp)
 4001504:	10bfffcc 	andi	r2,r2,65535
 4001508:	d8800015 	stw	r2,0(sp)
 400150c:	180f883a 	mov	r7,r3
 4001510:	e1800717 	ldw	r6,28(fp)
 4001514:	e1400617 	ldw	r5,24(fp)
 4001518:	e13ffc17 	ldw	r4,-16(fp)
 400151c:	40009e00 	call	40009e0 <tjei_write_bits>
 4001520:	00000c06 	br	4001554 <tjei_encode_and_write_MCU+0x21c>
		}
		else {
			tjei_write_bits(state, bitbuffer, location, huff_dc_len[0], huff_dc_code[0]);
 4001524:	e0bfff17 	ldw	r2,-4(fp)
 4001528:	10800003 	ldbu	r2,0(r2)
 400152c:	10c03fcc 	andi	r3,r2,255
 4001530:	e0800217 	ldw	r2,8(fp)
 4001534:	1080000b 	ldhu	r2,0(r2)
 4001538:	10bfffcc 	andi	r2,r2,65535
 400153c:	d8800015 	stw	r2,0(sp)
 4001540:	180f883a 	mov	r7,r3
 4001544:	e1800717 	ldw	r6,28(fp)
 4001548:	e1400617 	ldw	r5,24(fp)
 400154c:	e13ffc17 	ldw	r4,-16(fp)
 4001550:	40009e00 	call	40009e0 <tjei_write_bits>
		}

		// ==== Encode AC coefficients ====

		int last_non_zero_i = 0;
 4001554:	e03f7315 	stw	zero,-564(fp)
		// Find the last non-zero element.
		for (int i = 63; i > 0; --i) {
 4001558:	00800fc4 	movi	r2,63
 400155c:	e0bf7415 	stw	r2,-560(fp)
 4001560:	00000e06 	br	400159c <tjei_encode_and_write_MCU+0x264>
			if (du[i] != 0) {
 4001564:	e0bf7417 	ldw	r2,-560(fp)
 4001568:	1085883a 	add	r2,r2,r2
 400156c:	1085883a 	add	r2,r2,r2
 4001570:	e0ff7204 	addi	r3,fp,-568
 4001574:	1885883a 	add	r2,r3,r2
 4001578:	10800904 	addi	r2,r2,36
 400157c:	10800017 	ldw	r2,0(r2)
 4001580:	10000326 	beq	r2,zero,4001590 <tjei_encode_and_write_MCU+0x258>
				last_non_zero_i = i;
 4001584:	e0bf7417 	ldw	r2,-560(fp)
 4001588:	e0bf7315 	stw	r2,-564(fp)
				break;
 400158c:	00000506 	br	40015a4 <tjei_encode_and_write_MCU+0x26c>

		// ==== Encode AC coefficients ====

		int last_non_zero_i = 0;
		// Find the last non-zero element.
		for (int i = 63; i > 0; --i) {
 4001590:	e0bf7417 	ldw	r2,-560(fp)
 4001594:	10bfffc4 	addi	r2,r2,-1
 4001598:	e0bf7415 	stw	r2,-560(fp)
 400159c:	e0bf7417 	ldw	r2,-560(fp)
 40015a0:	00bff016 	blt	zero,r2,4001564 <__alt_data_end+0xfc001564>
				last_non_zero_i = i;
				break;
			}
		}

		for (int i = 1; i <= last_non_zero_i; ++i) {
 40015a4:	00800044 	movi	r2,1
 40015a8:	e0bf7515 	stw	r2,-556(fp)
 40015ac:	00007706 	br	400178c <tjei_encode_and_write_MCU+0x454>
			// If zero, increase count. If >=15, encode (FF,00)
			int zero_count = 0;
 40015b0:	e03f7615 	stw	zero,-552(fp)
			while (du[i] == 0) {
 40015b4:	00001806 	br	4001618 <tjei_encode_and_write_MCU+0x2e0>
				++zero_count;
 40015b8:	e0bf7617 	ldw	r2,-552(fp)
 40015bc:	10800044 	addi	r2,r2,1
 40015c0:	e0bf7615 	stw	r2,-552(fp)
				++i;
 40015c4:	e0bf7517 	ldw	r2,-556(fp)
 40015c8:	10800044 	addi	r2,r2,1
 40015cc:	e0bf7515 	stw	r2,-556(fp)
				if (zero_count == 16) {
 40015d0:	e0bf7617 	ldw	r2,-552(fp)
 40015d4:	10800418 	cmpnei	r2,r2,16
 40015d8:	10000f1e 	bne	r2,zero,4001618 <tjei_encode_and_write_MCU+0x2e0>
					// encode (ff,00) == 0xf0
					tjei_write_bits(state, bitbuffer, location, huff_ac_len[0xf0], huff_ac_code[0xf0]);
 40015dc:	e0800317 	ldw	r2,12(fp)
 40015e0:	10803c04 	addi	r2,r2,240
 40015e4:	10800003 	ldbu	r2,0(r2)
 40015e8:	10c03fcc 	andi	r3,r2,255
 40015ec:	e0800417 	ldw	r2,16(fp)
 40015f0:	10807804 	addi	r2,r2,480
 40015f4:	1080000b 	ldhu	r2,0(r2)
 40015f8:	10bfffcc 	andi	r2,r2,65535
 40015fc:	d8800015 	stw	r2,0(sp)
 4001600:	180f883a 	mov	r7,r3
 4001604:	e1800717 	ldw	r6,28(fp)
 4001608:	e1400617 	ldw	r5,24(fp)
 400160c:	e13ffc17 	ldw	r4,-16(fp)
 4001610:	40009e00 	call	40009e0 <tjei_write_bits>
					zero_count = 0;
 4001614:	e03f7615 	stw	zero,-552(fp)
		}

		for (int i = 1; i <= last_non_zero_i; ++i) {
			// If zero, increase count. If >=15, encode (FF,00)
			int zero_count = 0;
			while (du[i] == 0) {
 4001618:	e0bf7517 	ldw	r2,-556(fp)
 400161c:	1085883a 	add	r2,r2,r2
 4001620:	1085883a 	add	r2,r2,r2
 4001624:	e0ff7204 	addi	r3,fp,-568
 4001628:	1885883a 	add	r2,r3,r2
 400162c:	10800904 	addi	r2,r2,36
 4001630:	10800017 	ldw	r2,0(r2)
 4001634:	103fe026 	beq	r2,zero,40015b8 <__alt_data_end+0xfc0015b8>
					// encode (ff,00) == 0xf0
					tjei_write_bits(state, bitbuffer, location, huff_ac_len[0xf0], huff_ac_code[0xf0]);
					zero_count = 0;
				}
			}
			tjei_calculate_variable_length_int(du[i], vli);
 4001638:	e0bf7517 	ldw	r2,-556(fp)
 400163c:	1085883a 	add	r2,r2,r2
 4001640:	1085883a 	add	r2,r2,r2
 4001644:	e0ff7204 	addi	r3,fp,-568
 4001648:	1885883a 	add	r2,r3,r2
 400164c:	10800904 	addi	r2,r2,36
 4001650:	10800017 	ldw	r2,0(r2)
 4001654:	e0fffb04 	addi	r3,fp,-20
 4001658:	180b883a 	mov	r5,r3
 400165c:	1009883a 	mov	r4,r2
 4001660:	40009200 	call	4000920 <tjei_calculate_variable_length_int>

			assert(zero_count < 0x10);
 4001664:	e0bf7617 	ldw	r2,-552(fp)
 4001668:	10800410 	cmplti	r2,r2,16
 400166c:	1000081e 	bne	r2,zero,4001690 <tjei_encode_and_write_MCU+0x358>
 4001670:	01c10074 	movhi	r7,1025
 4001674:	39c72604 	addi	r7,r7,7320
 4001678:	01810074 	movhi	r6,1025
 400167c:	31876904 	addi	r6,r6,7588
 4001680:	0140c744 	movi	r5,797
 4001684:	01010074 	movhi	r4,1025
 4001688:	21071804 	addi	r4,r4,7264
 400168c:	40089e00 	call	40089e0 <__assert_func>
			assert(vli[1] <= 10);
 4001690:	e0bffb8b 	ldhu	r2,-18(fp)
 4001694:	10bfffcc 	andi	r2,r2,65535
 4001698:	108002f0 	cmpltui	r2,r2,11
 400169c:	1000081e 	bne	r2,zero,40016c0 <tjei_encode_and_write_MCU+0x388>
 40016a0:	01c10074 	movhi	r7,1025
 40016a4:	39c72b04 	addi	r7,r7,7340
 40016a8:	01810074 	movhi	r6,1025
 40016ac:	31876904 	addi	r6,r6,7588
 40016b0:	0140c784 	movi	r5,798
 40016b4:	01010074 	movhi	r4,1025
 40016b8:	21071804 	addi	r4,r4,7264
 40016bc:	40089e00 	call	40089e0 <__assert_func>

			uint16_t sym1 = (uint16_t)((uint16_t)zero_count << 4) | vli[1];
 40016c0:	e0bf7617 	ldw	r2,-552(fp)
 40016c4:	1004913a 	slli	r2,r2,4
 40016c8:	1007883a 	mov	r3,r2
 40016cc:	e0bffb8b 	ldhu	r2,-18(fp)
 40016d0:	1884b03a 	or	r2,r3,r2
 40016d4:	e0bf7a0d 	sth	r2,-536(fp)

			assert(huff_ac_len[sym1] != 0);
 40016d8:	e0bf7a0b 	ldhu	r2,-536(fp)
 40016dc:	e0c00317 	ldw	r3,12(fp)
 40016e0:	1885883a 	add	r2,r3,r2
 40016e4:	10800003 	ldbu	r2,0(r2)
 40016e8:	10803fcc 	andi	r2,r2,255
 40016ec:	1000081e 	bne	r2,zero,4001710 <tjei_encode_and_write_MCU+0x3d8>
 40016f0:	01c10074 	movhi	r7,1025
 40016f4:	39c72f04 	addi	r7,r7,7356
 40016f8:	01810074 	movhi	r6,1025
 40016fc:	31876904 	addi	r6,r6,7588
 4001700:	0140c884 	movi	r5,802
 4001704:	01010074 	movhi	r4,1025
 4001708:	21071804 	addi	r4,r4,7264
 400170c:	40089e00 	call	40089e0 <__assert_func>

			// Write symbol 1  --- (RUNLENGTH, SIZE)
			tjei_write_bits(state, bitbuffer, location, huff_ac_len[sym1], huff_ac_code[sym1]);
 4001710:	e0bf7a0b 	ldhu	r2,-536(fp)
 4001714:	e0c00317 	ldw	r3,12(fp)
 4001718:	1885883a 	add	r2,r3,r2
 400171c:	10800003 	ldbu	r2,0(r2)
 4001720:	10c03fcc 	andi	r3,r2,255
 4001724:	e0bf7a0b 	ldhu	r2,-536(fp)
 4001728:	1085883a 	add	r2,r2,r2
 400172c:	1009883a 	mov	r4,r2
 4001730:	e0800417 	ldw	r2,16(fp)
 4001734:	1105883a 	add	r2,r2,r4
 4001738:	1080000b 	ldhu	r2,0(r2)
 400173c:	10bfffcc 	andi	r2,r2,65535
 4001740:	d8800015 	stw	r2,0(sp)
 4001744:	180f883a 	mov	r7,r3
 4001748:	e1800717 	ldw	r6,28(fp)
 400174c:	e1400617 	ldw	r5,24(fp)
 4001750:	e13ffc17 	ldw	r4,-16(fp)
 4001754:	40009e00 	call	40009e0 <tjei_write_bits>
			// Write symbol 2  --- (AMPLITUDE)
			tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 4001758:	e0bffb8b 	ldhu	r2,-18(fp)
 400175c:	10ffffcc 	andi	r3,r2,65535
 4001760:	e0bffb0b 	ldhu	r2,-20(fp)
 4001764:	10bfffcc 	andi	r2,r2,65535
 4001768:	d8800015 	stw	r2,0(sp)
 400176c:	180f883a 	mov	r7,r3
 4001770:	e1800717 	ldw	r6,28(fp)
 4001774:	e1400617 	ldw	r5,24(fp)
 4001778:	e13ffc17 	ldw	r4,-16(fp)
 400177c:	40009e00 	call	40009e0 <tjei_write_bits>
				last_non_zero_i = i;
				break;
			}
		}

		for (int i = 1; i <= last_non_zero_i; ++i) {
 4001780:	e0bf7517 	ldw	r2,-556(fp)
 4001784:	10800044 	addi	r2,r2,1
 4001788:	e0bf7515 	stw	r2,-556(fp)
 400178c:	e0bf7517 	ldw	r2,-556(fp)
 4001790:	e0ff7317 	ldw	r3,-564(fp)
 4001794:	18bf860e 	bge	r3,r2,40015b0 <__alt_data_end+0xfc0015b0>
			tjei_write_bits(state, bitbuffer, location, huff_ac_len[sym1], huff_ac_code[sym1]);
			// Write symbol 2  --- (AMPLITUDE)
			tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
		}

		if (last_non_zero_i != 63) {
 4001798:	e0bf7317 	ldw	r2,-564(fp)
 400179c:	10800fe0 	cmpeqi	r2,r2,63
 40017a0:	10000d1e 	bne	r2,zero,40017d8 <tjei_encode_and_write_MCU+0x4a0>
			// write EOB HUFF(00,00)
			tjei_write_bits(state, bitbuffer, location, huff_ac_len[0], huff_ac_code[0]);
 40017a4:	e0800317 	ldw	r2,12(fp)
 40017a8:	10800003 	ldbu	r2,0(r2)
 40017ac:	10c03fcc 	andi	r3,r2,255
 40017b0:	e0800417 	ldw	r2,16(fp)
 40017b4:	1080000b 	ldhu	r2,0(r2)
 40017b8:	10bfffcc 	andi	r2,r2,65535
 40017bc:	d8800015 	stw	r2,0(sp)
 40017c0:	180f883a 	mov	r7,r3
 40017c4:	e1800717 	ldw	r6,28(fp)
 40017c8:	e1400617 	ldw	r5,24(fp)
 40017cc:	e13ffc17 	ldw	r4,-16(fp)
 40017d0:	40009e00 	call	40009e0 <tjei_write_bits>
		}
		return;
 40017d4:	0001883a 	nop
 40017d8:	0001883a 	nop
	}
 40017dc:	e037883a 	mov	sp,fp
 40017e0:	dfc00117 	ldw	ra,4(sp)
 40017e4:	df000017 	ldw	fp,0(sp)
 40017e8:	dec00204 	addi	sp,sp,8
 40017ec:	f800283a 	ret

040017f0 <tjei_huff_expand>:
	};
#endif

	// Set up huffman tables in state.
	static void tjei_huff_expand(TJEState* state)
	{
 40017f0:	defceb04 	addi	sp,sp,-3156
 40017f4:	dfc31415 	stw	ra,3152(sp)
 40017f8:	df031315 	stw	fp,3148(sp)
 40017fc:	dcc31215 	stw	r19,3144(sp)
 4001800:	dc831115 	stw	r18,3140(sp)
 4001804:	dc431015 	stw	r17,3136(sp)
 4001808:	dc030f15 	stw	r16,3132(sp)
 400180c:	df031304 	addi	fp,sp,3148
 4001810:	e13ffb15 	stw	r4,-20(fp)
		assert(state);
 4001814:	e0bffb17 	ldw	r2,-20(fp)
 4001818:	1000081e 	bne	r2,zero,400183c <tjei_huff_expand+0x4c>
 400181c:	01c10074 	movhi	r7,1025
 4001820:	39c73504 	addi	r7,r7,7380
 4001824:	01810074 	movhi	r6,1025
 4001828:	31877004 	addi	r6,r6,7616
 400182c:	0140d0c4 	movi	r5,835
 4001830:	01010074 	movhi	r4,1025
 4001834:	21071804 	addi	r4,r4,7264
 4001838:	40089e00 	call	40089e0 <__assert_func>

		state->ht_bits[TJEI_LUMA_DC] = tjei_default_ht_luma_dc_len;
 400183c:	e0fffb17 	ldw	r3,-20(fp)
 4001840:	00810074 	movhi	r2,1025
 4001844:	10868c04 	addi	r2,r2,6704
 4001848:	18830115 	stw	r2,3076(r3)
		state->ht_bits[TJEI_LUMA_AC] = tjei_default_ht_luma_ac_len;
 400184c:	e0fffb17 	ldw	r3,-20(fp)
 4001850:	00810074 	movhi	r2,1025
 4001854:	10869a04 	addi	r2,r2,6760
 4001858:	18830215 	stw	r2,3080(r3)
		state->ht_bits[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc_len;
 400185c:	e0fffb17 	ldw	r3,-20(fp)
 4001860:	00810074 	movhi	r2,1025
 4001864:	10869304 	addi	r2,r2,6732
 4001868:	18830315 	stw	r2,3084(r3)
		state->ht_bits[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac_len;
 400186c:	e0fffb17 	ldw	r3,-20(fp)
 4001870:	00810074 	movhi	r2,1025
 4001874:	1086c684 	addi	r2,r2,6938
 4001878:	18830415 	stw	r2,3088(r3)

		state->ht_vals[TJEI_LUMA_DC] = tjei_default_ht_luma_dc;
 400187c:	e0fffb17 	ldw	r3,-20(fp)
 4001880:	00810074 	movhi	r2,1025
 4001884:	10869004 	addi	r2,r2,6720
 4001888:	18830515 	stw	r2,3092(r3)
		state->ht_vals[TJEI_LUMA_AC] = tjei_default_ht_luma_ac;
 400188c:	e0fffb17 	ldw	r3,-20(fp)
 4001890:	00810074 	movhi	r2,1025
 4001894:	10869e04 	addi	r2,r2,6776
 4001898:	18830615 	stw	r2,3096(r3)
		state->ht_vals[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc;
 400189c:	e0fffb17 	ldw	r3,-20(fp)
 40018a0:	00810074 	movhi	r2,1025
 40018a4:	10869704 	addi	r2,r2,6748
 40018a8:	18830715 	stw	r2,3100(r3)
		state->ht_vals[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac;
 40018ac:	e0fffb17 	ldw	r3,-20(fp)
 40018b0:	00810074 	movhi	r2,1025
 40018b4:	1086ca84 	addi	r2,r2,6954
 40018b8:	18830815 	stw	r2,3104(r3)

		// How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
		int32_t spec_tables_len[4] = { 0 };
 40018bc:	e03cf615 	stw	zero,-3112(fp)
 40018c0:	e03cf715 	stw	zero,-3108(fp)
 40018c4:	e03cf815 	stw	zero,-3104(fp)
 40018c8:	e03cf915 	stw	zero,-3100(fp)

		for (int i = 0; i < 4; ++i) {
 40018cc:	e03cf015 	stw	zero,-3136(fp)
 40018d0:	00002506 	br	4001968 <tjei_huff_expand+0x178>
			for (int k = 0; k < 16; ++k) {
 40018d4:	e03cf115 	stw	zero,-3132(fp)
 40018d8:	00001d06 	br	4001950 <tjei_huff_expand+0x160>
				spec_tables_len[i] += state->ht_bits[i][k];
 40018dc:	e0bcf017 	ldw	r2,-3136(fp)
 40018e0:	1085883a 	add	r2,r2,r2
 40018e4:	1085883a 	add	r2,r2,r2
 40018e8:	e0fcf004 	addi	r3,fp,-3136
 40018ec:	1885883a 	add	r2,r3,r2
 40018f0:	10800604 	addi	r2,r2,24
 40018f4:	10c00017 	ldw	r3,0(r2)
 40018f8:	e13ffb17 	ldw	r4,-20(fp)
 40018fc:	e0bcf017 	ldw	r2,-3136(fp)
 4001900:	1080c044 	addi	r2,r2,769
 4001904:	1085883a 	add	r2,r2,r2
 4001908:	1085883a 	add	r2,r2,r2
 400190c:	2085883a 	add	r2,r4,r2
 4001910:	11000017 	ldw	r4,0(r2)
 4001914:	e0bcf117 	ldw	r2,-3132(fp)
 4001918:	2085883a 	add	r2,r4,r2
 400191c:	10800003 	ldbu	r2,0(r2)
 4001920:	10803fcc 	andi	r2,r2,255
 4001924:	1887883a 	add	r3,r3,r2
 4001928:	e0bcf017 	ldw	r2,-3136(fp)
 400192c:	1085883a 	add	r2,r2,r2
 4001930:	1085883a 	add	r2,r2,r2
 4001934:	e13cf004 	addi	r4,fp,-3136
 4001938:	2085883a 	add	r2,r4,r2
 400193c:	10800604 	addi	r2,r2,24
 4001940:	10c00015 	stw	r3,0(r2)

		// How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
		int32_t spec_tables_len[4] = { 0 };

		for (int i = 0; i < 4; ++i) {
			for (int k = 0; k < 16; ++k) {
 4001944:	e0bcf117 	ldw	r2,-3132(fp)
 4001948:	10800044 	addi	r2,r2,1
 400194c:	e0bcf115 	stw	r2,-3132(fp)
 4001950:	e0bcf117 	ldw	r2,-3132(fp)
 4001954:	10800410 	cmplti	r2,r2,16
 4001958:	103fe01e 	bne	r2,zero,40018dc <__alt_data_end+0xfc0018dc>
		state->ht_vals[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac;

		// How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
		int32_t spec_tables_len[4] = { 0 };

		for (int i = 0; i < 4; ++i) {
 400195c:	e0bcf017 	ldw	r2,-3136(fp)
 4001960:	10800044 	addi	r2,r2,1
 4001964:	e0bcf015 	stw	r2,-3136(fp)
 4001968:	e0bcf017 	ldw	r2,-3136(fp)
 400196c:	10800110 	cmplti	r2,r2,4
 4001970:	103fd81e 	bne	r2,zero,40018d4 <__alt_data_end+0xfc0018d4>
		}

		// Fill out the extended tables..
		uint8_t huffsize[4][257];
		uint16_t huffcode[4][256];
		for (int i = 0; i < 4; ++i) {
 4001974:	e03cf215 	stw	zero,-3128(fp)
 4001978:	00003a06 	br	4001a64 <tjei_huff_expand+0x274>
			assert(256 >= spec_tables_len[i]);
 400197c:	e0bcf217 	ldw	r2,-3128(fp)
 4001980:	1085883a 	add	r2,r2,r2
 4001984:	1085883a 	add	r2,r2,r2
 4001988:	e0fcf004 	addi	r3,fp,-3136
 400198c:	1885883a 	add	r2,r3,r2
 4001990:	10800604 	addi	r2,r2,24
 4001994:	10800017 	ldw	r2,0(r2)
 4001998:	10804050 	cmplti	r2,r2,257
 400199c:	1000081e 	bne	r2,zero,40019c0 <tjei_huff_expand+0x1d0>
 40019a0:	01c10074 	movhi	r7,1025
 40019a4:	39c73704 	addi	r7,r7,7388
 40019a8:	01810074 	movhi	r6,1025
 40019ac:	31877004 	addi	r6,r6,7616
 40019b0:	0140d704 	movi	r5,860
 40019b4:	01010074 	movhi	r4,1025
 40019b8:	21071804 	addi	r4,r4,7264
 40019bc:	40089e00 	call	40089e0 <__assert_func>
			tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
 40019c0:	e4bcfa04 	addi	r18,fp,-3096
 40019c4:	01404044 	movi	r5,257
 40019c8:	e13cf217 	ldw	r4,-3128(fp)
 40019cc:	40049b00 	call	40049b0 <__mulsi3>
 40019d0:	9089883a 	add	r4,r18,r2
 40019d4:	e0fffb17 	ldw	r3,-20(fp)
 40019d8:	e0bcf217 	ldw	r2,-3128(fp)
 40019dc:	1080c044 	addi	r2,r2,769
 40019e0:	1085883a 	add	r2,r2,r2
 40019e4:	1085883a 	add	r2,r2,r2
 40019e8:	1885883a 	add	r2,r3,r2
 40019ec:	10800017 	ldw	r2,0(r2)
 40019f0:	100b883a 	mov	r5,r2
 40019f4:	40006740 	call	4000674 <tjei_huff_get_code_lengths>
			tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
 40019f8:	e0fdfb04 	addi	r3,fp,-2068
 40019fc:	e0bcf217 	ldw	r2,-3128(fp)
 4001a00:	1004927a 	slli	r2,r2,9
 4001a04:	18a7883a 	add	r19,r3,r2
 4001a08:	e4bcfa04 	addi	r18,fp,-3096
 4001a0c:	01404044 	movi	r5,257
 4001a10:	e13cf217 	ldw	r4,-3128(fp)
 4001a14:	40049b00 	call	40049b0 <__mulsi3>
 4001a18:	9087883a 	add	r3,r18,r2
 4001a1c:	e0bcf217 	ldw	r2,-3128(fp)
 4001a20:	1085883a 	add	r2,r2,r2
 4001a24:	1085883a 	add	r2,r2,r2
 4001a28:	e13cf004 	addi	r4,fp,-3136
 4001a2c:	2085883a 	add	r2,r4,r2
 4001a30:	10800604 	addi	r2,r2,24
 4001a34:	10800017 	ldw	r2,0(r2)
 4001a38:	1021883a 	mov	r16,r2
 4001a3c:	1005d7fa 	srai	r2,r2,31
 4001a40:	1023883a 	mov	r17,r2
 4001a44:	800d883a 	mov	r6,r16
 4001a48:	880f883a 	mov	r7,r17
 4001a4c:	180b883a 	mov	r5,r3
 4001a50:	9809883a 	mov	r4,r19
 4001a54:	40007240 	call	4000724 <tjei_huff_get_codes>
		}

		// Fill out the extended tables..
		uint8_t huffsize[4][257];
		uint16_t huffcode[4][256];
		for (int i = 0; i < 4; ++i) {
 4001a58:	e0bcf217 	ldw	r2,-3128(fp)
 4001a5c:	10800044 	addi	r2,r2,1
 4001a60:	e0bcf215 	stw	r2,-3128(fp)
 4001a64:	e0bcf217 	ldw	r2,-3128(fp)
 4001a68:	10800110 	cmplti	r2,r2,4
 4001a6c:	103fc31e 	bne	r2,zero,400197c <__alt_data_end+0xfc00197c>
			assert(256 >= spec_tables_len[i]);
			tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
			tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
		}
		for (int i = 0; i < 4; ++i) {
 4001a70:	e03cf315 	stw	zero,-3124(fp)
 4001a74:	00003206 	br	4001b40 <tjei_huff_expand+0x350>
			int64_t count = spec_tables_len[i];
 4001a78:	e0bcf317 	ldw	r2,-3124(fp)
 4001a7c:	1085883a 	add	r2,r2,r2
 4001a80:	1085883a 	add	r2,r2,r2
 4001a84:	e0fcf004 	addi	r3,fp,-3136
 4001a88:	1885883a 	add	r2,r3,r2
 4001a8c:	10800604 	addi	r2,r2,24
 4001a90:	10800017 	ldw	r2,0(r2)
 4001a94:	e0bcf415 	stw	r2,-3120(fp)
 4001a98:	1005d7fa 	srai	r2,r2,31
 4001a9c:	e0bcf515 	stw	r2,-3116(fp)
			tjei_huff_get_extended(state->ehuffsize[i],
 4001aa0:	01404044 	movi	r5,257
 4001aa4:	e13cf317 	ldw	r4,-3124(fp)
 4001aa8:	40049b00 	call	40049b0 <__mulsi3>
 4001aac:	1007883a 	mov	r3,r2
 4001ab0:	e0bffb17 	ldw	r2,-20(fp)
 4001ab4:	10e3883a 	add	r17,r2,r3
				state->ehuffcode[i],
 4001ab8:	e0bcf317 	ldw	r2,-3124(fp)
 4001abc:	1004927a 	slli	r2,r2,9
 4001ac0:	10810104 	addi	r2,r2,1028
 4001ac4:	e0fffb17 	ldw	r3,-20(fp)
 4001ac8:	18a5883a 	add	r18,r3,r2
			tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
			tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
		}
		for (int i = 0; i < 4; ++i) {
			int64_t count = spec_tables_len[i];
			tjei_huff_get_extended(state->ehuffsize[i],
 4001acc:	e0fffb17 	ldw	r3,-20(fp)
 4001ad0:	e0bcf317 	ldw	r2,-3124(fp)
 4001ad4:	1080c144 	addi	r2,r2,773
 4001ad8:	1085883a 	add	r2,r2,r2
 4001adc:	1085883a 	add	r2,r2,r2
 4001ae0:	1885883a 	add	r2,r3,r2
 4001ae4:	14c00017 	ldw	r19,0(r2)
 4001ae8:	e43cfa04 	addi	r16,fp,-3096
 4001aec:	01404044 	movi	r5,257
 4001af0:	e13cf317 	ldw	r4,-3124(fp)
 4001af4:	40049b00 	call	40049b0 <__mulsi3>
 4001af8:	8089883a 	add	r4,r16,r2
 4001afc:	e0fdfb04 	addi	r3,fp,-2068
 4001b00:	e0bcf317 	ldw	r2,-3124(fp)
 4001b04:	1004927a 	slli	r2,r2,9
 4001b08:	1885883a 	add	r2,r3,r2
 4001b0c:	e0fcf417 	ldw	r3,-3120(fp)
 4001b10:	d8c00115 	stw	r3,4(sp)
 4001b14:	e0fcf517 	ldw	r3,-3116(fp)
 4001b18:	d8c00215 	stw	r3,8(sp)
 4001b1c:	d8800015 	stw	r2,0(sp)
 4001b20:	200f883a 	mov	r7,r4
 4001b24:	980d883a 	mov	r6,r19
 4001b28:	900b883a 	mov	r5,r18
 4001b2c:	8809883a 	mov	r4,r17
 4001b30:	40008540 	call	4000854 <tjei_huff_get_extended>
		for (int i = 0; i < 4; ++i) {
			assert(256 >= spec_tables_len[i]);
			tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
			tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
		}
		for (int i = 0; i < 4; ++i) {
 4001b34:	e0bcf317 	ldw	r2,-3124(fp)
 4001b38:	10800044 	addi	r2,r2,1
 4001b3c:	e0bcf315 	stw	r2,-3124(fp)
 4001b40:	e0bcf317 	ldw	r2,-3124(fp)
 4001b44:	10800110 	cmplti	r2,r2,4
 4001b48:	103fcb1e 	bne	r2,zero,4001a78 <__alt_data_end+0xfc001a78>
				state->ehuffcode[i],
				state->ht_vals[i],
				&huffsize[i][0],
				&huffcode[i][0], count);
		}
	}
 4001b4c:	0001883a 	nop
 4001b50:	e6fffc04 	addi	sp,fp,-16
 4001b54:	dfc00517 	ldw	ra,20(sp)
 4001b58:	df000417 	ldw	fp,16(sp)
 4001b5c:	dcc00317 	ldw	r19,12(sp)
 4001b60:	dc800217 	ldw	r18,8(sp)
 4001b64:	dc400117 	ldw	r17,4(sp)
 4001b68:	dc000017 	ldw	r16,0(sp)
 4001b6c:	dec00604 	addi	sp,sp,24
 4001b70:	f800283a 	ret

04001b74 <tjei_encode_main>:
	static int tjei_encode_main(TJEState* state,
		const unsigned char* src_data,
		const int width,
		const int height,
		const int src_num_components)
	{
 4001b74:	defe8204 	addi	sp,sp,-1528
 4001b78:	dfc17d15 	stw	ra,1524(sp)
 4001b7c:	df017c15 	stw	fp,1520(sp)
 4001b80:	dc417b15 	stw	r17,1516(sp)
 4001b84:	dc017a15 	stw	r16,1512(sp)
 4001b88:	df017c04 	addi	fp,sp,1520
 4001b8c:	e13ffa15 	stw	r4,-24(fp)
 4001b90:	e17ffb15 	stw	r5,-20(fp)
 4001b94:	e1bffc15 	stw	r6,-16(fp)
 4001b98:	e1fffd15 	stw	r7,-12(fp)
		if (src_num_components != 3 && src_num_components != 4) {
 4001b9c:	e0800217 	ldw	r2,8(fp)
 4001ba0:	108000e0 	cmpeqi	r2,r2,3
 4001ba4:	1000051e 	bne	r2,zero,4001bbc <tjei_encode_main+0x48>
 4001ba8:	e0800217 	ldw	r2,8(fp)
 4001bac:	10800120 	cmpeqi	r2,r2,4
 4001bb0:	1000021e 	bne	r2,zero,4001bbc <tjei_encode_main+0x48>
			return 0;
 4001bb4:	0005883a 	mov	r2,zero
 4001bb8:	00037406 	br	400298c <tjei_encode_main+0xe18>
		}

		if (width > 0xffff || height > 0xffff) {
 4001bbc:	e0bffc17 	ldw	r2,-16(fp)
 4001bc0:	00ffffd4 	movui	r3,65535
 4001bc4:	18800316 	blt	r3,r2,4001bd4 <tjei_encode_main+0x60>
 4001bc8:	e0bffd17 	ldw	r2,-12(fp)
 4001bcc:	00ffffd4 	movui	r3,65535
 4001bd0:	1880020e 	bge	r3,r2,4001bdc <tjei_encode_main+0x68>
			return 0;
 4001bd4:	0005883a 	mov	r2,zero
 4001bd8:	00036c06 	br	400298c <tjei_encode_main+0xe18>
			1.0f, 1.387039845f, 1.306562965f, 1.175875602f,
			1.0f, 0.785694958f, 0.541196100f, 0.275899379f
		};

		// build (de)quantization tables
		for (int y = 0; y < 8; y++) {
 4001bdc:	e03e8a15 	stw	zero,-1496(fp)
 4001be0:	00008306 	br	4001df0 <tjei_encode_main+0x27c>
			for (int x = 0; x < 8; x++) {
 4001be4:	e03e8b15 	stw	zero,-1492(fp)
 4001be8:	00007b06 	br	4001dd8 <tjei_encode_main+0x264>
				int i = y * 8 + x;
 4001bec:	e0be8a17 	ldw	r2,-1496(fp)
 4001bf0:	100690fa 	slli	r3,r2,3
 4001bf4:	e0be8b17 	ldw	r2,-1492(fp)
 4001bf8:	1885883a 	add	r2,r3,r2
 4001bfc:	e0be9315 	stw	r2,-1460(fp)
				pqt.luma[y * 8 + x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_luma[tjei_zig_zag[i]]);
 4001c00:	e0be8a17 	ldw	r2,-1496(fp)
 4001c04:	100690fa 	slli	r3,r2,3
 4001c08:	e0be8b17 	ldw	r2,-1492(fp)
 4001c0c:	18a1883a 	add	r16,r3,r2
 4001c10:	00810074 	movhi	r2,1025
 4001c14:	10877504 	addi	r2,r2,7636
 4001c18:	e0fe8b17 	ldw	r3,-1492(fp)
 4001c1c:	18c7883a 	add	r3,r3,r3
 4001c20:	18c7883a 	add	r3,r3,r3
 4001c24:	10c5883a 	add	r2,r2,r3
 4001c28:	10c00017 	ldw	r3,0(r2)
 4001c2c:	01504034 	movhi	r5,16640
 4001c30:	1809883a 	mov	r4,r3
 4001c34:	40054640 	call	4005464 <__mulsf3>
 4001c38:	1007883a 	mov	r3,r2
 4001c3c:	1809883a 	mov	r4,r3
 4001c40:	00810074 	movhi	r2,1025
 4001c44:	10877504 	addi	r2,r2,7636
 4001c48:	e0fe8a17 	ldw	r3,-1496(fp)
 4001c4c:	18c7883a 	add	r3,r3,r3
 4001c50:	18c7883a 	add	r3,r3,r3
 4001c54:	10c5883a 	add	r2,r2,r3
 4001c58:	10c00017 	ldw	r3,0(r2)
 4001c5c:	180b883a 	mov	r5,r3
 4001c60:	40054640 	call	4005464 <__mulsf3>
 4001c64:	1007883a 	mov	r3,r2
 4001c68:	1823883a 	mov	r17,r3
 4001c6c:	00810074 	movhi	r2,1025
 4001c70:	1086f304 	addi	r2,r2,7116
 4001c74:	e0fe9317 	ldw	r3,-1460(fp)
 4001c78:	10c5883a 	add	r2,r2,r3
 4001c7c:	10800003 	ldbu	r2,0(r2)
 4001c80:	10803fcc 	andi	r2,r2,255
 4001c84:	e0fffa17 	ldw	r3,-24(fp)
 4001c88:	1885883a 	add	r2,r3,r2
 4001c8c:	10830904 	addi	r2,r2,3108
 4001c90:	10800003 	ldbu	r2,0(r2)
 4001c94:	10803fcc 	andi	r2,r2,255
 4001c98:	1009883a 	mov	r4,r2
 4001c9c:	4005de80 	call	4005de8 <__floatsisf>
 4001ca0:	1007883a 	mov	r3,r2
 4001ca4:	180b883a 	mov	r5,r3
 4001ca8:	8809883a 	mov	r4,r17
 4001cac:	40054640 	call	4005464 <__mulsf3>
 4001cb0:	1007883a 	mov	r3,r2
 4001cb4:	1805883a 	mov	r2,r3
 4001cb8:	100b883a 	mov	r5,r2
 4001cbc:	010fe034 	movhi	r4,16256
 4001cc0:	4004ea00 	call	4004ea0 <__divsf3>
 4001cc4:	1009883a 	mov	r4,r2
 4001cc8:	2007883a 	mov	r3,r4
 4001ccc:	80801004 	addi	r2,r16,64
 4001cd0:	1085883a 	add	r2,r2,r2
 4001cd4:	1085883a 	add	r2,r2,r2
 4001cd8:	e13e8a04 	addi	r4,fp,-1496
 4001cdc:	2085883a 	add	r2,r4,r2
 4001ce0:	10801204 	addi	r2,r2,72
 4001ce4:	10c00015 	stw	r3,0(r2)
				pqt.chroma[y * 8 + x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_chroma[tjei_zig_zag[i]]);
 4001ce8:	e0be8a17 	ldw	r2,-1496(fp)
 4001cec:	100690fa 	slli	r3,r2,3
 4001cf0:	e0be8b17 	ldw	r2,-1492(fp)
 4001cf4:	18a1883a 	add	r16,r3,r2
 4001cf8:	00810074 	movhi	r2,1025
 4001cfc:	10877504 	addi	r2,r2,7636
 4001d00:	e0fe8b17 	ldw	r3,-1492(fp)
 4001d04:	18c7883a 	add	r3,r3,r3
 4001d08:	18c7883a 	add	r3,r3,r3
 4001d0c:	10c5883a 	add	r2,r2,r3
 4001d10:	10c00017 	ldw	r3,0(r2)
 4001d14:	01504034 	movhi	r5,16640
 4001d18:	1809883a 	mov	r4,r3
 4001d1c:	40054640 	call	4005464 <__mulsf3>
 4001d20:	1007883a 	mov	r3,r2
 4001d24:	1809883a 	mov	r4,r3
 4001d28:	00810074 	movhi	r2,1025
 4001d2c:	10877504 	addi	r2,r2,7636
 4001d30:	e0fe8a17 	ldw	r3,-1496(fp)
 4001d34:	18c7883a 	add	r3,r3,r3
 4001d38:	18c7883a 	add	r3,r3,r3
 4001d3c:	10c5883a 	add	r2,r2,r3
 4001d40:	10c00017 	ldw	r3,0(r2)
 4001d44:	180b883a 	mov	r5,r3
 4001d48:	40054640 	call	4005464 <__mulsf3>
 4001d4c:	1007883a 	mov	r3,r2
 4001d50:	1823883a 	mov	r17,r3
 4001d54:	00810074 	movhi	r2,1025
 4001d58:	1086f304 	addi	r2,r2,7116
 4001d5c:	e0fe9317 	ldw	r3,-1460(fp)
 4001d60:	10c5883a 	add	r2,r2,r3
 4001d64:	10800003 	ldbu	r2,0(r2)
 4001d68:	10803fcc 	andi	r2,r2,255
 4001d6c:	e0fffa17 	ldw	r3,-24(fp)
 4001d70:	1885883a 	add	r2,r3,r2
 4001d74:	10831904 	addi	r2,r2,3172
 4001d78:	10800003 	ldbu	r2,0(r2)
 4001d7c:	10803fcc 	andi	r2,r2,255
 4001d80:	1009883a 	mov	r4,r2
 4001d84:	4005de80 	call	4005de8 <__floatsisf>
 4001d88:	1007883a 	mov	r3,r2
 4001d8c:	180b883a 	mov	r5,r3
 4001d90:	8809883a 	mov	r4,r17
 4001d94:	40054640 	call	4005464 <__mulsf3>
 4001d98:	1007883a 	mov	r3,r2
 4001d9c:	1805883a 	mov	r2,r3
 4001da0:	100b883a 	mov	r5,r2
 4001da4:	010fe034 	movhi	r4,16256
 4001da8:	4004ea00 	call	4004ea0 <__divsf3>
 4001dac:	1009883a 	mov	r4,r2
 4001db0:	2007883a 	mov	r3,r4
 4001db4:	8405883a 	add	r2,r16,r16
 4001db8:	1085883a 	add	r2,r2,r2
 4001dbc:	e13e8a04 	addi	r4,fp,-1496
 4001dc0:	2085883a 	add	r2,r4,r2
 4001dc4:	10801204 	addi	r2,r2,72
 4001dc8:	10c00015 	stw	r3,0(r2)
			1.0f, 0.785694958f, 0.541196100f, 0.275899379f
		};

		// build (de)quantization tables
		for (int y = 0; y < 8; y++) {
			for (int x = 0; x < 8; x++) {
 4001dcc:	e0be8b17 	ldw	r2,-1492(fp)
 4001dd0:	10800044 	addi	r2,r2,1
 4001dd4:	e0be8b15 	stw	r2,-1492(fp)
 4001dd8:	e0be8b17 	ldw	r2,-1492(fp)
 4001ddc:	10800210 	cmplti	r2,r2,8
 4001de0:	103f821e 	bne	r2,zero,4001bec <__alt_data_end+0xfc001bec>
			1.0f, 1.387039845f, 1.306562965f, 1.175875602f,
			1.0f, 0.785694958f, 0.541196100f, 0.275899379f
		};

		// build (de)quantization tables
		for (int y = 0; y < 8; y++) {
 4001de4:	e0be8a17 	ldw	r2,-1496(fp)
 4001de8:	10800044 	addi	r2,r2,1
 4001dec:	e0be8a15 	stw	r2,-1496(fp)
 4001df0:	e0be8a17 	ldw	r2,-1496(fp)
 4001df4:	10800210 	cmplti	r2,r2,8
 4001df8:	103f7a1e 	bne	r2,zero,4001be4 <__alt_data_end+0xfc001be4>
#endif

		{ // Write header
			TJEJPEGHeader header;
			// JFIF header.
			header.SOI = tjei_be_word(0xffd8);  // Sequential DCT
 4001dfc:	013ff614 	movui	r4,65496
 4001e00:	400026c0 	call	400026c <tjei_be_word>
 4001e04:	e0bfe18d 	sth	r2,-122(fp)
			header.APP0 = tjei_be_word(0xffe0);
 4001e08:	013ff814 	movui	r4,65504
 4001e0c:	400026c0 	call	400026c <tjei_be_word>
 4001e10:	e0bfe20d 	sth	r2,-120(fp)

			uint16_t jfif_len = sizeof(TJEJPEGHeader) - 4 /*SOI & APP0 markers*/;
 4001e14:	00800404 	movi	r2,16
 4001e18:	e0be940d 	sth	r2,-1456(fp)
			header.jfif_len = tjei_be_word(jfif_len);
 4001e1c:	e0be940b 	ldhu	r2,-1456(fp)
 4001e20:	1009883a 	mov	r4,r2
 4001e24:	400026c0 	call	400026c <tjei_be_word>
 4001e28:	e0bfe28d 	sth	r2,-118(fp)
			memcpy(header.jfif_id, (void*)tjeik_jfif_id, 5);
 4001e2c:	d0a0000b 	ldhu	r2,-32768(gp)
 4001e30:	e0bfe30d 	sth	r2,-116(fp)
 4001e34:	d0a0008b 	ldhu	r2,-32766(gp)
 4001e38:	e0bfe38d 	sth	r2,-114(fp)
 4001e3c:	d0a00103 	ldbu	r2,-32764(gp)
 4001e40:	e0bfe405 	stb	r2,-112(fp)
			header.version = tjei_be_word(0x0102);
 4001e44:	01004084 	movi	r4,258
 4001e48:	400026c0 	call	400026c <tjei_be_word>
 4001e4c:	100b883a 	mov	r5,r2
 4001e50:	28bfffcc 	andi	r2,r5,65535
 4001e54:	11003fcc 	andi	r4,r2,255
 4001e58:	e0bfe443 	ldbu	r2,-111(fp)
 4001e5c:	1004703a 	and	r2,r2,zero
 4001e60:	1007883a 	mov	r3,r2
 4001e64:	2005883a 	mov	r2,r4
 4001e68:	1884b03a 	or	r2,r3,r2
 4001e6c:	e0bfe445 	stb	r2,-111(fp)
 4001e70:	28bfffcc 	andi	r2,r5,65535
 4001e74:	1004d23a 	srli	r2,r2,8
 4001e78:	113fffcc 	andi	r4,r2,65535
 4001e7c:	e0bfe483 	ldbu	r2,-110(fp)
 4001e80:	1004703a 	and	r2,r2,zero
 4001e84:	1007883a 	mov	r3,r2
 4001e88:	2005883a 	mov	r2,r4
 4001e8c:	1884b03a 	or	r2,r3,r2
 4001e90:	e0bfe485 	stb	r2,-110(fp)
			header.units = 0x01;  // Dots-per-inch
 4001e94:	00800044 	movi	r2,1
 4001e98:	e0bfe4c5 	stb	r2,-109(fp)
			header.x_density = tjei_be_word(0x0060);  // 96 DPI
 4001e9c:	01001804 	movi	r4,96
 4001ea0:	400026c0 	call	400026c <tjei_be_word>
 4001ea4:	e0bfe50d 	sth	r2,-108(fp)
			header.y_density = tjei_be_word(0x0060);  // 96 DPI
 4001ea8:	01001804 	movi	r4,96
 4001eac:	400026c0 	call	400026c <tjei_be_word>
 4001eb0:	e0bfe58d 	sth	r2,-106(fp)
			header.x_thumb = 0;
 4001eb4:	e03fe605 	stb	zero,-104(fp)
			header.y_thumb = 0;
 4001eb8:	e03fe645 	stb	zero,-103(fp)
			tjei_write(state, &header, sizeof(TJEJPEGHeader), 1);
 4001ebc:	e0bfe184 	addi	r2,fp,-122
 4001ec0:	01c00044 	movi	r7,1
 4001ec4:	01800504 	movi	r6,20
 4001ec8:	100b883a 	mov	r5,r2
 4001ecc:	e13ffa17 	ldw	r4,-24(fp)
 4001ed0:	40002bc0 	call	40002bc <tjei_write>
		}
		{  // Write comment
			TJEJPEGComment com;
			uint16_t com_len = 2 + sizeof(tjeik_com_str) - 1;
 4001ed4:	00800784 	movi	r2,30
 4001ed8:	e0be948d 	sth	r2,-1454(fp)
			// Comment
			com.com = tjei_be_word(0xfffe);
 4001edc:	013fff94 	movui	r4,65534
 4001ee0:	400026c0 	call	400026c <tjei_be_word>
 4001ee4:	e0bff18d 	sth	r2,-58(fp)
			com.com_len = tjei_be_word(com_len);
 4001ee8:	e0be948b 	ldhu	r2,-1454(fp)
 4001eec:	1009883a 	mov	r4,r2
 4001ef0:	400026c0 	call	400026c <tjei_be_word>
 4001ef4:	e0bff20d 	sth	r2,-56(fp)
			memcpy(com.com_str, (void*)tjeik_com_str, sizeof(tjeik_com_str) - 1);
 4001ef8:	00810074 	movhi	r2,1025
 4001efc:	10870304 	addi	r2,r2,7180
 4001f00:	10c0000b 	ldhu	r3,0(r2)
 4001f04:	e0fff28d 	sth	r3,-54(fp)
 4001f08:	10c0008b 	ldhu	r3,2(r2)
 4001f0c:	e0fff30d 	sth	r3,-52(fp)
 4001f10:	10c0010b 	ldhu	r3,4(r2)
 4001f14:	e0fff38d 	sth	r3,-50(fp)
 4001f18:	10c0018b 	ldhu	r3,6(r2)
 4001f1c:	e0fff40d 	sth	r3,-48(fp)
 4001f20:	10c0020b 	ldhu	r3,8(r2)
 4001f24:	e0fff48d 	sth	r3,-46(fp)
 4001f28:	10c0028b 	ldhu	r3,10(r2)
 4001f2c:	e0fff50d 	sth	r3,-44(fp)
 4001f30:	10c0030b 	ldhu	r3,12(r2)
 4001f34:	e0fff58d 	sth	r3,-42(fp)
 4001f38:	10c0038b 	ldhu	r3,14(r2)
 4001f3c:	e0fff60d 	sth	r3,-40(fp)
 4001f40:	10c0040b 	ldhu	r3,16(r2)
 4001f44:	e0fff68d 	sth	r3,-38(fp)
 4001f48:	10c0048b 	ldhu	r3,18(r2)
 4001f4c:	e0fff70d 	sth	r3,-36(fp)
 4001f50:	10c0050b 	ldhu	r3,20(r2)
 4001f54:	e0fff78d 	sth	r3,-34(fp)
 4001f58:	10c0058b 	ldhu	r3,22(r2)
 4001f5c:	e0fff80d 	sth	r3,-32(fp)
 4001f60:	10c0060b 	ldhu	r3,24(r2)
 4001f64:	e0fff88d 	sth	r3,-30(fp)
 4001f68:	1080068b 	ldhu	r2,26(r2)
 4001f6c:	e0bff90d 	sth	r2,-28(fp)
			tjei_write(state, &com, sizeof(TJEJPEGComment), 1);
 4001f70:	e0bff184 	addi	r2,fp,-58
 4001f74:	01c00044 	movi	r7,1
 4001f78:	01800804 	movi	r6,32
 4001f7c:	100b883a 	mov	r5,r2
 4001f80:	e13ffa17 	ldw	r4,-24(fp)
 4001f84:	40002bc0 	call	40002bc <tjei_write>
		}

		// Write quantization tables.
		tjei_write_DQT(state, state->qt_luma, 0x00);
 4001f88:	e0bffa17 	ldw	r2,-24(fp)
 4001f8c:	10830904 	addi	r2,r2,3108
 4001f90:	000d883a 	mov	r6,zero
 4001f94:	100b883a 	mov	r5,r2
 4001f98:	e13ffa17 	ldw	r4,-24(fp)
 4001f9c:	40004080 	call	4000408 <tjei_write_DQT>
		tjei_write_DQT(state, state->qt_chroma, 0x01);
 4001fa0:	e0bffa17 	ldw	r2,-24(fp)
 4001fa4:	10831904 	addi	r2,r2,3172
 4001fa8:	01800044 	movi	r6,1
 4001fac:	100b883a 	mov	r5,r2
 4001fb0:	e13ffa17 	ldw	r4,-24(fp)
 4001fb4:	40004080 	call	4000408 <tjei_write_DQT>

		{  // Write the frame marker.
			TJEFrameHeader header;
			header.SOF = tjei_be_word(0xffc0);
 4001fb8:	013ff014 	movui	r4,65472
 4001fbc:	400026c0 	call	400026c <tjei_be_word>
 4001fc0:	e0bfe68d 	sth	r2,-102(fp)
			header.len = tjei_be_word(8 + 3 * 3);
 4001fc4:	01000444 	movi	r4,17
 4001fc8:	400026c0 	call	400026c <tjei_be_word>
 4001fcc:	e0bfe70d 	sth	r2,-100(fp)
			header.precision = 8;
 4001fd0:	00800204 	movi	r2,8
 4001fd4:	e0bfe785 	stb	r2,-98(fp)
			assert(width <= 0xffff);
 4001fd8:	e0bffc17 	ldw	r2,-16(fp)
 4001fdc:	00ffffd4 	movui	r3,65535
 4001fe0:	1880080e 	bge	r3,r2,4002004 <tjei_encode_main+0x490>
 4001fe4:	01c10074 	movhi	r7,1025
 4001fe8:	39c73e04 	addi	r7,r7,7416
 4001fec:	01810074 	movhi	r6,1025
 4001ff0:	31877d04 	addi	r6,r6,7668
 4001ff4:	0140edc4 	movi	r5,951
 4001ff8:	01010074 	movhi	r4,1025
 4001ffc:	21071804 	addi	r4,r4,7264
 4002000:	40089e00 	call	40089e0 <__assert_func>
			assert(height <= 0xffff);
 4002004:	e0bffd17 	ldw	r2,-12(fp)
 4002008:	00ffffd4 	movui	r3,65535
 400200c:	1880080e 	bge	r3,r2,4002030 <tjei_encode_main+0x4bc>
 4002010:	01c10074 	movhi	r7,1025
 4002014:	39c74204 	addi	r7,r7,7432
 4002018:	01810074 	movhi	r6,1025
 400201c:	31877d04 	addi	r6,r6,7668
 4002020:	0140ee04 	movi	r5,952
 4002024:	01010074 	movhi	r4,1025
 4002028:	21071804 	addi	r4,r4,7264
 400202c:	40089e00 	call	40089e0 <__assert_func>
			header.width = tjei_be_word((uint16_t)width);
 4002030:	e0bffc17 	ldw	r2,-16(fp)
 4002034:	10bfffcc 	andi	r2,r2,65535
 4002038:	1009883a 	mov	r4,r2
 400203c:	400026c0 	call	400026c <tjei_be_word>
 4002040:	100b883a 	mov	r5,r2
 4002044:	28bfffcc 	andi	r2,r5,65535
 4002048:	11003fcc 	andi	r4,r2,255
 400204c:	e0bfe843 	ldbu	r2,-95(fp)
 4002050:	1004703a 	and	r2,r2,zero
 4002054:	1007883a 	mov	r3,r2
 4002058:	2005883a 	mov	r2,r4
 400205c:	1884b03a 	or	r2,r3,r2
 4002060:	e0bfe845 	stb	r2,-95(fp)
 4002064:	28bfffcc 	andi	r2,r5,65535
 4002068:	1004d23a 	srli	r2,r2,8
 400206c:	113fffcc 	andi	r4,r2,65535
 4002070:	e0bfe883 	ldbu	r2,-94(fp)
 4002074:	1004703a 	and	r2,r2,zero
 4002078:	1007883a 	mov	r3,r2
 400207c:	2005883a 	mov	r2,r4
 4002080:	1884b03a 	or	r2,r3,r2
 4002084:	e0bfe885 	stb	r2,-94(fp)
			header.height = tjei_be_word((uint16_t)height);
 4002088:	e0bffd17 	ldw	r2,-12(fp)
 400208c:	10bfffcc 	andi	r2,r2,65535
 4002090:	1009883a 	mov	r4,r2
 4002094:	400026c0 	call	400026c <tjei_be_word>
 4002098:	100b883a 	mov	r5,r2
 400209c:	28bfffcc 	andi	r2,r5,65535
 40020a0:	11003fcc 	andi	r4,r2,255
 40020a4:	e0bfe7c3 	ldbu	r2,-97(fp)
 40020a8:	1004703a 	and	r2,r2,zero
 40020ac:	1007883a 	mov	r3,r2
 40020b0:	2005883a 	mov	r2,r4
 40020b4:	1884b03a 	or	r2,r3,r2
 40020b8:	e0bfe7c5 	stb	r2,-97(fp)
 40020bc:	28bfffcc 	andi	r2,r5,65535
 40020c0:	1004d23a 	srli	r2,r2,8
 40020c4:	113fffcc 	andi	r4,r2,65535
 40020c8:	e0bfe803 	ldbu	r2,-96(fp)
 40020cc:	1004703a 	and	r2,r2,zero
 40020d0:	1007883a 	mov	r3,r2
 40020d4:	2005883a 	mov	r2,r4
 40020d8:	1884b03a 	or	r2,r3,r2
 40020dc:	e0bfe805 	stb	r2,-96(fp)
			header.num_components = 3;
 40020e0:	008000c4 	movi	r2,3
 40020e4:	e0bfe8c5 	stb	r2,-93(fp)
			uint8_t tables[3] = {
 40020e8:	e03feb45 	stb	zero,-83(fp)
 40020ec:	00800044 	movi	r2,1
 40020f0:	e0bfeb85 	stb	r2,-82(fp)
 40020f4:	00800044 	movi	r2,1
 40020f8:	e0bfebc5 	stb	r2,-81(fp)
				0,  // Luma component gets luma table (see tjei_write_DQT call above.)
				1,  // Chroma component gets chroma table
				1,  // Chroma component gets chroma table
			};
			for (int i = 0; i < 3; ++i) {
 40020fc:	e03e8c15 	stw	zero,-1488(fp)
 4002100:	00001a06 	br	400216c <tjei_encode_main+0x5f8>
				TJEComponentSpec spec;
				spec.component_id = (uint8_t)(i + 1);  // No particular reason. Just 1, 2, 3.
 4002104:	e0be8c17 	ldw	r2,-1488(fp)
 4002108:	10800044 	addi	r2,r2,1
 400210c:	e0bfec05 	stb	r2,-80(fp)
				spec.sampling_factors = (uint8_t)0x11;
 4002110:	00800444 	movi	r2,17
 4002114:	e0bfec45 	stb	r2,-79(fp)
				spec.qt = tables[i];
 4002118:	e0ffeb44 	addi	r3,fp,-83
 400211c:	e0be8c17 	ldw	r2,-1488(fp)
 4002120:	1885883a 	add	r2,r3,r2
 4002124:	10800003 	ldbu	r2,0(r2)
 4002128:	e0bfec85 	stb	r2,-78(fp)

				header.component_spec[i] = spec;
 400212c:	e0fe8c17 	ldw	r3,-1488(fp)
 4002130:	1805883a 	mov	r2,r3
 4002134:	1085883a 	add	r2,r2,r2
 4002138:	10c5883a 	add	r2,r2,r3
 400213c:	e0fe8a04 	addi	r3,fp,-1496
 4002140:	1885883a 	add	r2,r3,r2
 4002144:	10815e84 	addi	r2,r2,1402
 4002148:	e0ffec03 	ldbu	r3,-80(fp)
 400214c:	10c00085 	stb	r3,2(r2)
 4002150:	e0ffec43 	ldbu	r3,-79(fp)
 4002154:	10c000c5 	stb	r3,3(r2)
 4002158:	e0ffec83 	ldbu	r3,-78(fp)
 400215c:	10c00105 	stb	r3,4(r2)
			uint8_t tables[3] = {
				0,  // Luma component gets luma table (see tjei_write_DQT call above.)
				1,  // Chroma component gets chroma table
				1,  // Chroma component gets chroma table
			};
			for (int i = 0; i < 3; ++i) {
 4002160:	e0be8c17 	ldw	r2,-1488(fp)
 4002164:	10800044 	addi	r2,r2,1
 4002168:	e0be8c15 	stw	r2,-1488(fp)
 400216c:	e0be8c17 	ldw	r2,-1488(fp)
 4002170:	108000d0 	cmplti	r2,r2,3
 4002174:	103fe31e 	bne	r2,zero,4002104 <__alt_data_end+0xfc002104>
				spec.qt = tables[i];

				header.component_spec[i] = spec;
			}
			// Write to file.
			tjei_write(state, &header, sizeof(TJEFrameHeader), 1);
 4002178:	e0bfe684 	addi	r2,fp,-102
 400217c:	01c00044 	movi	r7,1
 4002180:	018004c4 	movi	r6,19
 4002184:	100b883a 	mov	r5,r2
 4002188:	e13ffa17 	ldw	r4,-24(fp)
 400218c:	40002bc0 	call	40002bc <tjei_write>
		}

		tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_DC], state->ht_vals[TJEI_LUMA_DC], TJEI_DC, 0);
 4002190:	e0bffa17 	ldw	r2,-24(fp)
 4002194:	10c30117 	ldw	r3,3076(r2)
 4002198:	e0bffa17 	ldw	r2,-24(fp)
 400219c:	10830517 	ldw	r2,3092(r2)
 40021a0:	d8000015 	stw	zero,0(sp)
 40021a4:	000f883a 	mov	r7,zero
 40021a8:	100d883a 	mov	r6,r2
 40021ac:	180b883a 	mov	r5,r3
 40021b0:	e13ffa17 	ldw	r4,-24(fp)
 40021b4:	40004e40 	call	40004e4 <tjei_write_DHT>
		tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_AC], state->ht_vals[TJEI_LUMA_AC], TJEI_AC, 0);
 40021b8:	e0bffa17 	ldw	r2,-24(fp)
 40021bc:	10c30217 	ldw	r3,3080(r2)
 40021c0:	e0bffa17 	ldw	r2,-24(fp)
 40021c4:	10830617 	ldw	r2,3096(r2)
 40021c8:	d8000015 	stw	zero,0(sp)
 40021cc:	01c00044 	movi	r7,1
 40021d0:	100d883a 	mov	r6,r2
 40021d4:	180b883a 	mov	r5,r3
 40021d8:	e13ffa17 	ldw	r4,-24(fp)
 40021dc:	40004e40 	call	40004e4 <tjei_write_DHT>
		tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_DC], state->ht_vals[TJEI_CHROMA_DC], TJEI_DC, 1);
 40021e0:	e0bffa17 	ldw	r2,-24(fp)
 40021e4:	10c30317 	ldw	r3,3084(r2)
 40021e8:	e0bffa17 	ldw	r2,-24(fp)
 40021ec:	11030717 	ldw	r4,3100(r2)
 40021f0:	00800044 	movi	r2,1
 40021f4:	d8800015 	stw	r2,0(sp)
 40021f8:	000f883a 	mov	r7,zero
 40021fc:	200d883a 	mov	r6,r4
 4002200:	180b883a 	mov	r5,r3
 4002204:	e13ffa17 	ldw	r4,-24(fp)
 4002208:	40004e40 	call	40004e4 <tjei_write_DHT>
		tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_AC], state->ht_vals[TJEI_CHROMA_AC], TJEI_AC, 1);
 400220c:	e0bffa17 	ldw	r2,-24(fp)
 4002210:	10c30417 	ldw	r3,3088(r2)
 4002214:	e0bffa17 	ldw	r2,-24(fp)
 4002218:	11030817 	ldw	r4,3104(r2)
 400221c:	00800044 	movi	r2,1
 4002220:	d8800015 	stw	r2,0(sp)
 4002224:	01c00044 	movi	r7,1
 4002228:	200d883a 	mov	r6,r4
 400222c:	180b883a 	mov	r5,r3
 4002230:	e13ffa17 	ldw	r4,-24(fp)
 4002234:	40004e40 	call	40004e4 <tjei_write_DHT>

		// Write start of scan
		{
			TJEScanHeader header;
			header.SOS = tjei_be_word(0xffda);
 4002238:	013ff694 	movui	r4,65498
 400223c:	400026c0 	call	400026c <tjei_be_word>
 4002240:	100b883a 	mov	r5,r2
 4002244:	28bfffcc 	andi	r2,r5,65535
 4002248:	11003fcc 	andi	r4,r2,255
 400224c:	e0bfecc3 	ldbu	r2,-77(fp)
 4002250:	1004703a 	and	r2,r2,zero
 4002254:	1007883a 	mov	r3,r2
 4002258:	2005883a 	mov	r2,r4
 400225c:	1884b03a 	or	r2,r3,r2
 4002260:	e0bfecc5 	stb	r2,-77(fp)
 4002264:	28bfffcc 	andi	r2,r5,65535
 4002268:	1004d23a 	srli	r2,r2,8
 400226c:	113fffcc 	andi	r4,r2,65535
 4002270:	e0bfed03 	ldbu	r2,-76(fp)
 4002274:	1004703a 	and	r2,r2,zero
 4002278:	1007883a 	mov	r3,r2
 400227c:	2005883a 	mov	r2,r4
 4002280:	1884b03a 	or	r2,r3,r2
 4002284:	e0bfed05 	stb	r2,-76(fp)
			header.len = tjei_be_word((uint16_t)(6 + (sizeof(TJEFrameComponentSpec) * 3)));
 4002288:	01000304 	movi	r4,12
 400228c:	400026c0 	call	400026c <tjei_be_word>
 4002290:	100b883a 	mov	r5,r2
 4002294:	28bfffcc 	andi	r2,r5,65535
 4002298:	11003fcc 	andi	r4,r2,255
 400229c:	e0bfed43 	ldbu	r2,-75(fp)
 40022a0:	1004703a 	and	r2,r2,zero
 40022a4:	1007883a 	mov	r3,r2
 40022a8:	2005883a 	mov	r2,r4
 40022ac:	1884b03a 	or	r2,r3,r2
 40022b0:	e0bfed45 	stb	r2,-75(fp)
 40022b4:	28bfffcc 	andi	r2,r5,65535
 40022b8:	1004d23a 	srli	r2,r2,8
 40022bc:	113fffcc 	andi	r4,r2,65535
 40022c0:	e0bfed83 	ldbu	r2,-74(fp)
 40022c4:	1004703a 	and	r2,r2,zero
 40022c8:	1007883a 	mov	r3,r2
 40022cc:	2005883a 	mov	r2,r4
 40022d0:	1884b03a 	or	r2,r3,r2
 40022d4:	e0bfed85 	stb	r2,-74(fp)
			header.num_components = 3;
 40022d8:	008000c4 	movi	r2,3
 40022dc:	e0bfedc5 	stb	r2,-73(fp)

			uint8_t tables[3] = {
 40022e0:	e03ff045 	stb	zero,-63(fp)
 40022e4:	00800444 	movi	r2,17
 40022e8:	e0bff085 	stb	r2,-62(fp)
 40022ec:	00800444 	movi	r2,17
 40022f0:	e0bff0c5 	stb	r2,-61(fp)
				0x00,
				0x11,
				0x11,
			};
			for (int i = 0; i < 3; ++i) {
 40022f4:	e03e8d15 	stw	zero,-1484(fp)
 40022f8:	00001506 	br	4002350 <tjei_encode_main+0x7dc>
				TJEFrameComponentSpec cs;
				// Must be equal to component_id from frame header above.
				cs.component_id = (uint8_t)(i + 1);
 40022fc:	e0be8d17 	ldw	r2,-1484(fp)
 4002300:	10800044 	addi	r2,r2,1
 4002304:	e0bff105 	stb	r2,-60(fp)
				cs.dc_ac = (uint8_t)tables[i];
 4002308:	e0fff044 	addi	r3,fp,-63
 400230c:	e0be8d17 	ldw	r2,-1484(fp)
 4002310:	1885883a 	add	r2,r3,r2
 4002314:	10800003 	ldbu	r2,0(r2)
 4002318:	e0bff145 	stb	r2,-59(fp)

				header.component_spec[i] = cs;
 400231c:	e0be8d17 	ldw	r2,-1484(fp)
 4002320:	10800084 	addi	r2,r2,2
 4002324:	1085883a 	add	r2,r2,r2
 4002328:	e13e8a04 	addi	r4,fp,-1496
 400232c:	2085883a 	add	r2,r4,r2
 4002330:	108162c4 	addi	r2,r2,1419
 4002334:	e0fff103 	ldbu	r3,-60(fp)
 4002338:	10c00045 	stb	r3,1(r2)
 400233c:	e0fff143 	ldbu	r3,-59(fp)
 4002340:	10c00085 	stb	r3,2(r2)
			uint8_t tables[3] = {
				0x00,
				0x11,
				0x11,
			};
			for (int i = 0; i < 3; ++i) {
 4002344:	e0be8d17 	ldw	r2,-1484(fp)
 4002348:	10800044 	addi	r2,r2,1
 400234c:	e0be8d15 	stw	r2,-1484(fp)
 4002350:	e0be8d17 	ldw	r2,-1484(fp)
 4002354:	108000d0 	cmplti	r2,r2,3
 4002358:	103fe81e 	bne	r2,zero,40022fc <__alt_data_end+0xfc0022fc>
				cs.component_id = (uint8_t)(i + 1);
				cs.dc_ac = (uint8_t)tables[i];

				header.component_spec[i] = cs;
			}
			header.first = 0;
 400235c:	e03fef85 	stb	zero,-66(fp)
			header.last = 63;
 4002360:	00800fc4 	movi	r2,63
 4002364:	e0bfefc5 	stb	r2,-65(fp)
			header.ah_al = 0;
 4002368:	e03ff005 	stb	zero,-64(fp)
			tjei_write(state, &header, sizeof(TJEScanHeader), 1);
 400236c:	e0bfecc4 	addi	r2,fp,-77
 4002370:	01c00044 	movi	r7,1
 4002374:	01800384 	movi	r6,14
 4002378:	100b883a 	mov	r5,r2
 400237c:	e13ffa17 	ldw	r4,-24(fp)
 4002380:	40002bc0 	call	40002bc <tjei_write>
		float du_y[64];
		float du_b[64];
		float du_r[64];

		// Set diff to 0.
		int pred_y = 0;
 4002384:	e03fdc15 	stw	zero,-144(fp)
		int pred_b = 0;
 4002388:	e03fdd15 	stw	zero,-140(fp)
		int pred_r = 0;
 400238c:	e03fde15 	stw	zero,-136(fp)

		// Bit stack
		uint32_t bitbuffer = 0;
 4002390:	e03fdf15 	stw	zero,-132(fp)
		uint32_t location = 0;
 4002394:	e03fe015 	stw	zero,-128(fp)


		for (int y = 0; y < height; y += 8) {
 4002398:	e03e8e15 	stw	zero,-1480(fp)
 400239c:	00014d06 	br	40028d4 <tjei_encode_main+0xd60>
			for (int x = 0; x < width; x += 8) {
 40023a0:	e03e8f15 	stw	zero,-1476(fp)
 40023a4:	00014506 	br	40028bc <tjei_encode_main+0xd48>
				// Block loop: ====
				for (int off_y = 0; off_y < 8; ++off_y) {
 40023a8:	e03e9015 	stw	zero,-1472(fp)
 40023ac:	0000fb06 	br	400279c <tjei_encode_main+0xc28>
					for (int off_x = 0; off_x < 8; ++off_x) {
 40023b0:	e03e9115 	stw	zero,-1468(fp)
 40023b4:	0000f306 	br	4002784 <tjei_encode_main+0xc10>
						int block_index = (off_y * 8 + off_x);
 40023b8:	e0be9017 	ldw	r2,-1472(fp)
 40023bc:	100690fa 	slli	r3,r2,3
 40023c0:	e0be9117 	ldw	r2,-1468(fp)
 40023c4:	1885883a 	add	r2,r3,r2
 40023c8:	e0be9515 	stw	r2,-1452(fp)

						int src_index = (((y + off_y) * width) + (x + off_x)) * src_num_components;
 40023cc:	e0fe8e17 	ldw	r3,-1480(fp)
 40023d0:	e0be9017 	ldw	r2,-1472(fp)
 40023d4:	1885883a 	add	r2,r3,r2
 40023d8:	e17ffc17 	ldw	r5,-16(fp)
 40023dc:	1009883a 	mov	r4,r2
 40023e0:	40049b00 	call	40049b0 <__mulsi3>
 40023e4:	1009883a 	mov	r4,r2
 40023e8:	e0fe8f17 	ldw	r3,-1476(fp)
 40023ec:	e0be9117 	ldw	r2,-1468(fp)
 40023f0:	1885883a 	add	r2,r3,r2
 40023f4:	2085883a 	add	r2,r4,r2
 40023f8:	e1400217 	ldw	r5,8(fp)
 40023fc:	1009883a 	mov	r4,r2
 4002400:	40049b00 	call	40049b0 <__mulsi3>
 4002404:	e0be9215 	stw	r2,-1464(fp)

						int col = x + off_x;
 4002408:	e0fe8f17 	ldw	r3,-1476(fp)
 400240c:	e0be9117 	ldw	r2,-1468(fp)
 4002410:	1885883a 	add	r2,r3,r2
 4002414:	e0be9615 	stw	r2,-1448(fp)
						int row = y + off_y;
 4002418:	e0fe8e17 	ldw	r3,-1480(fp)
 400241c:	e0be9017 	ldw	r2,-1472(fp)
 4002420:	1885883a 	add	r2,r3,r2
 4002424:	e0be9715 	stw	r2,-1444(fp)

						if (row >= height) {
 4002428:	e0fe9717 	ldw	r3,-1444(fp)
 400242c:	e0bffd17 	ldw	r2,-12(fp)
 4002430:	18800e16 	blt	r3,r2,400246c <tjei_encode_main+0x8f8>
							src_index -= (width * (row - height + 1)) * src_num_components;
 4002434:	e0fe9717 	ldw	r3,-1444(fp)
 4002438:	e0bffd17 	ldw	r2,-12(fp)
 400243c:	1885c83a 	sub	r2,r3,r2
 4002440:	10800044 	addi	r2,r2,1
 4002444:	e17ffc17 	ldw	r5,-16(fp)
 4002448:	1009883a 	mov	r4,r2
 400244c:	40049b00 	call	40049b0 <__mulsi3>
 4002450:	e1400217 	ldw	r5,8(fp)
 4002454:	1009883a 	mov	r4,r2
 4002458:	40049b00 	call	40049b0 <__mulsi3>
 400245c:	1007883a 	mov	r3,r2
 4002460:	e0be9217 	ldw	r2,-1464(fp)
 4002464:	10c5c83a 	sub	r2,r2,r3
 4002468:	e0be9215 	stw	r2,-1464(fp)
						}
						if (col >= width) {
 400246c:	e0fe9617 	ldw	r3,-1448(fp)
 4002470:	e0bffc17 	ldw	r2,-16(fp)
 4002474:	18800b16 	blt	r3,r2,40024a4 <tjei_encode_main+0x930>
							src_index -= (col - width + 1) * src_num_components;
 4002478:	e0fe9617 	ldw	r3,-1448(fp)
 400247c:	e0bffc17 	ldw	r2,-16(fp)
 4002480:	1885c83a 	sub	r2,r3,r2
 4002484:	10800044 	addi	r2,r2,1
 4002488:	e1400217 	ldw	r5,8(fp)
 400248c:	1009883a 	mov	r4,r2
 4002490:	40049b00 	call	40049b0 <__mulsi3>
 4002494:	1007883a 	mov	r3,r2
 4002498:	e0be9217 	ldw	r2,-1464(fp)
 400249c:	10c5c83a 	sub	r2,r2,r3
 40024a0:	e0be9215 	stw	r2,-1464(fp)
						}
						assert(src_index < width * height * src_num_components);
 40024a4:	e17ffd17 	ldw	r5,-12(fp)
 40024a8:	e13ffc17 	ldw	r4,-16(fp)
 40024ac:	40049b00 	call	40049b0 <__mulsi3>
 40024b0:	e1400217 	ldw	r5,8(fp)
 40024b4:	1009883a 	mov	r4,r2
 40024b8:	40049b00 	call	40049b0 <__mulsi3>
 40024bc:	1007883a 	mov	r3,r2
 40024c0:	e0be9217 	ldw	r2,-1464(fp)
 40024c4:	10c00816 	blt	r2,r3,40024e8 <tjei_encode_main+0x974>
 40024c8:	01c10074 	movhi	r7,1025
 40024cc:	39c74704 	addi	r7,r7,7452
 40024d0:	01810074 	movhi	r6,1025
 40024d4:	31877d04 	addi	r6,r6,7668
 40024d8:	01410384 	movi	r5,1038
 40024dc:	01010074 	movhi	r4,1025
 40024e0:	21071804 	addi	r4,r4,7264
 40024e4:	40089e00 	call	40089e0 <__assert_func>

						uint8_t r = src_data[src_index + 0];
 40024e8:	e0be9217 	ldw	r2,-1464(fp)
 40024ec:	e0fffb17 	ldw	r3,-20(fp)
 40024f0:	1885883a 	add	r2,r3,r2
 40024f4:	10800003 	ldbu	r2,0(r2)
 40024f8:	e0be9805 	stb	r2,-1440(fp)
						uint8_t g = src_data[src_index + 1];
 40024fc:	e0be9217 	ldw	r2,-1464(fp)
 4002500:	10800044 	addi	r2,r2,1
 4002504:	e0fffb17 	ldw	r3,-20(fp)
 4002508:	1885883a 	add	r2,r3,r2
 400250c:	10800003 	ldbu	r2,0(r2)
 4002510:	e0be9845 	stb	r2,-1439(fp)
						uint8_t b = src_data[src_index + 2];
 4002514:	e0be9217 	ldw	r2,-1464(fp)
 4002518:	10800084 	addi	r2,r2,2
 400251c:	e0fffb17 	ldw	r3,-20(fp)
 4002520:	1885883a 	add	r2,r3,r2
 4002524:	10800003 	ldbu	r2,0(r2)
 4002528:	e0be9885 	stb	r2,-1438(fp)

						float luma = 0.299f * r + 0.587f * g + 0.114f * b - 128;
 400252c:	e0be9803 	ldbu	r2,-1440(fp)
 4002530:	1009883a 	mov	r4,r2
 4002534:	4005de80 	call	4005de8 <__floatsisf>
 4002538:	1007883a 	mov	r3,r2
 400253c:	014fa674 	movhi	r5,16025
 4002540:	2945a1c4 	addi	r5,r5,5767
 4002544:	1809883a 	mov	r4,r3
 4002548:	40054640 	call	4005464 <__mulsf3>
 400254c:	1007883a 	mov	r3,r2
 4002550:	1821883a 	mov	r16,r3
 4002554:	e0be9843 	ldbu	r2,-1439(fp)
 4002558:	1009883a 	mov	r4,r2
 400255c:	4005de80 	call	4005de8 <__floatsisf>
 4002560:	1007883a 	mov	r3,r2
 4002564:	014fc5b4 	movhi	r5,16150
 4002568:	29516884 	addi	r5,r5,17826
 400256c:	1809883a 	mov	r4,r3
 4002570:	40054640 	call	4005464 <__mulsf3>
 4002574:	1007883a 	mov	r3,r2
 4002578:	1805883a 	mov	r2,r3
 400257c:	100b883a 	mov	r5,r2
 4002580:	8009883a 	mov	r4,r16
 4002584:	40049d80 	call	40049d8 <__addsf3>
 4002588:	1007883a 	mov	r3,r2
 400258c:	1821883a 	mov	r16,r3
 4002590:	e0be9883 	ldbu	r2,-1438(fp)
 4002594:	1009883a 	mov	r4,r2
 4002598:	4005de80 	call	4005de8 <__floatsisf>
 400259c:	1007883a 	mov	r3,r2
 40025a0:	014f7a74 	movhi	r5,15849
 40025a4:	295e3544 	addi	r5,r5,30933
 40025a8:	1809883a 	mov	r4,r3
 40025ac:	40054640 	call	4005464 <__mulsf3>
 40025b0:	1007883a 	mov	r3,r2
 40025b4:	1805883a 	mov	r2,r3
 40025b8:	100b883a 	mov	r5,r2
 40025bc:	8009883a 	mov	r4,r16
 40025c0:	40049d80 	call	40049d8 <__addsf3>
 40025c4:	1007883a 	mov	r3,r2
 40025c8:	1805883a 	mov	r2,r3
 40025cc:	0150c034 	movhi	r5,17152
 40025d0:	1009883a 	mov	r4,r2
 40025d4:	40058940 	call	4005894 <__subsf3>
 40025d8:	1007883a 	mov	r3,r2
 40025dc:	e0fe9915 	stw	r3,-1436(fp)
						float cb = -0.1687f * r - 0.3313f * g + 0.5f * b;
 40025e0:	e0be9803 	ldbu	r2,-1440(fp)
 40025e4:	1009883a 	mov	r4,r2
 40025e8:	4005de80 	call	4005de8 <__floatsisf>
 40025ec:	1007883a 	mov	r3,r2
 40025f0:	016f8b74 	movhi	r5,48685
 40025f4:	296fec44 	addi	r5,r5,-16463
 40025f8:	1809883a 	mov	r4,r3
 40025fc:	40054640 	call	4005464 <__mulsf3>
 4002600:	1007883a 	mov	r3,r2
 4002604:	1821883a 	mov	r16,r3
 4002608:	e0be9843 	ldbu	r2,-1439(fp)
 400260c:	1009883a 	mov	r4,r2
 4002610:	4005de80 	call	4005de8 <__floatsisf>
 4002614:	1007883a 	mov	r3,r2
 4002618:	014faab4 	movhi	r5,16042
 400261c:	296809c4 	addi	r5,r5,-24537
 4002620:	1809883a 	mov	r4,r3
 4002624:	40054640 	call	4005464 <__mulsf3>
 4002628:	1007883a 	mov	r3,r2
 400262c:	1805883a 	mov	r2,r3
 4002630:	100b883a 	mov	r5,r2
 4002634:	8009883a 	mov	r4,r16
 4002638:	40058940 	call	4005894 <__subsf3>
 400263c:	1007883a 	mov	r3,r2
 4002640:	1821883a 	mov	r16,r3
 4002644:	e0be9883 	ldbu	r2,-1438(fp)
 4002648:	1009883a 	mov	r4,r2
 400264c:	4005de80 	call	4005de8 <__floatsisf>
 4002650:	1007883a 	mov	r3,r2
 4002654:	014fc034 	movhi	r5,16128
 4002658:	1809883a 	mov	r4,r3
 400265c:	40054640 	call	4005464 <__mulsf3>
 4002660:	1007883a 	mov	r3,r2
 4002664:	1805883a 	mov	r2,r3
 4002668:	100b883a 	mov	r5,r2
 400266c:	8009883a 	mov	r4,r16
 4002670:	40049d80 	call	40049d8 <__addsf3>
 4002674:	1007883a 	mov	r3,r2
 4002678:	e0fe9a15 	stw	r3,-1432(fp)
						float cr = 0.5f * r - 0.4187f * g - 0.0813f * b;
 400267c:	e0be9803 	ldbu	r2,-1440(fp)
 4002680:	1009883a 	mov	r4,r2
 4002684:	4005de80 	call	4005de8 <__floatsisf>
 4002688:	1007883a 	mov	r3,r2
 400268c:	014fc034 	movhi	r5,16128
 4002690:	1809883a 	mov	r4,r3
 4002694:	40054640 	call	4005464 <__mulsf3>
 4002698:	1007883a 	mov	r3,r2
 400269c:	1821883a 	mov	r16,r3
 40026a0:	e0be9843 	ldbu	r2,-1439(fp)
 40026a4:	1009883a 	mov	r4,r2
 40026a8:	4005de80 	call	4005de8 <__floatsisf>
 40026ac:	1007883a 	mov	r3,r2
 40026b0:	014fb5b4 	movhi	r5,16086
 40026b4:	2957f644 	addi	r5,r5,24537
 40026b8:	1809883a 	mov	r4,r3
 40026bc:	40054640 	call	4005464 <__mulsf3>
 40026c0:	1007883a 	mov	r3,r2
 40026c4:	1805883a 	mov	r2,r3
 40026c8:	100b883a 	mov	r5,r2
 40026cc:	8009883a 	mov	r4,r16
 40026d0:	40058940 	call	4005894 <__subsf3>
 40026d4:	1007883a 	mov	r3,r2
 40026d8:	1821883a 	mov	r16,r3
 40026dc:	e0be9883 	ldbu	r2,-1438(fp)
 40026e0:	1009883a 	mov	r4,r2
 40026e4:	4005de80 	call	4005de8 <__floatsisf>
 40026e8:	1007883a 	mov	r3,r2
 40026ec:	014f69f4 	movhi	r5,15783
 40026f0:	29602744 	addi	r5,r5,-32611
 40026f4:	1809883a 	mov	r4,r3
 40026f8:	40054640 	call	4005464 <__mulsf3>
 40026fc:	1007883a 	mov	r3,r2
 4002700:	1805883a 	mov	r2,r3
 4002704:	100b883a 	mov	r5,r2
 4002708:	8009883a 	mov	r4,r16
 400270c:	40058940 	call	4005894 <__subsf3>
 4002710:	1007883a 	mov	r3,r2
 4002714:	e0fe9b15 	stw	r3,-1428(fp)

						du_y[block_index] = luma;
 4002718:	e0be9517 	ldw	r2,-1452(fp)
 400271c:	1085883a 	add	r2,r2,r2
 4002720:	1085883a 	add	r2,r2,r2
 4002724:	e0fe8a04 	addi	r3,fp,-1496
 4002728:	1885883a 	add	r2,r3,r2
 400272c:	10809204 	addi	r2,r2,584
 4002730:	e0fe9917 	ldw	r3,-1436(fp)
 4002734:	10c00015 	stw	r3,0(r2)
						du_b[block_index] = cb;
 4002738:	e0be9517 	ldw	r2,-1452(fp)
 400273c:	1085883a 	add	r2,r2,r2
 4002740:	1085883a 	add	r2,r2,r2
 4002744:	e13e8a04 	addi	r4,fp,-1496
 4002748:	2085883a 	add	r2,r4,r2
 400274c:	1080d204 	addi	r2,r2,840
 4002750:	e0fe9a17 	ldw	r3,-1432(fp)
 4002754:	10c00015 	stw	r3,0(r2)
						du_r[block_index] = cr;
 4002758:	e0be9517 	ldw	r2,-1452(fp)
 400275c:	1085883a 	add	r2,r2,r2
 4002760:	1085883a 	add	r2,r2,r2
 4002764:	e0fe8a04 	addi	r3,fp,-1496
 4002768:	1885883a 	add	r2,r3,r2
 400276c:	10811204 	addi	r2,r2,1096
 4002770:	e0fe9b17 	ldw	r3,-1428(fp)
 4002774:	10c00015 	stw	r3,0(r2)

		for (int y = 0; y < height; y += 8) {
			for (int x = 0; x < width; x += 8) {
				// Block loop: ====
				for (int off_y = 0; off_y < 8; ++off_y) {
					for (int off_x = 0; off_x < 8; ++off_x) {
 4002778:	e0be9117 	ldw	r2,-1468(fp)
 400277c:	10800044 	addi	r2,r2,1
 4002780:	e0be9115 	stw	r2,-1468(fp)
 4002784:	e0be9117 	ldw	r2,-1468(fp)
 4002788:	10800210 	cmplti	r2,r2,8
 400278c:	103f0a1e 	bne	r2,zero,40023b8 <__alt_data_end+0xfc0023b8>


		for (int y = 0; y < height; y += 8) {
			for (int x = 0; x < width; x += 8) {
				// Block loop: ====
				for (int off_y = 0; off_y < 8; ++off_y) {
 4002790:	e0be9017 	ldw	r2,-1472(fp)
 4002794:	10800044 	addi	r2,r2,1
 4002798:	e0be9015 	stw	r2,-1472(fp)
 400279c:	e0be9017 	ldw	r2,-1472(fp)
 40027a0:	10800210 	cmplti	r2,r2,8
 40027a4:	103f021e 	bne	r2,zero,40023b0 <__alt_data_end+0xfc0023b0>
#if TJE_USE_FAST_DCT
					pqt.luma,
#else
					state->qt_luma,
#endif
					state->ehuffsize[TJEI_LUMA_DC], state->ehuffcode[TJEI_LUMA_DC],
 40027a8:	e1fffa17 	ldw	r7,-24(fp)
 40027ac:	e0bffa17 	ldw	r2,-24(fp)
 40027b0:	10810104 	addi	r2,r2,1028
					state->ehuffsize[TJEI_LUMA_AC], state->ehuffcode[TJEI_LUMA_AC],
 40027b4:	e0fffa17 	ldw	r3,-24(fp)
 40027b8:	18c04044 	addi	r3,r3,257
 40027bc:	e13ffa17 	ldw	r4,-24(fp)
 40027c0:	21018104 	addi	r4,r4,1540
						du_b[block_index] = cb;
						du_r[block_index] = cr;
					}
				}

				tjei_encode_and_write_MCU(state, du_y,
 40027c4:	e17e9c04 	addi	r5,fp,-1424
 40027c8:	29804004 	addi	r6,r5,256
 40027cc:	e23f1c04 	addi	r8,fp,-912
 40027d0:	e17fe004 	addi	r5,fp,-128
 40027d4:	d9400515 	stw	r5,20(sp)
 40027d8:	e17fdf04 	addi	r5,fp,-132
 40027dc:	d9400415 	stw	r5,16(sp)
 40027e0:	e17fdc04 	addi	r5,fp,-144
 40027e4:	d9400315 	stw	r5,12(sp)
 40027e8:	d9000215 	stw	r4,8(sp)
 40027ec:	d8c00115 	stw	r3,4(sp)
 40027f0:	d8800015 	stw	r2,0(sp)
 40027f4:	400b883a 	mov	r5,r8
 40027f8:	e13ffa17 	ldw	r4,-24(fp)
 40027fc:	40013380 	call	4001338 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
					pqt.chroma,
#else
					state->qt_chroma,
#endif
					state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 4002800:	e0bffa17 	ldw	r2,-24(fp)
 4002804:	11c08084 	addi	r7,r2,514
 4002808:	e0bffa17 	ldw	r2,-24(fp)
 400280c:	10820104 	addi	r2,r2,2052
					state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 4002810:	e0fffa17 	ldw	r3,-24(fp)
 4002814:	18c0c0c4 	addi	r3,r3,771
 4002818:	e13ffa17 	ldw	r4,-24(fp)
 400281c:	21028104 	addi	r4,r4,2564
					state->qt_luma,
#endif
					state->ehuffsize[TJEI_LUMA_DC], state->ehuffcode[TJEI_LUMA_DC],
					state->ehuffsize[TJEI_LUMA_AC], state->ehuffcode[TJEI_LUMA_AC],
					&pred_y, &bitbuffer, &location);
				tjei_encode_and_write_MCU(state, du_b,
 4002820:	e1be9c04 	addi	r6,fp,-1424
 4002824:	e23f5c04 	addi	r8,fp,-656
 4002828:	e17fe004 	addi	r5,fp,-128
 400282c:	d9400515 	stw	r5,20(sp)
 4002830:	e17fdf04 	addi	r5,fp,-132
 4002834:	d9400415 	stw	r5,16(sp)
 4002838:	e17fdd04 	addi	r5,fp,-140
 400283c:	d9400315 	stw	r5,12(sp)
 4002840:	d9000215 	stw	r4,8(sp)
 4002844:	d8c00115 	stw	r3,4(sp)
 4002848:	d8800015 	stw	r2,0(sp)
 400284c:	400b883a 	mov	r5,r8
 4002850:	e13ffa17 	ldw	r4,-24(fp)
 4002854:	40013380 	call	4001338 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
					pqt.chroma,
#else
					state->qt_chroma,
#endif
					state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 4002858:	e0bffa17 	ldw	r2,-24(fp)
 400285c:	11c08084 	addi	r7,r2,514
 4002860:	e0bffa17 	ldw	r2,-24(fp)
 4002864:	10820104 	addi	r2,r2,2052
					state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 4002868:	e0fffa17 	ldw	r3,-24(fp)
 400286c:	18c0c0c4 	addi	r3,r3,771
 4002870:	e13ffa17 	ldw	r4,-24(fp)
 4002874:	21028104 	addi	r4,r4,2564
					state->qt_chroma,
#endif
					state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
					state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
					&pred_b, &bitbuffer, &location);
				tjei_encode_and_write_MCU(state, du_r,
 4002878:	e1be9c04 	addi	r6,fp,-1424
 400287c:	e23f9c04 	addi	r8,fp,-400
 4002880:	e17fe004 	addi	r5,fp,-128
 4002884:	d9400515 	stw	r5,20(sp)
 4002888:	e17fdf04 	addi	r5,fp,-132
 400288c:	d9400415 	stw	r5,16(sp)
 4002890:	e17fde04 	addi	r5,fp,-136
 4002894:	d9400315 	stw	r5,12(sp)
 4002898:	d9000215 	stw	r4,8(sp)
 400289c:	d8c00115 	stw	r3,4(sp)
 40028a0:	d8800015 	stw	r2,0(sp)
 40028a4:	400b883a 	mov	r5,r8
 40028a8:	e13ffa17 	ldw	r4,-24(fp)
 40028ac:	40013380 	call	4001338 <tjei_encode_and_write_MCU>
		uint32_t bitbuffer = 0;
		uint32_t location = 0;


		for (int y = 0; y < height; y += 8) {
			for (int x = 0; x < width; x += 8) {
 40028b0:	e0be8f17 	ldw	r2,-1476(fp)
 40028b4:	10800204 	addi	r2,r2,8
 40028b8:	e0be8f15 	stw	r2,-1476(fp)
 40028bc:	e0fe8f17 	ldw	r3,-1476(fp)
 40028c0:	e0bffc17 	ldw	r2,-16(fp)
 40028c4:	18beb816 	blt	r3,r2,40023a8 <__alt_data_end+0xfc0023a8>
		// Bit stack
		uint32_t bitbuffer = 0;
		uint32_t location = 0;


		for (int y = 0; y < height; y += 8) {
 40028c8:	e0be8e17 	ldw	r2,-1480(fp)
 40028cc:	10800204 	addi	r2,r2,8
 40028d0:	e0be8e15 	stw	r2,-1480(fp)
 40028d4:	e0fe8e17 	ldw	r3,-1480(fp)
 40028d8:	e0bffd17 	ldw	r2,-12(fp)
 40028dc:	18beb016 	blt	r3,r2,40023a0 <__alt_data_end+0xfc0023a0>
			}
		}

		// Finish the image.
		{ // Flush
			if (location > 0 && location < 8) {
 40028e0:	e0bfe017 	ldw	r2,-128(fp)
 40028e4:	10001026 	beq	r2,zero,4002928 <tjei_encode_main+0xdb4>
 40028e8:	e0bfe017 	ldw	r2,-128(fp)
 40028ec:	10800228 	cmpgeui	r2,r2,8
 40028f0:	10000d1e 	bne	r2,zero,4002928 <tjei_encode_main+0xdb4>
				tjei_write_bits(state, &bitbuffer, &location, (uint16_t)(8 - location), 0);
 40028f4:	e0bfe017 	ldw	r2,-128(fp)
 40028f8:	1007883a 	mov	r3,r2
 40028fc:	00800204 	movi	r2,8
 4002900:	10c5c83a 	sub	r2,r2,r3
 4002904:	113fffcc 	andi	r4,r2,65535
 4002908:	e0ffe004 	addi	r3,fp,-128
 400290c:	e0bfdf04 	addi	r2,fp,-132
 4002910:	d8000015 	stw	zero,0(sp)
 4002914:	200f883a 	mov	r7,r4
 4002918:	180d883a 	mov	r6,r3
 400291c:	100b883a 	mov	r5,r2
 4002920:	e13ffa17 	ldw	r4,-24(fp)
 4002924:	40009e00 	call	40009e0 <tjei_write_bits>
			}
		}
		uint16_t EOI = tjei_be_word(0xffd9);
 4002928:	013ff654 	movui	r4,65497
 400292c:	400026c0 	call	400026c <tjei_be_word>
 4002930:	e0bfe10d 	sth	r2,-124(fp)
		tjei_write(state, &EOI, sizeof(uint16_t), 1);
 4002934:	e0bfe104 	addi	r2,fp,-124
 4002938:	01c00044 	movi	r7,1
 400293c:	01800084 	movi	r6,2
 4002940:	100b883a 	mov	r5,r2
 4002944:	e13ffa17 	ldw	r4,-24(fp)
 4002948:	40002bc0 	call	40002bc <tjei_write>

		if (state->output_buffer_count) {
 400294c:	e0bffa17 	ldw	r2,-24(fp)
 4002950:	10832b17 	ldw	r2,3244(r2)
 4002954:	10000c26 	beq	r2,zero,4002988 <tjei_encode_main+0xe14>
			state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 4002958:	e0bffa17 	ldw	r2,-24(fp)
 400295c:	10832a17 	ldw	r2,3240(r2)
 4002960:	e0fffa17 	ldw	r3,-24(fp)
 4002964:	19032917 	ldw	r4,3236(r3)
 4002968:	e0fffa17 	ldw	r3,-24(fp)
 400296c:	19432c04 	addi	r5,r3,3248
 4002970:	e0fffa17 	ldw	r3,-24(fp)
 4002974:	18c32b17 	ldw	r3,3244(r3)
 4002978:	180d883a 	mov	r6,r3
 400297c:	103ee83a 	callr	r2
			state->output_buffer_count = 0;
 4002980:	e0bffa17 	ldw	r2,-24(fp)
 4002984:	10032b15 	stw	zero,3244(r2)
		}

		return 1;
 4002988:	00800044 	movi	r2,1
	}
 400298c:	e6fffe04 	addi	sp,fp,-8
 4002990:	dfc00317 	ldw	ra,12(sp)
 4002994:	df000217 	ldw	fp,8(sp)
 4002998:	dc400117 	ldw	r17,4(sp)
 400299c:	dc000017 	ldw	r16,0(sp)
 40029a0:	dec00404 	addi	sp,sp,16
 40029a4:	f800283a 	ret

040029a8 <tje_encode_with_func>:
		const int quality,
		const int width,
		const int height,
		const int num_components,
		const unsigned char* src_data)
	{
 40029a8:	defbc704 	addi	sp,sp,-4324
 40029ac:	dfc43815 	stw	ra,4320(sp)
 40029b0:	df043715 	stw	fp,4316(sp)
 40029b4:	df043704 	addi	fp,sp,4316
 40029b8:	e13ffc15 	stw	r4,-16(fp)
 40029bc:	e17ffd15 	stw	r5,-12(fp)
 40029c0:	e1bffe15 	stw	r6,-8(fp)
 40029c4:	e1ffff15 	stw	r7,-4(fp)
		if (quality < 1 || quality > 3) {
 40029c8:	e0bffe17 	ldw	r2,-8(fp)
 40029cc:	0080030e 	bge	zero,r2,40029dc <tje_encode_with_func+0x34>
 40029d0:	e0bffe17 	ldw	r2,-8(fp)
 40029d4:	10800110 	cmplti	r2,r2,4
 40029d8:	1000021e 	bne	r2,zero,40029e4 <tje_encode_with_func+0x3c>
			tje_log("[ERROR] -- Valid 'quality' values are 1 (lowest), 2, or 3 (highest)\n");
			return 0;
 40029dc:	0005883a 	mov	r2,zero
 40029e0:	00008106 	br	4002be8 <tje_encode_with_func+0x240>
		}

		TJEState state = { 0 };
 40029e4:	e0bbce04 	addi	r2,fp,-4296
 40029e8:	00c42c04 	movi	r3,4272
 40029ec:	180d883a 	mov	r6,r3
 40029f0:	000b883a 	mov	r5,zero
 40029f4:	1009883a 	mov	r4,r2
 40029f8:	4008c000 	call	4008c00 <memset>

		uint8_t qt_factor = 1;
 40029fc:	00800044 	movi	r2,1
 4002a00:	e0bbca05 	stb	r2,-4312(fp)
		switch (quality) {
 4002a04:	e0bffe17 	ldw	r2,-8(fp)
 4002a08:	10c000a0 	cmpeqi	r3,r2,2
 4002a0c:	1800181e 	bne	r3,zero,4002a70 <tje_encode_with_func+0xc8>
 4002a10:	10c000e0 	cmpeqi	r3,r2,3
 4002a14:	1800031e 	bne	r3,zero,4002a24 <tje_encode_with_func+0x7c>
 4002a18:	10800060 	cmpeqi	r2,r2,1
 4002a1c:	1000161e 	bne	r2,zero,4002a78 <tje_encode_with_func+0xd0>
 4002a20:	00005206 	br	4002b6c <tje_encode_with_func+0x1c4>
		case 3:
			for (int i = 0; i < 64; ++i) {
 4002a24:	e03bcb15 	stw	zero,-4308(fp)
 4002a28:	00000d06 	br	4002a60 <tje_encode_with_func+0xb8>
				state.qt_luma[i] = 1;
 4002a2c:	e0fed704 	addi	r3,fp,-1188
 4002a30:	e0bbcb17 	ldw	r2,-4308(fp)
 4002a34:	1885883a 	add	r2,r3,r2
 4002a38:	00c00044 	movi	r3,1
 4002a3c:	10c00005 	stb	r3,0(r2)
				state.qt_chroma[i] = 1;
 4002a40:	e0fee704 	addi	r3,fp,-1124
 4002a44:	e0bbcb17 	ldw	r2,-4308(fp)
 4002a48:	1885883a 	add	r2,r3,r2
 4002a4c:	00c00044 	movi	r3,1
 4002a50:	10c00005 	stb	r3,0(r2)
		TJEState state = { 0 };

		uint8_t qt_factor = 1;
		switch (quality) {
		case 3:
			for (int i = 0; i < 64; ++i) {
 4002a54:	e0bbcb17 	ldw	r2,-4308(fp)
 4002a58:	10800044 	addi	r2,r2,1
 4002a5c:	e0bbcb15 	stw	r2,-4308(fp)
 4002a60:	e0bbcb17 	ldw	r2,-4308(fp)
 4002a64:	10801010 	cmplti	r2,r2,64
 4002a68:	103ff01e 	bne	r2,zero,4002a2c <__alt_data_end+0xfc002a2c>
				state.qt_luma[i] = 1;
				state.qt_chroma[i] = 1;
			}
			break;
 4002a6c:	00004706 	br	4002b8c <tje_encode_with_func+0x1e4>
		case 2:
			qt_factor = 10;
 4002a70:	00800284 	movi	r2,10
 4002a74:	e0bbca05 	stb	r2,-4312(fp)
			// don't break. fall through.
		case 1:
			for (int i = 0; i < 64; ++i) {
 4002a78:	e03bcc15 	stw	zero,-4304(fp)
 4002a7c:	00003706 	br	4002b5c <tje_encode_with_func+0x1b4>
				state.qt_luma[i] = tjei_default_qt_luma_from_spec[i] / qt_factor;
 4002a80:	00810074 	movhi	r2,1025
 4002a84:	10866c04 	addi	r2,r2,6576
 4002a88:	e0fbcc17 	ldw	r3,-4304(fp)
 4002a8c:	10c5883a 	add	r2,r2,r3
 4002a90:	10800003 	ldbu	r2,0(r2)
 4002a94:	10803fcc 	andi	r2,r2,255
 4002a98:	e0fbca03 	ldbu	r3,-4312(fp)
 4002a9c:	180b883a 	mov	r5,r3
 4002aa0:	1009883a 	mov	r4,r2
 4002aa4:	40048f40 	call	40048f4 <__udivsi3>
 4002aa8:	1009883a 	mov	r4,r2
 4002aac:	e0fed704 	addi	r3,fp,-1188
 4002ab0:	e0bbcc17 	ldw	r2,-4304(fp)
 4002ab4:	1885883a 	add	r2,r3,r2
 4002ab8:	11000005 	stb	r4,0(r2)
				if (state.qt_luma[i] == 0) {
 4002abc:	e0fed704 	addi	r3,fp,-1188
 4002ac0:	e0bbcc17 	ldw	r2,-4304(fp)
 4002ac4:	1885883a 	add	r2,r3,r2
 4002ac8:	10800003 	ldbu	r2,0(r2)
 4002acc:	10803fcc 	andi	r2,r2,255
 4002ad0:	1000051e 	bne	r2,zero,4002ae8 <tje_encode_with_func+0x140>
					state.qt_luma[i] = 1;
 4002ad4:	e0fed704 	addi	r3,fp,-1188
 4002ad8:	e0bbcc17 	ldw	r2,-4304(fp)
 4002adc:	1885883a 	add	r2,r3,r2
 4002ae0:	00c00044 	movi	r3,1
 4002ae4:	10c00005 	stb	r3,0(r2)
				}
				state.qt_chroma[i] = tjei_default_qt_chroma_from_paper[i] / qt_factor;
 4002ae8:	00810074 	movhi	r2,1025
 4002aec:	10867c04 	addi	r2,r2,6640
 4002af0:	e0fbcc17 	ldw	r3,-4304(fp)
 4002af4:	10c5883a 	add	r2,r2,r3
 4002af8:	10800003 	ldbu	r2,0(r2)
 4002afc:	10803fcc 	andi	r2,r2,255
 4002b00:	e0fbca03 	ldbu	r3,-4312(fp)
 4002b04:	180b883a 	mov	r5,r3
 4002b08:	1009883a 	mov	r4,r2
 4002b0c:	40048f40 	call	40048f4 <__udivsi3>
 4002b10:	1009883a 	mov	r4,r2
 4002b14:	e0fee704 	addi	r3,fp,-1124
 4002b18:	e0bbcc17 	ldw	r2,-4304(fp)
 4002b1c:	1885883a 	add	r2,r3,r2
 4002b20:	11000005 	stb	r4,0(r2)
				if (state.qt_chroma[i] == 0) {
 4002b24:	e0fee704 	addi	r3,fp,-1124
 4002b28:	e0bbcc17 	ldw	r2,-4304(fp)
 4002b2c:	1885883a 	add	r2,r3,r2
 4002b30:	10800003 	ldbu	r2,0(r2)
 4002b34:	10803fcc 	andi	r2,r2,255
 4002b38:	1000051e 	bne	r2,zero,4002b50 <tje_encode_with_func+0x1a8>
					state.qt_chroma[i] = 1;
 4002b3c:	e0fee704 	addi	r3,fp,-1124
 4002b40:	e0bbcc17 	ldw	r2,-4304(fp)
 4002b44:	1885883a 	add	r2,r3,r2
 4002b48:	00c00044 	movi	r3,1
 4002b4c:	10c00005 	stb	r3,0(r2)
			break;
		case 2:
			qt_factor = 10;
			// don't break. fall through.
		case 1:
			for (int i = 0; i < 64; ++i) {
 4002b50:	e0bbcc17 	ldw	r2,-4304(fp)
 4002b54:	10800044 	addi	r2,r2,1
 4002b58:	e0bbcc15 	stw	r2,-4304(fp)
 4002b5c:	e0bbcc17 	ldw	r2,-4304(fp)
 4002b60:	10801010 	cmplti	r2,r2,64
 4002b64:	103fc61e 	bne	r2,zero,4002a80 <__alt_data_end+0xfc002a80>
				state.qt_chroma[i] = tjei_default_qt_chroma_from_paper[i] / qt_factor;
				if (state.qt_chroma[i] == 0) {
					state.qt_chroma[i] = 1;
				}
			}
			break;
 4002b68:	00000806 	br	4002b8c <tje_encode_with_func+0x1e4>
		default:
			assert(!"invalid code path");
 4002b6c:	01c10074 	movhi	r7,1025
 4002b70:	39c75304 	addi	r7,r7,7500
 4002b74:	01810074 	movhi	r6,1025
 4002b78:	31878204 	addi	r6,r6,7688
 4002b7c:	01411d84 	movi	r5,1142
 4002b80:	01010074 	movhi	r4,1025
 4002b84:	21071804 	addi	r4,r4,7264
 4002b88:	40089e00 	call	40089e0 <__assert_func>
			break;
		}

		TJEWriteContext wc = { 0 };
 4002b8c:	e03ffa15 	stw	zero,-24(fp)
 4002b90:	e03ffb15 	stw	zero,-20(fp)

		wc.context = context;
 4002b94:	e0bffd17 	ldw	r2,-12(fp)
 4002b98:	e0bffa15 	stw	r2,-24(fp)
		wc.func = func;
 4002b9c:	e0bffc17 	ldw	r2,-16(fp)
 4002ba0:	e0bffb15 	stw	r2,-20(fp)

		state.write_context = wc;
 4002ba4:	e0bffa17 	ldw	r2,-24(fp)
 4002ba8:	e0bef715 	stw	r2,-1060(fp)
 4002bac:	e0bffb17 	ldw	r2,-20(fp)
 4002bb0:	e0bef815 	stw	r2,-1056(fp)


		tjei_huff_expand(&state);
 4002bb4:	e0bbce04 	addi	r2,fp,-4296
 4002bb8:	1009883a 	mov	r4,r2
 4002bbc:	40017f00 	call	40017f0 <tjei_huff_expand>

		int result = tjei_encode_main(&state, src_data, width, height, num_components);
 4002bc0:	e0fbce04 	addi	r3,fp,-4296
 4002bc4:	e0800317 	ldw	r2,12(fp)
 4002bc8:	d8800015 	stw	r2,0(sp)
 4002bcc:	e1c00217 	ldw	r7,8(fp)
 4002bd0:	e1bfff17 	ldw	r6,-4(fp)
 4002bd4:	e1400417 	ldw	r5,16(fp)
 4002bd8:	1809883a 	mov	r4,r3
 4002bdc:	4001b740 	call	4001b74 <tjei_encode_main>
 4002be0:	e0bbcd15 	stw	r2,-4300(fp)

		return result;
 4002be4:	e0bbcd17 	ldw	r2,-4300(fp)
	}
 4002be8:	e037883a 	mov	sp,fp
 4002bec:	dfc00117 	ldw	ra,4(sp)
 4002bf0:	df000017 	ldw	fp,0(sp)
 4002bf4:	dec00204 	addi	sp,sp,8
 4002bf8:	f800283a 	ret

04002bfc <jtag_kiss_send>:
#define JTAG_UART__MASK__RVALID		0x00008000

#define max( a, b ) ( ( a > b) ? a : b )
#define min( a, b ) ( ( a < b) ? a : b )

static void jtag_kiss_send(uint8_t byte){
 4002bfc:	defffe04 	addi	sp,sp,-8
 4002c00:	df000115 	stw	fp,4(sp)
 4002c04:	df000104 	addi	fp,sp,4
 4002c08:	2005883a 	mov	r2,r4
 4002c0c:	e0bfff05 	stb	r2,-4(fp)

         // Wait for room in buffer
         while( ! ( (*JTAG_UART_CONTROL) & 0xffff0000 ) );
 4002c10:	0001883a 	nop
 4002c14:	00820034 	movhi	r2,2048
 4002c18:	10842504 	addi	r2,r2,4244
 4002c1c:	10800017 	ldw	r2,0(r2)
 4002c20:	10bfffec 	andhi	r2,r2,65535
 4002c24:	103ffb26 	beq	r2,zero,4002c14 <__alt_data_end+0xfc002c14>

         // Send byte
         *JTAG_UART_DATA = byte;
 4002c28:	00820034 	movhi	r2,2048
 4002c2c:	10842404 	addi	r2,r2,4240
 4002c30:	e0ffff03 	ldbu	r3,-4(fp)
 4002c34:	10c00015 	stw	r3,0(r2)

}
 4002c38:	0001883a 	nop
 4002c3c:	e037883a 	mov	sp,fp
 4002c40:	df000017 	ldw	fp,0(sp)
 4002c44:	dec00104 	addi	sp,sp,4
 4002c48:	f800283a 	ret

04002c4c <camera_dma_enable>:

uint8_t jpeg_image_buffer[IMAGE_SIZE];

static void camera_dma_enable(bool enable){
 4002c4c:	defffd04 	addi	sp,sp,-12
 4002c50:	df000215 	stw	fp,8(sp)
 4002c54:	df000204 	addi	fp,sp,8
 4002c58:	2005883a 	mov	r2,r4
 4002c5c:	e0bfff05 	stb	r2,-4(fp)

	volatile uint32_t * control = (uint32_t *)(VIDEO_DMA_CONTROLLER_BASE + VIDEO_DMA_CONTROLLER__STATUS_CONTROL_OFFSET);
 4002c60:	00820034 	movhi	r2,2048
 4002c64:	10842304 	addi	r2,r2,4236
 4002c68:	e0bffe15 	stw	r2,-8(fp)
	if(enable){
 4002c6c:	e0bfff03 	ldbu	r2,-4(fp)
 4002c70:	10000626 	beq	r2,zero,4002c8c <camera_dma_enable+0x40>
		*control |= ~VIDEO_DMA_CONTROLLER__CONTROL__MASK__EN;
 4002c74:	e0bffe17 	ldw	r2,-8(fp)
 4002c78:	10800017 	ldw	r2,0(r2)
 4002c7c:	10c00114 	ori	r3,r2,4
 4002c80:	e0bffe17 	ldw	r2,-8(fp)
 4002c84:	10c00015 	stw	r3,0(r2)
	} else {
		*control &= VIDEO_DMA_CONTROLLER__CONTROL__MASK__EN;
	}

}
 4002c88:	00000606 	br	4002ca4 <camera_dma_enable+0x58>

	volatile uint32_t * control = (uint32_t *)(VIDEO_DMA_CONTROLLER_BASE + VIDEO_DMA_CONTROLLER__STATUS_CONTROL_OFFSET);
	if(enable){
		*control |= ~VIDEO_DMA_CONTROLLER__CONTROL__MASK__EN;
	} else {
		*control &= VIDEO_DMA_CONTROLLER__CONTROL__MASK__EN;
 4002c8c:	e0bffe17 	ldw	r2,-8(fp)
 4002c90:	10c00017 	ldw	r3,0(r2)
 4002c94:	00bffec4 	movi	r2,-5
 4002c98:	1886703a 	and	r3,r3,r2
 4002c9c:	e0bffe17 	ldw	r2,-8(fp)
 4002ca0:	10c00015 	stw	r3,0(r2)
	}

}
 4002ca4:	0001883a 	nop
 4002ca8:	e037883a 	mov	sp,fp
 4002cac:	df000017 	ldw	fp,0(sp)
 4002cb0:	dec00104 	addi	sp,sp,4
 4002cb4:	f800283a 	ret

04002cb8 <swap_buffer>:

static volatile uint32_t * swap_buffer(){
 4002cb8:	defffb04 	addi	sp,sp,-20
 4002cbc:	df000415 	stw	fp,16(sp)
 4002cc0:	df000404 	addi	fp,sp,16

	volatile uint32_t * buffer_address = (uint32_t *)(VIDEO_DMA_CONTROLLER_BASE + 	VIDEO_DMA_CONTROLLER__BUFFER_OFFSET);
 4002cc4:	00820034 	movhi	r2,2048
 4002cc8:	10842004 	addi	r2,r2,4224
 4002ccc:	e0bffd15 	stw	r2,-12(fp)
	volatile uint32_t * back_buffer_address = (uint32_t *)(VIDEO_DMA_CONTROLLER_BASE + 	VIDEO_DMA_CONTROLLER__BACK_BUFFER_OFFSET);
 4002cd0:	00820034 	movhi	r2,2048
 4002cd4:	10842104 	addi	r2,r2,4228
 4002cd8:	e0bffe15 	stw	r2,-8(fp)

	volatile uint32_t * status_control = (uint32_t *)(VIDEO_DMA_CONTROLLER_BASE + VIDEO_DMA_CONTROLLER__STATUS_CONTROL_OFFSET);
 4002cdc:	00820034 	movhi	r2,2048
 4002ce0:	10842304 	addi	r2,r2,4236
 4002ce4:	e0bfff15 	stw	r2,-4(fp)

	// instead of disabling DMA trigger buffer swap
	{

		// Setup back buffer register for swap
		if(*buffer_address == (uint32_t) image_buffer_a){
 4002ce8:	e0bffd17 	ldw	r2,-12(fp)
 4002cec:	10800017 	ldw	r2,0(r2)
 4002cf0:	00c18034 	movhi	r3,1536
 4002cf4:	10c0071e 	bne	r2,r3,4002d14 <swap_buffer+0x5c>
			current_image_buffer = image_buffer_a;
 4002cf8:	00818034 	movhi	r2,1536
 4002cfc:	e0bffc15 	stw	r2,-16(fp)
			*back_buffer_address = (uint32_t) image_buffer_b;
 4002d00:	0081c034 	movhi	r2,1792
 4002d04:	1007883a 	mov	r3,r2
 4002d08:	e0bffe17 	ldw	r2,-8(fp)
 4002d0c:	10c00015 	stw	r3,0(r2)
 4002d10:	00000606 	br	4002d2c <swap_buffer+0x74>
		} else {
			current_image_buffer = image_buffer_b;
 4002d14:	0081c034 	movhi	r2,1792
 4002d18:	e0bffc15 	stw	r2,-16(fp)
			*back_buffer_address = (uint32_t) image_buffer_a;
 4002d1c:	00818034 	movhi	r2,1536
 4002d20:	1007883a 	mov	r3,r2
 4002d24:	e0bffe17 	ldw	r2,-8(fp)
 4002d28:	10c00015 	stw	r3,0(r2)
		}

		// Trigger buffer swap
		*buffer_address = 0;
 4002d2c:	e0bffd17 	ldw	r2,-12(fp)
 4002d30:	10000015 	stw	zero,0(r2)

		// Wait for buffer swap
		while(*status_control & VIDEO_DMA_CONTROLLER__STATUS_CONTROL__MASK__SWAP);
 4002d34:	0001883a 	nop
 4002d38:	e0bfff17 	ldw	r2,-4(fp)
 4002d3c:	10800017 	ldw	r2,0(r2)
 4002d40:	1080004c 	andi	r2,r2,1
 4002d44:	103ffc1e 	bne	r2,zero,4002d38 <__alt_data_end+0xfc002d38>

	}

	return current_image_buffer;
 4002d48:	e0bffc17 	ldw	r2,-16(fp)

}
 4002d4c:	e037883a 	mov	sp,fp
 4002d50:	df000017 	ldw	fp,0(sp)
 4002d54:	dec00104 	addi	sp,sp,4
 4002d58:	f800283a 	ret

04002d5c <take_raw_picture_and_send_to_jtag>:


static void  take_raw_picture_and_send_to_jtag(void){
 4002d5c:	defffb04 	addi	sp,sp,-20
 4002d60:	dfc00415 	stw	ra,16(sp)
 4002d64:	df000315 	stw	fp,12(sp)
 4002d68:	df000304 	addi	fp,sp,12

	volatile uint32_t * current_image_buffer = swap_buffer();
 4002d6c:	4002cb80 	call	4002cb8 <swap_buffer>
 4002d70:	e0bffe15 	stw	r2,-8(fp)

	kiss_start(&jtag_kiss);
 4002d74:	010101b4 	movhi	r4,1030
 4002d78:	2102a204 	addi	r4,r4,2696
 4002d7c:	40041bc0 	call	40041bc <kiss_start>

	// Inject packet type
	uint8_t packet_type = KISS_PACKET_OPCODES__RAW_IMAGE;
 4002d80:	00bfe0c4 	movi	r2,-125
 4002d84:	e0bfff05 	stb	r2,-4(fp)
	kiss_send_data(&jtag_kiss, &packet_type, 1);
 4002d88:	e0bfff04 	addi	r2,fp,-4
 4002d8c:	01800044 	movi	r6,1
 4002d90:	100b883a 	mov	r5,r2
 4002d94:	010101b4 	movhi	r4,1030
 4002d98:	2102a204 	addi	r4,r4,2696
 4002d9c:	40042000 	call	4004200 <kiss_send_data>


	uint32_t i;
	for (i = 0; i < IMAGE_SIZE; i++) {
 4002da0:	e03ffd15 	stw	zero,-12(fp)
 4002da4:	00002506 	br	4002e3c <take_raw_picture_and_send_to_jtag+0xe0>

		uint8_t pixel_data[3];

		pixel_data[0] = (current_image_buffer[i] & 0x00FF0000) >> 16;
 4002da8:	e0bffd17 	ldw	r2,-12(fp)
 4002dac:	1085883a 	add	r2,r2,r2
 4002db0:	1085883a 	add	r2,r2,r2
 4002db4:	1007883a 	mov	r3,r2
 4002db8:	e0bffe17 	ldw	r2,-8(fp)
 4002dbc:	10c5883a 	add	r2,r2,r3
 4002dc0:	10800017 	ldw	r2,0(r2)
 4002dc4:	10803fec 	andhi	r2,r2,255
 4002dc8:	1004d43a 	srli	r2,r2,16
 4002dcc:	e0bfff45 	stb	r2,-3(fp)
		pixel_data[1] = (current_image_buffer[i] & 0x0000FF00) >> 8;
 4002dd0:	e0bffd17 	ldw	r2,-12(fp)
 4002dd4:	1085883a 	add	r2,r2,r2
 4002dd8:	1085883a 	add	r2,r2,r2
 4002ddc:	1007883a 	mov	r3,r2
 4002de0:	e0bffe17 	ldw	r2,-8(fp)
 4002de4:	10c5883a 	add	r2,r2,r3
 4002de8:	10800017 	ldw	r2,0(r2)
 4002dec:	10bfc00c 	andi	r2,r2,65280
 4002df0:	1004d23a 	srli	r2,r2,8
 4002df4:	e0bfff85 	stb	r2,-2(fp)
		pixel_data[2] = (current_image_buffer[i] & 0x000000FF) >> 0;
 4002df8:	e0bffd17 	ldw	r2,-12(fp)
 4002dfc:	1085883a 	add	r2,r2,r2
 4002e00:	1085883a 	add	r2,r2,r2
 4002e04:	1007883a 	mov	r3,r2
 4002e08:	e0bffe17 	ldw	r2,-8(fp)
 4002e0c:	10c5883a 	add	r2,r2,r3
 4002e10:	10800017 	ldw	r2,0(r2)
 4002e14:	e0bfffc5 	stb	r2,-1(fp)

		kiss_send_data(&jtag_kiss, pixel_data, 3);
 4002e18:	e0bfff44 	addi	r2,fp,-3
 4002e1c:	018000c4 	movi	r6,3
 4002e20:	100b883a 	mov	r5,r2
 4002e24:	010101b4 	movhi	r4,1030
 4002e28:	2102a204 	addi	r4,r4,2696
 4002e2c:	40042000 	call	4004200 <kiss_send_data>
	uint8_t packet_type = KISS_PACKET_OPCODES__RAW_IMAGE;
	kiss_send_data(&jtag_kiss, &packet_type, 1);


	uint32_t i;
	for (i = 0; i < IMAGE_SIZE; i++) {
 4002e30:	e0bffd17 	ldw	r2,-12(fp)
 4002e34:	10800044 	addi	r2,r2,1
 4002e38:	e0bffd15 	stw	r2,-12(fp)
 4002e3c:	e0fffd17 	ldw	r3,-12(fp)
 4002e40:	00800174 	movhi	r2,5
 4002e44:	10abffc4 	addi	r2,r2,-20481
 4002e48:	10ffd72e 	bgeu	r2,r3,4002da8 <__alt_data_end+0xfc002da8>

		kiss_send_data(&jtag_kiss, pixel_data, 3);

	}

	kiss_end(&jtag_kiss);
 4002e4c:	010101b4 	movhi	r4,1030
 4002e50:	2102a204 	addi	r4,r4,2696
 4002e54:	400432c0 	call	400432c <kiss_end>
}
 4002e58:	0001883a 	nop
 4002e5c:	e037883a 	mov	sp,fp
 4002e60:	dfc00117 	ldw	ra,4(sp)
 4002e64:	df000017 	ldw	fp,0(sp)
 4002e68:	dec00204 	addi	sp,sp,8
 4002e6c:	f800283a 	ret

04002e70 <jpeg_jtag_send>:

static void jpeg_jtag_send(void* context, void* data, int size) {
 4002e70:	defffb04 	addi	sp,sp,-20
 4002e74:	dfc00415 	stw	ra,16(sp)
 4002e78:	df000315 	stw	fp,12(sp)
 4002e7c:	df000304 	addi	fp,sp,12
 4002e80:	e13ffd15 	stw	r4,-12(fp)
 4002e84:	e17ffe15 	stw	r5,-8(fp)
 4002e88:	e1bfff15 	stw	r6,-4(fp)

	kiss_send_data(&jtag_kiss, data, size);
 4002e8c:	e0bfff17 	ldw	r2,-4(fp)
 4002e90:	100d883a 	mov	r6,r2
 4002e94:	e17ffe17 	ldw	r5,-8(fp)
 4002e98:	010101b4 	movhi	r4,1030
 4002e9c:	2102a204 	addi	r4,r4,2696
 4002ea0:	40042000 	call	4004200 <kiss_send_data>

};
 4002ea4:	0001883a 	nop
 4002ea8:	e037883a 	mov	sp,fp
 4002eac:	dfc00117 	ldw	ra,4(sp)
 4002eb0:	df000017 	ldw	fp,0(sp)
 4002eb4:	dec00204 	addi	sp,sp,8
 4002eb8:	f800283a 	ret

04002ebc <take_jpeg_picture_and_send_to_jtag>:

static void take_jpeg_picture_and_send_to_jtag(void) {
 4002ebc:	defff804 	addi	sp,sp,-32
 4002ec0:	dfc00715 	stw	ra,28(sp)
 4002ec4:	df000615 	stw	fp,24(sp)
 4002ec8:	df000604 	addi	fp,sp,24

	volatile uint32_t * current_image_buffer = swap_buffer();
 4002ecc:	4002cb80 	call	4002cb8 <swap_buffer>
 4002ed0:	e0bffe15 	stw	r2,-8(fp)

	// copy image buffer to correct format
	uint32_t i;
	for(i = 0; i < IMAGE_SIZE; i++){
 4002ed4:	e03ffd15 	stw	zero,-12(fp)
 4002ed8:	00003906 	br	4002fc0 <take_jpeg_picture_and_send_to_jtag+0x104>
		jpeg_image_buffer[i*3 + 0] = (current_image_buffer[i] & 0x00FF0000) >> 16;
 4002edc:	e0fffd17 	ldw	r3,-12(fp)
 4002ee0:	1805883a 	mov	r2,r3
 4002ee4:	1085883a 	add	r2,r2,r2
 4002ee8:	10c7883a 	add	r3,r2,r3
 4002eec:	e0bffd17 	ldw	r2,-12(fp)
 4002ef0:	1085883a 	add	r2,r2,r2
 4002ef4:	1085883a 	add	r2,r2,r2
 4002ef8:	1009883a 	mov	r4,r2
 4002efc:	e0bffe17 	ldw	r2,-8(fp)
 4002f00:	1105883a 	add	r2,r2,r4
 4002f04:	10800017 	ldw	r2,0(r2)
 4002f08:	10803fec 	andhi	r2,r2,255
 4002f0c:	1004d43a 	srli	r2,r2,16
 4002f10:	1009883a 	mov	r4,r2
 4002f14:	00810074 	movhi	r2,1025
 4002f18:	1096a204 	addi	r2,r2,23176
 4002f1c:	10c5883a 	add	r2,r2,r3
 4002f20:	11000005 	stb	r4,0(r2)
		jpeg_image_buffer[i*3 + 1] = (current_image_buffer[i] & 0x000000FF) >> 0;
 4002f24:	e0fffd17 	ldw	r3,-12(fp)
 4002f28:	1805883a 	mov	r2,r3
 4002f2c:	1085883a 	add	r2,r2,r2
 4002f30:	10c5883a 	add	r2,r2,r3
 4002f34:	10c00044 	addi	r3,r2,1
 4002f38:	e0bffd17 	ldw	r2,-12(fp)
 4002f3c:	1085883a 	add	r2,r2,r2
 4002f40:	1085883a 	add	r2,r2,r2
 4002f44:	1009883a 	mov	r4,r2
 4002f48:	e0bffe17 	ldw	r2,-8(fp)
 4002f4c:	1105883a 	add	r2,r2,r4
 4002f50:	10800017 	ldw	r2,0(r2)
 4002f54:	1009883a 	mov	r4,r2
 4002f58:	00810074 	movhi	r2,1025
 4002f5c:	1096a204 	addi	r2,r2,23176
 4002f60:	10c5883a 	add	r2,r2,r3
 4002f64:	11000005 	stb	r4,0(r2)
		jpeg_image_buffer[i*3 + 2] = (current_image_buffer[i] & 0x0000FF00) >> 8;
 4002f68:	e0fffd17 	ldw	r3,-12(fp)
 4002f6c:	1805883a 	mov	r2,r3
 4002f70:	1085883a 	add	r2,r2,r2
 4002f74:	10c5883a 	add	r2,r2,r3
 4002f78:	10c00084 	addi	r3,r2,2
 4002f7c:	e0bffd17 	ldw	r2,-12(fp)
 4002f80:	1085883a 	add	r2,r2,r2
 4002f84:	1085883a 	add	r2,r2,r2
 4002f88:	1009883a 	mov	r4,r2
 4002f8c:	e0bffe17 	ldw	r2,-8(fp)
 4002f90:	1105883a 	add	r2,r2,r4
 4002f94:	10800017 	ldw	r2,0(r2)
 4002f98:	10bfc00c 	andi	r2,r2,65280
 4002f9c:	1004d23a 	srli	r2,r2,8
 4002fa0:	1009883a 	mov	r4,r2
 4002fa4:	00810074 	movhi	r2,1025
 4002fa8:	1096a204 	addi	r2,r2,23176
 4002fac:	10c5883a 	add	r2,r2,r3
 4002fb0:	11000005 	stb	r4,0(r2)

	volatile uint32_t * current_image_buffer = swap_buffer();

	// copy image buffer to correct format
	uint32_t i;
	for(i = 0; i < IMAGE_SIZE; i++){
 4002fb4:	e0bffd17 	ldw	r2,-12(fp)
 4002fb8:	10800044 	addi	r2,r2,1
 4002fbc:	e0bffd15 	stw	r2,-12(fp)
 4002fc0:	e0fffd17 	ldw	r3,-12(fp)
 4002fc4:	00800174 	movhi	r2,5
 4002fc8:	10abffc4 	addi	r2,r2,-20481
 4002fcc:	10ffc32e 	bgeu	r2,r3,4002edc <__alt_data_end+0xfc002edc>
		jpeg_image_buffer[i*3 + 0] = (current_image_buffer[i] & 0x00FF0000) >> 16;
		jpeg_image_buffer[i*3 + 1] = (current_image_buffer[i] & 0x000000FF) >> 0;
		jpeg_image_buffer[i*3 + 2] = (current_image_buffer[i] & 0x0000FF00) >> 8;
	}

	kiss_start(&jtag_kiss);
 4002fd0:	010101b4 	movhi	r4,1030
 4002fd4:	2102a204 	addi	r4,r4,2696
 4002fd8:	40041bc0 	call	40041bc <kiss_start>

	// Inject packet type
	uint8_t packet_type = KISS_PACKET_OPCODES__JPEG_IMAGE;
 4002fdc:	00bfe084 	movi	r2,-126
 4002fe0:	e0bfff05 	stb	r2,-4(fp)
	kiss_send_data(&jtag_kiss, &packet_type, 1);
 4002fe4:	e0bfff04 	addi	r2,fp,-4
 4002fe8:	01800044 	movi	r6,1
 4002fec:	100b883a 	mov	r5,r2
 4002ff0:	010101b4 	movhi	r4,1030
 4002ff4:	2102a204 	addi	r4,r4,2696
 4002ff8:	40042000 	call	4004200 <kiss_send_data>

	// Convert image to JPEG and send over JTAG
	tje_encode_with_func(
 4002ffc:	00810074 	movhi	r2,1025
 4003000:	1096a204 	addi	r2,r2,23176
 4003004:	d8800215 	stw	r2,8(sp)
 4003008:	008000c4 	movi	r2,3
 400300c:	d8800115 	stw	r2,4(sp)
 4003010:	00807804 	movi	r2,480
 4003014:	d8800015 	stw	r2,0(sp)
 4003018:	01c0a004 	movi	r7,640
 400301c:	01800044 	movi	r6,1
 4003020:	000b883a 	mov	r5,zero
 4003024:	01010034 	movhi	r4,1024
 4003028:	210b9c04 	addi	r4,r4,11888
 400302c:	40029a80 	call	40029a8 <tje_encode_with_func>
		IMAGE_HEIGHT,
		IMAGE_CHANNELS,
		jpeg_image_buffer // TODO select image buffer based on above swap
	);

	kiss_end(&jtag_kiss);
 4003030:	010101b4 	movhi	r4,1030
 4003034:	2102a204 	addi	r4,r4,2696
 4003038:	400432c0 	call	400432c <kiss_end>

}
 400303c:	0001883a 	nop
 4003040:	e037883a 	mov	sp,fp
 4003044:	dfc00117 	ldw	ra,4(sp)
 4003048:	df000017 	ldw	fp,0(sp)
 400304c:	dec00204 	addi	sp,sp,8
 4003050:	f800283a 	ret

04003054 <read_uptime>:
/**
 * Gets system uptime in ms
 *
 * @return uptime in ms
 */
static uint32_t read_uptime(void){
 4003054:	deffff04 	addi	sp,sp,-4
 4003058:	df000015 	stw	fp,0(sp)
 400305c:	d839883a 	mov	fp,sp

	return IORD_ALTERA_AVALON_PIO_DATA(UPTIME_BASE);
 4003060:	00820034 	movhi	r2,2048
 4003064:	10840004 	addi	r2,r2,4096
 4003068:	10800037 	ldwio	r2,0(r2)

}
 400306c:	e037883a 	mov	sp,fp
 4003070:	df000017 	ldw	fp,0(sp)
 4003074:	dec00104 	addi	sp,sp,4
 4003078:	f800283a 	ret

0400307c <read_line_detect>:
 *************************************************/

PID_t drive_pid;
PID_t yaw_pid;

static uint32_t read_line_detect(void){
 400307c:	deffff04 	addi	sp,sp,-4
 4003080:	df000015 	stw	fp,0(sp)
 4003084:	d839883a 	mov	fp,sp

	return IORD_ALTERA_AVALON_PIO_DATA(LINE_DETECT_BASE);
 4003088:	00820034 	movhi	r2,2048
 400308c:	10842804 	addi	r2,r2,4256
 4003090:	10800037 	ldwio	r2,0(r2)

}
 4003094:	e037883a 	mov	sp,fp
 4003098:	df000017 	ldw	fp,0(sp)
 400309c:	dec00104 	addi	sp,sp,4
 40030a0:	f800283a 	ret

040030a4 <read_encoder_left>:
/**
 * Reads the left encoder ticks
 *
 * @return left encoder ticks
 */
static int32_t read_encoder_left(void){
 40030a4:	deffff04 	addi	sp,sp,-4
 40030a8:	df000015 	stw	fp,0(sp)
 40030ac:	d839883a 	mov	fp,sp

	return IORD_ALTERA_AVALON_PIO_DATA(ENCODER_LEFT_BASE);
 40030b0:	00820034 	movhi	r2,2048
 40030b4:	10840c04 	addi	r2,r2,4144
 40030b8:	10800037 	ldwio	r2,0(r2)

}
 40030bc:	e037883a 	mov	sp,fp
 40030c0:	df000017 	ldw	fp,0(sp)
 40030c4:	dec00104 	addi	sp,sp,4
 40030c8:	f800283a 	ret

040030cc <read_encoder_right>:
/**
 * Reads the right encoder ticks
 *
 * @return right encoder ticks
 */
static int32_t read_encoder_right(void){
 40030cc:	deffff04 	addi	sp,sp,-4
 40030d0:	df000015 	stw	fp,0(sp)
 40030d4:	d839883a 	mov	fp,sp

	return IORD_ALTERA_AVALON_PIO_DATA(ENCODER_RIGHT_BASE);
 40030d8:	00820034 	movhi	r2,2048
 40030dc:	10841004 	addi	r2,r2,4160
 40030e0:	10800037 	ldwio	r2,0(r2)

}
 40030e4:	e037883a 	mov	sp,fp
 40030e8:	df000017 	ldw	fp,0(sp)
 40030ec:	dec00104 	addi	sp,sp,4
 40030f0:	f800283a 	ret

040030f4 <set_motors>:
 * Sets the motors forward/reverse and speed reference using a -255 to 255 pwm output for each motor
 *
 * @param speed_left The desired PWM control signal for the left motor
 * @param speed_left The desired PWM control signal for the right motor
 */
static void set_motors(int16_t speed_left, int16_t speed_right){
 40030f4:	defffb04 	addi	sp,sp,-20
 40030f8:	df000415 	stw	fp,16(sp)
 40030fc:	df000404 	addi	fp,sp,16
 4003100:	2007883a 	mov	r3,r4
 4003104:	2805883a 	mov	r2,r5
 4003108:	e0fffe0d 	sth	r3,-8(fp)
 400310c:	e0bfff0d 	sth	r2,-4(fp)

	uint32_t motor_direction = 0;
 4003110:	e03ffc15 	stw	zero,-16(fp)

	if(speed_left == 0){               // Stop left motor if input 0
 4003114:	e0bffe0f 	ldh	r2,-8(fp)
 4003118:	10000c26 	beq	r2,zero,400314c <set_motors+0x58>
		motor_direction |= 0b00;
	} else if(speed_left < 0){
 400311c:	e0bffe0f 	ldh	r2,-8(fp)
 4003120:	1000070e 	bge	r2,zero,4003140 <set_motors+0x4c>
		motor_direction |= 0b01;
 4003124:	e0bffc17 	ldw	r2,-16(fp)
 4003128:	10800054 	ori	r2,r2,1
 400312c:	e0bffc15 	stw	r2,-16(fp)
		speed_left *= -1;
 4003130:	e0bffe0b 	ldhu	r2,-8(fp)
 4003134:	0085c83a 	sub	r2,zero,r2
 4003138:	e0bffe0d 	sth	r2,-8(fp)
 400313c:	00000306 	br	400314c <set_motors+0x58>
	} else {
		motor_direction |= 0b10;
 4003140:	e0bffc17 	ldw	r2,-16(fp)
 4003144:	10800094 	ori	r2,r2,2
 4003148:	e0bffc15 	stw	r2,-16(fp)
	}

	if(speed_right == 0){              // Stop right motor if input 0
 400314c:	e0bfff0f 	ldh	r2,-4(fp)
 4003150:	10000c26 	beq	r2,zero,4003184 <set_motors+0x90>
		motor_direction |= 0b0000;
	} else if(speed_right < 0){
 4003154:	e0bfff0f 	ldh	r2,-4(fp)
 4003158:	1000070e 	bge	r2,zero,4003178 <set_motors+0x84>
		motor_direction |= 0b0100;
 400315c:	e0bffc17 	ldw	r2,-16(fp)
 4003160:	10800114 	ori	r2,r2,4
 4003164:	e0bffc15 	stw	r2,-16(fp)
		speed_right *= -1;
 4003168:	e0bfff0b 	ldhu	r2,-4(fp)
 400316c:	0085c83a 	sub	r2,zero,r2
 4003170:	e0bfff0d 	sth	r2,-4(fp)
 4003174:	00000306 	br	4003184 <set_motors+0x90>
	} else {
		motor_direction |= 0b1000;
 4003178:	e0bffc17 	ldw	r2,-16(fp)
 400317c:	10800214 	ori	r2,r2,8
 4003180:	e0bffc15 	stw	r2,-16(fp)
	}

	// Set motor directions
	IOWR_ALTERA_AVALON_PIO_DATA(MOTOR_DIRECTION_BASE, motor_direction);
 4003184:	e0fffc17 	ldw	r3,-16(fp)
 4003188:	00820034 	movhi	r2,2048
 400318c:	10840804 	addi	r2,r2,4128
 4003190:	10c00035 	stwio	r3,0(r2)

	// Set the PWM values
	volatile uint32_t pwm_command = ( ((uint32_t)speed_right) << 8) | ((uint32_t)speed_left);
 4003194:	e0bfff0f 	ldh	r2,-4(fp)
 4003198:	1006923a 	slli	r3,r2,8
 400319c:	e0bffe0f 	ldh	r2,-8(fp)
 40031a0:	1884b03a 	or	r2,r3,r2
 40031a4:	e0bffd15 	stw	r2,-12(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(PWM_BASE, pwm_command);
 40031a8:	e0bffd17 	ldw	r2,-12(fp)
 40031ac:	1007883a 	mov	r3,r2
 40031b0:	00820034 	movhi	r2,2048
 40031b4:	10841404 	addi	r2,r2,4176
 40031b8:	10c00035 	stwio	r3,0(r2)

}
 40031bc:	0001883a 	nop
 40031c0:	e037883a 	mov	sp,fp
 40031c4:	df000017 	ldw	fp,0(sp)
 40031c8:	dec00104 	addi	sp,sp,4
 40031cc:	f800283a 	ret

040031d0 <scale_output>:
/**
 * Scales the PWM value from max scale ot match the maximum possible motor speed
 *
 * @param output The desired PWM control signal for the motor before scaling
 */
double scale_output(double output){
 40031d0:	defffc04 	addi	sp,sp,-16
 40031d4:	dfc00315 	stw	ra,12(sp)
 40031d8:	df000215 	stw	fp,8(sp)
 40031dc:	df000204 	addi	fp,sp,8
 40031e0:	e13ffe15 	stw	r4,-8(fp)
 40031e4:	e17fff15 	stw	r5,-4(fp)

  return output * (maxPWM / 255.0);
 40031e8:	00bff704 	movi	r2,-36
 40031ec:	10803fcc 	andi	r2,r2,255
 40031f0:	1009883a 	mov	r4,r2
 40031f4:	40085400 	call	4008540 <__floatsidf>
 40031f8:	1011883a 	mov	r8,r2
 40031fc:	1813883a 	mov	r9,r3
 4003200:	000d883a 	mov	r6,zero
 4003204:	01d01c34 	movhi	r7,16496
 4003208:	39f80004 	addi	r7,r7,-8192
 400320c:	4009883a 	mov	r4,r8
 4003210:	480b883a 	mov	r5,r9
 4003214:	40067b80 	call	40067b8 <__divdf3>
 4003218:	1009883a 	mov	r4,r2
 400321c:	180b883a 	mov	r5,r3
 4003220:	2005883a 	mov	r2,r4
 4003224:	2807883a 	mov	r3,r5
 4003228:	e1bffe17 	ldw	r6,-8(fp)
 400322c:	e1ffff17 	ldw	r7,-4(fp)
 4003230:	1009883a 	mov	r4,r2
 4003234:	180b883a 	mov	r5,r3
 4003238:	40073580 	call	4007358 <__muldf3>
 400323c:	100f883a 	mov	r7,r2
 4003240:	1811883a 	mov	r8,r3
 4003244:	380b883a 	mov	r5,r7
 4003248:	400d883a 	mov	r6,r8
 400324c:	2807883a 	mov	r3,r5
 4003250:	3009883a 	mov	r4,r6

}
 4003254:	1805883a 	mov	r2,r3
 4003258:	2007883a 	mov	r3,r4
 400325c:	e037883a 	mov	sp,fp
 4003260:	dfc00117 	ldw	ra,4(sp)
 4003264:	df000017 	ldw	fp,0(sp)
 4003268:	dec00204 	addi	sp,sp,8
 400326c:	f800283a 	ret

04003270 <normalize_output>:
 * the zone where the motor jumps, opting for a higher minimum speed before
 * cutoff
 *
 * @param output The desired PWM control signal for the motor before correction
 */
int normalize_output(double output){
 4003270:	defffb04 	addi	sp,sp,-20
 4003274:	dfc00415 	stw	ra,16(sp)
 4003278:	df000315 	stw	fp,12(sp)
 400327c:	dc000215 	stw	r16,8(sp)
 4003280:	df000304 	addi	fp,sp,12
 4003284:	e13ffd15 	stw	r4,-12(fp)
 4003288:	e17ffe15 	stw	r5,-8(fp)

  output = max(min(output, 255.0), -255.0);
 400328c:	000d883a 	mov	r6,zero
 4003290:	01d01c34 	movhi	r7,16496
 4003294:	39f80004 	addi	r7,r7,-8192
 4003298:	e13ffd17 	ldw	r4,-12(fp)
 400329c:	e17ffe17 	ldw	r5,-8(fp)
 40032a0:	40072640 	call	4007264 <__ledf2>
 40032a4:	10000a0e 	bge	r2,zero,40032d0 <normalize_output+0x60>
 40032a8:	04000044 	movi	r16,1
 40032ac:	000d883a 	mov	r6,zero
 40032b0:	01f01c34 	movhi	r7,49264
 40032b4:	39f80004 	addi	r7,r7,-8192
 40032b8:	e13ffd17 	ldw	r4,-12(fp)
 40032bc:	e17ffe17 	ldw	r5,-8(fp)
 40032c0:	40071880 	call	4007188 <__gedf2>
 40032c4:	00800316 	blt	zero,r2,40032d4 <normalize_output+0x64>
 40032c8:	0021883a 	mov	r16,zero
 40032cc:	00000106 	br	40032d4 <normalize_output+0x64>
 40032d0:	04000044 	movi	r16,1
 40032d4:	80803fcc 	andi	r2,r16,255
 40032d8:	10000e26 	beq	r2,zero,4003314 <normalize_output+0xa4>
 40032dc:	000d883a 	mov	r6,zero
 40032e0:	01d01c34 	movhi	r7,16496
 40032e4:	39f80004 	addi	r7,r7,-8192
 40032e8:	e13ffd17 	ldw	r4,-12(fp)
 40032ec:	e17ffe17 	ldw	r5,-8(fp)
 40032f0:	40072640 	call	4007264 <__ledf2>
 40032f4:	1000030e 	bge	r2,zero,4003304 <normalize_output+0x94>
 40032f8:	e0bffd17 	ldw	r2,-12(fp)
 40032fc:	e0fffe17 	ldw	r3,-8(fp)
 4003300:	00000706 	br	4003320 <normalize_output+0xb0>
 4003304:	0005883a 	mov	r2,zero
 4003308:	00d01c34 	movhi	r3,16496
 400330c:	18f80004 	addi	r3,r3,-8192
 4003310:	00000306 	br	4003320 <normalize_output+0xb0>
 4003314:	0005883a 	mov	r2,zero
 4003318:	00f01c34 	movhi	r3,49264
 400331c:	18f80004 	addi	r3,r3,-8192
 4003320:	e0bffd15 	stw	r2,-12(fp)
 4003324:	e0fffe15 	stw	r3,-8(fp)

  if( output < minimum_zero && output > -1 * minimum_zero){
 4003328:	00800044 	movi	r2,1
 400332c:	10803fcc 	andi	r2,r2,255
 4003330:	1009883a 	mov	r4,r2
 4003334:	40085400 	call	4008540 <__floatsidf>
 4003338:	1011883a 	mov	r8,r2
 400333c:	1813883a 	mov	r9,r3
 4003340:	e1bffd17 	ldw	r6,-12(fp)
 4003344:	e1fffe17 	ldw	r7,-8(fp)
 4003348:	4009883a 	mov	r4,r8
 400334c:	480b883a 	mov	r5,r9
 4003350:	40071880 	call	4007188 <__gedf2>
 4003354:	0080100e 	bge	zero,r2,4003398 <normalize_output+0x128>
 4003358:	00800044 	movi	r2,1
 400335c:	10803fcc 	andi	r2,r2,255
 4003360:	0085c83a 	sub	r2,zero,r2
 4003364:	1009883a 	mov	r4,r2
 4003368:	40085400 	call	4008540 <__floatsidf>
 400336c:	1011883a 	mov	r8,r2
 4003370:	1813883a 	mov	r9,r3
 4003374:	e1bffd17 	ldw	r6,-12(fp)
 4003378:	e1fffe17 	ldw	r7,-8(fp)
 400337c:	4009883a 	mov	r4,r8
 4003380:	480b883a 	mov	r5,r9
 4003384:	40072640 	call	4007264 <__ledf2>
 4003388:	1000030e 	bge	r2,zero,4003398 <normalize_output+0x128>

    output = 0;
 400338c:	e03ffd15 	stw	zero,-12(fp)
 4003390:	e03ffe15 	stw	zero,-8(fp)
 4003394:	00003106 	br	400345c <normalize_output+0x1ec>

  } else if( output < minimum_stable_pwm && output > -1 * minimum_stable_pwm ){
 4003398:	00800f04 	movi	r2,60
 400339c:	10803fcc 	andi	r2,r2,255
 40033a0:	1009883a 	mov	r4,r2
 40033a4:	40085400 	call	4008540 <__floatsidf>
 40033a8:	1011883a 	mov	r8,r2
 40033ac:	1813883a 	mov	r9,r3
 40033b0:	e1bffd17 	ldw	r6,-12(fp)
 40033b4:	e1fffe17 	ldw	r7,-8(fp)
 40033b8:	4009883a 	mov	r4,r8
 40033bc:	480b883a 	mov	r5,r9
 40033c0:	40071880 	call	4007188 <__gedf2>
 40033c4:	0080250e 	bge	zero,r2,400345c <normalize_output+0x1ec>
 40033c8:	00800f04 	movi	r2,60
 40033cc:	10803fcc 	andi	r2,r2,255
 40033d0:	0085c83a 	sub	r2,zero,r2
 40033d4:	1009883a 	mov	r4,r2
 40033d8:	40085400 	call	4008540 <__floatsidf>
 40033dc:	1011883a 	mov	r8,r2
 40033e0:	1813883a 	mov	r9,r3
 40033e4:	e1bffd17 	ldw	r6,-12(fp)
 40033e8:	e1fffe17 	ldw	r7,-8(fp)
 40033ec:	4009883a 	mov	r4,r8
 40033f0:	480b883a 	mov	r5,r9
 40033f4:	40072640 	call	4007264 <__ledf2>
 40033f8:	1000180e 	bge	r2,zero,400345c <normalize_output+0x1ec>

    if(output > 0){
 40033fc:	000d883a 	mov	r6,zero
 4003400:	000f883a 	mov	r7,zero
 4003404:	e13ffd17 	ldw	r4,-12(fp)
 4003408:	e17ffe17 	ldw	r5,-8(fp)
 400340c:	40071880 	call	4007188 <__gedf2>
 4003410:	0080090e 	bge	zero,r2,4003438 <normalize_output+0x1c8>
      output = minimum_stable_pwm;
 4003414:	00800f04 	movi	r2,60
 4003418:	10803fcc 	andi	r2,r2,255
 400341c:	1009883a 	mov	r4,r2
 4003420:	400861c0 	call	400861c <__floatunsidf>
 4003424:	1009883a 	mov	r4,r2
 4003428:	180b883a 	mov	r5,r3
 400342c:	e13ffd15 	stw	r4,-12(fp)
 4003430:	e17ffe15 	stw	r5,-8(fp)
 4003434:	00000906 	br	400345c <normalize_output+0x1ec>
    } else {
      output = -1 * minimum_stable_pwm;
 4003438:	00800f04 	movi	r2,60
 400343c:	10803fcc 	andi	r2,r2,255
 4003440:	0085c83a 	sub	r2,zero,r2
 4003444:	1009883a 	mov	r4,r2
 4003448:	40085400 	call	4008540 <__floatsidf>
 400344c:	1009883a 	mov	r4,r2
 4003450:	180b883a 	mov	r5,r3
 4003454:	e13ffd15 	stw	r4,-12(fp)
 4003458:	e17ffe15 	stw	r5,-8(fp)
    }

  }

  return output;
 400345c:	e13ffd17 	ldw	r4,-12(fp)
 4003460:	e17ffe17 	ldw	r5,-8(fp)
 4003464:	40084c00 	call	40084c0 <__fixdfsi>

}
 4003468:	e6ffff04 	addi	sp,fp,-4
 400346c:	dfc00217 	ldw	ra,8(sp)
 4003470:	df000117 	ldw	fp,4(sp)
 4003474:	dc000017 	ldw	r16,0(sp)
 4003478:	dec00304 	addi	sp,sp,12
 400347c:	f800283a 	ret

04003480 <motor_init>:

// Init motor pin states
static void motor_init(void){
 4003480:	defffe04 	addi	sp,sp,-8
 4003484:	dfc00115 	stw	ra,4(sp)
 4003488:	df000015 	stw	fp,0(sp)
 400348c:	d839883a 	mov	fp,sp
	// Default state to motors not enabled
	//digitalWrite(pinCW_Left, LOW);   // stop clockwise
	//digitalWrite(pinCC_Left, LOW);   // stop counter-clockwise

	// Stop motors
	set_motors(0, 0);
 4003490:	000b883a 	mov	r5,zero
 4003494:	0009883a 	mov	r4,zero
 4003498:	40030f40 	call	40030f4 <set_motors>
	* when the drive PID is at full output.
	*/

	// Setup the Drive PID

	drive_pid.kp   = 15;
 400349c:	008101b4 	movhi	r2,1030
 40034a0:	1082ca04 	addi	r2,r2,2856
 40034a4:	00d05c34 	movhi	r3,16752
 40034a8:	10c00315 	stw	r3,12(r2)
	drive_pid.ki   = 0;
 40034ac:	008101b4 	movhi	r2,1030
 40034b0:	1082ca04 	addi	r2,r2,2856
 40034b4:	10000415 	stw	zero,16(r2)
	drive_pid.kd   = 2;
 40034b8:	008101b4 	movhi	r2,1030
 40034bc:	1082ca04 	addi	r2,r2,2856
 40034c0:	00d00034 	movhi	r3,16384
 40034c4:	10c00515 	stw	r3,20(r2)
	drive_pid.max  =  120;					// Limit range to -128 to 128
 40034c8:	008101b4 	movhi	r2,1030
 40034cc:	1082ca04 	addi	r2,r2,2856
 40034d0:	00d0bc34 	movhi	r3,17136
 40034d4:	10c00715 	stw	r3,28(r2)
	drive_pid.min  = -120;
 40034d8:	008101b4 	movhi	r2,1030
 40034dc:	1082ca04 	addi	r2,r2,2856
 40034e0:	00f0bc34 	movhi	r3,49904
 40034e4:	10c00815 	stw	r3,32(r2)
	drive_pid.mode = FORWARD;
 40034e8:	008101b4 	movhi	r2,1030
 40034ec:	1082ca04 	addi	r2,r2,2856
 40034f0:	10000915 	stw	zero,36(r2)
	//drive_pid.SetSampleTime(20);          // 50 Hz update rate

	// Setup the Yaw PID
	yaw_pid.kp   = 20;
 40034f4:	008101b4 	movhi	r2,1030
 40034f8:	1082c004 	addi	r2,r2,2816
 40034fc:	00d06834 	movhi	r3,16800
 4003500:	10c00315 	stw	r3,12(r2)
	yaw_pid.ki   = 0;
 4003504:	008101b4 	movhi	r2,1030
 4003508:	1082c004 	addi	r2,r2,2816
 400350c:	10000415 	stw	zero,16(r2)
	yaw_pid.kd   = 2;
 4003510:	008101b4 	movhi	r2,1030
 4003514:	1082c004 	addi	r2,r2,2816
 4003518:	00d00034 	movhi	r3,16384
 400351c:	10c00515 	stw	r3,20(r2)
	yaw_pid.max  =  140;
 4003520:	008101b4 	movhi	r2,1030
 4003524:	1082c004 	addi	r2,r2,2816
 4003528:	00d0c334 	movhi	r3,17164
 400352c:	10c00715 	stw	r3,28(r2)
	yaw_pid.min  = -140;
 4003530:	008101b4 	movhi	r2,1030
 4003534:	1082c004 	addi	r2,r2,2816
 4003538:	00f0c334 	movhi	r3,49932
 400353c:	10c00815 	stw	r3,32(r2)
	yaw_pid.mode = REVERSE;
 4003540:	008101b4 	movhi	r2,1030
 4003544:	1082c004 	addi	r2,r2,2816
 4003548:	00c00044 	movi	r3,1
 400354c:	10c00915 	stw	r3,36(r2)

}
 4003550:	0001883a 	nop
 4003554:	e037883a 	mov	sp,fp
 4003558:	dfc00117 	ldw	ra,4(sp)
 400355c:	df000017 	ldw	fp,0(sp)
 4003560:	dec00204 	addi	sp,sp,8
 4003564:	f800283a 	ret

04003568 <wait_button_press>:
	.num_states = 1,
	.drive_changes = right_drive_changes,
	.yaw_changes = right_yaw_changes
};

static void wait_button_press(void){
 4003568:	defffe04 	addi	sp,sp,-8
 400356c:	dfc00115 	stw	ra,4(sp)
 4003570:	df000015 	stw	fp,0(sp)
 4003574:	d839883a 	mov	fp,sp

	// wait for ON switch
	while ( ( IORD_ALTERA_AVALON_PIO_DATA(ON_BUTTON_BASE) & 1 )  == 0){
 4003578:	00000206 	br	4003584 <wait_button_press+0x1c>
		usleep(1000);
 400357c:	0100fa04 	movi	r4,1000
 4003580:	400ee980 	call	400ee98 <usleep>
};

static void wait_button_press(void){

	// wait for ON switch
	while ( ( IORD_ALTERA_AVALON_PIO_DATA(ON_BUTTON_BASE) & 1 )  == 0){
 4003584:	00820034 	movhi	r2,2048
 4003588:	10840404 	addi	r2,r2,4112
 400358c:	10800037 	ldwio	r2,0(r2)
 4003590:	1080004c 	andi	r2,r2,1
 4003594:	103ff926 	beq	r2,zero,400357c <__alt_data_end+0xfc00357c>
		usleep(1000);
	}

}
 4003598:	0001883a 	nop
 400359c:	e037883a 	mov	sp,fp
 40035a0:	dfc00117 	ldw	ra,4(sp)
 40035a4:	df000017 	ldw	fp,0(sp)
 40035a8:	dec00204 	addi	sp,sp,8
 40035ac:	f800283a 	ret

040035b0 <motor_control_loop>:
static void motor_control_loop(control_t * instructions, bool wait){
 40035b0:	deffec04 	addi	sp,sp,-80
 40035b4:	dfc01315 	stw	ra,76(sp)
 40035b8:	df001215 	stw	fp,72(sp)
 40035bc:	dc401115 	stw	r17,68(sp)
 40035c0:	dc001015 	stw	r16,64(sp)
 40035c4:	df001204 	addi	fp,sp,72
 40035c8:	e13ffc15 	stw	r4,-16(fp)
 40035cc:	2805883a 	mov	r2,r5
 40035d0:	e0bffd05 	stb	r2,-12(fp)

	motor_init();
 40035d4:	40034800 	call	4003480 <motor_init>

	//  Initialize drive and yaw setpoints to 0
	drive_pid.setpoint = 0.0f;
 40035d8:	008101b4 	movhi	r2,1030
 40035dc:	1082ca04 	addi	r2,r2,2856
 40035e0:	10000015 	stw	zero,0(r2)
	yaw_pid.setpoint = 0.0f;
 40035e4:	008101b4 	movhi	r2,1030
 40035e8:	1082c004 	addi	r2,r2,2816
 40035ec:	10000015 	stw	zero,0(r2)

	// State machine variables to allow transition between pre-programmed motions
	int state = 0;
 40035f0:	e03fee15 	stw	zero,-72(fp)
	bool state_change = false;
 40035f4:	e03fef05 	stb	zero,-68(fp)

	// State machine finished, allows exiting of task loop to wait for another switch press to run again
	bool done = false;
 40035f8:	e03fef45 	stb	zero,-67(fp)

	if(wait){
 40035fc:	e0bffd03 	ldbu	r2,-12(fp)
 4003600:	10000126 	beq	r2,zero,4003608 <motor_control_loop+0x58>
		wait_button_press();
 4003604:	40035680 	call	4003568 <wait_button_press>
	}

	usleep(100000);    // Allow user to step away before robot moves
 4003608:	010000b4 	movhi	r4,2
 400360c:	2121a804 	addi	r4,r4,-31072
 4003610:	400ee980 	call	400ee98 <usleep>

	// Reset state variables
	done = false;
 4003614:	e03fef45 	stb	zero,-67(fp)
	state = 0;
 4003618:	e03fee15 	stw	zero,-72(fp)

	// setup encoder offsets
	float left_offset = read_encoder_left() / 1000.0f;
 400361c:	40030a40 	call	40030a4 <read_encoder_left>
 4003620:	1009883a 	mov	r4,r2
 4003624:	4005de80 	call	4005de8 <__floatsisf>
 4003628:	1007883a 	mov	r3,r2
 400362c:	01511eb4 	movhi	r5,17530
 4003630:	1809883a 	mov	r4,r3
 4003634:	4004ea00 	call	4004ea0 <__divsf3>
 4003638:	1007883a 	mov	r3,r2
 400363c:	e0fff115 	stw	r3,-60(fp)
	float right_offset = read_encoder_right() / 1000.0f;
 4003640:	40030cc0 	call	40030cc <read_encoder_right>
 4003644:	1009883a 	mov	r4,r2
 4003648:	4005de80 	call	4005de8 <__floatsisf>
 400364c:	1007883a 	mov	r3,r2
 4003650:	01511eb4 	movhi	r5,17530
 4003654:	1809883a 	mov	r4,r3
 4003658:	4004ea00 	call	4004ea0 <__divsf3>
 400365c:	1007883a 	mov	r3,r2
 4003660:	e0fff215 	stw	r3,-56(fp)

	// reset state
	drive_pid.setpoint = 0.0f;
 4003664:	008101b4 	movhi	r2,1030
 4003668:	1082ca04 	addi	r2,r2,2856
 400366c:	10000015 	stw	zero,0(r2)
	yaw_pid.setpoint = 0.0f;
 4003670:	008101b4 	movhi	r2,1030
 4003674:	1082c004 	addi	r2,r2,2816
 4003678:	10000015 	stw	zero,0(r2)

	float last_time = read_uptime() / 1000.0;
 400367c:	40030540 	call	4003054 <read_uptime>
 4003680:	1009883a 	mov	r4,r2
 4003684:	400861c0 	call	400861c <__floatunsidf>
 4003688:	1011883a 	mov	r8,r2
 400368c:	1813883a 	mov	r9,r3
 4003690:	000d883a 	mov	r6,zero
 4003694:	01d023f4 	movhi	r7,16527
 4003698:	39d00004 	addi	r7,r7,16384
 400369c:	4009883a 	mov	r4,r8
 40036a0:	480b883a 	mov	r5,r9
 40036a4:	40067b80 	call	40067b8 <__divdf3>
 40036a8:	1009883a 	mov	r4,r2
 40036ac:	180b883a 	mov	r5,r3
 40036b0:	2005883a 	mov	r2,r4
 40036b4:	2807883a 	mov	r3,r5
 40036b8:	1009883a 	mov	r4,r2
 40036bc:	180b883a 	mov	r5,r3
 40036c0:	40087d40 	call	40087d4 <__truncdfsf2>
 40036c4:	1007883a 	mov	r3,r2
 40036c8:	e0fff015 	stw	r3,-64(fp)

	// Run control loops while robot is operating
	while(!done){
 40036cc:	00010706 	br	4003aec <motor_control_loop+0x53c>

		float uptime = read_uptime() / 1000.0;
 40036d0:	40030540 	call	4003054 <read_uptime>
 40036d4:	1009883a 	mov	r4,r2
 40036d8:	400861c0 	call	400861c <__floatunsidf>
 40036dc:	1011883a 	mov	r8,r2
 40036e0:	1813883a 	mov	r9,r3
 40036e4:	000d883a 	mov	r6,zero
 40036e8:	01d023f4 	movhi	r7,16527
 40036ec:	39d00004 	addi	r7,r7,16384
 40036f0:	4009883a 	mov	r4,r8
 40036f4:	480b883a 	mov	r5,r9
 40036f8:	40067b80 	call	40067b8 <__divdf3>
 40036fc:	1009883a 	mov	r4,r2
 4003700:	180b883a 	mov	r5,r3
 4003704:	2005883a 	mov	r2,r4
 4003708:	2807883a 	mov	r3,r5
 400370c:	1009883a 	mov	r4,r2
 4003710:	180b883a 	mov	r5,r3
 4003714:	40087d40 	call	40087d4 <__truncdfsf2>
 4003718:	1007883a 	mov	r3,r2
 400371c:	e0fff315 	stw	r3,-52(fp)

		float dt = uptime - last_time;
 4003720:	e17ff017 	ldw	r5,-64(fp)
 4003724:	e13ff317 	ldw	r4,-52(fp)
 4003728:	40058940 	call	4005894 <__subsf3>
 400372c:	1007883a 	mov	r3,r2
 4003730:	e0fff415 	stw	r3,-48(fp)

		// scale encoder outputs to be more consistent with PID gains
		float left_value = ( read_encoder_left() / 1000.0f ) - left_offset;
 4003734:	40030a40 	call	40030a4 <read_encoder_left>
 4003738:	1009883a 	mov	r4,r2
 400373c:	4005de80 	call	4005de8 <__floatsisf>
 4003740:	1007883a 	mov	r3,r2
 4003744:	01511eb4 	movhi	r5,17530
 4003748:	1809883a 	mov	r4,r3
 400374c:	4004ea00 	call	4004ea0 <__divsf3>
 4003750:	1007883a 	mov	r3,r2
 4003754:	1805883a 	mov	r2,r3
 4003758:	e17ff117 	ldw	r5,-60(fp)
 400375c:	1009883a 	mov	r4,r2
 4003760:	40058940 	call	4005894 <__subsf3>
 4003764:	1007883a 	mov	r3,r2
 4003768:	e0fff515 	stw	r3,-44(fp)
		float right_value = ( read_encoder_right() / 1000.0f ) - right_offset;
 400376c:	40030cc0 	call	40030cc <read_encoder_right>
 4003770:	1009883a 	mov	r4,r2
 4003774:	4005de80 	call	4005de8 <__floatsisf>
 4003778:	1007883a 	mov	r3,r2
 400377c:	01511eb4 	movhi	r5,17530
 4003780:	1809883a 	mov	r4,r3
 4003784:	4004ea00 	call	4004ea0 <__divsf3>
 4003788:	1007883a 	mov	r3,r2
 400378c:	1805883a 	mov	r2,r3
 4003790:	e17ff217 	ldw	r5,-56(fp)
 4003794:	1009883a 	mov	r4,r2
 4003798:	40058940 	call	4005894 <__subsf3>
 400379c:	1007883a 	mov	r3,r2
 40037a0:	e0fff615 	stw	r3,-40(fp)

		// Convert encoder values to Drive and Yaw state values for control
		float drive_value = ( left_value + right_value ) / 2.0f;
 40037a4:	e17ff617 	ldw	r5,-40(fp)
 40037a8:	e13ff517 	ldw	r4,-44(fp)
 40037ac:	40049d80 	call	40049d8 <__addsf3>
 40037b0:	1007883a 	mov	r3,r2
 40037b4:	1805883a 	mov	r2,r3
 40037b8:	01500034 	movhi	r5,16384
 40037bc:	1009883a 	mov	r4,r2
 40037c0:	4004ea00 	call	4004ea0 <__divsf3>
 40037c4:	1007883a 	mov	r3,r2
 40037c8:	e0fff715 	stw	r3,-36(fp)
		float yaw_value = left_value - right_value;
 40037cc:	e17ff617 	ldw	r5,-40(fp)
 40037d0:	e13ff517 	ldw	r4,-44(fp)
 40037d4:	40058940 	call	4005894 <__subsf3>
 40037d8:	1007883a 	mov	r3,r2
 40037dc:	e0fff815 	stw	r3,-32(fp)

			kiss_send_packet(&jtag_kiss, (const uint8_t *) states_msg, 9);
		}*/

		// Compute the control efforts from the PID loops
		fp_t drive_output = pid_compute(&drive_pid, drive_value, dt);
 40037e0:	e1bff417 	ldw	r6,-48(fp)
 40037e4:	e17ff717 	ldw	r5,-36(fp)
 40037e8:	010101b4 	movhi	r4,1030
 40037ec:	2102ca04 	addi	r4,r4,2856
 40037f0:	40044d00 	call	40044d0 <pid_compute>
 40037f4:	e0bff915 	stw	r2,-28(fp)
		fp_t yaw_output   = pid_compute(&yaw_pid, yaw_value, dt);
 40037f8:	e1bff417 	ldw	r6,-48(fp)
 40037fc:	e17ff817 	ldw	r5,-32(fp)
 4003800:	010101b4 	movhi	r4,1030
 4003804:	2102c004 	addi	r4,r4,2816
 4003808:	40044d00 	call	40044d0 <pid_compute>
 400380c:	e0bffa15 	stw	r2,-24(fp)

		// Mix the control efforts into the motors
		int16_t left_output = normalize_output(scale_output(drive_output) + scale_output(yaw_output));
 4003810:	e13ff917 	ldw	r4,-28(fp)
 4003814:	40086c40 	call	40086c4 <__extendsfdf2>
 4003818:	100b883a 	mov	r5,r2
 400381c:	180d883a 	mov	r6,r3
 4003820:	2809883a 	mov	r4,r5
 4003824:	300b883a 	mov	r5,r6
 4003828:	40031d00 	call	40031d0 <scale_output>
 400382c:	1021883a 	mov	r16,r2
 4003830:	1823883a 	mov	r17,r3
 4003834:	e13ffa17 	ldw	r4,-24(fp)
 4003838:	40086c40 	call	40086c4 <__extendsfdf2>
 400383c:	100b883a 	mov	r5,r2
 4003840:	180d883a 	mov	r6,r3
 4003844:	2809883a 	mov	r4,r5
 4003848:	300b883a 	mov	r5,r6
 400384c:	40031d00 	call	40031d0 <scale_output>
 4003850:	1009883a 	mov	r4,r2
 4003854:	180b883a 	mov	r5,r3
 4003858:	200d883a 	mov	r6,r4
 400385c:	280f883a 	mov	r7,r5
 4003860:	8009883a 	mov	r4,r16
 4003864:	880b883a 	mov	r5,r17
 4003868:	4005f0c0 	call	4005f0c <__adddf3>
 400386c:	1009883a 	mov	r4,r2
 4003870:	180b883a 	mov	r5,r3
 4003874:	2005883a 	mov	r2,r4
 4003878:	2807883a 	mov	r3,r5
 400387c:	1009883a 	mov	r4,r2
 4003880:	180b883a 	mov	r5,r3
 4003884:	40032700 	call	4003270 <normalize_output>
 4003888:	e0bffb0d 	sth	r2,-20(fp)
		int16_t right_output = normalize_output(scale_output(drive_output) - scale_output(yaw_output));
 400388c:	e13ff917 	ldw	r4,-28(fp)
 4003890:	40086c40 	call	40086c4 <__extendsfdf2>
 4003894:	100b883a 	mov	r5,r2
 4003898:	180d883a 	mov	r6,r3
 400389c:	2809883a 	mov	r4,r5
 40038a0:	300b883a 	mov	r5,r6
 40038a4:	40031d00 	call	40031d0 <scale_output>
 40038a8:	1021883a 	mov	r16,r2
 40038ac:	1823883a 	mov	r17,r3
 40038b0:	e13ffa17 	ldw	r4,-24(fp)
 40038b4:	40086c40 	call	40086c4 <__extendsfdf2>
 40038b8:	100b883a 	mov	r5,r2
 40038bc:	180d883a 	mov	r6,r3
 40038c0:	2809883a 	mov	r4,r5
 40038c4:	300b883a 	mov	r5,r6
 40038c8:	40031d00 	call	40031d0 <scale_output>
 40038cc:	1009883a 	mov	r4,r2
 40038d0:	180b883a 	mov	r5,r3
 40038d4:	200d883a 	mov	r6,r4
 40038d8:	280f883a 	mov	r7,r5
 40038dc:	8009883a 	mov	r4,r16
 40038e0:	880b883a 	mov	r5,r17
 40038e4:	4007bc40 	call	4007bc4 <__subdf3>
 40038e8:	1009883a 	mov	r4,r2
 40038ec:	180b883a 	mov	r5,r3
 40038f0:	2005883a 	mov	r2,r4
 40038f4:	2807883a 	mov	r3,r5
 40038f8:	1009883a 	mov	r4,r2
 40038fc:	180b883a 	mov	r5,r3
 4003900:	40032700 	call	4003270 <normalize_output>
 4003904:	e0bffb8d 	sth	r2,-18(fp)

		// send the control efforts to the motors
		set_motors(left_output, right_output);
 4003908:	e0bffb0f 	ldh	r2,-20(fp)
 400390c:	e0fffb8f 	ldh	r3,-18(fp)
 4003910:	180b883a 	mov	r5,r3
 4003914:	1009883a 	mov	r4,r2
 4003918:	40030f40 	call	40030f4 <set_motors>

		// Wait for drive and yaw goals to be met, then start a state transition
		if(drive_value < drive_pid.setpoint + TOLERANCE && drive_value > drive_pid.setpoint - TOLERANCE
 400391c:	008101b4 	movhi	r2,1030
 4003920:	1082ca04 	addi	r2,r2,2856
 4003924:	10c00017 	ldw	r3,0(r2)
 4003928:	014f7374 	movhi	r5,15821
 400392c:	29733344 	addi	r5,r5,-13107
 4003930:	1809883a 	mov	r4,r3
 4003934:	40049d80 	call	40049d8 <__addsf3>
 4003938:	1007883a 	mov	r3,r2
 400393c:	1805883a 	mov	r2,r3
 4003940:	e17ff717 	ldw	r5,-36(fp)
 4003944:	1009883a 	mov	r4,r2
 4003948:	40052e00 	call	40052e0 <__gesf2>
 400394c:	00802c0e 	bge	zero,r2,4003a00 <motor_control_loop+0x450>
 4003950:	008101b4 	movhi	r2,1030
 4003954:	1082ca04 	addi	r2,r2,2856
 4003958:	10c00017 	ldw	r3,0(r2)
 400395c:	014f7374 	movhi	r5,15821
 4003960:	29733344 	addi	r5,r5,-13107
 4003964:	1809883a 	mov	r4,r3
 4003968:	40058940 	call	4005894 <__subsf3>
 400396c:	1007883a 	mov	r3,r2
 4003970:	1805883a 	mov	r2,r3
 4003974:	e17ff717 	ldw	r5,-36(fp)
 4003978:	1009883a 	mov	r4,r2
 400397c:	400539c0 	call	400539c <__lesf2>
 4003980:	10001f0e 	bge	r2,zero,4003a00 <motor_control_loop+0x450>
		   && yaw_value < yaw_pid.setpoint + TOLERANCE && yaw_value > yaw_pid.setpoint - TOLERANCE){
 4003984:	008101b4 	movhi	r2,1030
 4003988:	1082c004 	addi	r2,r2,2816
 400398c:	10c00017 	ldw	r3,0(r2)
 4003990:	014f7374 	movhi	r5,15821
 4003994:	29733344 	addi	r5,r5,-13107
 4003998:	1809883a 	mov	r4,r3
 400399c:	40049d80 	call	40049d8 <__addsf3>
 40039a0:	1007883a 	mov	r3,r2
 40039a4:	1805883a 	mov	r2,r3
 40039a8:	e17ff817 	ldw	r5,-32(fp)
 40039ac:	1009883a 	mov	r4,r2
 40039b0:	40052e00 	call	40052e0 <__gesf2>
 40039b4:	0080120e 	bge	zero,r2,4003a00 <motor_control_loop+0x450>
 40039b8:	008101b4 	movhi	r2,1030
 40039bc:	1082c004 	addi	r2,r2,2816
 40039c0:	10c00017 	ldw	r3,0(r2)
 40039c4:	014f7374 	movhi	r5,15821
 40039c8:	29733344 	addi	r5,r5,-13107
 40039cc:	1809883a 	mov	r4,r3
 40039d0:	40058940 	call	4005894 <__subsf3>
 40039d4:	1007883a 	mov	r3,r2
 40039d8:	1805883a 	mov	r2,r3
 40039dc:	e17ff817 	ldw	r5,-32(fp)
 40039e0:	1009883a 	mov	r4,r2
 40039e4:	400539c0 	call	400539c <__lesf2>
 40039e8:	1000050e 	bge	r2,zero,4003a00 <motor_control_loop+0x450>
			state++;
 40039ec:	e0bfee17 	ldw	r2,-72(fp)
 40039f0:	10800044 	addi	r2,r2,1
 40039f4:	e0bfee15 	stw	r2,-72(fp)
			state_change = true;
 40039f8:	00800044 	movi	r2,1
 40039fc:	e0bfef05 	stb	r2,-68(fp)
		}

		// Switch states to perform a figure 8 motion
		if(state_change){
 4003a00:	e0bfef03 	ldbu	r2,-68(fp)
 4003a04:	10003726 	beq	r2,zero,4003ae4 <motor_control_loop+0x534>

			if(state == ( instructions->num_states + 1) ){
 4003a08:	e0bffc17 	ldw	r2,-16(fp)
 4003a0c:	1080000b 	ldhu	r2,0(r2)
 4003a10:	10bfffcc 	andi	r2,r2,65535
 4003a14:	10c00044 	addi	r3,r2,1
 4003a18:	e0bfee17 	ldw	r2,-72(fp)
 4003a1c:	1880061e 	bne	r3,r2,4003a38 <motor_control_loop+0x488>
				set_motors(0, 0);
 4003a20:	000b883a 	mov	r5,zero
 4003a24:	0009883a 	mov	r4,zero
 4003a28:	40030f40 	call	40030f4 <set_motors>
				done = true;
 4003a2c:	00800044 	movi	r2,1
 4003a30:	e0bfef45 	stb	r2,-67(fp)
 4003a34:	00002a06 	br	4003ae0 <motor_control_loop+0x530>
			} else {
				drive_pid.setpoint += instructions->drive_changes[state - 1];
 4003a38:	008101b4 	movhi	r2,1030
 4003a3c:	1082ca04 	addi	r2,r2,2856
 4003a40:	11800017 	ldw	r6,0(r2)
 4003a44:	e0bffc17 	ldw	r2,-16(fp)
 4003a48:	10c00117 	ldw	r3,4(r2)
 4003a4c:	e13fee17 	ldw	r4,-72(fp)
 4003a50:	00900034 	movhi	r2,16384
 4003a54:	10bfffc4 	addi	r2,r2,-1
 4003a58:	2085883a 	add	r2,r4,r2
 4003a5c:	1085883a 	add	r2,r2,r2
 4003a60:	1085883a 	add	r2,r2,r2
 4003a64:	1885883a 	add	r2,r3,r2
 4003a68:	10c00017 	ldw	r3,0(r2)
 4003a6c:	180b883a 	mov	r5,r3
 4003a70:	3009883a 	mov	r4,r6
 4003a74:	40049d80 	call	40049d8 <__addsf3>
 4003a78:	1009883a 	mov	r4,r2
 4003a7c:	2007883a 	mov	r3,r4
 4003a80:	008101b4 	movhi	r2,1030
 4003a84:	1082ca04 	addi	r2,r2,2856
 4003a88:	10c00015 	stw	r3,0(r2)
				yaw_pid.setpoint += instructions->yaw_changes[state - 1];
 4003a8c:	008101b4 	movhi	r2,1030
 4003a90:	1082c004 	addi	r2,r2,2816
 4003a94:	11800017 	ldw	r6,0(r2)
 4003a98:	e0bffc17 	ldw	r2,-16(fp)
 4003a9c:	10c00217 	ldw	r3,8(r2)
 4003aa0:	e13fee17 	ldw	r4,-72(fp)
 4003aa4:	00900034 	movhi	r2,16384
 4003aa8:	10bfffc4 	addi	r2,r2,-1
 4003aac:	2085883a 	add	r2,r4,r2
 4003ab0:	1085883a 	add	r2,r2,r2
 4003ab4:	1085883a 	add	r2,r2,r2
 4003ab8:	1885883a 	add	r2,r3,r2
 4003abc:	10c00017 	ldw	r3,0(r2)
 4003ac0:	180b883a 	mov	r5,r3
 4003ac4:	3009883a 	mov	r4,r6
 4003ac8:	40049d80 	call	40049d8 <__addsf3>
 4003acc:	1009883a 	mov	r4,r2
 4003ad0:	2007883a 	mov	r3,r4
 4003ad4:	008101b4 	movhi	r2,1030
 4003ad8:	1082c004 	addi	r2,r2,2816
 4003adc:	10c00015 	stw	r3,0(r2)
			}

			state_change = false;
 4003ae0:	e03fef05 	stb	zero,-68(fp)

		}

		last_time = uptime;
 4003ae4:	e0bff317 	ldw	r2,-52(fp)
 4003ae8:	e0bff015 	stw	r2,-64(fp)
	yaw_pid.setpoint = 0.0f;

	float last_time = read_uptime() / 1000.0;

	// Run control loops while robot is operating
	while(!done){
 4003aec:	e0bfef43 	ldbu	r2,-67(fp)
 4003af0:	1080005c 	xori	r2,r2,1
 4003af4:	10803fcc 	andi	r2,r2,255
 4003af8:	103ef51e 	bne	r2,zero,40036d0 <__alt_data_end+0xfc0036d0>

		last_time = uptime;

	}

}
 4003afc:	0001883a 	nop
 4003b00:	e6fffe04 	addi	sp,fp,-8
 4003b04:	dfc00317 	ldw	ra,12(sp)
 4003b08:	df000217 	ldw	fp,8(sp)
 4003b0c:	dc400117 	ldw	r17,4(sp)
 4003b10:	dc000017 	ldw	r16,0(sp)
 4003b14:	dec00404 	addi	sp,sp,16
 4003b18:	f800283a 	ret

04003b1c <encoder_test>:

// Tests //////////////////////////////////////////////////////////////////////

static void encoder_test(){
 4003b1c:	defff904 	addi	sp,sp,-28
 4003b20:	dfc00615 	stw	ra,24(sp)
 4003b24:	df000515 	stw	fp,20(sp)
 4003b28:	df000504 	addi	fp,sp,20

	while(1){

		float left_value = read_encoder_left() / 1000.0f;
 4003b2c:	40030a40 	call	40030a4 <read_encoder_left>
 4003b30:	1009883a 	mov	r4,r2
 4003b34:	4005de80 	call	4005de8 <__floatsisf>
 4003b38:	1007883a 	mov	r3,r2
 4003b3c:	01511eb4 	movhi	r5,17530
 4003b40:	1809883a 	mov	r4,r3
 4003b44:	4004ea00 	call	4004ea0 <__divsf3>
 4003b48:	1007883a 	mov	r3,r2
 4003b4c:	1805883a 	mov	r2,r3
 4003b50:	e0bffb15 	stw	r2,-20(fp)
		float right_value = read_encoder_right() / 1000.0f;
 4003b54:	40030cc0 	call	40030cc <read_encoder_right>
 4003b58:	1009883a 	mov	r4,r2
 4003b5c:	4005de80 	call	4005de8 <__floatsisf>
 4003b60:	1007883a 	mov	r3,r2
 4003b64:	01511eb4 	movhi	r5,17530
 4003b68:	1809883a 	mov	r4,r3
 4003b6c:	4004ea00 	call	4004ea0 <__divsf3>
 4003b70:	1007883a 	mov	r3,r2
 4003b74:	1805883a 	mov	r2,r3
 4003b78:	e0bffc15 	stw	r2,-16(fp)

		uint8_t states_msg[9];

		states_msg[0] = KISS_PACKET_OPCODES__STATES;
 4003b7c:	00bfe404 	movi	r2,-112
 4003b80:	e0bffd05 	stb	r2,-12(fp)
		memcpy(states_msg + 1, &left_value, sizeof(left_value));
 4003b84:	e0bffd04 	addi	r2,fp,-12
 4003b88:	10800044 	addi	r2,r2,1
 4003b8c:	01800104 	movi	r6,4
 4003b90:	e17ffb04 	addi	r5,fp,-20
 4003b94:	1009883a 	mov	r4,r2
 4003b98:	4008ab80 	call	4008ab8 <memcpy>
		memcpy(states_msg + 5, &right_value, sizeof(right_value));
 4003b9c:	e0bffd04 	addi	r2,fp,-12
 4003ba0:	10800144 	addi	r2,r2,5
 4003ba4:	e0fffc04 	addi	r3,fp,-16
 4003ba8:	01800104 	movi	r6,4
 4003bac:	180b883a 	mov	r5,r3
 4003bb0:	1009883a 	mov	r4,r2
 4003bb4:	4008ab80 	call	4008ab8 <memcpy>

		kiss_send_packet(&jtag_kiss, (const uint8_t *) states_msg, 9);
 4003bb8:	e0bffd04 	addi	r2,fp,-12
 4003bbc:	01800244 	movi	r6,9
 4003bc0:	100b883a 	mov	r5,r2
 4003bc4:	010101b4 	movhi	r4,1030
 4003bc8:	2102a204 	addi	r4,r4,2696
 4003bcc:	40041680 	call	4004168 <kiss_send_packet>

		usleep(10000);
 4003bd0:	0109c404 	movi	r4,10000
 4003bd4:	400ee980 	call	400ee98 <usleep>
	}
 4003bd8:	003fd406 	br	4003b2c <__alt_data_end+0xfc003b2c>

04003bdc <follow_line>:

}

static void follow_line(){
 4003bdc:	defffc04 	addi	sp,sp,-16
 4003be0:	dfc00315 	stw	ra,12(sp)
 4003be4:	df000215 	stw	fp,8(sp)
 4003be8:	df000204 	addi	fp,sp,8

	uint32_t i;
	for(i = 0; i < 100000; i++){
 4003bec:	e03ffe15 	stw	zero,-8(fp)
 4003bf0:	00002606 	br	4003c8c <follow_line+0xb0>

		// line position -8 to 8
		int8_t line = read_line_detect() - 8;
 4003bf4:	400307c0 	call	400307c <read_line_detect>
 4003bf8:	10bffe04 	addi	r2,r2,-8
 4003bfc:	e0bfff45 	stb	r2,-3(fp)

		int8_t yaw_bias = 0;
 4003c00:	e03fff05 	stb	zero,-4(fp)

		if(line < 0){
 4003c04:	e0bfff47 	ldb	r2,-3(fp)
 4003c08:	1000060e 	bge	r2,zero,4003c24 <follow_line+0x48>
			yaw_bias = line * -10;
 4003c0c:	e0bfff43 	ldbu	r2,-3(fp)
 4003c10:	017ffd84 	movi	r5,-10
 4003c14:	1009883a 	mov	r4,r2
 4003c18:	40049b00 	call	40049b0 <__mulsi3>
 4003c1c:	e0bfff05 	stb	r2,-4(fp)
 4003c20:	00000706 	br	4003c40 <follow_line+0x64>
			//set_motors(-1 * 15, 15);
		} else if(line > 0){
 4003c24:	e0bfff47 	ldb	r2,-3(fp)
 4003c28:	0080050e 	bge	zero,r2,4003c40 <follow_line+0x64>
			yaw_bias = line * -10;
 4003c2c:	e0bfff43 	ldbu	r2,-3(fp)
 4003c30:	017ffd84 	movi	r5,-10
 4003c34:	1009883a 	mov	r4,r2
 4003c38:	40049b00 	call	40049b0 <__mulsi3>
 4003c3c:	e0bfff05 	stb	r2,-4(fp)
		} else {
			//set_motors(0, 0);
			//break;
		}

		set_motors(35 - yaw_bias, 35 + yaw_bias);
 4003c40:	e0bfff07 	ldb	r2,-4(fp)
 4003c44:	00c008c4 	movi	r3,35
 4003c48:	1885c83a 	sub	r2,r3,r2
 4003c4c:	10ffffcc 	andi	r3,r2,65535
 4003c50:	18e0001c 	xori	r3,r3,32768
 4003c54:	18e00004 	addi	r3,r3,-32768
 4003c58:	e0bfff07 	ldb	r2,-4(fp)
 4003c5c:	108008c4 	addi	r2,r2,35
 4003c60:	10bfffcc 	andi	r2,r2,65535
 4003c64:	10a0001c 	xori	r2,r2,32768
 4003c68:	10a00004 	addi	r2,r2,-32768
 4003c6c:	100b883a 	mov	r5,r2
 4003c70:	1809883a 	mov	r4,r3
 4003c74:	40030f40 	call	40030f4 <set_motors>

		usleep(100);
 4003c78:	01001904 	movi	r4,100
 4003c7c:	400ee980 	call	400ee98 <usleep>
}

static void follow_line(){

	uint32_t i;
	for(i = 0; i < 100000; i++){
 4003c80:	e0bffe17 	ldw	r2,-8(fp)
 4003c84:	10800044 	addi	r2,r2,1
 4003c88:	e0bffe15 	stw	r2,-8(fp)
 4003c8c:	e0fffe17 	ldw	r3,-8(fp)
 4003c90:	008000b4 	movhi	r2,2
 4003c94:	10a1a7c4 	addi	r2,r2,-31073
 4003c98:	10ffd62e 	bgeu	r2,r3,4003bf4 <__alt_data_end+0xfc003bf4>

		usleep(100);

	}

	set_motors(0, 0);
 4003c9c:	000b883a 	mov	r5,zero
 4003ca0:	0009883a 	mov	r4,zero
 4003ca4:	40030f40 	call	40030f4 <set_motors>

}
 4003ca8:	0001883a 	nop
 4003cac:	e037883a 	mov	sp,fp
 4003cb0:	dfc00117 	ldw	ra,4(sp)
 4003cb4:	df000017 	ldw	fp,0(sp)
 4003cb8:	dec00204 	addi	sp,sp,8
 4003cbc:	f800283a 	ret

04003cc0 <motor_ramp_test>:

static void motor_ramp_test(){
 4003cc0:	defffd04 	addi	sp,sp,-12
 4003cc4:	dfc00215 	stw	ra,8(sp)
 4003cc8:	df000115 	stw	fp,4(sp)
 4003ccc:	df000104 	addi	fp,sp,4
	while(1){

		int16_t i;

		// Ramp up
		for(i = -255; i < 255; i++){
 4003cd0:	00bfc044 	movi	r2,-255
 4003cd4:	e0bfff0d 	sth	r2,-4(fp)
 4003cd8:	00000a06 	br	4003d04 <motor_ramp_test+0x44>
			set_motors(i, i);
 4003cdc:	e0bfff0f 	ldh	r2,-4(fp)
 4003ce0:	e0ffff0f 	ldh	r3,-4(fp)
 4003ce4:	180b883a 	mov	r5,r3
 4003ce8:	1009883a 	mov	r4,r2
 4003cec:	40030f40 	call	40030f4 <set_motors>
			usleep(2000);
 4003cf0:	0101f404 	movi	r4,2000
 4003cf4:	400ee980 	call	400ee98 <usleep>
	while(1){

		int16_t i;

		// Ramp up
		for(i = -255; i < 255; i++){
 4003cf8:	e0bfff0b 	ldhu	r2,-4(fp)
 4003cfc:	10800044 	addi	r2,r2,1
 4003d00:	e0bfff0d 	sth	r2,-4(fp)
 4003d04:	e0bfff0f 	ldh	r2,-4(fp)
 4003d08:	10803fd0 	cmplti	r2,r2,255
 4003d0c:	103ff31e 	bne	r2,zero,4003cdc <__alt_data_end+0xfc003cdc>
			set_motors(i, i);
			usleep(2000);
		}

		// Ramp down
		for(i = 255; i > -255; i--){
 4003d10:	00803fc4 	movi	r2,255
 4003d14:	e0bfff0d 	sth	r2,-4(fp)
 4003d18:	00000a06 	br	4003d44 <motor_ramp_test+0x84>
			set_motors(i, i);
 4003d1c:	e0bfff0f 	ldh	r2,-4(fp)
 4003d20:	e0ffff0f 	ldh	r3,-4(fp)
 4003d24:	180b883a 	mov	r5,r3
 4003d28:	1009883a 	mov	r4,r2
 4003d2c:	40030f40 	call	40030f4 <set_motors>
			usleep(2000);
 4003d30:	0101f404 	movi	r4,2000
 4003d34:	400ee980 	call	400ee98 <usleep>
			set_motors(i, i);
			usleep(2000);
		}

		// Ramp down
		for(i = 255; i > -255; i--){
 4003d38:	e0bfff0b 	ldhu	r2,-4(fp)
 4003d3c:	10bfffc4 	addi	r2,r2,-1
 4003d40:	e0bfff0d 	sth	r2,-4(fp)
 4003d44:	e0bfff0f 	ldh	r2,-4(fp)
 4003d48:	10bfc088 	cmpgei	r2,r2,-254
 4003d4c:	103ff31e 	bne	r2,zero,4003d1c <__alt_data_end+0xfc003d1c>
			set_motors(i, i);
			usleep(2000);
		}

		set_motors(0, 0);
 4003d50:	000b883a 	mov	r5,zero
 4003d54:	0009883a 	mov	r4,zero
 4003d58:	40030f40 	call	40030f4 <set_motors>
		usleep(1000000);
 4003d5c:	010003f4 	movhi	r4,15
 4003d60:	21109004 	addi	r4,r4,16960
 4003d64:	400ee980 	call	400ee98 <usleep>

	}
 4003d68:	003fd906 	br	4003cd0 <__alt_data_end+0xfc003cd0>

04003d6c <image_download_test>:

}

static void image_download_test(){
 4003d6c:	defffe04 	addi	sp,sp,-8
 4003d70:	dfc00115 	stw	ra,4(sp)
 4003d74:	df000015 	stw	fp,0(sp)
 4003d78:	d839883a 	mov	fp,sp

	// Send image
	const static bool jpeg_transfer = false;
	if(jpeg_transfer){
 4003d7c:	d0a00b03 	ldbu	r2,-32724(gp)
 4003d80:	10803fcc 	andi	r2,r2,255
 4003d84:	10000226 	beq	r2,zero,4003d90 <image_download_test+0x24>
		take_jpeg_picture_and_send_to_jtag();
 4003d88:	4002ebc0 	call	4002ebc <take_jpeg_picture_and_send_to_jtag>
	} else {
		// Naive Slow Transfer
		take_raw_picture_and_send_to_jtag();
	}

}
 4003d8c:	00000106 	br	4003d94 <image_download_test+0x28>
	const static bool jpeg_transfer = false;
	if(jpeg_transfer){
		take_jpeg_picture_and_send_to_jtag();
	} else {
		// Naive Slow Transfer
		take_raw_picture_and_send_to_jtag();
 4003d90:	4002d5c0 	call	4002d5c <take_raw_picture_and_send_to_jtag>
	}

}
 4003d94:	0001883a 	nop
 4003d98:	e037883a 	mov	sp,fp
 4003d9c:	dfc00117 	ldw	ra,4(sp)
 4003da0:	df000017 	ldw	fp,0(sp)
 4003da4:	dec00204 	addi	sp,sp,8
 4003da8:	f800283a 	ret

04003dac <ble_uart_handler>:
#define BLE_BUFFER_LEN 20

uint8_t ble_buffer[BLE_BUFFER_LEN] = {0};
uint8_t ble_buffer_position = 0;

void ble_uart_handler(void * context){
 4003dac:	defffa04 	addi	sp,sp,-24
 4003db0:	dfc00515 	stw	ra,20(sp)
 4003db4:	df000415 	stw	fp,16(sp)
 4003db8:	dc000315 	stw	r16,12(sp)
 4003dbc:	df000404 	addi	fp,sp,16
 4003dc0:	e13ffe15 	stw	r4,-8(fp)

	if( (*BLE_UART_STATUS & 0x0080 ) != 0){
 4003dc4:	00820034 	movhi	r2,2048
 4003dc8:	10803204 	addi	r2,r2,200
 4003dcc:	10800017 	ldw	r2,0(r2)
 4003dd0:	1080200c 	andi	r2,r2,128
 4003dd4:	10007026 	beq	r2,zero,4003f98 <ble_uart_handler+0x1ec>

		uint8_t byte = *BLE_UART_RX_DATA;
 4003dd8:	00820034 	movhi	r2,2048
 4003ddc:	10803004 	addi	r2,r2,192
 4003de0:	10800017 	ldw	r2,0(r2)
 4003de4:	e0bffd05 	stb	r2,-12(fp)

		ble_buffer[ble_buffer_position++] = byte;
 4003de8:	d0a75e03 	ldbu	r2,-25224(gp)
 4003dec:	10c00044 	addi	r3,r2,1
 4003df0:	d0e75e05 	stb	r3,-25224(gp)
 4003df4:	10c03fcc 	andi	r3,r2,255
 4003df8:	00810074 	movhi	r2,1025
 4003dfc:	10969304 	addi	r2,r2,23116
 4003e00:	10c5883a 	add	r2,r2,r3
 4003e04:	e0fffd03 	ldbu	r3,-12(fp)
 4003e08:	10c00005 	stb	r3,0(r2)

		if((byte & 0xFF) == '\n'){
 4003e0c:	e0bffd03 	ldbu	r2,-12(fp)
 4003e10:	10800298 	cmpnei	r2,r2,10
 4003e14:	1000601e 	bne	r2,zero,4003f98 <ble_uart_handler+0x1ec>
			 * M+000,+000 for stop
			 * M+255,+255 forward
			 * M-255,-255 reverse
			 * M-255,+255 right
			 */
			if( ble_buffer[0] == 'M' && ble_buffer_position == 11 ){
 4003e18:	00810074 	movhi	r2,1025
 4003e1c:	10969304 	addi	r2,r2,23116
 4003e20:	10800003 	ldbu	r2,0(r2)
 4003e24:	10803fcc 	andi	r2,r2,255
 4003e28:	10801358 	cmpnei	r2,r2,77
 4003e2c:	1000591e 	bne	r2,zero,4003f94 <ble_uart_handler+0x1e8>
 4003e30:	d0a75e03 	ldbu	r2,-25224(gp)
 4003e34:	10803fcc 	andi	r2,r2,255
 4003e38:	108002d8 	cmpnei	r2,r2,11
 4003e3c:	1000551e 	bne	r2,zero,4003f94 <ble_uart_handler+0x1e8>

				int16_t left = 1;
 4003e40:	00800044 	movi	r2,1
 4003e44:	e0bffc0d 	sth	r2,-16(fp)
				int16_t right = 1;
 4003e48:	00800044 	movi	r2,1
 4003e4c:	e0bffc8d 	sth	r2,-14(fp)

				// Deal with negatives
				if(ble_buffer[1] == '-'){
 4003e50:	00810074 	movhi	r2,1025
 4003e54:	10969304 	addi	r2,r2,23116
 4003e58:	10800043 	ldbu	r2,1(r2)
 4003e5c:	10803fcc 	andi	r2,r2,255
 4003e60:	10800b58 	cmpnei	r2,r2,45
 4003e64:	1000021e 	bne	r2,zero,4003e70 <ble_uart_handler+0xc4>
					left = -1;
 4003e68:	00bfffc4 	movi	r2,-1
 4003e6c:	e0bffc0d 	sth	r2,-16(fp)
				}
				if(ble_buffer[6] == '-'){
 4003e70:	00810074 	movhi	r2,1025
 4003e74:	10969304 	addi	r2,r2,23116
 4003e78:	10800183 	ldbu	r2,6(r2)
 4003e7c:	10803fcc 	andi	r2,r2,255
 4003e80:	10800b58 	cmpnei	r2,r2,45
 4003e84:	1000021e 	bne	r2,zero,4003e90 <ble_uart_handler+0xe4>
					right = -1;
 4003e88:	00bfffc4 	movi	r2,-1
 4003e8c:	e0bffc8d 	sth	r2,-14(fp)
				}

				// Convert text to magnitude
				left *=   ( ( ble_buffer[2] - '0' ) * 100 )
 4003e90:	00810074 	movhi	r2,1025
 4003e94:	10969304 	addi	r2,r2,23116
 4003e98:	10800083 	ldbu	r2,2(r2)
 4003e9c:	10803fcc 	andi	r2,r2,255
 4003ea0:	10bff404 	addi	r2,r2,-48
 4003ea4:	01401904 	movi	r5,100
 4003ea8:	1009883a 	mov	r4,r2
 4003eac:	40049b00 	call	40049b0 <__mulsi3>
 4003eb0:	1021883a 	mov	r16,r2
						+ ( ( ble_buffer[3] - '0' ) *  10 )
 4003eb4:	00810074 	movhi	r2,1025
 4003eb8:	10969304 	addi	r2,r2,23116
 4003ebc:	108000c3 	ldbu	r2,3(r2)
 4003ec0:	10803fcc 	andi	r2,r2,255
 4003ec4:	10bff404 	addi	r2,r2,-48
 4003ec8:	01400284 	movi	r5,10
 4003ecc:	1009883a 	mov	r4,r2
 4003ed0:	40049b00 	call	40049b0 <__mulsi3>
 4003ed4:	8087883a 	add	r3,r16,r2
						+ ( ( ble_buffer[4] - '0' )       );
 4003ed8:	00810074 	movhi	r2,1025
 4003edc:	10969304 	addi	r2,r2,23116
 4003ee0:	10800103 	ldbu	r2,4(r2)
 4003ee4:	10803fcc 	andi	r2,r2,255
 4003ee8:	10bff404 	addi	r2,r2,-48
 4003eec:	1885883a 	add	r2,r3,r2
				if(ble_buffer[6] == '-'){
					right = -1;
				}

				// Convert text to magnitude
				left *=   ( ( ble_buffer[2] - '0' ) * 100 )
 4003ef0:	1007883a 	mov	r3,r2
 4003ef4:	e0bffc0b 	ldhu	r2,-16(fp)
 4003ef8:	100b883a 	mov	r5,r2
 4003efc:	1809883a 	mov	r4,r3
 4003f00:	40049b00 	call	40049b0 <__mulsi3>
 4003f04:	e0bffc0d 	sth	r2,-16(fp)
						+ ( ( ble_buffer[3] - '0' ) *  10 )
						+ ( ( ble_buffer[4] - '0' )       );

				right *=   ( ( ble_buffer[7] - '0' ) * 100 )
 4003f08:	00810074 	movhi	r2,1025
 4003f0c:	10969304 	addi	r2,r2,23116
 4003f10:	108001c3 	ldbu	r2,7(r2)
 4003f14:	10803fcc 	andi	r2,r2,255
 4003f18:	10bff404 	addi	r2,r2,-48
 4003f1c:	01401904 	movi	r5,100
 4003f20:	1009883a 	mov	r4,r2
 4003f24:	40049b00 	call	40049b0 <__mulsi3>
 4003f28:	1021883a 	mov	r16,r2
						 + ( ( ble_buffer[8] - '0' ) *  10 )
 4003f2c:	00810074 	movhi	r2,1025
 4003f30:	10969304 	addi	r2,r2,23116
 4003f34:	10800203 	ldbu	r2,8(r2)
 4003f38:	10803fcc 	andi	r2,r2,255
 4003f3c:	10bff404 	addi	r2,r2,-48
 4003f40:	01400284 	movi	r5,10
 4003f44:	1009883a 	mov	r4,r2
 4003f48:	40049b00 	call	40049b0 <__mulsi3>
 4003f4c:	8087883a 	add	r3,r16,r2
						 + ( ( ble_buffer[9] - '0' )       );
 4003f50:	00810074 	movhi	r2,1025
 4003f54:	10969304 	addi	r2,r2,23116
 4003f58:	10800243 	ldbu	r2,9(r2)
 4003f5c:	10803fcc 	andi	r2,r2,255
 4003f60:	10bff404 	addi	r2,r2,-48
 4003f64:	1885883a 	add	r2,r3,r2
				// Convert text to magnitude
				left *=   ( ( ble_buffer[2] - '0' ) * 100 )
						+ ( ( ble_buffer[3] - '0' ) *  10 )
						+ ( ( ble_buffer[4] - '0' )       );

				right *=   ( ( ble_buffer[7] - '0' ) * 100 )
 4003f68:	1007883a 	mov	r3,r2
 4003f6c:	e0bffc8b 	ldhu	r2,-14(fp)
 4003f70:	100b883a 	mov	r5,r2
 4003f74:	1809883a 	mov	r4,r3
 4003f78:	40049b00 	call	40049b0 <__mulsi3>
 4003f7c:	e0bffc8d 	sth	r2,-14(fp)
						 + ( ( ble_buffer[8] - '0' ) *  10 )
						 + ( ( ble_buffer[9] - '0' )       );

				set_motors(left, right);
 4003f80:	e0bffc0f 	ldh	r2,-16(fp)
 4003f84:	e0fffc8f 	ldh	r3,-14(fp)
 4003f88:	180b883a 	mov	r5,r3
 4003f8c:	1009883a 	mov	r4,r2
 4003f90:	40030f40 	call	40030f4 <set_motors>
				while( ! ( (*BLE_UART_STATUS) & 0x0040 ) );
				*BLE_UART_TX_DATA = ble_buffer[i];
			}
			 */

			ble_buffer_position = 0;
 4003f94:	d0275e05 	stb	zero,-25224(gp)

		}

	}

}
 4003f98:	0001883a 	nop
 4003f9c:	e6ffff04 	addi	sp,fp,-4
 4003fa0:	dfc00217 	ldw	ra,8(sp)
 4003fa4:	df000117 	ldw	fp,4(sp)
 4003fa8:	dc000017 	ldw	r16,0(sp)
 4003fac:	dec00304 	addi	sp,sp,12
 4003fb0:	f800283a 	ret

04003fb4 <jtag_uart_handler>:

bool packet_ready = false;
uint16_t packet_length = 0;

void jtag_uart_handler(void * context){
 4003fb4:	defffa04 	addi	sp,sp,-24
 4003fb8:	dfc00515 	stw	ra,20(sp)
 4003fbc:	df000415 	stw	fp,16(sp)
 4003fc0:	df000404 	addi	fp,sp,16
 4003fc4:	e13fff15 	stw	r4,-4(fp)

	bool has_data = true;
 4003fc8:	00800044 	movi	r2,1
 4003fcc:	e0bffc05 	stb	r2,-16(fp)

	while(has_data){
 4003fd0:	00001606 	br	400402c <jtag_uart_handler+0x78>

		// Read UART and see if there is data
		uint32_t data = *JTAG_UART_DATA;
 4003fd4:	00820034 	movhi	r2,2048
 4003fd8:	10842404 	addi	r2,r2,4240
 4003fdc:	10800017 	ldw	r2,0(r2)
 4003fe0:	e0bffd15 	stw	r2,-12(fp)
		if( (data & JTAG_UART__MASK__RVALID ) != 0){
 4003fe4:	e0bffd17 	ldw	r2,-12(fp)
 4003fe8:	10a0000c 	andi	r2,r2,32768
 4003fec:	10000e26 	beq	r2,zero,4004028 <jtag_uart_handler+0x74>

			uint16_t len = kiss_rx_byte(&jtag_kiss, (uint8_t)( data & 0xFF ) );
 4003ff0:	e0bffd17 	ldw	r2,-12(fp)
 4003ff4:	10803fcc 	andi	r2,r2,255
 4003ff8:	100b883a 	mov	r5,r2
 4003ffc:	010101b4 	movhi	r4,1030
 4004000:	2102a204 	addi	r4,r4,2696
 4004004:	40043700 	call	4004370 <kiss_rx_byte>
 4004008:	e0bffe0d 	sth	r2,-8(fp)

			if(len > 0){
 400400c:	e0bffe0b 	ldhu	r2,-8(fp)
 4004010:	10000626 	beq	r2,zero,400402c <jtag_uart_handler+0x78>

				packet_ready = true;
 4004014:	00800044 	movi	r2,1
 4004018:	d0a75e45 	stb	r2,-25223(gp)
				packet_length = len;
 400401c:	e0bffe0b 	ldhu	r2,-8(fp)
 4004020:	d0a75e8d 	sth	r2,-25222(gp)
 4004024:	00000106 	br	400402c <jtag_uart_handler+0x78>

			}

		} else {

			has_data = false;
 4004028:	e03ffc05 	stb	zero,-16(fp)

void jtag_uart_handler(void * context){

	bool has_data = true;

	while(has_data){
 400402c:	e0bffc03 	ldbu	r2,-16(fp)
 4004030:	103fe81e 	bne	r2,zero,4003fd4 <__alt_data_end+0xfc003fd4>

		}

	}

}
 4004034:	0001883a 	nop
 4004038:	e037883a 	mov	sp,fp
 400403c:	dfc00117 	ldw	ra,4(sp)
 4004040:	df000017 	ldw	fp,0(sp)
 4004044:	dec00204 	addi	sp,sp,8
 4004048:	f800283a 	ret

0400404c <main>:


int main()
{
 400404c:	defff804 	addi	sp,sp,-32
 4004050:	dfc00715 	stw	ra,28(sp)
 4004054:	df000615 	stw	fp,24(sp)
 4004058:	df000604 	addi	fp,sp,24

	// Setup JTAG kiss interface
	jtag_kiss.send 				 = jtag_kiss_send;
 400405c:	008101b4 	movhi	r2,1030
 4004060:	1082a204 	addi	r2,r2,2696
 4004064:	00c10034 	movhi	r3,1024
 4004068:	18caff04 	addi	r3,r3,11260
 400406c:	10c00115 	stw	r3,4(r2)
	jtag_kiss.rx_state 			 = KISS_STATE__NORMAL;
 4004070:	008101b4 	movhi	r2,1030
 4004074:	1082a204 	addi	r2,r2,2696
 4004078:	10000215 	stw	zero,8(r2)
	jtag_kiss.rx_buffer 		 = jtag_kiss_rx_buffer;
 400407c:	008101b4 	movhi	r2,1030
 4004080:	1082a204 	addi	r2,r2,2696
 4004084:	00c101b4 	movhi	r3,1030
 4004088:	18c2a704 	addi	r3,r3,2716
 400408c:	10c00315 	stw	r3,12(r2)
	jtag_kiss.rx_buffer_position = 0;
 4004090:	008101b4 	movhi	r2,1030
 4004094:	1082a204 	addi	r2,r2,2696
 4004098:	1000040d 	sth	zero,16(r2)

	//alt_ic_isr_register(JTAG_UART_IRQ, JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID, jtag_uart_handler, NULL, NULL);

	*JTAG_UART_CONTROL = 0; // Disable interrupts
 400409c:	00820034 	movhi	r2,2048
 40040a0:	10842504 	addi	r2,r2,4244
 40040a4:	10000015 	stw	zero,0(r2)
	alt_irq_register(JTAG_UART_IRQ, NULL,  jtag_uart_handler);
 40040a8:	01810034 	movhi	r6,1024
 40040ac:	318fed04 	addi	r6,r6,16308
 40040b0:	000b883a 	mov	r5,zero
 40040b4:	0009883a 	mov	r4,zero
 40040b8:	400e5880 	call	400e588 <alt_irq_register>
	*JTAG_UART_CONTROL = 0x00000001; // Read interrupt
 40040bc:	00820034 	movhi	r2,2048
 40040c0:	10842504 	addi	r2,r2,4244
 40040c4:	00c00044 	movi	r3,1
 40040c8:	10c00015 	stw	r3,0(r2)

	*BLE_UART_CONTROL = 0; // Disable interrupts
 40040cc:	00820034 	movhi	r2,2048
 40040d0:	10803304 	addi	r2,r2,204
 40040d4:	10000015 	stw	zero,0(r2)
	alt_irq_register(BLE_UART_IRQ, NULL,  ble_uart_handler);
 40040d8:	01810034 	movhi	r6,1024
 40040dc:	318f6b04 	addi	r6,r6,15788
 40040e0:	000b883a 	mov	r5,zero
 40040e4:	01000044 	movi	r4,1
 40040e8:	400e5880 	call	400e588 <alt_irq_register>
	*BLE_UART_CONTROL = 0x0000080; // Read interrupt
 40040ec:	00820034 	movhi	r2,2048
 40040f0:	10803304 	addi	r2,r2,204
 40040f4:	00c02004 	movi	r3,128
 40040f8:	10c00015 	stw	r3,0(r2)
		}
	}*/


	// Send startup message
	const char hello_world[] = "\x81Hello from Nios II!";
 40040fc:	009b1974 	movhi	r2,27749
 4004100:	10922044 	addi	r2,r2,18561
 4004104:	e0bffa15 	stw	r2,-24(fp)
 4004108:	00998834 	movhi	r2,26144
 400410c:	109bdb04 	addi	r2,r2,28524
 4004110:	e0bffb15 	stw	r2,-20(fp)
 4004114:	00881b74 	movhi	r2,8301
 4004118:	109bdc84 	addi	r2,r2,28530
 400411c:	e0bffc15 	stw	r2,-16(fp)
 4004120:	009cdbf4 	movhi	r2,29551
 4004124:	109a5384 	addi	r2,r2,26958
 4004128:	e0bffd15 	stw	r2,-12(fp)
 400412c:	00885274 	movhi	r2,8521
 4004130:	10924804 	addi	r2,r2,18720
 4004134:	e0bffe15 	stw	r2,-8(fp)
 4004138:	e03fff05 	stb	zero,-4(fp)
	kiss_send_packet(&jtag_kiss, (const uint8_t *) hello_world, sizeof(hello_world) - 1);
 400413c:	01800504 	movi	r6,20
 4004140:	e17ffa04 	addi	r5,fp,-24
 4004144:	010101b4 	movhi	r4,1030
 4004148:	2102a204 	addi	r4,r4,2696
 400414c:	40041680 	call	4004168 <kiss_send_packet>

	usleep(1000000);
 4004150:	010003f4 	movhi	r4,15
 4004154:	21109004 	addi	r4,r4,16960
 4004158:	400ee980 	call	400ee98 <usleep>
		*BLE_UART_TX_DATA = '\n';
		usleep(100000);
	}*/

	while(1){
		wait_button_press();
 400415c:	40035680 	call	4003568 <wait_button_press>
		follow_line();
 4004160:	4003bdc0 	call	4003bdc <follow_line>
	}
 4004164:	003ffd06 	br	400415c <__alt_data_end+0xfc00415c>

04004168 <kiss_send_packet>:
 *      Author: DrYerzinia
 */

#include "kiss.h"

void kiss_send_packet(kiss_t * kiss, const uint8_t * data, size_t len){
 4004168:	defffb04 	addi	sp,sp,-20
 400416c:	dfc00415 	stw	ra,16(sp)
 4004170:	df000315 	stw	fp,12(sp)
 4004174:	df000304 	addi	fp,sp,12
 4004178:	e13ffd15 	stw	r4,-12(fp)
 400417c:	e17ffe15 	stw	r5,-8(fp)
 4004180:	e1bfff15 	stw	r6,-4(fp)

	kiss_start(kiss);
 4004184:	e13ffd17 	ldw	r4,-12(fp)
 4004188:	40041bc0 	call	40041bc <kiss_start>
	kiss_send_data(kiss, data, len);
 400418c:	e1bfff17 	ldw	r6,-4(fp)
 4004190:	e17ffe17 	ldw	r5,-8(fp)
 4004194:	e13ffd17 	ldw	r4,-12(fp)
 4004198:	40042000 	call	4004200 <kiss_send_data>
	kiss_end(kiss);
 400419c:	e13ffd17 	ldw	r4,-12(fp)
 40041a0:	400432c0 	call	400432c <kiss_end>

}
 40041a4:	0001883a 	nop
 40041a8:	e037883a 	mov	sp,fp
 40041ac:	dfc00117 	ldw	ra,4(sp)
 40041b0:	df000017 	ldw	fp,0(sp)
 40041b4:	dec00204 	addi	sp,sp,8
 40041b8:	f800283a 	ret

040041bc <kiss_start>:

void kiss_start(kiss_t * kiss){
 40041bc:	defffd04 	addi	sp,sp,-12
 40041c0:	dfc00215 	stw	ra,8(sp)
 40041c4:	df000115 	stw	fp,4(sp)
 40041c8:	df000104 	addi	fp,sp,4
 40041cc:	e13fff15 	stw	r4,-4(fp)

	kiss->state = KISS_STATE__NORMAL;
 40041d0:	e0bfff17 	ldw	r2,-4(fp)
 40041d4:	10000015 	stw	zero,0(r2)
	kiss->send(KISS_SYMBOLS__FEND);
 40041d8:	e0bfff17 	ldw	r2,-4(fp)
 40041dc:	10800117 	ldw	r2,4(r2)
 40041e0:	01003004 	movi	r4,192
 40041e4:	103ee83a 	callr	r2

}
 40041e8:	0001883a 	nop
 40041ec:	e037883a 	mov	sp,fp
 40041f0:	dfc00117 	ldw	ra,4(sp)
 40041f4:	df000017 	ldw	fp,0(sp)
 40041f8:	dec00204 	addi	sp,sp,8
 40041fc:	f800283a 	ret

04004200 <kiss_send_data>:

void kiss_send_data(kiss_t * kiss, const uint8_t * data, size_t len){
 4004200:	defffa04 	addi	sp,sp,-24
 4004204:	dfc00515 	stw	ra,20(sp)
 4004208:	df000415 	stw	fp,16(sp)
 400420c:	df000404 	addi	fp,sp,16
 4004210:	e13ffd15 	stw	r4,-12(fp)
 4004214:	e17ffe15 	stw	r5,-8(fp)
 4004218:	e1bfff15 	stw	r6,-4(fp)

	while(len > 0){
 400421c:	00003b06 	br	400430c <kiss_send_data+0x10c>

		switch( kiss->state ){
 4004220:	e0bffd17 	ldw	r2,-12(fp)
 4004224:	10800017 	ldw	r2,0(r2)
 4004228:	10c00060 	cmpeqi	r3,r2,1
 400422c:	1800291e 	bne	r3,zero,40042d4 <kiss_send_data+0xd4>
 4004230:	0080032e 	bgeu	zero,r2,4004240 <kiss_send_data+0x40>
 4004234:	108000a0 	cmpeqi	r2,r2,2
 4004238:	10002d1e 	bne	r2,zero,40042f0 <kiss_send_data+0xf0>
 400423c:	00003306 	br	400430c <kiss_send_data+0x10c>

			case KISS_STATE__NORMAL:
				{

					len--;
 4004240:	e0bfff17 	ldw	r2,-4(fp)
 4004244:	10bfffc4 	addi	r2,r2,-1
 4004248:	e0bfff15 	stw	r2,-4(fp)

					uint8_t next_symbol = (*data++);
 400424c:	e0bffe17 	ldw	r2,-8(fp)
 4004250:	10c00044 	addi	r3,r2,1
 4004254:	e0fffe15 	stw	r3,-8(fp)
 4004258:	10800003 	ldbu	r2,0(r2)
 400425c:	e0bffc05 	stb	r2,-16(fp)
					switch( next_symbol ){
 4004260:	e0bffc03 	ldbu	r2,-16(fp)
 4004264:	10c03020 	cmpeqi	r3,r2,192
 4004268:	1800031e 	bne	r3,zero,4004278 <kiss_send_data+0x78>
 400426c:	108036e0 	cmpeqi	r2,r2,219
 4004270:	1000091e 	bne	r2,zero,4004298 <kiss_send_data+0x98>
 4004274:	00001006 	br	40042b8 <kiss_send_data+0xb8>
						case KISS_SYMBOLS__FEND:
							kiss->state = KISS_STATE__END;
 4004278:	e0bffd17 	ldw	r2,-12(fp)
 400427c:	00c00084 	movi	r3,2
 4004280:	10c00015 	stw	r3,0(r2)
							kiss->send(KISS_SYMBOLS__FESC);
 4004284:	e0bffd17 	ldw	r2,-12(fp)
 4004288:	10800117 	ldw	r2,4(r2)
 400428c:	010036c4 	movi	r4,219
 4004290:	103ee83a 	callr	r2
							break;
 4004294:	00000e06 	br	40042d0 <kiss_send_data+0xd0>
						case KISS_SYMBOLS__FESC:
							kiss->state = KISS_STATE__ESC;
 4004298:	e0bffd17 	ldw	r2,-12(fp)
 400429c:	00c00044 	movi	r3,1
 40042a0:	10c00015 	stw	r3,0(r2)
							kiss->send(KISS_SYMBOLS__FESC);
 40042a4:	e0bffd17 	ldw	r2,-12(fp)
 40042a8:	10800117 	ldw	r2,4(r2)
 40042ac:	010036c4 	movi	r4,219
 40042b0:	103ee83a 	callr	r2
							break;
 40042b4:	00000606 	br	40042d0 <kiss_send_data+0xd0>
						default:
							kiss->send(next_symbol);
 40042b8:	e0bffd17 	ldw	r2,-12(fp)
 40042bc:	10800117 	ldw	r2,4(r2)
 40042c0:	e0fffc03 	ldbu	r3,-16(fp)
 40042c4:	1809883a 	mov	r4,r3
 40042c8:	103ee83a 	callr	r2
							break;
 40042cc:	0001883a 	nop
					}
				}
				break;
 40042d0:	00000e06 	br	400430c <kiss_send_data+0x10c>

			case KISS_STATE__ESC:
				kiss->state = KISS_STATE__NORMAL;
 40042d4:	e0bffd17 	ldw	r2,-12(fp)
 40042d8:	10000015 	stw	zero,0(r2)
				kiss->send(KISS_SYMBOLS__TFESC);
 40042dc:	e0bffd17 	ldw	r2,-12(fp)
 40042e0:	10800117 	ldw	r2,4(r2)
 40042e4:	01003744 	movi	r4,221
 40042e8:	103ee83a 	callr	r2
				break;
 40042ec:	00000706 	br	400430c <kiss_send_data+0x10c>

			case KISS_STATE__END:
				kiss->state = KISS_STATE__NORMAL;
 40042f0:	e0bffd17 	ldw	r2,-12(fp)
 40042f4:	10000015 	stw	zero,0(r2)
				kiss->send(KISS_SYMBOLS__TFEND);
 40042f8:	e0bffd17 	ldw	r2,-12(fp)
 40042fc:	10800117 	ldw	r2,4(r2)
 4004300:	01003704 	movi	r4,220
 4004304:	103ee83a 	callr	r2
				break;
 4004308:	0001883a 	nop

}

void kiss_send_data(kiss_t * kiss, const uint8_t * data, size_t len){

	while(len > 0){
 400430c:	e0bfff17 	ldw	r2,-4(fp)
 4004310:	103fc31e 	bne	r2,zero,4004220 <__alt_data_end+0xfc004220>

		}

	}

}
 4004314:	0001883a 	nop
 4004318:	e037883a 	mov	sp,fp
 400431c:	dfc00117 	ldw	ra,4(sp)
 4004320:	df000017 	ldw	fp,0(sp)
 4004324:	dec00204 	addi	sp,sp,8
 4004328:	f800283a 	ret

0400432c <kiss_end>:

void kiss_end(kiss_t * kiss){
 400432c:	defffd04 	addi	sp,sp,-12
 4004330:	dfc00215 	stw	ra,8(sp)
 4004334:	df000115 	stw	fp,4(sp)
 4004338:	df000104 	addi	fp,sp,4
 400433c:	e13fff15 	stw	r4,-4(fp)

	kiss->state = KISS_STATE__NORMAL;
 4004340:	e0bfff17 	ldw	r2,-4(fp)
 4004344:	10000015 	stw	zero,0(r2)
	kiss->send(KISS_SYMBOLS__FEND);
 4004348:	e0bfff17 	ldw	r2,-4(fp)
 400434c:	10800117 	ldw	r2,4(r2)
 4004350:	01003004 	movi	r4,192
 4004354:	103ee83a 	callr	r2

}
 4004358:	0001883a 	nop
 400435c:	e037883a 	mov	sp,fp
 4004360:	dfc00117 	ldw	ra,4(sp)
 4004364:	df000017 	ldw	fp,0(sp)
 4004368:	dec00204 	addi	sp,sp,8
 400436c:	f800283a 	ret

04004370 <kiss_rx_byte>:

uint16_t kiss_rx_byte(kiss_t * kiss, uint8_t next_symbol){
 4004370:	defffc04 	addi	sp,sp,-16
 4004374:	df000315 	stw	fp,12(sp)
 4004378:	df000304 	addi	fp,sp,12
 400437c:	e13ffe15 	stw	r4,-8(fp)
 4004380:	2805883a 	mov	r2,r5
 4004384:	e0bfff05 	stb	r2,-4(fp)

	switch( kiss->rx_state ){
 4004388:	e0bffe17 	ldw	r2,-8(fp)
 400438c:	10800217 	ldw	r2,8(r2)
 4004390:	10000326 	beq	r2,zero,40043a0 <kiss_rx_byte+0x30>
 4004394:	10800060 	cmpeqi	r2,r2,1
 4004398:	1000251e 	bne	r2,zero,4004430 <kiss_rx_byte+0xc0>
 400439c:	00004706 	br	40044bc <kiss_rx_byte+0x14c>

		case KISS_STATE__NORMAL:
			{

				switch( next_symbol ){
 40043a0:	e0bfff03 	ldbu	r2,-4(fp)
 40043a4:	10c03020 	cmpeqi	r3,r2,192
 40043a8:	1800031e 	bne	r3,zero,40043b8 <kiss_rx_byte+0x48>
 40043ac:	108036e0 	cmpeqi	r2,r2,219
 40043b0:	10000c1e 	bne	r2,zero,40043e4 <kiss_rx_byte+0x74>
 40043b4:	00000f06 	br	40043f4 <kiss_rx_byte+0x84>

					case KISS_SYMBOLS__FEND:
						{

							uint16_t len = kiss->rx_buffer_position;
 40043b8:	e0bffe17 	ldw	r2,-8(fp)
 40043bc:	1080040b 	ldhu	r2,16(r2)
 40043c0:	e0bffd0d 	sth	r2,-12(fp)

							kiss->rx_state = KISS_STATE__NORMAL;
 40043c4:	e0bffe17 	ldw	r2,-8(fp)
 40043c8:	10000215 	stw	zero,8(r2)
							kiss->rx_buffer_position = 0;
 40043cc:	e0bffe17 	ldw	r2,-8(fp)
 40043d0:	1000040d 	sth	zero,16(r2)

							if(len > 0){
 40043d4:	e0bffd0b 	ldhu	r2,-12(fp)
 40043d8:	10001326 	beq	r2,zero,4004428 <kiss_rx_byte+0xb8>
								return len;
 40043dc:	e0bffd0b 	ldhu	r2,-12(fp)
 40043e0:	00003706 	br	40044c0 <kiss_rx_byte+0x150>
						}

						break;

					case KISS_SYMBOLS__FESC:
						kiss->rx_state = KISS_STATE__ESC;
 40043e4:	e0bffe17 	ldw	r2,-8(fp)
 40043e8:	00c00044 	movi	r3,1
 40043ec:	10c00215 	stw	r3,8(r2)
						break;
 40043f0:	00000e06 	br	400442c <kiss_rx_byte+0xbc>

					default:
						kiss->rx_buffer[kiss->rx_buffer_position++] = next_symbol;
 40043f4:	e0bffe17 	ldw	r2,-8(fp)
 40043f8:	10c00317 	ldw	r3,12(r2)
 40043fc:	e0bffe17 	ldw	r2,-8(fp)
 4004400:	1080040b 	ldhu	r2,16(r2)
 4004404:	11000044 	addi	r4,r2,1
 4004408:	200b883a 	mov	r5,r4
 400440c:	e13ffe17 	ldw	r4,-8(fp)
 4004410:	2140040d 	sth	r5,16(r4)
 4004414:	10bfffcc 	andi	r2,r2,65535
 4004418:	1885883a 	add	r2,r3,r2
 400441c:	e0ffff03 	ldbu	r3,-4(fp)
 4004420:	10c00005 	stb	r3,0(r2)
						break;
 4004424:	00000106 	br	400442c <kiss_rx_byte+0xbc>
								return len;
							}

						}

						break;
 4004428:	0001883a 	nop
						kiss->rx_buffer[kiss->rx_buffer_position++] = next_symbol;
						break;

				}
			}
			break;
 400442c:	00002306 	br	40044bc <kiss_rx_byte+0x14c>

		case KISS_STATE__ESC:
			switch( next_symbol ){
 4004430:	e0bfff03 	ldbu	r2,-4(fp)
 4004434:	10c03720 	cmpeqi	r3,r2,220
 4004438:	1800031e 	bne	r3,zero,4004448 <kiss_rx_byte+0xd8>
 400443c:	10803760 	cmpeqi	r2,r2,221
 4004440:	10000e1e 	bne	r2,zero,400447c <kiss_rx_byte+0x10c>
					kiss->rx_buffer[kiss->rx_buffer_position++] = KISS_SYMBOLS__FEND;
					break;

				default:
					// State machine hurt itself in confusion
					break;
 4004444:	00001a06 	br	40044b0 <kiss_rx_byte+0x140>
			break;

		case KISS_STATE__ESC:
			switch( next_symbol ){
				case KISS_SYMBOLS__TFEND:
					kiss->rx_buffer[kiss->rx_buffer_position++] = KISS_SYMBOLS__FEND;
 4004448:	e0bffe17 	ldw	r2,-8(fp)
 400444c:	10c00317 	ldw	r3,12(r2)
 4004450:	e0bffe17 	ldw	r2,-8(fp)
 4004454:	1080040b 	ldhu	r2,16(r2)
 4004458:	11000044 	addi	r4,r2,1
 400445c:	200b883a 	mov	r5,r4
 4004460:	e13ffe17 	ldw	r4,-8(fp)
 4004464:	2140040d 	sth	r5,16(r4)
 4004468:	10bfffcc 	andi	r2,r2,65535
 400446c:	1885883a 	add	r2,r3,r2
 4004470:	00fff004 	movi	r3,-64
 4004474:	10c00005 	stb	r3,0(r2)
					break;
 4004478:	00000d06 	br	40044b0 <kiss_rx_byte+0x140>

				case KISS_SYMBOLS__TFESC:
					kiss->rx_buffer[kiss->rx_buffer_position++] = KISS_SYMBOLS__FEND;
 400447c:	e0bffe17 	ldw	r2,-8(fp)
 4004480:	10c00317 	ldw	r3,12(r2)
 4004484:	e0bffe17 	ldw	r2,-8(fp)
 4004488:	1080040b 	ldhu	r2,16(r2)
 400448c:	11000044 	addi	r4,r2,1
 4004490:	200b883a 	mov	r5,r4
 4004494:	e13ffe17 	ldw	r4,-8(fp)
 4004498:	2140040d 	sth	r5,16(r4)
 400449c:	10bfffcc 	andi	r2,r2,65535
 40044a0:	1885883a 	add	r2,r3,r2
 40044a4:	00fff004 	movi	r3,-64
 40044a8:	10c00005 	stb	r3,0(r2)
					break;
 40044ac:	0001883a 	nop

				default:
					// State machine hurt itself in confusion
					break;
			}
			kiss->rx_state = KISS_STATE__NORMAL;
 40044b0:	e0bffe17 	ldw	r2,-8(fp)
 40044b4:	10000215 	stw	zero,8(r2)
			break;
 40044b8:	0001883a 	nop

	}

	return 0;
 40044bc:	0005883a 	mov	r2,zero

}
 40044c0:	e037883a 	mov	sp,fp
 40044c4:	df000017 	ldw	fp,0(sp)
 40044c8:	dec00104 	addi	sp,sp,4
 40044cc:	f800283a 	ret

040044d0 <pid_compute>:
 * @param pid PID controller object
 * @param input Current state
 *
 * @return Control effort
 */
fp_t pid_compute(PID_t * pid, fp_t input, fp_t dt){
 40044d0:	defff704 	addi	sp,sp,-36
 40044d4:	dfc00815 	stw	ra,32(sp)
 40044d8:	df000715 	stw	fp,28(sp)
 40044dc:	dc000615 	stw	r16,24(sp)
 40044e0:	df000704 	addi	fp,sp,28
 40044e4:	e13ffc15 	stw	r4,-16(fp)
 40044e8:	e17ffd15 	stw	r5,-12(fp)
 40044ec:	e1bffe15 	stw	r6,-8(fp)

	fp_t err = pid->setpoint - input;
 40044f0:	e0bffc17 	ldw	r2,-16(fp)
 40044f4:	10c00017 	ldw	r3,0(r2)
 40044f8:	e17ffd17 	ldw	r5,-12(fp)
 40044fc:	1809883a 	mov	r4,r3
 4004500:	40058940 	call	4005894 <__subsf3>
 4004504:	1007883a 	mov	r3,r2
 4004508:	e0fffa15 	stw	r3,-24(fp)

	// Integrate error
	pid->i += err;
 400450c:	e0bffc17 	ldw	r2,-16(fp)
 4004510:	10c00117 	ldw	r3,4(r2)
 4004514:	e17ffa17 	ldw	r5,-24(fp)
 4004518:	1809883a 	mov	r4,r3
 400451c:	40049d80 	call	40049d8 <__addsf3>
 4004520:	1009883a 	mov	r4,r2
 4004524:	2007883a 	mov	r3,r4
 4004528:	e0bffc17 	ldw	r2,-16(fp)
 400452c:	10c00115 	stw	r3,4(r2)

	// Check wind-up limit
	if(pid->i > pid->windup_limit){
 4004530:	e0bffc17 	ldw	r2,-16(fp)
 4004534:	10c00117 	ldw	r3,4(r2)
 4004538:	e0bffc17 	ldw	r2,-16(fp)
 400453c:	11000617 	ldw	r4,24(r2)
 4004540:	200b883a 	mov	r5,r4
 4004544:	1809883a 	mov	r4,r3
 4004548:	40052e00 	call	40052e0 <__gesf2>
 400454c:	0080050e 	bge	zero,r2,4004564 <pid_compute+0x94>
		pid->i = pid->windup_limit;
 4004550:	e0bffc17 	ldw	r2,-16(fp)
 4004554:	10c00617 	ldw	r3,24(r2)
 4004558:	e0bffc17 	ldw	r2,-16(fp)
 400455c:	10c00115 	stw	r3,4(r2)
 4004560:	00000d06 	br	4004598 <pid_compute+0xc8>
	} else if(pid->i < -1.0f * pid->windup_limit){
 4004564:	e0bffc17 	ldw	r2,-16(fp)
 4004568:	11000117 	ldw	r4,4(r2)
 400456c:	e0fffc17 	ldw	r3,-16(fp)
 4004570:	18800617 	ldw	r2,24(r3)
 4004574:	10a0003c 	xorhi	r2,r2,32768
 4004578:	100b883a 	mov	r5,r2
 400457c:	400539c0 	call	400539c <__lesf2>
 4004580:	1000050e 	bge	r2,zero,4004598 <pid_compute+0xc8>
		pid->i = -1.0f * pid->windup_limit;
 4004584:	e0fffc17 	ldw	r3,-16(fp)
 4004588:	18800617 	ldw	r2,24(r3)
 400458c:	10e0003c 	xorhi	r3,r2,32768
 4004590:	e0bffc17 	ldw	r2,-16(fp)
 4004594:	10c00115 	stw	r3,4(r2)
	}

	fp_t der = err - pid->prev_err;
 4004598:	e0bffc17 	ldw	r2,-16(fp)
 400459c:	10c00217 	ldw	r3,8(r2)
 40045a0:	180b883a 	mov	r5,r3
 40045a4:	e13ffa17 	ldw	r4,-24(fp)
 40045a8:	40058940 	call	4005894 <__subsf3>
 40045ac:	1007883a 	mov	r3,r2
 40045b0:	e0fffb15 	stw	r3,-20(fp)

	pid->prev_err = err;
 40045b4:	e0bffc17 	ldw	r2,-16(fp)
 40045b8:	e0fffa17 	ldw	r3,-24(fp)
 40045bc:	10c00215 	stw	r3,8(r2)

	fp_t output = ( pid->kp * err ) + ( pid->ki * pid->i * dt ) + ( pid->kd * der / dt );
 40045c0:	e0bffc17 	ldw	r2,-16(fp)
 40045c4:	10c00317 	ldw	r3,12(r2)
 40045c8:	e17ffa17 	ldw	r5,-24(fp)
 40045cc:	1809883a 	mov	r4,r3
 40045d0:	40054640 	call	4005464 <__mulsf3>
 40045d4:	1007883a 	mov	r3,r2
 40045d8:	1821883a 	mov	r16,r3
 40045dc:	e0bffc17 	ldw	r2,-16(fp)
 40045e0:	10c00417 	ldw	r3,16(r2)
 40045e4:	e0bffc17 	ldw	r2,-16(fp)
 40045e8:	11000117 	ldw	r4,4(r2)
 40045ec:	200b883a 	mov	r5,r4
 40045f0:	1809883a 	mov	r4,r3
 40045f4:	40054640 	call	4005464 <__mulsf3>
 40045f8:	1007883a 	mov	r3,r2
 40045fc:	1805883a 	mov	r2,r3
 4004600:	e17ffe17 	ldw	r5,-8(fp)
 4004604:	1009883a 	mov	r4,r2
 4004608:	40054640 	call	4005464 <__mulsf3>
 400460c:	1007883a 	mov	r3,r2
 4004610:	1805883a 	mov	r2,r3
 4004614:	100b883a 	mov	r5,r2
 4004618:	8009883a 	mov	r4,r16
 400461c:	40049d80 	call	40049d8 <__addsf3>
 4004620:	1007883a 	mov	r3,r2
 4004624:	1821883a 	mov	r16,r3
 4004628:	e0bffc17 	ldw	r2,-16(fp)
 400462c:	10c00517 	ldw	r3,20(r2)
 4004630:	e17ffb17 	ldw	r5,-20(fp)
 4004634:	1809883a 	mov	r4,r3
 4004638:	40054640 	call	4005464 <__mulsf3>
 400463c:	1007883a 	mov	r3,r2
 4004640:	1805883a 	mov	r2,r3
 4004644:	e17ffe17 	ldw	r5,-8(fp)
 4004648:	1009883a 	mov	r4,r2
 400464c:	4004ea00 	call	4004ea0 <__divsf3>
 4004650:	1007883a 	mov	r3,r2
 4004654:	1805883a 	mov	r2,r3
 4004658:	100b883a 	mov	r5,r2
 400465c:	8009883a 	mov	r4,r16
 4004660:	40049d80 	call	40049d8 <__addsf3>
 4004664:	1007883a 	mov	r3,r2
 4004668:	e0fff915 	stw	r3,-28(fp)

	// Don't command more than maximum value
	if( output > pid->max){
 400466c:	e0bffc17 	ldw	r2,-16(fp)
 4004670:	10c00717 	ldw	r3,28(r2)
 4004674:	e17ff917 	ldw	r5,-28(fp)
 4004678:	1809883a 	mov	r4,r3
 400467c:	400539c0 	call	400539c <__lesf2>
 4004680:	1000040e 	bge	r2,zero,4004694 <pid_compute+0x1c4>
		output = pid->max;
 4004684:	e0bffc17 	ldw	r2,-16(fp)
 4004688:	10800717 	ldw	r2,28(r2)
 400468c:	e0bff915 	stw	r2,-28(fp)
 4004690:	00000906 	br	40046b8 <pid_compute+0x1e8>
	} else if( output < pid->min){
 4004694:	e0bffc17 	ldw	r2,-16(fp)
 4004698:	10c00817 	ldw	r3,32(r2)
 400469c:	e17ff917 	ldw	r5,-28(fp)
 40046a0:	1809883a 	mov	r4,r3
 40046a4:	40052e00 	call	40052e0 <__gesf2>
 40046a8:	0080030e 	bge	zero,r2,40046b8 <pid_compute+0x1e8>
		output = pid->min;
 40046ac:	e0bffc17 	ldw	r2,-16(fp)
 40046b0:	10800817 	ldw	r2,32(r2)
 40046b4:	e0bff915 	stw	r2,-28(fp)
	}

	if( pid->mode == REVERSE){
 40046b8:	e0bffc17 	ldw	r2,-16(fp)
 40046bc:	10800917 	ldw	r2,36(r2)
 40046c0:	10800058 	cmpnei	r2,r2,1
 40046c4:	1000031e 	bne	r2,zero,40046d4 <pid_compute+0x204>
		output *= -1.0f;
 40046c8:	e0bff917 	ldw	r2,-28(fp)
 40046cc:	10a0003c 	xorhi	r2,r2,32768
 40046d0:	e0bff915 	stw	r2,-28(fp)
	}

	return output;
 40046d4:	e0bff917 	ldw	r2,-28(fp)
 40046d8:	1007883a 	mov	r3,r2

}
 40046dc:	1805883a 	mov	r2,r3
 40046e0:	e6ffff04 	addi	sp,fp,-4
 40046e4:	dfc00217 	ldw	ra,8(sp)
 40046e8:	df000117 	ldw	fp,4(sp)
 40046ec:	dc000017 	ldw	r16,0(sp)
 40046f0:	dec00304 	addi	sp,sp,12
 40046f4:	f800283a 	ret

040046f8 <floorf>:
 40046f8:	defffa04 	addi	sp,sp,-24
 40046fc:	dc800215 	stw	r18,8(sp)
 4004700:	04a00034 	movhi	r18,32768
 4004704:	94bfffc4 	addi	r18,r18,-1
 4004708:	9124703a 	and	r18,r18,r4
 400470c:	dc400115 	stw	r17,4(sp)
 4004710:	9022d5fa 	srli	r17,r18,23
 4004714:	dc000015 	stw	r16,0(sp)
 4004718:	dfc00515 	stw	ra,20(sp)
 400471c:	dd000415 	stw	r20,16(sp)
 4004720:	dcc00315 	stw	r19,12(sp)
 4004724:	8c7fe044 	addi	r17,r17,-127
 4004728:	00800584 	movi	r2,22
 400472c:	2021883a 	mov	r16,r4
 4004730:	14401216 	blt	r2,r17,400477c <floorf+0x84>
 4004734:	2029883a 	mov	r20,r4
 4004738:	88001f16 	blt	r17,zero,40047b8 <floorf+0xc0>
 400473c:	04802034 	movhi	r18,128
 4004740:	94bfffc4 	addi	r18,r18,-1
 4004744:	9465d83a 	sra	r18,r18,r17
 4004748:	9104703a 	and	r2,r18,r4
 400474c:	10000e26 	beq	r2,zero,4004788 <floorf+0x90>
 4004750:	015c52b4 	movhi	r5,29002
 4004754:	297cb284 	addi	r5,r5,-3382
 4004758:	40049d80 	call	40049d8 <__addsf3>
 400475c:	000b883a 	mov	r5,zero
 4004760:	1009883a 	mov	r4,r2
 4004764:	40052e00 	call	40052e0 <__gesf2>
 4004768:	0080070e 	bge	zero,r2,4004788 <floorf+0x90>
 400476c:	80001c16 	blt	r16,zero,40047e0 <floorf+0xe8>
 4004770:	0484303a 	nor	r2,zero,r18
 4004774:	1504703a 	and	r2,r2,r20
 4004778:	00000406 	br	400478c <floorf+0x94>
 400477c:	009fe034 	movhi	r2,32640
 4004780:	10bfffc4 	addi	r2,r2,-1
 4004784:	14800936 	bltu	r2,r18,40047ac <floorf+0xb4>
 4004788:	8005883a 	mov	r2,r16
 400478c:	dfc00517 	ldw	ra,20(sp)
 4004790:	dd000417 	ldw	r20,16(sp)
 4004794:	dcc00317 	ldw	r19,12(sp)
 4004798:	dc800217 	ldw	r18,8(sp)
 400479c:	dc400117 	ldw	r17,4(sp)
 40047a0:	dc000017 	ldw	r16,0(sp)
 40047a4:	dec00604 	addi	sp,sp,24
 40047a8:	f800283a 	ret
 40047ac:	200b883a 	mov	r5,r4
 40047b0:	40049d80 	call	40049d8 <__addsf3>
 40047b4:	003ff506 	br	400478c <__alt_data_end+0xfc00478c>
 40047b8:	015c52b4 	movhi	r5,29002
 40047bc:	297cb284 	addi	r5,r5,-3382
 40047c0:	40049d80 	call	40049d8 <__addsf3>
 40047c4:	000b883a 	mov	r5,zero
 40047c8:	1009883a 	mov	r4,r2
 40047cc:	40052e00 	call	40052e0 <__gesf2>
 40047d0:	00bfed0e 	bge	zero,r2,4004788 <__alt_data_end+0xfc004788>
 40047d4:	80000616 	blt	r16,zero,40047f0 <floorf+0xf8>
 40047d8:	0005883a 	mov	r2,zero
 40047dc:	003feb06 	br	400478c <__alt_data_end+0xfc00478c>
 40047e0:	00802034 	movhi	r2,128
 40047e4:	1445d83a 	sra	r2,r2,r17
 40047e8:	1429883a 	add	r20,r2,r16
 40047ec:	003fe006 	br	4004770 <__alt_data_end+0xfc004770>
 40047f0:	903fe526 	beq	r18,zero,4004788 <__alt_data_end+0xfc004788>
 40047f4:	00afe034 	movhi	r2,49024
 40047f8:	003fe406 	br	400478c <__alt_data_end+0xfc00478c>

040047fc <__divsi3>:
 40047fc:	20001b16 	blt	r4,zero,400486c <__divsi3+0x70>
 4004800:	000f883a 	mov	r7,zero
 4004804:	28001616 	blt	r5,zero,4004860 <__divsi3+0x64>
 4004808:	200d883a 	mov	r6,r4
 400480c:	29001a2e 	bgeu	r5,r4,4004878 <__divsi3+0x7c>
 4004810:	00800804 	movi	r2,32
 4004814:	00c00044 	movi	r3,1
 4004818:	00000106 	br	4004820 <__divsi3+0x24>
 400481c:	10000d26 	beq	r2,zero,4004854 <__divsi3+0x58>
 4004820:	294b883a 	add	r5,r5,r5
 4004824:	10bfffc4 	addi	r2,r2,-1
 4004828:	18c7883a 	add	r3,r3,r3
 400482c:	293ffb36 	bltu	r5,r4,400481c <__alt_data_end+0xfc00481c>
 4004830:	0005883a 	mov	r2,zero
 4004834:	18000726 	beq	r3,zero,4004854 <__divsi3+0x58>
 4004838:	0005883a 	mov	r2,zero
 400483c:	31400236 	bltu	r6,r5,4004848 <__divsi3+0x4c>
 4004840:	314dc83a 	sub	r6,r6,r5
 4004844:	10c4b03a 	or	r2,r2,r3
 4004848:	1806d07a 	srli	r3,r3,1
 400484c:	280ad07a 	srli	r5,r5,1
 4004850:	183ffa1e 	bne	r3,zero,400483c <__alt_data_end+0xfc00483c>
 4004854:	38000126 	beq	r7,zero,400485c <__divsi3+0x60>
 4004858:	0085c83a 	sub	r2,zero,r2
 400485c:	f800283a 	ret
 4004860:	014bc83a 	sub	r5,zero,r5
 4004864:	39c0005c 	xori	r7,r7,1
 4004868:	003fe706 	br	4004808 <__alt_data_end+0xfc004808>
 400486c:	0109c83a 	sub	r4,zero,r4
 4004870:	01c00044 	movi	r7,1
 4004874:	003fe306 	br	4004804 <__alt_data_end+0xfc004804>
 4004878:	00c00044 	movi	r3,1
 400487c:	003fee06 	br	4004838 <__alt_data_end+0xfc004838>

04004880 <__modsi3>:
 4004880:	20001716 	blt	r4,zero,40048e0 <__modsi3+0x60>
 4004884:	000f883a 	mov	r7,zero
 4004888:	2005883a 	mov	r2,r4
 400488c:	28001216 	blt	r5,zero,40048d8 <__modsi3+0x58>
 4004890:	2900162e 	bgeu	r5,r4,40048ec <__modsi3+0x6c>
 4004894:	01800804 	movi	r6,32
 4004898:	00c00044 	movi	r3,1
 400489c:	00000106 	br	40048a4 <__modsi3+0x24>
 40048a0:	30000a26 	beq	r6,zero,40048cc <__modsi3+0x4c>
 40048a4:	294b883a 	add	r5,r5,r5
 40048a8:	31bfffc4 	addi	r6,r6,-1
 40048ac:	18c7883a 	add	r3,r3,r3
 40048b0:	293ffb36 	bltu	r5,r4,40048a0 <__alt_data_end+0xfc0048a0>
 40048b4:	18000526 	beq	r3,zero,40048cc <__modsi3+0x4c>
 40048b8:	1806d07a 	srli	r3,r3,1
 40048bc:	11400136 	bltu	r2,r5,40048c4 <__modsi3+0x44>
 40048c0:	1145c83a 	sub	r2,r2,r5
 40048c4:	280ad07a 	srli	r5,r5,1
 40048c8:	183ffb1e 	bne	r3,zero,40048b8 <__alt_data_end+0xfc0048b8>
 40048cc:	38000126 	beq	r7,zero,40048d4 <__modsi3+0x54>
 40048d0:	0085c83a 	sub	r2,zero,r2
 40048d4:	f800283a 	ret
 40048d8:	014bc83a 	sub	r5,zero,r5
 40048dc:	003fec06 	br	4004890 <__alt_data_end+0xfc004890>
 40048e0:	0109c83a 	sub	r4,zero,r4
 40048e4:	01c00044 	movi	r7,1
 40048e8:	003fe706 	br	4004888 <__alt_data_end+0xfc004888>
 40048ec:	00c00044 	movi	r3,1
 40048f0:	003ff106 	br	40048b8 <__alt_data_end+0xfc0048b8>

040048f4 <__udivsi3>:
 40048f4:	200d883a 	mov	r6,r4
 40048f8:	2900152e 	bgeu	r5,r4,4004950 <__udivsi3+0x5c>
 40048fc:	28001416 	blt	r5,zero,4004950 <__udivsi3+0x5c>
 4004900:	00800804 	movi	r2,32
 4004904:	00c00044 	movi	r3,1
 4004908:	00000206 	br	4004914 <__udivsi3+0x20>
 400490c:	10000e26 	beq	r2,zero,4004948 <__udivsi3+0x54>
 4004910:	28000516 	blt	r5,zero,4004928 <__udivsi3+0x34>
 4004914:	294b883a 	add	r5,r5,r5
 4004918:	10bfffc4 	addi	r2,r2,-1
 400491c:	18c7883a 	add	r3,r3,r3
 4004920:	293ffa36 	bltu	r5,r4,400490c <__alt_data_end+0xfc00490c>
 4004924:	18000826 	beq	r3,zero,4004948 <__udivsi3+0x54>
 4004928:	0005883a 	mov	r2,zero
 400492c:	31400236 	bltu	r6,r5,4004938 <__udivsi3+0x44>
 4004930:	314dc83a 	sub	r6,r6,r5
 4004934:	10c4b03a 	or	r2,r2,r3
 4004938:	1806d07a 	srli	r3,r3,1
 400493c:	280ad07a 	srli	r5,r5,1
 4004940:	183ffa1e 	bne	r3,zero,400492c <__alt_data_end+0xfc00492c>
 4004944:	f800283a 	ret
 4004948:	0005883a 	mov	r2,zero
 400494c:	f800283a 	ret
 4004950:	00c00044 	movi	r3,1
 4004954:	003ff406 	br	4004928 <__alt_data_end+0xfc004928>

04004958 <__umodsi3>:
 4004958:	2005883a 	mov	r2,r4
 400495c:	2900122e 	bgeu	r5,r4,40049a8 <__umodsi3+0x50>
 4004960:	28001116 	blt	r5,zero,40049a8 <__umodsi3+0x50>
 4004964:	01800804 	movi	r6,32
 4004968:	00c00044 	movi	r3,1
 400496c:	00000206 	br	4004978 <__umodsi3+0x20>
 4004970:	30000c26 	beq	r6,zero,40049a4 <__umodsi3+0x4c>
 4004974:	28000516 	blt	r5,zero,400498c <__umodsi3+0x34>
 4004978:	294b883a 	add	r5,r5,r5
 400497c:	31bfffc4 	addi	r6,r6,-1
 4004980:	18c7883a 	add	r3,r3,r3
 4004984:	293ffa36 	bltu	r5,r4,4004970 <__alt_data_end+0xfc004970>
 4004988:	18000626 	beq	r3,zero,40049a4 <__umodsi3+0x4c>
 400498c:	1806d07a 	srli	r3,r3,1
 4004990:	11400136 	bltu	r2,r5,4004998 <__umodsi3+0x40>
 4004994:	1145c83a 	sub	r2,r2,r5
 4004998:	280ad07a 	srli	r5,r5,1
 400499c:	183ffb1e 	bne	r3,zero,400498c <__alt_data_end+0xfc00498c>
 40049a0:	f800283a 	ret
 40049a4:	f800283a 	ret
 40049a8:	00c00044 	movi	r3,1
 40049ac:	003ff706 	br	400498c <__alt_data_end+0xfc00498c>

040049b0 <__mulsi3>:
 40049b0:	0005883a 	mov	r2,zero
 40049b4:	20000726 	beq	r4,zero,40049d4 <__mulsi3+0x24>
 40049b8:	20c0004c 	andi	r3,r4,1
 40049bc:	2008d07a 	srli	r4,r4,1
 40049c0:	18000126 	beq	r3,zero,40049c8 <__mulsi3+0x18>
 40049c4:	1145883a 	add	r2,r2,r5
 40049c8:	294b883a 	add	r5,r5,r5
 40049cc:	203ffa1e 	bne	r4,zero,40049b8 <__alt_data_end+0xfc0049b8>
 40049d0:	f800283a 	ret
 40049d4:	f800283a 	ret

040049d8 <__addsf3>:
 40049d8:	defffc04 	addi	sp,sp,-16
 40049dc:	2004d7fa 	srli	r2,r4,31
 40049e0:	280cd5fa 	srli	r6,r5,23
 40049e4:	dc000015 	stw	r16,0(sp)
 40049e8:	00c02034 	movhi	r3,128
 40049ec:	2020d5fa 	srli	r16,r4,23
 40049f0:	280ed7fa 	srli	r7,r5,31
 40049f4:	18ffffc4 	addi	r3,r3,-1
 40049f8:	dc400115 	stw	r17,4(sp)
 40049fc:	1908703a 	and	r4,r3,r4
 4004a00:	194a703a 	and	r5,r3,r5
 4004a04:	dfc00315 	stw	ra,12(sp)
 4004a08:	dc800215 	stw	r18,8(sp)
 4004a0c:	14403fcc 	andi	r17,r2,255
 4004a10:	84003fcc 	andi	r16,r16,255
 4004a14:	200890fa 	slli	r4,r4,3
 4004a18:	31803fcc 	andi	r6,r6,255
 4004a1c:	280a90fa 	slli	r5,r5,3
 4004a20:	89c05026 	beq	r17,r7,4004b64 <__addsf3+0x18c>
 4004a24:	8185c83a 	sub	r2,r16,r6
 4004a28:	00807a0e 	bge	zero,r2,4004c14 <__addsf3+0x23c>
 4004a2c:	30001e1e 	bne	r6,zero,4004aa8 <__addsf3+0xd0>
 4004a30:	28006d1e 	bne	r5,zero,4004be8 <__addsf3+0x210>
 4004a34:	208001cc 	andi	r2,r4,7
 4004a38:	10000426 	beq	r2,zero,4004a4c <__addsf3+0x74>
 4004a3c:	208003cc 	andi	r2,r4,15
 4004a40:	00c00104 	movi	r3,4
 4004a44:	10c00126 	beq	r2,r3,4004a4c <__addsf3+0x74>
 4004a48:	20c9883a 	add	r4,r4,r3
 4004a4c:	2081002c 	andhi	r2,r4,1024
 4004a50:	10003926 	beq	r2,zero,4004b38 <__addsf3+0x160>
 4004a54:	84000044 	addi	r16,r16,1
 4004a58:	00803fc4 	movi	r2,255
 4004a5c:	80807826 	beq	r16,r2,4004c40 <__addsf3+0x268>
 4004a60:	200891ba 	slli	r4,r4,6
 4004a64:	8805883a 	mov	r2,r17
 4004a68:	2008d27a 	srli	r4,r4,9
 4004a6c:	84003fcc 	andi	r16,r16,255
 4004a70:	800695fa 	slli	r3,r16,23
 4004a74:	10803fcc 	andi	r2,r2,255
 4004a78:	04002034 	movhi	r16,128
 4004a7c:	843fffc4 	addi	r16,r16,-1
 4004a80:	100497fa 	slli	r2,r2,31
 4004a84:	2408703a 	and	r4,r4,r16
 4004a88:	20e0b03a 	or	r16,r4,r3
 4004a8c:	8084b03a 	or	r2,r16,r2
 4004a90:	dfc00317 	ldw	ra,12(sp)
 4004a94:	dc800217 	ldw	r18,8(sp)
 4004a98:	dc400117 	ldw	r17,4(sp)
 4004a9c:	dc000017 	ldw	r16,0(sp)
 4004aa0:	dec00404 	addi	sp,sp,16
 4004aa4:	f800283a 	ret
 4004aa8:	00c03fc4 	movi	r3,255
 4004aac:	80ffe126 	beq	r16,r3,4004a34 <__alt_data_end+0xfc004a34>
 4004ab0:	29410034 	orhi	r5,r5,1024
 4004ab4:	00c006c4 	movi	r3,27
 4004ab8:	18807516 	blt	r3,r2,4004c90 <__addsf3+0x2b8>
 4004abc:	00c00804 	movi	r3,32
 4004ac0:	1887c83a 	sub	r3,r3,r2
 4004ac4:	28c6983a 	sll	r3,r5,r3
 4004ac8:	288ad83a 	srl	r5,r5,r2
 4004acc:	1804c03a 	cmpne	r2,r3,zero
 4004ad0:	288ab03a 	or	r5,r5,r2
 4004ad4:	2149c83a 	sub	r4,r4,r5
 4004ad8:	2081002c 	andhi	r2,r4,1024
 4004adc:	10001426 	beq	r2,zero,4004b30 <__addsf3+0x158>
 4004ae0:	04810034 	movhi	r18,1024
 4004ae4:	94bfffc4 	addi	r18,r18,-1
 4004ae8:	24a4703a 	and	r18,r4,r18
 4004aec:	9009883a 	mov	r4,r18
 4004af0:	400897c0 	call	400897c <__clzsi2>
 4004af4:	10bffec4 	addi	r2,r2,-5
 4004af8:	90a4983a 	sll	r18,r18,r2
 4004afc:	14005416 	blt	r2,r16,4004c50 <__addsf3+0x278>
 4004b00:	1405c83a 	sub	r2,r2,r16
 4004b04:	11000044 	addi	r4,r2,1
 4004b08:	00800804 	movi	r2,32
 4004b0c:	1105c83a 	sub	r2,r2,r4
 4004b10:	9084983a 	sll	r2,r18,r2
 4004b14:	9124d83a 	srl	r18,r18,r4
 4004b18:	0021883a 	mov	r16,zero
 4004b1c:	1008c03a 	cmpne	r4,r2,zero
 4004b20:	9108b03a 	or	r4,r18,r4
 4004b24:	003fc306 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004b28:	1000db26 	beq	r2,zero,4004e98 <__addsf3+0x4c0>
 4004b2c:	1009883a 	mov	r4,r2
 4004b30:	208001cc 	andi	r2,r4,7
 4004b34:	103fc11e 	bne	r2,zero,4004a3c <__alt_data_end+0xfc004a3c>
 4004b38:	2006d0fa 	srli	r3,r4,3
 4004b3c:	01003fc4 	movi	r4,255
 4004b40:	8805883a 	mov	r2,r17
 4004b44:	8100241e 	bne	r16,r4,4004bd8 <__addsf3+0x200>
 4004b48:	18006e26 	beq	r3,zero,4004d04 <__addsf3+0x32c>
 4004b4c:	19001034 	orhi	r4,r3,64
 4004b50:	00c02034 	movhi	r3,128
 4004b54:	18ffffc4 	addi	r3,r3,-1
 4004b58:	043fffc4 	movi	r16,-1
 4004b5c:	20c8703a 	and	r4,r4,r3
 4004b60:	003fc206 	br	4004a6c <__alt_data_end+0xfc004a6c>
 4004b64:	8187c83a 	sub	r3,r16,r6
 4004b68:	00c03e0e 	bge	zero,r3,4004c64 <__addsf3+0x28c>
 4004b6c:	30002326 	beq	r6,zero,4004bfc <__addsf3+0x224>
 4004b70:	01803fc4 	movi	r6,255
 4004b74:	81bfaf26 	beq	r16,r6,4004a34 <__alt_data_end+0xfc004a34>
 4004b78:	29410034 	orhi	r5,r5,1024
 4004b7c:	018006c4 	movi	r6,27
 4004b80:	30c07416 	blt	r6,r3,4004d54 <__addsf3+0x37c>
 4004b84:	01800804 	movi	r6,32
 4004b88:	30cdc83a 	sub	r6,r6,r3
 4004b8c:	298c983a 	sll	r6,r5,r6
 4004b90:	28cad83a 	srl	r5,r5,r3
 4004b94:	3006c03a 	cmpne	r3,r6,zero
 4004b98:	28cab03a 	or	r5,r5,r3
 4004b9c:	2149883a 	add	r4,r4,r5
 4004ba0:	20c1002c 	andhi	r3,r4,1024
 4004ba4:	183fe226 	beq	r3,zero,4004b30 <__alt_data_end+0xfc004b30>
 4004ba8:	84000044 	addi	r16,r16,1
 4004bac:	00c03fc4 	movi	r3,255
 4004bb0:	80c05426 	beq	r16,r3,4004d04 <__addsf3+0x32c>
 4004bb4:	00bf0034 	movhi	r2,64512
 4004bb8:	10bfffc4 	addi	r2,r2,-1
 4004bbc:	20c0004c 	andi	r3,r4,1
 4004bc0:	2088703a 	and	r4,r4,r2
 4004bc4:	2008d07a 	srli	r4,r4,1
 4004bc8:	20c8b03a 	or	r4,r4,r3
 4004bcc:	003f9906 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004bd0:	0007883a 	mov	r3,zero
 4004bd4:	0005883a 	mov	r2,zero
 4004bd8:	01002034 	movhi	r4,128
 4004bdc:	213fffc4 	addi	r4,r4,-1
 4004be0:	1908703a 	and	r4,r3,r4
 4004be4:	003fa106 	br	4004a6c <__alt_data_end+0xfc004a6c>
 4004be8:	10bfffc4 	addi	r2,r2,-1
 4004bec:	103fb926 	beq	r2,zero,4004ad4 <__alt_data_end+0xfc004ad4>
 4004bf0:	00c03fc4 	movi	r3,255
 4004bf4:	80ffaf1e 	bne	r16,r3,4004ab4 <__alt_data_end+0xfc004ab4>
 4004bf8:	003f8e06 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004bfc:	283f8d26 	beq	r5,zero,4004a34 <__alt_data_end+0xfc004a34>
 4004c00:	18ffffc4 	addi	r3,r3,-1
 4004c04:	183fe526 	beq	r3,zero,4004b9c <__alt_data_end+0xfc004b9c>
 4004c08:	01803fc4 	movi	r6,255
 4004c0c:	81bfdb1e 	bne	r16,r6,4004b7c <__alt_data_end+0xfc004b7c>
 4004c10:	003f8806 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004c14:	1000201e 	bne	r2,zero,4004c98 <__addsf3+0x2c0>
 4004c18:	80800044 	addi	r2,r16,1
 4004c1c:	10803fcc 	andi	r2,r2,255
 4004c20:	01800044 	movi	r6,1
 4004c24:	3080450e 	bge	r6,r2,4004d3c <__addsf3+0x364>
 4004c28:	2165c83a 	sub	r18,r4,r5
 4004c2c:	90c1002c 	andhi	r3,r18,1024
 4004c30:	18002b26 	beq	r3,zero,4004ce0 <__addsf3+0x308>
 4004c34:	2925c83a 	sub	r18,r5,r4
 4004c38:	3823883a 	mov	r17,r7
 4004c3c:	003fab06 	br	4004aec <__alt_data_end+0xfc004aec>
 4004c40:	8805883a 	mov	r2,r17
 4004c44:	043fffc4 	movi	r16,-1
 4004c48:	0009883a 	mov	r4,zero
 4004c4c:	003f8706 	br	4004a6c <__alt_data_end+0xfc004a6c>
 4004c50:	013f0034 	movhi	r4,64512
 4004c54:	213fffc4 	addi	r4,r4,-1
 4004c58:	80a1c83a 	sub	r16,r16,r2
 4004c5c:	9108703a 	and	r4,r18,r4
 4004c60:	003f7406 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004c64:	1800411e 	bne	r3,zero,4004d6c <__addsf3+0x394>
 4004c68:	80c00044 	addi	r3,r16,1
 4004c6c:	19c03fcc 	andi	r7,r3,255
 4004c70:	01800044 	movi	r6,1
 4004c74:	31c0260e 	bge	r6,r7,4004d10 <__addsf3+0x338>
 4004c78:	01803fc4 	movi	r6,255
 4004c7c:	19802126 	beq	r3,r6,4004d04 <__addsf3+0x32c>
 4004c80:	2149883a 	add	r4,r4,r5
 4004c84:	2008d07a 	srli	r4,r4,1
 4004c88:	1821883a 	mov	r16,r3
 4004c8c:	003f6906 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004c90:	01400044 	movi	r5,1
 4004c94:	003f8f06 	br	4004ad4 <__alt_data_end+0xfc004ad4>
 4004c98:	8000151e 	bne	r16,zero,4004cf0 <__addsf3+0x318>
 4004c9c:	20002f26 	beq	r4,zero,4004d5c <__addsf3+0x384>
 4004ca0:	0084303a 	nor	r2,zero,r2
 4004ca4:	10000a26 	beq	r2,zero,4004cd0 <__addsf3+0x2f8>
 4004ca8:	00c03fc4 	movi	r3,255
 4004cac:	30c02b26 	beq	r6,r3,4004d5c <__addsf3+0x384>
 4004cb0:	00c006c4 	movi	r3,27
 4004cb4:	18806d16 	blt	r3,r2,4004e6c <__addsf3+0x494>
 4004cb8:	00c00804 	movi	r3,32
 4004cbc:	1887c83a 	sub	r3,r3,r2
 4004cc0:	20c6983a 	sll	r3,r4,r3
 4004cc4:	2084d83a 	srl	r2,r4,r2
 4004cc8:	1808c03a 	cmpne	r4,r3,zero
 4004ccc:	1108b03a 	or	r4,r2,r4
 4004cd0:	2909c83a 	sub	r4,r5,r4
 4004cd4:	3021883a 	mov	r16,r6
 4004cd8:	3823883a 	mov	r17,r7
 4004cdc:	003f7e06 	br	4004ad8 <__alt_data_end+0xfc004ad8>
 4004ce0:	903f821e 	bne	r18,zero,4004aec <__alt_data_end+0xfc004aec>
 4004ce4:	0005883a 	mov	r2,zero
 4004ce8:	0021883a 	mov	r16,zero
 4004cec:	003fba06 	br	4004bd8 <__alt_data_end+0xfc004bd8>
 4004cf0:	00c03fc4 	movi	r3,255
 4004cf4:	30c01926 	beq	r6,r3,4004d5c <__addsf3+0x384>
 4004cf8:	0085c83a 	sub	r2,zero,r2
 4004cfc:	21010034 	orhi	r4,r4,1024
 4004d00:	003feb06 	br	4004cb0 <__alt_data_end+0xfc004cb0>
 4004d04:	043fffc4 	movi	r16,-1
 4004d08:	0009883a 	mov	r4,zero
 4004d0c:	003f5706 	br	4004a6c <__alt_data_end+0xfc004a6c>
 4004d10:	80004a1e 	bne	r16,zero,4004e3c <__addsf3+0x464>
 4004d14:	20005926 	beq	r4,zero,4004e7c <__addsf3+0x4a4>
 4004d18:	283f4626 	beq	r5,zero,4004a34 <__alt_data_end+0xfc004a34>
 4004d1c:	2149883a 	add	r4,r4,r5
 4004d20:	2081002c 	andhi	r2,r4,1024
 4004d24:	103f8226 	beq	r2,zero,4004b30 <__alt_data_end+0xfc004b30>
 4004d28:	00bf0034 	movhi	r2,64512
 4004d2c:	10bfffc4 	addi	r2,r2,-1
 4004d30:	3021883a 	mov	r16,r6
 4004d34:	2088703a 	and	r4,r4,r2
 4004d38:	003f3e06 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004d3c:	8000121e 	bne	r16,zero,4004d88 <__addsf3+0x3b0>
 4004d40:	2000261e 	bne	r4,zero,4004ddc <__addsf3+0x404>
 4004d44:	283fa226 	beq	r5,zero,4004bd0 <__alt_data_end+0xfc004bd0>
 4004d48:	2809883a 	mov	r4,r5
 4004d4c:	3823883a 	mov	r17,r7
 4004d50:	003f3806 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004d54:	01400044 	movi	r5,1
 4004d58:	003f9006 	br	4004b9c <__alt_data_end+0xfc004b9c>
 4004d5c:	2809883a 	mov	r4,r5
 4004d60:	3021883a 	mov	r16,r6
 4004d64:	3823883a 	mov	r17,r7
 4004d68:	003f3206 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004d6c:	80000c1e 	bne	r16,zero,4004da0 <__addsf3+0x3c8>
 4004d70:	20002f26 	beq	r4,zero,4004e30 <__addsf3+0x458>
 4004d74:	00c6303a 	nor	r3,zero,r3
 4004d78:	18002b1e 	bne	r3,zero,4004e28 <__addsf3+0x450>
 4004d7c:	2149883a 	add	r4,r4,r5
 4004d80:	3021883a 	mov	r16,r6
 4004d84:	003f8606 	br	4004ba0 <__alt_data_end+0xfc004ba0>
 4004d88:	20001b1e 	bne	r4,zero,4004df8 <__addsf3+0x420>
 4004d8c:	28003926 	beq	r5,zero,4004e74 <__addsf3+0x49c>
 4004d90:	2809883a 	mov	r4,r5
 4004d94:	3823883a 	mov	r17,r7
 4004d98:	04003fc4 	movi	r16,255
 4004d9c:	003f2506 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004da0:	01c03fc4 	movi	r7,255
 4004da4:	31c02226 	beq	r6,r7,4004e30 <__addsf3+0x458>
 4004da8:	00c7c83a 	sub	r3,zero,r3
 4004dac:	21010034 	orhi	r4,r4,1024
 4004db0:	01c006c4 	movi	r7,27
 4004db4:	38c03616 	blt	r7,r3,4004e90 <__addsf3+0x4b8>
 4004db8:	01c00804 	movi	r7,32
 4004dbc:	38cfc83a 	sub	r7,r7,r3
 4004dc0:	21ce983a 	sll	r7,r4,r7
 4004dc4:	20c6d83a 	srl	r3,r4,r3
 4004dc8:	3808c03a 	cmpne	r4,r7,zero
 4004dcc:	1906b03a 	or	r3,r3,r4
 4004dd0:	1949883a 	add	r4,r3,r5
 4004dd4:	3021883a 	mov	r16,r6
 4004dd8:	003f7106 	br	4004ba0 <__alt_data_end+0xfc004ba0>
 4004ddc:	283f1526 	beq	r5,zero,4004a34 <__alt_data_end+0xfc004a34>
 4004de0:	2145c83a 	sub	r2,r4,r5
 4004de4:	10c1002c 	andhi	r3,r2,1024
 4004de8:	183f4f26 	beq	r3,zero,4004b28 <__alt_data_end+0xfc004b28>
 4004dec:	2909c83a 	sub	r4,r5,r4
 4004df0:	3823883a 	mov	r17,r7
 4004df4:	003f0f06 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004df8:	28001a26 	beq	r5,zero,4004e64 <__addsf3+0x48c>
 4004dfc:	2008d0fa 	srli	r4,r4,3
 4004e00:	2080102c 	andhi	r2,r4,64
 4004e04:	10000526 	beq	r2,zero,4004e1c <__addsf3+0x444>
 4004e08:	280ad0fa 	srli	r5,r5,3
 4004e0c:	2880102c 	andhi	r2,r5,64
 4004e10:	1000021e 	bne	r2,zero,4004e1c <__addsf3+0x444>
 4004e14:	2809883a 	mov	r4,r5
 4004e18:	3823883a 	mov	r17,r7
 4004e1c:	200890fa 	slli	r4,r4,3
 4004e20:	04003fc4 	movi	r16,255
 4004e24:	003f0306 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004e28:	01c03fc4 	movi	r7,255
 4004e2c:	31ffe01e 	bne	r6,r7,4004db0 <__alt_data_end+0xfc004db0>
 4004e30:	2809883a 	mov	r4,r5
 4004e34:	3021883a 	mov	r16,r6
 4004e38:	003efe06 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004e3c:	20001126 	beq	r4,zero,4004e84 <__addsf3+0x4ac>
 4004e40:	28000826 	beq	r5,zero,4004e64 <__addsf3+0x48c>
 4004e44:	2008d0fa 	srli	r4,r4,3
 4004e48:	2080102c 	andhi	r2,r4,64
 4004e4c:	103ff326 	beq	r2,zero,4004e1c <__alt_data_end+0xfc004e1c>
 4004e50:	280ad0fa 	srli	r5,r5,3
 4004e54:	2880102c 	andhi	r2,r5,64
 4004e58:	103ff01e 	bne	r2,zero,4004e1c <__alt_data_end+0xfc004e1c>
 4004e5c:	2809883a 	mov	r4,r5
 4004e60:	003fee06 	br	4004e1c <__alt_data_end+0xfc004e1c>
 4004e64:	04003fc4 	movi	r16,255
 4004e68:	003ef206 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004e6c:	01000044 	movi	r4,1
 4004e70:	003f9706 	br	4004cd0 <__alt_data_end+0xfc004cd0>
 4004e74:	0005883a 	mov	r2,zero
 4004e78:	003f3406 	br	4004b4c <__alt_data_end+0xfc004b4c>
 4004e7c:	2809883a 	mov	r4,r5
 4004e80:	003eec06 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004e84:	2809883a 	mov	r4,r5
 4004e88:	04003fc4 	movi	r16,255
 4004e8c:	003ee906 	br	4004a34 <__alt_data_end+0xfc004a34>
 4004e90:	00c00044 	movi	r3,1
 4004e94:	003fce06 	br	4004dd0 <__alt_data_end+0xfc004dd0>
 4004e98:	0005883a 	mov	r2,zero
 4004e9c:	003f4e06 	br	4004bd8 <__alt_data_end+0xfc004bd8>

04004ea0 <__divsf3>:
 4004ea0:	defff504 	addi	sp,sp,-44
 4004ea4:	200cd5fa 	srli	r6,r4,23
 4004ea8:	dcc00415 	stw	r19,16(sp)
 4004eac:	2026d7fa 	srli	r19,r4,31
 4004eb0:	00c02034 	movhi	r3,128
 4004eb4:	dd800715 	stw	r22,28(sp)
 4004eb8:	dd000515 	stw	r20,20(sp)
 4004ebc:	dc800315 	stw	r18,12(sp)
 4004ec0:	18ffffc4 	addi	r3,r3,-1
 4004ec4:	dfc00a15 	stw	ra,40(sp)
 4004ec8:	df000915 	stw	fp,36(sp)
 4004ecc:	ddc00815 	stw	r23,32(sp)
 4004ed0:	dd400615 	stw	r21,24(sp)
 4004ed4:	dc400215 	stw	r17,8(sp)
 4004ed8:	dc000115 	stw	r16,4(sp)
 4004edc:	35003fcc 	andi	r20,r6,255
 4004ee0:	1924703a 	and	r18,r3,r4
 4004ee4:	9d803fcc 	andi	r22,r19,255
 4004ee8:	a0005226 	beq	r20,zero,4005034 <__divsf3+0x194>
 4004eec:	00803fc4 	movi	r2,255
 4004ef0:	a0802e26 	beq	r20,r2,4004fac <__divsf3+0x10c>
 4004ef4:	91002034 	orhi	r4,r18,128
 4004ef8:	202490fa 	slli	r18,r4,3
 4004efc:	a53fe044 	addi	r20,r20,-127
 4004f00:	0021883a 	mov	r16,zero
 4004f04:	002f883a 	mov	r23,zero
 4004f08:	280cd5fa 	srli	r6,r5,23
 4004f0c:	282ad7fa 	srli	r21,r5,31
 4004f10:	00c02034 	movhi	r3,128
 4004f14:	18ffffc4 	addi	r3,r3,-1
 4004f18:	31803fcc 	andi	r6,r6,255
 4004f1c:	1962703a 	and	r17,r3,r5
 4004f20:	af003fcc 	andi	fp,r21,255
 4004f24:	30004a26 	beq	r6,zero,4005050 <__divsf3+0x1b0>
 4004f28:	00803fc4 	movi	r2,255
 4004f2c:	30804526 	beq	r6,r2,4005044 <__divsf3+0x1a4>
 4004f30:	89402034 	orhi	r5,r17,128
 4004f34:	282290fa 	slli	r17,r5,3
 4004f38:	31bfe044 	addi	r6,r6,-127
 4004f3c:	000b883a 	mov	r5,zero
 4004f40:	2c20b03a 	or	r16,r5,r16
 4004f44:	802090ba 	slli	r16,r16,2
 4004f48:	00810034 	movhi	r2,1024
 4004f4c:	1093db04 	addi	r2,r2,20332
 4004f50:	80a1883a 	add	r16,r16,r2
 4004f54:	81000017 	ldw	r4,0(r16)
 4004f58:	9d46f03a 	xor	r3,r19,r21
 4004f5c:	180f883a 	mov	r7,r3
 4004f60:	18803fcc 	andi	r2,r3,255
 4004f64:	a18dc83a 	sub	r6,r20,r6
 4004f68:	2000683a 	jmp	r4
 4004f6c:	04005150 	cmplti	r16,zero,325
 4004f70:	04004fd4 	movui	r16,319
 4004f74:	04005144 	movi	r16,325
 4004f78:	04004fc0 	call	4004fc <__alt_mem_sdram-0x3bffb04>
 4004f7c:	04005144 	movi	r16,325
 4004f80:	0400511c 	xori	r16,zero,324
 4004f84:	04005144 	movi	r16,325
 4004f88:	04004fc0 	call	4004fc <__alt_mem_sdram-0x3bffb04>
 4004f8c:	04004fd4 	movui	r16,319
 4004f90:	04004fd4 	movui	r16,319
 4004f94:	0400511c 	xori	r16,zero,324
 4004f98:	04004fc0 	call	4004fc <__alt_mem_sdram-0x3bffb04>
 4004f9c:	04005230 	cmpltui	r16,zero,328
 4004fa0:	04005230 	cmpltui	r16,zero,328
 4004fa4:	04005230 	cmpltui	r16,zero,328
 4004fa8:	040051e4 	muli	r16,zero,327
 4004fac:	9000581e 	bne	r18,zero,4005110 <__divsf3+0x270>
 4004fb0:	04000204 	movi	r16,8
 4004fb4:	05c00084 	movi	r23,2
 4004fb8:	003fd306 	br	4004f08 <__alt_data_end+0xfc004f08>
 4004fbc:	0023883a 	mov	r17,zero
 4004fc0:	e02d883a 	mov	r22,fp
 4004fc4:	282f883a 	mov	r23,r5
 4004fc8:	00800084 	movi	r2,2
 4004fcc:	b8808f1e 	bne	r23,r2,400520c <__divsf3+0x36c>
 4004fd0:	b005883a 	mov	r2,r22
 4004fd4:	11c0004c 	andi	r7,r2,1
 4004fd8:	013fffc4 	movi	r4,-1
 4004fdc:	000d883a 	mov	r6,zero
 4004fe0:	21003fcc 	andi	r4,r4,255
 4004fe4:	200895fa 	slli	r4,r4,23
 4004fe8:	38803fcc 	andi	r2,r7,255
 4004fec:	00c02034 	movhi	r3,128
 4004ff0:	100497fa 	slli	r2,r2,31
 4004ff4:	18ffffc4 	addi	r3,r3,-1
 4004ff8:	30c6703a 	and	r3,r6,r3
 4004ffc:	1906b03a 	or	r3,r3,r4
 4005000:	1884b03a 	or	r2,r3,r2
 4005004:	dfc00a17 	ldw	ra,40(sp)
 4005008:	df000917 	ldw	fp,36(sp)
 400500c:	ddc00817 	ldw	r23,32(sp)
 4005010:	dd800717 	ldw	r22,28(sp)
 4005014:	dd400617 	ldw	r21,24(sp)
 4005018:	dd000517 	ldw	r20,20(sp)
 400501c:	dcc00417 	ldw	r19,16(sp)
 4005020:	dc800317 	ldw	r18,12(sp)
 4005024:	dc400217 	ldw	r17,8(sp)
 4005028:	dc000117 	ldw	r16,4(sp)
 400502c:	dec00b04 	addi	sp,sp,44
 4005030:	f800283a 	ret
 4005034:	90002b1e 	bne	r18,zero,40050e4 <__divsf3+0x244>
 4005038:	04000104 	movi	r16,4
 400503c:	05c00044 	movi	r23,1
 4005040:	003fb106 	br	4004f08 <__alt_data_end+0xfc004f08>
 4005044:	8800251e 	bne	r17,zero,40050dc <__divsf3+0x23c>
 4005048:	01400084 	movi	r5,2
 400504c:	00000206 	br	4005058 <__divsf3+0x1b8>
 4005050:	88001a1e 	bne	r17,zero,40050bc <__divsf3+0x21c>
 4005054:	01400044 	movi	r5,1
 4005058:	8160b03a 	or	r16,r16,r5
 400505c:	802090ba 	slli	r16,r16,2
 4005060:	00c10034 	movhi	r3,1024
 4005064:	18d41f04 	addi	r3,r3,20604
 4005068:	80e1883a 	add	r16,r16,r3
 400506c:	80c00017 	ldw	r3,0(r16)
 4005070:	9d44f03a 	xor	r2,r19,r21
 4005074:	a18dc83a 	sub	r6,r20,r6
 4005078:	1800683a 	jmp	r3
 400507c:	04004fd4 	movui	r16,319
 4005080:	04004fd4 	movui	r16,319
 4005084:	04005220 	cmpeqi	r16,zero,328
 4005088:	04004fbc 	xorhi	r16,zero,318
 400508c:	04005220 	cmpeqi	r16,zero,328
 4005090:	0400511c 	xori	r16,zero,324
 4005094:	04005220 	cmpeqi	r16,zero,328
 4005098:	04004fbc 	xorhi	r16,zero,318
 400509c:	04004fd4 	movui	r16,319
 40050a0:	04004fd4 	movui	r16,319
 40050a4:	0400511c 	xori	r16,zero,324
 40050a8:	04004fbc 	xorhi	r16,zero,318
 40050ac:	04005230 	cmpltui	r16,zero,328
 40050b0:	04005230 	cmpltui	r16,zero,328
 40050b4:	04005230 	cmpltui	r16,zero,328
 40050b8:	04005248 	cmpgei	r16,zero,329
 40050bc:	8809883a 	mov	r4,r17
 40050c0:	400897c0 	call	400897c <__clzsi2>
 40050c4:	10fffec4 	addi	r3,r2,-5
 40050c8:	10801d84 	addi	r2,r2,118
 40050cc:	88e2983a 	sll	r17,r17,r3
 40050d0:	008dc83a 	sub	r6,zero,r2
 40050d4:	000b883a 	mov	r5,zero
 40050d8:	003f9906 	br	4004f40 <__alt_data_end+0xfc004f40>
 40050dc:	014000c4 	movi	r5,3
 40050e0:	003f9706 	br	4004f40 <__alt_data_end+0xfc004f40>
 40050e4:	9009883a 	mov	r4,r18
 40050e8:	d9400015 	stw	r5,0(sp)
 40050ec:	400897c0 	call	400897c <__clzsi2>
 40050f0:	10fffec4 	addi	r3,r2,-5
 40050f4:	11801d84 	addi	r6,r2,118
 40050f8:	90e4983a 	sll	r18,r18,r3
 40050fc:	01a9c83a 	sub	r20,zero,r6
 4005100:	0021883a 	mov	r16,zero
 4005104:	002f883a 	mov	r23,zero
 4005108:	d9400017 	ldw	r5,0(sp)
 400510c:	003f7e06 	br	4004f08 <__alt_data_end+0xfc004f08>
 4005110:	04000304 	movi	r16,12
 4005114:	05c000c4 	movi	r23,3
 4005118:	003f7b06 	br	4004f08 <__alt_data_end+0xfc004f08>
 400511c:	01802034 	movhi	r6,128
 4005120:	000f883a 	mov	r7,zero
 4005124:	31bfffc4 	addi	r6,r6,-1
 4005128:	013fffc4 	movi	r4,-1
 400512c:	003fac06 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 4005130:	01400044 	movi	r5,1
 4005134:	2909c83a 	sub	r4,r5,r4
 4005138:	00c006c4 	movi	r3,27
 400513c:	19004b0e 	bge	r3,r4,400526c <__divsf3+0x3cc>
 4005140:	114e703a 	and	r7,r2,r5
 4005144:	0009883a 	mov	r4,zero
 4005148:	000d883a 	mov	r6,zero
 400514c:	003fa406 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 4005150:	9006917a 	slli	r3,r18,5
 4005154:	8822917a 	slli	r17,r17,5
 4005158:	1c40372e 	bgeu	r3,r17,4005238 <__divsf3+0x398>
 400515c:	31bfffc4 	addi	r6,r6,-1
 4005160:	010006c4 	movi	r4,27
 4005164:	000b883a 	mov	r5,zero
 4005168:	180f883a 	mov	r7,r3
 400516c:	294b883a 	add	r5,r5,r5
 4005170:	18c7883a 	add	r3,r3,r3
 4005174:	38000116 	blt	r7,zero,400517c <__divsf3+0x2dc>
 4005178:	1c400236 	bltu	r3,r17,4005184 <__divsf3+0x2e4>
 400517c:	1c47c83a 	sub	r3,r3,r17
 4005180:	29400054 	ori	r5,r5,1
 4005184:	213fffc4 	addi	r4,r4,-1
 4005188:	203ff71e 	bne	r4,zero,4005168 <__alt_data_end+0xfc005168>
 400518c:	1806c03a 	cmpne	r3,r3,zero
 4005190:	1962b03a 	or	r17,r3,r5
 4005194:	31001fc4 	addi	r4,r6,127
 4005198:	013fe50e 	bge	zero,r4,4005130 <__alt_data_end+0xfc005130>
 400519c:	88c001cc 	andi	r3,r17,7
 40051a0:	18000426 	beq	r3,zero,40051b4 <__divsf3+0x314>
 40051a4:	88c003cc 	andi	r3,r17,15
 40051a8:	01400104 	movi	r5,4
 40051ac:	19400126 	beq	r3,r5,40051b4 <__divsf3+0x314>
 40051b0:	8963883a 	add	r17,r17,r5
 40051b4:	88c2002c 	andhi	r3,r17,2048
 40051b8:	18000426 	beq	r3,zero,40051cc <__divsf3+0x32c>
 40051bc:	00fe0034 	movhi	r3,63488
 40051c0:	18ffffc4 	addi	r3,r3,-1
 40051c4:	31002004 	addi	r4,r6,128
 40051c8:	88e2703a 	and	r17,r17,r3
 40051cc:	00c03f84 	movi	r3,254
 40051d0:	193f8016 	blt	r3,r4,4004fd4 <__alt_data_end+0xfc004fd4>
 40051d4:	880c91ba 	slli	r6,r17,6
 40051d8:	11c0004c 	andi	r7,r2,1
 40051dc:	300cd27a 	srli	r6,r6,9
 40051e0:	003f7f06 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 40051e4:	9080102c 	andhi	r2,r18,64
 40051e8:	10000226 	beq	r2,zero,40051f4 <__divsf3+0x354>
 40051ec:	8880102c 	andhi	r2,r17,64
 40051f0:	10001826 	beq	r2,zero,4005254 <__divsf3+0x3b4>
 40051f4:	00802034 	movhi	r2,128
 40051f8:	91801034 	orhi	r6,r18,64
 40051fc:	10bfffc4 	addi	r2,r2,-1
 4005200:	980f883a 	mov	r7,r19
 4005204:	308c703a 	and	r6,r6,r2
 4005208:	003fc706 	br	4005128 <__alt_data_end+0xfc005128>
 400520c:	008000c4 	movi	r2,3
 4005210:	b8802d26 	beq	r23,r2,40052c8 <__divsf3+0x428>
 4005214:	00c00044 	movi	r3,1
 4005218:	b005883a 	mov	r2,r22
 400521c:	b8ffdd1e 	bne	r23,r3,4005194 <__alt_data_end+0xfc005194>
 4005220:	11c0004c 	andi	r7,r2,1
 4005224:	0009883a 	mov	r4,zero
 4005228:	000d883a 	mov	r6,zero
 400522c:	003f6c06 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 4005230:	9023883a 	mov	r17,r18
 4005234:	003f6406 	br	4004fc8 <__alt_data_end+0xfc004fc8>
 4005238:	1c47c83a 	sub	r3,r3,r17
 400523c:	01000684 	movi	r4,26
 4005240:	01400044 	movi	r5,1
 4005244:	003fc806 	br	4005168 <__alt_data_end+0xfc005168>
 4005248:	9080102c 	andhi	r2,r18,64
 400524c:	103fe926 	beq	r2,zero,40051f4 <__alt_data_end+0xfc0051f4>
 4005250:	0023883a 	mov	r17,zero
 4005254:	00802034 	movhi	r2,128
 4005258:	89801034 	orhi	r6,r17,64
 400525c:	10bfffc4 	addi	r2,r2,-1
 4005260:	a80f883a 	mov	r7,r21
 4005264:	308c703a 	and	r6,r6,r2
 4005268:	003faf06 	br	4005128 <__alt_data_end+0xfc005128>
 400526c:	01c00804 	movi	r7,32
 4005270:	390fc83a 	sub	r7,r7,r4
 4005274:	89ce983a 	sll	r7,r17,r7
 4005278:	890ad83a 	srl	r5,r17,r4
 400527c:	380ec03a 	cmpne	r7,r7,zero
 4005280:	29cab03a 	or	r5,r5,r7
 4005284:	28c001cc 	andi	r3,r5,7
 4005288:	18000426 	beq	r3,zero,400529c <__divsf3+0x3fc>
 400528c:	28c003cc 	andi	r3,r5,15
 4005290:	01000104 	movi	r4,4
 4005294:	19000126 	beq	r3,r4,400529c <__divsf3+0x3fc>
 4005298:	290b883a 	add	r5,r5,r4
 400529c:	28c1002c 	andhi	r3,r5,1024
 40052a0:	18000426 	beq	r3,zero,40052b4 <__divsf3+0x414>
 40052a4:	11c0004c 	andi	r7,r2,1
 40052a8:	01000044 	movi	r4,1
 40052ac:	000d883a 	mov	r6,zero
 40052b0:	003f4b06 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 40052b4:	280a91ba 	slli	r5,r5,6
 40052b8:	11c0004c 	andi	r7,r2,1
 40052bc:	0009883a 	mov	r4,zero
 40052c0:	280cd27a 	srli	r6,r5,9
 40052c4:	003f4606 	br	4004fe0 <__alt_data_end+0xfc004fe0>
 40052c8:	00802034 	movhi	r2,128
 40052cc:	89801034 	orhi	r6,r17,64
 40052d0:	10bfffc4 	addi	r2,r2,-1
 40052d4:	b00f883a 	mov	r7,r22
 40052d8:	308c703a 	and	r6,r6,r2
 40052dc:	003f9206 	br	4005128 <__alt_data_end+0xfc005128>

040052e0 <__gesf2>:
 40052e0:	2004d5fa 	srli	r2,r4,23
 40052e4:	2806d5fa 	srli	r3,r5,23
 40052e8:	01802034 	movhi	r6,128
 40052ec:	31bfffc4 	addi	r6,r6,-1
 40052f0:	10803fcc 	andi	r2,r2,255
 40052f4:	01c03fc4 	movi	r7,255
 40052f8:	3110703a 	and	r8,r6,r4
 40052fc:	18c03fcc 	andi	r3,r3,255
 4005300:	314c703a 	and	r6,r6,r5
 4005304:	2008d7fa 	srli	r4,r4,31
 4005308:	280ad7fa 	srli	r5,r5,31
 400530c:	11c01926 	beq	r2,r7,4005374 <__gesf2+0x94>
 4005310:	01c03fc4 	movi	r7,255
 4005314:	19c00f26 	beq	r3,r7,4005354 <__gesf2+0x74>
 4005318:	1000061e 	bne	r2,zero,4005334 <__gesf2+0x54>
 400531c:	400f003a 	cmpeq	r7,r8,zero
 4005320:	1800071e 	bne	r3,zero,4005340 <__gesf2+0x60>
 4005324:	3000061e 	bne	r6,zero,4005340 <__gesf2+0x60>
 4005328:	0005883a 	mov	r2,zero
 400532c:	40000e1e 	bne	r8,zero,4005368 <__gesf2+0x88>
 4005330:	f800283a 	ret
 4005334:	18000a1e 	bne	r3,zero,4005360 <__gesf2+0x80>
 4005338:	30000b26 	beq	r6,zero,4005368 <__gesf2+0x88>
 400533c:	000f883a 	mov	r7,zero
 4005340:	29403fcc 	andi	r5,r5,255
 4005344:	38000726 	beq	r7,zero,4005364 <__gesf2+0x84>
 4005348:	28000826 	beq	r5,zero,400536c <__gesf2+0x8c>
 400534c:	00800044 	movi	r2,1
 4005350:	f800283a 	ret
 4005354:	303ff026 	beq	r6,zero,4005318 <__alt_data_end+0xfc005318>
 4005358:	00bfff84 	movi	r2,-2
 400535c:	f800283a 	ret
 4005360:	29403fcc 	andi	r5,r5,255
 4005364:	21400526 	beq	r4,r5,400537c <__gesf2+0x9c>
 4005368:	203ff826 	beq	r4,zero,400534c <__alt_data_end+0xfc00534c>
 400536c:	00bfffc4 	movi	r2,-1
 4005370:	f800283a 	ret
 4005374:	403fe626 	beq	r8,zero,4005310 <__alt_data_end+0xfc005310>
 4005378:	003ff706 	br	4005358 <__alt_data_end+0xfc005358>
 400537c:	18bffa16 	blt	r3,r2,4005368 <__alt_data_end+0xfc005368>
 4005380:	10c00216 	blt	r2,r3,400538c <__gesf2+0xac>
 4005384:	323ff836 	bltu	r6,r8,4005368 <__alt_data_end+0xfc005368>
 4005388:	4180022e 	bgeu	r8,r6,4005394 <__gesf2+0xb4>
 400538c:	203fef1e 	bne	r4,zero,400534c <__alt_data_end+0xfc00534c>
 4005390:	003ff606 	br	400536c <__alt_data_end+0xfc00536c>
 4005394:	0005883a 	mov	r2,zero
 4005398:	f800283a 	ret

0400539c <__lesf2>:
 400539c:	2004d5fa 	srli	r2,r4,23
 40053a0:	280cd5fa 	srli	r6,r5,23
 40053a4:	00c02034 	movhi	r3,128
 40053a8:	18ffffc4 	addi	r3,r3,-1
 40053ac:	10803fcc 	andi	r2,r2,255
 40053b0:	01c03fc4 	movi	r7,255
 40053b4:	1910703a 	and	r8,r3,r4
 40053b8:	31803fcc 	andi	r6,r6,255
 40053bc:	1946703a 	and	r3,r3,r5
 40053c0:	2008d7fa 	srli	r4,r4,31
 40053c4:	280ad7fa 	srli	r5,r5,31
 40053c8:	11c01b26 	beq	r2,r7,4005438 <__lesf2+0x9c>
 40053cc:	01c03fc4 	movi	r7,255
 40053d0:	31c01126 	beq	r6,r7,4005418 <__lesf2+0x7c>
 40053d4:	1000071e 	bne	r2,zero,40053f4 <__lesf2+0x58>
 40053d8:	400f003a 	cmpeq	r7,r8,zero
 40053dc:	21003fcc 	andi	r4,r4,255
 40053e0:	3000081e 	bne	r6,zero,4005404 <__lesf2+0x68>
 40053e4:	1800071e 	bne	r3,zero,4005404 <__lesf2+0x68>
 40053e8:	0005883a 	mov	r2,zero
 40053ec:	40000f1e 	bne	r8,zero,400542c <__lesf2+0x90>
 40053f0:	f800283a 	ret
 40053f4:	21003fcc 	andi	r4,r4,255
 40053f8:	30000a1e 	bne	r6,zero,4005424 <__lesf2+0x88>
 40053fc:	18000b26 	beq	r3,zero,400542c <__lesf2+0x90>
 4005400:	000f883a 	mov	r7,zero
 4005404:	29403fcc 	andi	r5,r5,255
 4005408:	38000726 	beq	r7,zero,4005428 <__lesf2+0x8c>
 400540c:	28000826 	beq	r5,zero,4005430 <__lesf2+0x94>
 4005410:	00800044 	movi	r2,1
 4005414:	f800283a 	ret
 4005418:	183fee26 	beq	r3,zero,40053d4 <__alt_data_end+0xfc0053d4>
 400541c:	00800084 	movi	r2,2
 4005420:	f800283a 	ret
 4005424:	29403fcc 	andi	r5,r5,255
 4005428:	21400626 	beq	r4,r5,4005444 <__lesf2+0xa8>
 400542c:	203ff826 	beq	r4,zero,4005410 <__alt_data_end+0xfc005410>
 4005430:	00bfffc4 	movi	r2,-1
 4005434:	f800283a 	ret
 4005438:	403fe426 	beq	r8,zero,40053cc <__alt_data_end+0xfc0053cc>
 400543c:	00800084 	movi	r2,2
 4005440:	f800283a 	ret
 4005444:	30bff916 	blt	r6,r2,400542c <__alt_data_end+0xfc00542c>
 4005448:	11800216 	blt	r2,r6,4005454 <__lesf2+0xb8>
 400544c:	1a3ff736 	bltu	r3,r8,400542c <__alt_data_end+0xfc00542c>
 4005450:	40c0022e 	bgeu	r8,r3,400545c <__lesf2+0xc0>
 4005454:	203fee1e 	bne	r4,zero,4005410 <__alt_data_end+0xfc005410>
 4005458:	003ff506 	br	4005430 <__alt_data_end+0xfc005430>
 400545c:	0005883a 	mov	r2,zero
 4005460:	f800283a 	ret

04005464 <__mulsf3>:
 4005464:	defff504 	addi	sp,sp,-44
 4005468:	dc000115 	stw	r16,4(sp)
 400546c:	2020d5fa 	srli	r16,r4,23
 4005470:	dd400615 	stw	r21,24(sp)
 4005474:	202ad7fa 	srli	r21,r4,31
 4005478:	dc800315 	stw	r18,12(sp)
 400547c:	04802034 	movhi	r18,128
 4005480:	df000915 	stw	fp,36(sp)
 4005484:	dd000515 	stw	r20,20(sp)
 4005488:	94bfffc4 	addi	r18,r18,-1
 400548c:	dfc00a15 	stw	ra,40(sp)
 4005490:	ddc00815 	stw	r23,32(sp)
 4005494:	dd800715 	stw	r22,28(sp)
 4005498:	dcc00415 	stw	r19,16(sp)
 400549c:	dc400215 	stw	r17,8(sp)
 40054a0:	84003fcc 	andi	r16,r16,255
 40054a4:	9124703a 	and	r18,r18,r4
 40054a8:	a829883a 	mov	r20,r21
 40054ac:	af003fcc 	andi	fp,r21,255
 40054b0:	80005426 	beq	r16,zero,4005604 <__mulsf3+0x1a0>
 40054b4:	00803fc4 	movi	r2,255
 40054b8:	80802f26 	beq	r16,r2,4005578 <__mulsf3+0x114>
 40054bc:	91002034 	orhi	r4,r18,128
 40054c0:	202490fa 	slli	r18,r4,3
 40054c4:	843fe044 	addi	r16,r16,-127
 40054c8:	0023883a 	mov	r17,zero
 40054cc:	002f883a 	mov	r23,zero
 40054d0:	2804d5fa 	srli	r2,r5,23
 40054d4:	282cd7fa 	srli	r22,r5,31
 40054d8:	01002034 	movhi	r4,128
 40054dc:	213fffc4 	addi	r4,r4,-1
 40054e0:	10803fcc 	andi	r2,r2,255
 40054e4:	2166703a 	and	r19,r4,r5
 40054e8:	b1803fcc 	andi	r6,r22,255
 40054ec:	10004c26 	beq	r2,zero,4005620 <__mulsf3+0x1bc>
 40054f0:	00c03fc4 	movi	r3,255
 40054f4:	10c04726 	beq	r2,r3,4005614 <__mulsf3+0x1b0>
 40054f8:	99002034 	orhi	r4,r19,128
 40054fc:	202690fa 	slli	r19,r4,3
 4005500:	10bfe044 	addi	r2,r2,-127
 4005504:	0007883a 	mov	r3,zero
 4005508:	80a1883a 	add	r16,r16,r2
 400550c:	010003c4 	movi	r4,15
 4005510:	1c44b03a 	or	r2,r3,r17
 4005514:	b56af03a 	xor	r21,r22,r21
 4005518:	81c00044 	addi	r7,r16,1
 400551c:	20806b36 	bltu	r4,r2,40056cc <__mulsf3+0x268>
 4005520:	100490ba 	slli	r2,r2,2
 4005524:	01010034 	movhi	r4,1024
 4005528:	21154e04 	addi	r4,r4,21816
 400552c:	1105883a 	add	r2,r2,r4
 4005530:	10800017 	ldw	r2,0(r2)
 4005534:	1000683a 	jmp	r2
 4005538:	040056cc 	andi	r16,zero,347
 400553c:	0400558c 	andi	r16,zero,342
 4005540:	0400558c 	andi	r16,zero,342
 4005544:	04005588 	cmpgei	r16,zero,342
 4005548:	040056b0 	cmpltui	r16,zero,346
 400554c:	040056b0 	cmpltui	r16,zero,346
 4005550:	0400569c 	xori	r16,zero,346
 4005554:	04005588 	cmpgei	r16,zero,342
 4005558:	040056b0 	cmpltui	r16,zero,346
 400555c:	0400569c 	xori	r16,zero,346
 4005560:	040056b0 	cmpltui	r16,zero,346
 4005564:	04005588 	cmpgei	r16,zero,342
 4005568:	040056bc 	xorhi	r16,zero,346
 400556c:	040056bc 	xorhi	r16,zero,346
 4005570:	040056bc 	xorhi	r16,zero,346
 4005574:	040057cc 	andi	r16,zero,351
 4005578:	90003b1e 	bne	r18,zero,4005668 <__mulsf3+0x204>
 400557c:	04400204 	movi	r17,8
 4005580:	05c00084 	movi	r23,2
 4005584:	003fd206 	br	40054d0 <__alt_data_end+0xfc0054d0>
 4005588:	302b883a 	mov	r21,r6
 400558c:	00800084 	movi	r2,2
 4005590:	18802626 	beq	r3,r2,400562c <__mulsf3+0x1c8>
 4005594:	008000c4 	movi	r2,3
 4005598:	1880b826 	beq	r3,r2,400587c <__mulsf3+0x418>
 400559c:	00800044 	movi	r2,1
 40055a0:	1880af1e 	bne	r3,r2,4005860 <__mulsf3+0x3fc>
 40055a4:	a829883a 	mov	r20,r21
 40055a8:	0007883a 	mov	r3,zero
 40055ac:	0009883a 	mov	r4,zero
 40055b0:	18803fcc 	andi	r2,r3,255
 40055b4:	100695fa 	slli	r3,r2,23
 40055b8:	a0803fcc 	andi	r2,r20,255
 40055bc:	100a97fa 	slli	r5,r2,31
 40055c0:	00802034 	movhi	r2,128
 40055c4:	10bfffc4 	addi	r2,r2,-1
 40055c8:	2084703a 	and	r2,r4,r2
 40055cc:	10c4b03a 	or	r2,r2,r3
 40055d0:	1144b03a 	or	r2,r2,r5
 40055d4:	dfc00a17 	ldw	ra,40(sp)
 40055d8:	df000917 	ldw	fp,36(sp)
 40055dc:	ddc00817 	ldw	r23,32(sp)
 40055e0:	dd800717 	ldw	r22,28(sp)
 40055e4:	dd400617 	ldw	r21,24(sp)
 40055e8:	dd000517 	ldw	r20,20(sp)
 40055ec:	dcc00417 	ldw	r19,16(sp)
 40055f0:	dc800317 	ldw	r18,12(sp)
 40055f4:	dc400217 	ldw	r17,8(sp)
 40055f8:	dc000117 	ldw	r16,4(sp)
 40055fc:	dec00b04 	addi	sp,sp,44
 4005600:	f800283a 	ret
 4005604:	90000d1e 	bne	r18,zero,400563c <__mulsf3+0x1d8>
 4005608:	04400104 	movi	r17,4
 400560c:	05c00044 	movi	r23,1
 4005610:	003faf06 	br	40054d0 <__alt_data_end+0xfc0054d0>
 4005614:	9806c03a 	cmpne	r3,r19,zero
 4005618:	18c00084 	addi	r3,r3,2
 400561c:	003fba06 	br	4005508 <__alt_data_end+0xfc005508>
 4005620:	9800141e 	bne	r19,zero,4005674 <__mulsf3+0x210>
 4005624:	00c00044 	movi	r3,1
 4005628:	003fb706 	br	4005508 <__alt_data_end+0xfc005508>
 400562c:	a829883a 	mov	r20,r21
 4005630:	00ffffc4 	movi	r3,-1
 4005634:	0009883a 	mov	r4,zero
 4005638:	003fdd06 	br	40055b0 <__alt_data_end+0xfc0055b0>
 400563c:	9009883a 	mov	r4,r18
 4005640:	d9400015 	stw	r5,0(sp)
 4005644:	400897c0 	call	400897c <__clzsi2>
 4005648:	10fffec4 	addi	r3,r2,-5
 400564c:	10801d84 	addi	r2,r2,118
 4005650:	90e4983a 	sll	r18,r18,r3
 4005654:	00a1c83a 	sub	r16,zero,r2
 4005658:	0023883a 	mov	r17,zero
 400565c:	002f883a 	mov	r23,zero
 4005660:	d9400017 	ldw	r5,0(sp)
 4005664:	003f9a06 	br	40054d0 <__alt_data_end+0xfc0054d0>
 4005668:	04400304 	movi	r17,12
 400566c:	05c000c4 	movi	r23,3
 4005670:	003f9706 	br	40054d0 <__alt_data_end+0xfc0054d0>
 4005674:	9809883a 	mov	r4,r19
 4005678:	d9800015 	stw	r6,0(sp)
 400567c:	400897c0 	call	400897c <__clzsi2>
 4005680:	10fffec4 	addi	r3,r2,-5
 4005684:	10801d84 	addi	r2,r2,118
 4005688:	98e6983a 	sll	r19,r19,r3
 400568c:	0085c83a 	sub	r2,zero,r2
 4005690:	0007883a 	mov	r3,zero
 4005694:	d9800017 	ldw	r6,0(sp)
 4005698:	003f9b06 	br	4005508 <__alt_data_end+0xfc005508>
 400569c:	01002034 	movhi	r4,128
 40056a0:	0029883a 	mov	r20,zero
 40056a4:	213fffc4 	addi	r4,r4,-1
 40056a8:	00ffffc4 	movi	r3,-1
 40056ac:	003fc006 	br	40055b0 <__alt_data_end+0xfc0055b0>
 40056b0:	9027883a 	mov	r19,r18
 40056b4:	b807883a 	mov	r3,r23
 40056b8:	003fb406 	br	400558c <__alt_data_end+0xfc00558c>
 40056bc:	9027883a 	mov	r19,r18
 40056c0:	e02b883a 	mov	r21,fp
 40056c4:	b807883a 	mov	r3,r23
 40056c8:	003fb006 	br	400558c <__alt_data_end+0xfc00558c>
 40056cc:	9028d43a 	srli	r20,r18,16
 40056d0:	982cd43a 	srli	r22,r19,16
 40056d4:	94bfffcc 	andi	r18,r18,65535
 40056d8:	9cffffcc 	andi	r19,r19,65535
 40056dc:	980b883a 	mov	r5,r19
 40056e0:	9009883a 	mov	r4,r18
 40056e4:	d9c00015 	stw	r7,0(sp)
 40056e8:	40049b00 	call	40049b0 <__mulsi3>
 40056ec:	a00b883a 	mov	r5,r20
 40056f0:	9809883a 	mov	r4,r19
 40056f4:	1023883a 	mov	r17,r2
 40056f8:	40049b00 	call	40049b0 <__mulsi3>
 40056fc:	a009883a 	mov	r4,r20
 4005700:	b00b883a 	mov	r5,r22
 4005704:	1027883a 	mov	r19,r2
 4005708:	40049b00 	call	40049b0 <__mulsi3>
 400570c:	b00b883a 	mov	r5,r22
 4005710:	9009883a 	mov	r4,r18
 4005714:	1029883a 	mov	r20,r2
 4005718:	40049b00 	call	40049b0 <__mulsi3>
 400571c:	8806d43a 	srli	r3,r17,16
 4005720:	14c5883a 	add	r2,r2,r19
 4005724:	d9c00017 	ldw	r7,0(sp)
 4005728:	1885883a 	add	r2,r3,r2
 400572c:	14c0022e 	bgeu	r2,r19,4005738 <__mulsf3+0x2d4>
 4005730:	00c00074 	movhi	r3,1
 4005734:	a0e9883a 	add	r20,r20,r3
 4005738:	1026943a 	slli	r19,r2,16
 400573c:	8c7fffcc 	andi	r17,r17,65535
 4005740:	1004d43a 	srli	r2,r2,16
 4005744:	9c63883a 	add	r17,r19,r17
 4005748:	882691ba 	slli	r19,r17,6
 400574c:	1505883a 	add	r2,r2,r20
 4005750:	8822d6ba 	srli	r17,r17,26
 4005754:	100891ba 	slli	r4,r2,6
 4005758:	9826c03a 	cmpne	r19,r19,zero
 400575c:	9c62b03a 	or	r17,r19,r17
 4005760:	8926b03a 	or	r19,r17,r4
 4005764:	9882002c 	andhi	r2,r19,2048
 4005768:	10000426 	beq	r2,zero,400577c <__mulsf3+0x318>
 400576c:	9804d07a 	srli	r2,r19,1
 4005770:	9900004c 	andi	r4,r19,1
 4005774:	3821883a 	mov	r16,r7
 4005778:	1126b03a 	or	r19,r2,r4
 400577c:	80c01fc4 	addi	r3,r16,127
 4005780:	00c0210e 	bge	zero,r3,4005808 <__mulsf3+0x3a4>
 4005784:	988001cc 	andi	r2,r19,7
 4005788:	10000426 	beq	r2,zero,400579c <__mulsf3+0x338>
 400578c:	988003cc 	andi	r2,r19,15
 4005790:	01000104 	movi	r4,4
 4005794:	11000126 	beq	r2,r4,400579c <__mulsf3+0x338>
 4005798:	9927883a 	add	r19,r19,r4
 400579c:	9882002c 	andhi	r2,r19,2048
 40057a0:	10000426 	beq	r2,zero,40057b4 <__mulsf3+0x350>
 40057a4:	00be0034 	movhi	r2,63488
 40057a8:	10bfffc4 	addi	r2,r2,-1
 40057ac:	80c02004 	addi	r3,r16,128
 40057b0:	98a6703a 	and	r19,r19,r2
 40057b4:	00803f84 	movi	r2,254
 40057b8:	10ff9c16 	blt	r2,r3,400562c <__alt_data_end+0xfc00562c>
 40057bc:	980891ba 	slli	r4,r19,6
 40057c0:	a829883a 	mov	r20,r21
 40057c4:	2008d27a 	srli	r4,r4,9
 40057c8:	003f7906 	br	40055b0 <__alt_data_end+0xfc0055b0>
 40057cc:	9080102c 	andhi	r2,r18,64
 40057d0:	10000826 	beq	r2,zero,40057f4 <__mulsf3+0x390>
 40057d4:	9880102c 	andhi	r2,r19,64
 40057d8:	1000061e 	bne	r2,zero,40057f4 <__mulsf3+0x390>
 40057dc:	00802034 	movhi	r2,128
 40057e0:	99001034 	orhi	r4,r19,64
 40057e4:	10bfffc4 	addi	r2,r2,-1
 40057e8:	b029883a 	mov	r20,r22
 40057ec:	2088703a 	and	r4,r4,r2
 40057f0:	003fad06 	br	40056a8 <__alt_data_end+0xfc0056a8>
 40057f4:	00802034 	movhi	r2,128
 40057f8:	91001034 	orhi	r4,r18,64
 40057fc:	10bfffc4 	addi	r2,r2,-1
 4005800:	2088703a 	and	r4,r4,r2
 4005804:	003fa806 	br	40056a8 <__alt_data_end+0xfc0056a8>
 4005808:	00800044 	movi	r2,1
 400580c:	10c7c83a 	sub	r3,r2,r3
 4005810:	008006c4 	movi	r2,27
 4005814:	10ff6316 	blt	r2,r3,40055a4 <__alt_data_end+0xfc0055a4>
 4005818:	00800804 	movi	r2,32
 400581c:	10c5c83a 	sub	r2,r2,r3
 4005820:	9884983a 	sll	r2,r19,r2
 4005824:	98c6d83a 	srl	r3,r19,r3
 4005828:	1004c03a 	cmpne	r2,r2,zero
 400582c:	1884b03a 	or	r2,r3,r2
 4005830:	10c001cc 	andi	r3,r2,7
 4005834:	18000426 	beq	r3,zero,4005848 <__mulsf3+0x3e4>
 4005838:	10c003cc 	andi	r3,r2,15
 400583c:	01000104 	movi	r4,4
 4005840:	19000126 	beq	r3,r4,4005848 <__mulsf3+0x3e4>
 4005844:	1105883a 	add	r2,r2,r4
 4005848:	10c1002c 	andhi	r3,r2,1024
 400584c:	18000626 	beq	r3,zero,4005868 <__mulsf3+0x404>
 4005850:	a829883a 	mov	r20,r21
 4005854:	00c00044 	movi	r3,1
 4005858:	0009883a 	mov	r4,zero
 400585c:	003f5406 	br	40055b0 <__alt_data_end+0xfc0055b0>
 4005860:	3821883a 	mov	r16,r7
 4005864:	003fc506 	br	400577c <__alt_data_end+0xfc00577c>
 4005868:	100491ba 	slli	r2,r2,6
 400586c:	a829883a 	mov	r20,r21
 4005870:	0007883a 	mov	r3,zero
 4005874:	1008d27a 	srli	r4,r2,9
 4005878:	003f4d06 	br	40055b0 <__alt_data_end+0xfc0055b0>
 400587c:	00802034 	movhi	r2,128
 4005880:	99001034 	orhi	r4,r19,64
 4005884:	10bfffc4 	addi	r2,r2,-1
 4005888:	a829883a 	mov	r20,r21
 400588c:	2088703a 	and	r4,r4,r2
 4005890:	003f8506 	br	40056a8 <__alt_data_end+0xfc0056a8>

04005894 <__subsf3>:
 4005894:	defffc04 	addi	sp,sp,-16
 4005898:	280cd5fa 	srli	r6,r5,23
 400589c:	dc000015 	stw	r16,0(sp)
 40058a0:	01c02034 	movhi	r7,128
 40058a4:	2020d5fa 	srli	r16,r4,23
 40058a8:	39ffffc4 	addi	r7,r7,-1
 40058ac:	3906703a 	and	r3,r7,r4
 40058b0:	dc400115 	stw	r17,4(sp)
 40058b4:	394e703a 	and	r7,r7,r5
 40058b8:	2022d7fa 	srli	r17,r4,31
 40058bc:	dfc00315 	stw	ra,12(sp)
 40058c0:	dc800215 	stw	r18,8(sp)
 40058c4:	31803fcc 	andi	r6,r6,255
 40058c8:	01003fc4 	movi	r4,255
 40058cc:	84003fcc 	andi	r16,r16,255
 40058d0:	180690fa 	slli	r3,r3,3
 40058d4:	2804d7fa 	srli	r2,r5,31
 40058d8:	380e90fa 	slli	r7,r7,3
 40058dc:	31006d26 	beq	r6,r4,4005a94 <__subsf3+0x200>
 40058e0:	1080005c 	xori	r2,r2,1
 40058e4:	8189c83a 	sub	r4,r16,r6
 40058e8:	14404f26 	beq	r2,r17,4005a28 <__subsf3+0x194>
 40058ec:	0100770e 	bge	zero,r4,4005acc <__subsf3+0x238>
 40058f0:	30001e1e 	bne	r6,zero,400596c <__subsf3+0xd8>
 40058f4:	38006a1e 	bne	r7,zero,4005aa0 <__subsf3+0x20c>
 40058f8:	188001cc 	andi	r2,r3,7
 40058fc:	10000426 	beq	r2,zero,4005910 <__subsf3+0x7c>
 4005900:	188003cc 	andi	r2,r3,15
 4005904:	01000104 	movi	r4,4
 4005908:	11000126 	beq	r2,r4,4005910 <__subsf3+0x7c>
 400590c:	1907883a 	add	r3,r3,r4
 4005910:	1881002c 	andhi	r2,r3,1024
 4005914:	10003926 	beq	r2,zero,40059fc <__subsf3+0x168>
 4005918:	84000044 	addi	r16,r16,1
 400591c:	00803fc4 	movi	r2,255
 4005920:	80807526 	beq	r16,r2,4005af8 <__subsf3+0x264>
 4005924:	180691ba 	slli	r3,r3,6
 4005928:	8880004c 	andi	r2,r17,1
 400592c:	180ad27a 	srli	r5,r3,9
 4005930:	84003fcc 	andi	r16,r16,255
 4005934:	800695fa 	slli	r3,r16,23
 4005938:	10803fcc 	andi	r2,r2,255
 400593c:	01002034 	movhi	r4,128
 4005940:	213fffc4 	addi	r4,r4,-1
 4005944:	100497fa 	slli	r2,r2,31
 4005948:	2920703a 	and	r16,r5,r4
 400594c:	80e0b03a 	or	r16,r16,r3
 4005950:	8084b03a 	or	r2,r16,r2
 4005954:	dfc00317 	ldw	ra,12(sp)
 4005958:	dc800217 	ldw	r18,8(sp)
 400595c:	dc400117 	ldw	r17,4(sp)
 4005960:	dc000017 	ldw	r16,0(sp)
 4005964:	dec00404 	addi	sp,sp,16
 4005968:	f800283a 	ret
 400596c:	00803fc4 	movi	r2,255
 4005970:	80bfe126 	beq	r16,r2,40058f8 <__alt_data_end+0xfc0058f8>
 4005974:	39c10034 	orhi	r7,r7,1024
 4005978:	008006c4 	movi	r2,27
 400597c:	11007416 	blt	r2,r4,4005b50 <__subsf3+0x2bc>
 4005980:	00800804 	movi	r2,32
 4005984:	1105c83a 	sub	r2,r2,r4
 4005988:	3884983a 	sll	r2,r7,r2
 400598c:	390ed83a 	srl	r7,r7,r4
 4005990:	1008c03a 	cmpne	r4,r2,zero
 4005994:	390eb03a 	or	r7,r7,r4
 4005998:	19c7c83a 	sub	r3,r3,r7
 400599c:	1881002c 	andhi	r2,r3,1024
 40059a0:	10001426 	beq	r2,zero,40059f4 <__subsf3+0x160>
 40059a4:	04810034 	movhi	r18,1024
 40059a8:	94bfffc4 	addi	r18,r18,-1
 40059ac:	1ca4703a 	and	r18,r3,r18
 40059b0:	9009883a 	mov	r4,r18
 40059b4:	400897c0 	call	400897c <__clzsi2>
 40059b8:	10bffec4 	addi	r2,r2,-5
 40059bc:	90a4983a 	sll	r18,r18,r2
 40059c0:	14005116 	blt	r2,r16,4005b08 <__subsf3+0x274>
 40059c4:	1405c83a 	sub	r2,r2,r16
 40059c8:	10c00044 	addi	r3,r2,1
 40059cc:	00800804 	movi	r2,32
 40059d0:	10c5c83a 	sub	r2,r2,r3
 40059d4:	9084983a 	sll	r2,r18,r2
 40059d8:	90e4d83a 	srl	r18,r18,r3
 40059dc:	0021883a 	mov	r16,zero
 40059e0:	1006c03a 	cmpne	r3,r2,zero
 40059e4:	90c6b03a 	or	r3,r18,r3
 40059e8:	003fc306 	br	40058f8 <__alt_data_end+0xfc0058f8>
 40059ec:	2000e026 	beq	r4,zero,4005d70 <__subsf3+0x4dc>
 40059f0:	2007883a 	mov	r3,r4
 40059f4:	188001cc 	andi	r2,r3,7
 40059f8:	103fc11e 	bne	r2,zero,4005900 <__alt_data_end+0xfc005900>
 40059fc:	180ad0fa 	srli	r5,r3,3
 4005a00:	00c03fc4 	movi	r3,255
 4005a04:	8880004c 	andi	r2,r17,1
 4005a08:	80c0031e 	bne	r16,r3,4005a18 <__subsf3+0x184>
 4005a0c:	28006d26 	beq	r5,zero,4005bc4 <__subsf3+0x330>
 4005a10:	29401034 	orhi	r5,r5,64
 4005a14:	043fffc4 	movi	r16,-1
 4005a18:	00c02034 	movhi	r3,128
 4005a1c:	18ffffc4 	addi	r3,r3,-1
 4005a20:	28ca703a 	and	r5,r5,r3
 4005a24:	003fc206 	br	4005930 <__alt_data_end+0xfc005930>
 4005a28:	01003c0e 	bge	zero,r4,4005b1c <__subsf3+0x288>
 4005a2c:	30002126 	beq	r6,zero,4005ab4 <__subsf3+0x220>
 4005a30:	01403fc4 	movi	r5,255
 4005a34:	817fb026 	beq	r16,r5,40058f8 <__alt_data_end+0xfc0058f8>
 4005a38:	39c10034 	orhi	r7,r7,1024
 4005a3c:	014006c4 	movi	r5,27
 4005a40:	29007416 	blt	r5,r4,4005c14 <__subsf3+0x380>
 4005a44:	01400804 	movi	r5,32
 4005a48:	290bc83a 	sub	r5,r5,r4
 4005a4c:	394a983a 	sll	r5,r7,r5
 4005a50:	390ed83a 	srl	r7,r7,r4
 4005a54:	2808c03a 	cmpne	r4,r5,zero
 4005a58:	390eb03a 	or	r7,r7,r4
 4005a5c:	19c7883a 	add	r3,r3,r7
 4005a60:	1901002c 	andhi	r4,r3,1024
 4005a64:	20003826 	beq	r4,zero,4005b48 <__subsf3+0x2b4>
 4005a68:	84000044 	addi	r16,r16,1
 4005a6c:	01003fc4 	movi	r4,255
 4005a70:	81005426 	beq	r16,r4,4005bc4 <__subsf3+0x330>
 4005a74:	1023883a 	mov	r17,r2
 4005a78:	00bf0034 	movhi	r2,64512
 4005a7c:	10bfffc4 	addi	r2,r2,-1
 4005a80:	1900004c 	andi	r4,r3,1
 4005a84:	1886703a 	and	r3,r3,r2
 4005a88:	1806d07a 	srli	r3,r3,1
 4005a8c:	1906b03a 	or	r3,r3,r4
 4005a90:	003f9906 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005a94:	383f9226 	beq	r7,zero,40058e0 <__alt_data_end+0xfc0058e0>
 4005a98:	10803fcc 	andi	r2,r2,255
 4005a9c:	003f9106 	br	40058e4 <__alt_data_end+0xfc0058e4>
 4005aa0:	213fffc4 	addi	r4,r4,-1
 4005aa4:	203fbc26 	beq	r4,zero,4005998 <__alt_data_end+0xfc005998>
 4005aa8:	00803fc4 	movi	r2,255
 4005aac:	80bfb21e 	bne	r16,r2,4005978 <__alt_data_end+0xfc005978>
 4005ab0:	003f9106 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005ab4:	383f9026 	beq	r7,zero,40058f8 <__alt_data_end+0xfc0058f8>
 4005ab8:	213fffc4 	addi	r4,r4,-1
 4005abc:	203fe726 	beq	r4,zero,4005a5c <__alt_data_end+0xfc005a5c>
 4005ac0:	01403fc4 	movi	r5,255
 4005ac4:	817fdd1e 	bne	r16,r5,4005a3c <__alt_data_end+0xfc005a3c>
 4005ac8:	003f8b06 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005acc:	2000221e 	bne	r4,zero,4005b58 <__subsf3+0x2c4>
 4005ad0:	81000044 	addi	r4,r16,1
 4005ad4:	21003fcc 	andi	r4,r4,255
 4005ad8:	01400044 	movi	r5,1
 4005adc:	2900470e 	bge	r5,r4,4005bfc <__subsf3+0x368>
 4005ae0:	19e5c83a 	sub	r18,r3,r7
 4005ae4:	9141002c 	andhi	r5,r18,1024
 4005ae8:	28002d26 	beq	r5,zero,4005ba0 <__subsf3+0x30c>
 4005aec:	38e5c83a 	sub	r18,r7,r3
 4005af0:	1023883a 	mov	r17,r2
 4005af4:	003fae06 	br	40059b0 <__alt_data_end+0xfc0059b0>
 4005af8:	8880004c 	andi	r2,r17,1
 4005afc:	043fffc4 	movi	r16,-1
 4005b00:	000b883a 	mov	r5,zero
 4005b04:	003f8a06 	br	4005930 <__alt_data_end+0xfc005930>
 4005b08:	00ff0034 	movhi	r3,64512
 4005b0c:	18ffffc4 	addi	r3,r3,-1
 4005b10:	80a1c83a 	sub	r16,r16,r2
 4005b14:	90c6703a 	and	r3,r18,r3
 4005b18:	003f7706 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005b1c:	2000431e 	bne	r4,zero,4005c2c <__subsf3+0x398>
 4005b20:	81000044 	addi	r4,r16,1
 4005b24:	21803fcc 	andi	r6,r4,255
 4005b28:	01400044 	movi	r5,1
 4005b2c:	2980280e 	bge	r5,r6,4005bd0 <__subsf3+0x33c>
 4005b30:	01403fc4 	movi	r5,255
 4005b34:	21402326 	beq	r4,r5,4005bc4 <__subsf3+0x330>
 4005b38:	19c7883a 	add	r3,r3,r7
 4005b3c:	1806d07a 	srli	r3,r3,1
 4005b40:	2021883a 	mov	r16,r4
 4005b44:	003f6c06 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005b48:	1023883a 	mov	r17,r2
 4005b4c:	003fa906 	br	40059f4 <__alt_data_end+0xfc0059f4>
 4005b50:	01c00044 	movi	r7,1
 4005b54:	003f9006 	br	4005998 <__alt_data_end+0xfc005998>
 4005b58:	8000151e 	bne	r16,zero,4005bb0 <__subsf3+0x31c>
 4005b5c:	18002f26 	beq	r3,zero,4005c1c <__subsf3+0x388>
 4005b60:	0108303a 	nor	r4,zero,r4
 4005b64:	20000a26 	beq	r4,zero,4005b90 <__subsf3+0x2fc>
 4005b68:	01403fc4 	movi	r5,255
 4005b6c:	31402b26 	beq	r6,r5,4005c1c <__subsf3+0x388>
 4005b70:	014006c4 	movi	r5,27
 4005b74:	29006e16 	blt	r5,r4,4005d30 <__subsf3+0x49c>
 4005b78:	01400804 	movi	r5,32
 4005b7c:	290bc83a 	sub	r5,r5,r4
 4005b80:	194a983a 	sll	r5,r3,r5
 4005b84:	1908d83a 	srl	r4,r3,r4
 4005b88:	2806c03a 	cmpne	r3,r5,zero
 4005b8c:	20c6b03a 	or	r3,r4,r3
 4005b90:	38c7c83a 	sub	r3,r7,r3
 4005b94:	3021883a 	mov	r16,r6
 4005b98:	1023883a 	mov	r17,r2
 4005b9c:	003f7f06 	br	400599c <__alt_data_end+0xfc00599c>
 4005ba0:	903f831e 	bne	r18,zero,40059b0 <__alt_data_end+0xfc0059b0>
 4005ba4:	0005883a 	mov	r2,zero
 4005ba8:	0021883a 	mov	r16,zero
 4005bac:	003f9a06 	br	4005a18 <__alt_data_end+0xfc005a18>
 4005bb0:	01403fc4 	movi	r5,255
 4005bb4:	31401926 	beq	r6,r5,4005c1c <__subsf3+0x388>
 4005bb8:	0109c83a 	sub	r4,zero,r4
 4005bbc:	18c10034 	orhi	r3,r3,1024
 4005bc0:	003feb06 	br	4005b70 <__alt_data_end+0xfc005b70>
 4005bc4:	043fffc4 	movi	r16,-1
 4005bc8:	000b883a 	mov	r5,zero
 4005bcc:	003f5806 	br	4005930 <__alt_data_end+0xfc005930>
 4005bd0:	8000481e 	bne	r16,zero,4005cf4 <__subsf3+0x460>
 4005bd4:	18006226 	beq	r3,zero,4005d60 <__subsf3+0x4cc>
 4005bd8:	383f4726 	beq	r7,zero,40058f8 <__alt_data_end+0xfc0058f8>
 4005bdc:	19c7883a 	add	r3,r3,r7
 4005be0:	1881002c 	andhi	r2,r3,1024
 4005be4:	103f8326 	beq	r2,zero,40059f4 <__alt_data_end+0xfc0059f4>
 4005be8:	00bf0034 	movhi	r2,64512
 4005bec:	10bfffc4 	addi	r2,r2,-1
 4005bf0:	2821883a 	mov	r16,r5
 4005bf4:	1886703a 	and	r3,r3,r2
 4005bf8:	003f3f06 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005bfc:	80001c1e 	bne	r16,zero,4005c70 <__subsf3+0x3dc>
 4005c00:	1800261e 	bne	r3,zero,4005c9c <__subsf3+0x408>
 4005c04:	38004c26 	beq	r7,zero,4005d38 <__subsf3+0x4a4>
 4005c08:	3807883a 	mov	r3,r7
 4005c0c:	1023883a 	mov	r17,r2
 4005c10:	003f3906 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005c14:	01c00044 	movi	r7,1
 4005c18:	003f9006 	br	4005a5c <__alt_data_end+0xfc005a5c>
 4005c1c:	3807883a 	mov	r3,r7
 4005c20:	3021883a 	mov	r16,r6
 4005c24:	1023883a 	mov	r17,r2
 4005c28:	003f3306 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005c2c:	8000161e 	bne	r16,zero,4005c88 <__subsf3+0x3f4>
 4005c30:	18002d26 	beq	r3,zero,4005ce8 <__subsf3+0x454>
 4005c34:	0108303a 	nor	r4,zero,r4
 4005c38:	20000a26 	beq	r4,zero,4005c64 <__subsf3+0x3d0>
 4005c3c:	01403fc4 	movi	r5,255
 4005c40:	31402926 	beq	r6,r5,4005ce8 <__subsf3+0x454>
 4005c44:	014006c4 	movi	r5,27
 4005c48:	29004716 	blt	r5,r4,4005d68 <__subsf3+0x4d4>
 4005c4c:	01400804 	movi	r5,32
 4005c50:	290bc83a 	sub	r5,r5,r4
 4005c54:	194a983a 	sll	r5,r3,r5
 4005c58:	1908d83a 	srl	r4,r3,r4
 4005c5c:	2806c03a 	cmpne	r3,r5,zero
 4005c60:	20c6b03a 	or	r3,r4,r3
 4005c64:	19c7883a 	add	r3,r3,r7
 4005c68:	3021883a 	mov	r16,r6
 4005c6c:	003f7c06 	br	4005a60 <__alt_data_end+0xfc005a60>
 4005c70:	1800111e 	bne	r3,zero,4005cb8 <__subsf3+0x424>
 4005c74:	38003326 	beq	r7,zero,4005d44 <__subsf3+0x4b0>
 4005c78:	3807883a 	mov	r3,r7
 4005c7c:	1023883a 	mov	r17,r2
 4005c80:	04003fc4 	movi	r16,255
 4005c84:	003f1c06 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005c88:	01403fc4 	movi	r5,255
 4005c8c:	31401626 	beq	r6,r5,4005ce8 <__subsf3+0x454>
 4005c90:	0109c83a 	sub	r4,zero,r4
 4005c94:	18c10034 	orhi	r3,r3,1024
 4005c98:	003fea06 	br	4005c44 <__alt_data_end+0xfc005c44>
 4005c9c:	383f1626 	beq	r7,zero,40058f8 <__alt_data_end+0xfc0058f8>
 4005ca0:	19c9c83a 	sub	r4,r3,r7
 4005ca4:	2141002c 	andhi	r5,r4,1024
 4005ca8:	283f5026 	beq	r5,zero,40059ec <__alt_data_end+0xfc0059ec>
 4005cac:	38c7c83a 	sub	r3,r7,r3
 4005cb0:	1023883a 	mov	r17,r2
 4005cb4:	003f1006 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005cb8:	38001b26 	beq	r7,zero,4005d28 <__subsf3+0x494>
 4005cbc:	1806d0fa 	srli	r3,r3,3
 4005cc0:	1900102c 	andhi	r4,r3,64
 4005cc4:	20000526 	beq	r4,zero,4005cdc <__subsf3+0x448>
 4005cc8:	380ed0fa 	srli	r7,r7,3
 4005ccc:	3900102c 	andhi	r4,r7,64
 4005cd0:	2000021e 	bne	r4,zero,4005cdc <__subsf3+0x448>
 4005cd4:	3807883a 	mov	r3,r7
 4005cd8:	1023883a 	mov	r17,r2
 4005cdc:	180690fa 	slli	r3,r3,3
 4005ce0:	04003fc4 	movi	r16,255
 4005ce4:	003f0406 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005ce8:	3807883a 	mov	r3,r7
 4005cec:	3021883a 	mov	r16,r6
 4005cf0:	003f0106 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005cf4:	18001726 	beq	r3,zero,4005d54 <__subsf3+0x4c0>
 4005cf8:	38000b26 	beq	r7,zero,4005d28 <__subsf3+0x494>
 4005cfc:	1806d0fa 	srli	r3,r3,3
 4005d00:	1900102c 	andhi	r4,r3,64
 4005d04:	20000426 	beq	r4,zero,4005d18 <__subsf3+0x484>
 4005d08:	380ed0fa 	srli	r7,r7,3
 4005d0c:	3900102c 	andhi	r4,r7,64
 4005d10:	2000011e 	bne	r4,zero,4005d18 <__subsf3+0x484>
 4005d14:	3807883a 	mov	r3,r7
 4005d18:	180690fa 	slli	r3,r3,3
 4005d1c:	1023883a 	mov	r17,r2
 4005d20:	04003fc4 	movi	r16,255
 4005d24:	003ef406 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005d28:	04003fc4 	movi	r16,255
 4005d2c:	003ef206 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005d30:	00c00044 	movi	r3,1
 4005d34:	003f9606 	br	4005b90 <__alt_data_end+0xfc005b90>
 4005d38:	000b883a 	mov	r5,zero
 4005d3c:	0005883a 	mov	r2,zero
 4005d40:	003f3506 	br	4005a18 <__alt_data_end+0xfc005a18>
 4005d44:	01402034 	movhi	r5,128
 4005d48:	297fffc4 	addi	r5,r5,-1
 4005d4c:	0005883a 	mov	r2,zero
 4005d50:	003f2f06 	br	4005a10 <__alt_data_end+0xfc005a10>
 4005d54:	3807883a 	mov	r3,r7
 4005d58:	04003fc4 	movi	r16,255
 4005d5c:	003ee606 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005d60:	3807883a 	mov	r3,r7
 4005d64:	003ee406 	br	40058f8 <__alt_data_end+0xfc0058f8>
 4005d68:	00c00044 	movi	r3,1
 4005d6c:	003fbd06 	br	4005c64 <__alt_data_end+0xfc005c64>
 4005d70:	0005883a 	mov	r2,zero
 4005d74:	003f2806 	br	4005a18 <__alt_data_end+0xfc005a18>

04005d78 <__fixsfsi>:
 4005d78:	200ad5fa 	srli	r5,r4,23
 4005d7c:	00c02034 	movhi	r3,128
 4005d80:	18ffffc4 	addi	r3,r3,-1
 4005d84:	29403fcc 	andi	r5,r5,255
 4005d88:	00801f84 	movi	r2,126
 4005d8c:	1906703a 	and	r3,r3,r4
 4005d90:	2008d7fa 	srli	r4,r4,31
 4005d94:	11400e0e 	bge	r2,r5,4005dd0 <__fixsfsi+0x58>
 4005d98:	00802744 	movi	r2,157
 4005d9c:	11400816 	blt	r2,r5,4005dc0 <__fixsfsi+0x48>
 4005da0:	00802544 	movi	r2,149
 4005da4:	18c02034 	orhi	r3,r3,128
 4005da8:	11400b0e 	bge	r2,r5,4005dd8 <__fixsfsi+0x60>
 4005dac:	28bfda84 	addi	r2,r5,-150
 4005db0:	1884983a 	sll	r2,r3,r2
 4005db4:	20000726 	beq	r4,zero,4005dd4 <__fixsfsi+0x5c>
 4005db8:	0085c83a 	sub	r2,zero,r2
 4005dbc:	f800283a 	ret
 4005dc0:	00a00034 	movhi	r2,32768
 4005dc4:	10bfffc4 	addi	r2,r2,-1
 4005dc8:	2085883a 	add	r2,r4,r2
 4005dcc:	f800283a 	ret
 4005dd0:	0005883a 	mov	r2,zero
 4005dd4:	f800283a 	ret
 4005dd8:	00802584 	movi	r2,150
 4005ddc:	1145c83a 	sub	r2,r2,r5
 4005de0:	1884d83a 	srl	r2,r3,r2
 4005de4:	003ff306 	br	4005db4 <__alt_data_end+0xfc005db4>

04005de8 <__floatsisf>:
 4005de8:	defffd04 	addi	sp,sp,-12
 4005dec:	dfc00215 	stw	ra,8(sp)
 4005df0:	dc400115 	stw	r17,4(sp)
 4005df4:	dc000015 	stw	r16,0(sp)
 4005df8:	20003526 	beq	r4,zero,4005ed0 <__floatsisf+0xe8>
 4005dfc:	2021883a 	mov	r16,r4
 4005e00:	2022d7fa 	srli	r17,r4,31
 4005e04:	20003616 	blt	r4,zero,4005ee0 <__floatsisf+0xf8>
 4005e08:	8009883a 	mov	r4,r16
 4005e0c:	400897c0 	call	400897c <__clzsi2>
 4005e10:	00c02784 	movi	r3,158
 4005e14:	1887c83a 	sub	r3,r3,r2
 4005e18:	01002584 	movi	r4,150
 4005e1c:	20c01416 	blt	r4,r3,4005e70 <__floatsisf+0x88>
 4005e20:	20c9c83a 	sub	r4,r4,r3
 4005e24:	8120983a 	sll	r16,r16,r4
 4005e28:	00802034 	movhi	r2,128
 4005e2c:	10bfffc4 	addi	r2,r2,-1
 4005e30:	8809883a 	mov	r4,r17
 4005e34:	80a0703a 	and	r16,r16,r2
 4005e38:	18803fcc 	andi	r2,r3,255
 4005e3c:	100695fa 	slli	r3,r2,23
 4005e40:	20803fcc 	andi	r2,r4,255
 4005e44:	100897fa 	slli	r4,r2,31
 4005e48:	00802034 	movhi	r2,128
 4005e4c:	10bfffc4 	addi	r2,r2,-1
 4005e50:	8084703a 	and	r2,r16,r2
 4005e54:	10c4b03a 	or	r2,r2,r3
 4005e58:	1104b03a 	or	r2,r2,r4
 4005e5c:	dfc00217 	ldw	ra,8(sp)
 4005e60:	dc400117 	ldw	r17,4(sp)
 4005e64:	dc000017 	ldw	r16,0(sp)
 4005e68:	dec00304 	addi	sp,sp,12
 4005e6c:	f800283a 	ret
 4005e70:	01002644 	movi	r4,153
 4005e74:	20c01c16 	blt	r4,r3,4005ee8 <__floatsisf+0x100>
 4005e78:	20c9c83a 	sub	r4,r4,r3
 4005e7c:	8120983a 	sll	r16,r16,r4
 4005e80:	013f0034 	movhi	r4,64512
 4005e84:	213fffc4 	addi	r4,r4,-1
 4005e88:	814001cc 	andi	r5,r16,7
 4005e8c:	8108703a 	and	r4,r16,r4
 4005e90:	28000426 	beq	r5,zero,4005ea4 <__floatsisf+0xbc>
 4005e94:	840003cc 	andi	r16,r16,15
 4005e98:	01400104 	movi	r5,4
 4005e9c:	81400126 	beq	r16,r5,4005ea4 <__floatsisf+0xbc>
 4005ea0:	2149883a 	add	r4,r4,r5
 4005ea4:	2141002c 	andhi	r5,r4,1024
 4005ea8:	28000526 	beq	r5,zero,4005ec0 <__floatsisf+0xd8>
 4005eac:	00c027c4 	movi	r3,159
 4005eb0:	1887c83a 	sub	r3,r3,r2
 4005eb4:	00bf0034 	movhi	r2,64512
 4005eb8:	10bfffc4 	addi	r2,r2,-1
 4005ebc:	2088703a 	and	r4,r4,r2
 4005ec0:	202091ba 	slli	r16,r4,6
 4005ec4:	8809883a 	mov	r4,r17
 4005ec8:	8020d27a 	srli	r16,r16,9
 4005ecc:	003fda06 	br	4005e38 <__alt_data_end+0xfc005e38>
 4005ed0:	0009883a 	mov	r4,zero
 4005ed4:	0007883a 	mov	r3,zero
 4005ed8:	0021883a 	mov	r16,zero
 4005edc:	003fd606 	br	4005e38 <__alt_data_end+0xfc005e38>
 4005ee0:	0121c83a 	sub	r16,zero,r4
 4005ee4:	003fc806 	br	4005e08 <__alt_data_end+0xfc005e08>
 4005ee8:	01002e44 	movi	r4,185
 4005eec:	20c9c83a 	sub	r4,r4,r3
 4005ef0:	01400144 	movi	r5,5
 4005ef4:	8108983a 	sll	r4,r16,r4
 4005ef8:	288bc83a 	sub	r5,r5,r2
 4005efc:	8160d83a 	srl	r16,r16,r5
 4005f00:	2008c03a 	cmpne	r4,r4,zero
 4005f04:	8120b03a 	or	r16,r16,r4
 4005f08:	003fdd06 	br	4005e80 <__alt_data_end+0xfc005e80>

04005f0c <__adddf3>:
 4005f0c:	02c00434 	movhi	r11,16
 4005f10:	5affffc4 	addi	r11,r11,-1
 4005f14:	2806d7fa 	srli	r3,r5,31
 4005f18:	2ad4703a 	and	r10,r5,r11
 4005f1c:	3ad2703a 	and	r9,r7,r11
 4005f20:	3804d53a 	srli	r2,r7,20
 4005f24:	3018d77a 	srli	r12,r6,29
 4005f28:	280ad53a 	srli	r5,r5,20
 4005f2c:	501490fa 	slli	r10,r10,3
 4005f30:	2010d77a 	srli	r8,r4,29
 4005f34:	481290fa 	slli	r9,r9,3
 4005f38:	380ed7fa 	srli	r7,r7,31
 4005f3c:	defffb04 	addi	sp,sp,-20
 4005f40:	dc800215 	stw	r18,8(sp)
 4005f44:	dc400115 	stw	r17,4(sp)
 4005f48:	dc000015 	stw	r16,0(sp)
 4005f4c:	dfc00415 	stw	ra,16(sp)
 4005f50:	dcc00315 	stw	r19,12(sp)
 4005f54:	1c803fcc 	andi	r18,r3,255
 4005f58:	2c01ffcc 	andi	r16,r5,2047
 4005f5c:	5210b03a 	or	r8,r10,r8
 4005f60:	202290fa 	slli	r17,r4,3
 4005f64:	1081ffcc 	andi	r2,r2,2047
 4005f68:	4b12b03a 	or	r9,r9,r12
 4005f6c:	300c90fa 	slli	r6,r6,3
 4005f70:	91c07526 	beq	r18,r7,4006148 <__adddf3+0x23c>
 4005f74:	8087c83a 	sub	r3,r16,r2
 4005f78:	00c0ab0e 	bge	zero,r3,4006228 <__adddf3+0x31c>
 4005f7c:	10002a1e 	bne	r2,zero,4006028 <__adddf3+0x11c>
 4005f80:	4984b03a 	or	r2,r9,r6
 4005f84:	1000961e 	bne	r2,zero,40061e0 <__adddf3+0x2d4>
 4005f88:	888001cc 	andi	r2,r17,7
 4005f8c:	10000726 	beq	r2,zero,4005fac <__adddf3+0xa0>
 4005f90:	888003cc 	andi	r2,r17,15
 4005f94:	00c00104 	movi	r3,4
 4005f98:	10c00426 	beq	r2,r3,4005fac <__adddf3+0xa0>
 4005f9c:	88c7883a 	add	r3,r17,r3
 4005fa0:	1c63803a 	cmpltu	r17,r3,r17
 4005fa4:	4451883a 	add	r8,r8,r17
 4005fa8:	1823883a 	mov	r17,r3
 4005fac:	4080202c 	andhi	r2,r8,128
 4005fb0:	10005926 	beq	r2,zero,4006118 <__adddf3+0x20c>
 4005fb4:	84000044 	addi	r16,r16,1
 4005fb8:	0081ffc4 	movi	r2,2047
 4005fbc:	8080ba26 	beq	r16,r2,40062a8 <__adddf3+0x39c>
 4005fc0:	00bfe034 	movhi	r2,65408
 4005fc4:	10bfffc4 	addi	r2,r2,-1
 4005fc8:	4090703a 	and	r8,r8,r2
 4005fcc:	4004977a 	slli	r2,r8,29
 4005fd0:	4010927a 	slli	r8,r8,9
 4005fd4:	8822d0fa 	srli	r17,r17,3
 4005fd8:	8401ffcc 	andi	r16,r16,2047
 4005fdc:	4010d33a 	srli	r8,r8,12
 4005fe0:	9007883a 	mov	r3,r18
 4005fe4:	1444b03a 	or	r2,r2,r17
 4005fe8:	8401ffcc 	andi	r16,r16,2047
 4005fec:	8020953a 	slli	r16,r16,20
 4005ff0:	18c03fcc 	andi	r3,r3,255
 4005ff4:	01000434 	movhi	r4,16
 4005ff8:	213fffc4 	addi	r4,r4,-1
 4005ffc:	180697fa 	slli	r3,r3,31
 4006000:	4110703a 	and	r8,r8,r4
 4006004:	4410b03a 	or	r8,r8,r16
 4006008:	40c6b03a 	or	r3,r8,r3
 400600c:	dfc00417 	ldw	ra,16(sp)
 4006010:	dcc00317 	ldw	r19,12(sp)
 4006014:	dc800217 	ldw	r18,8(sp)
 4006018:	dc400117 	ldw	r17,4(sp)
 400601c:	dc000017 	ldw	r16,0(sp)
 4006020:	dec00504 	addi	sp,sp,20
 4006024:	f800283a 	ret
 4006028:	0081ffc4 	movi	r2,2047
 400602c:	80bfd626 	beq	r16,r2,4005f88 <__alt_data_end+0xfc005f88>
 4006030:	4a402034 	orhi	r9,r9,128
 4006034:	00800e04 	movi	r2,56
 4006038:	10c09f16 	blt	r2,r3,40062b8 <__adddf3+0x3ac>
 400603c:	008007c4 	movi	r2,31
 4006040:	10c0c216 	blt	r2,r3,400634c <__adddf3+0x440>
 4006044:	00800804 	movi	r2,32
 4006048:	10c5c83a 	sub	r2,r2,r3
 400604c:	488a983a 	sll	r5,r9,r2
 4006050:	30c8d83a 	srl	r4,r6,r3
 4006054:	3084983a 	sll	r2,r6,r2
 4006058:	48c6d83a 	srl	r3,r9,r3
 400605c:	290cb03a 	or	r6,r5,r4
 4006060:	1004c03a 	cmpne	r2,r2,zero
 4006064:	308cb03a 	or	r6,r6,r2
 4006068:	898dc83a 	sub	r6,r17,r6
 400606c:	89a3803a 	cmpltu	r17,r17,r6
 4006070:	40d1c83a 	sub	r8,r8,r3
 4006074:	4451c83a 	sub	r8,r8,r17
 4006078:	3023883a 	mov	r17,r6
 400607c:	4080202c 	andhi	r2,r8,128
 4006080:	10002326 	beq	r2,zero,4006110 <__adddf3+0x204>
 4006084:	04c02034 	movhi	r19,128
 4006088:	9cffffc4 	addi	r19,r19,-1
 400608c:	44e6703a 	and	r19,r8,r19
 4006090:	98007626 	beq	r19,zero,400626c <__adddf3+0x360>
 4006094:	9809883a 	mov	r4,r19
 4006098:	400897c0 	call	400897c <__clzsi2>
 400609c:	10fffe04 	addi	r3,r2,-8
 40060a0:	010007c4 	movi	r4,31
 40060a4:	20c07716 	blt	r4,r3,4006284 <__adddf3+0x378>
 40060a8:	00800804 	movi	r2,32
 40060ac:	10c5c83a 	sub	r2,r2,r3
 40060b0:	8884d83a 	srl	r2,r17,r2
 40060b4:	98d0983a 	sll	r8,r19,r3
 40060b8:	88e2983a 	sll	r17,r17,r3
 40060bc:	1204b03a 	or	r2,r2,r8
 40060c0:	1c007416 	blt	r3,r16,4006294 <__adddf3+0x388>
 40060c4:	1c21c83a 	sub	r16,r3,r16
 40060c8:	82000044 	addi	r8,r16,1
 40060cc:	00c007c4 	movi	r3,31
 40060d0:	1a009116 	blt	r3,r8,4006318 <__adddf3+0x40c>
 40060d4:	00c00804 	movi	r3,32
 40060d8:	1a07c83a 	sub	r3,r3,r8
 40060dc:	8a08d83a 	srl	r4,r17,r8
 40060e0:	88e2983a 	sll	r17,r17,r3
 40060e4:	10c6983a 	sll	r3,r2,r3
 40060e8:	1210d83a 	srl	r8,r2,r8
 40060ec:	8804c03a 	cmpne	r2,r17,zero
 40060f0:	1906b03a 	or	r3,r3,r4
 40060f4:	18a2b03a 	or	r17,r3,r2
 40060f8:	0021883a 	mov	r16,zero
 40060fc:	003fa206 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006100:	1890b03a 	or	r8,r3,r2
 4006104:	40017d26 	beq	r8,zero,40066fc <__adddf3+0x7f0>
 4006108:	1011883a 	mov	r8,r2
 400610c:	1823883a 	mov	r17,r3
 4006110:	888001cc 	andi	r2,r17,7
 4006114:	103f9e1e 	bne	r2,zero,4005f90 <__alt_data_end+0xfc005f90>
 4006118:	4004977a 	slli	r2,r8,29
 400611c:	8822d0fa 	srli	r17,r17,3
 4006120:	4010d0fa 	srli	r8,r8,3
 4006124:	9007883a 	mov	r3,r18
 4006128:	1444b03a 	or	r2,r2,r17
 400612c:	0101ffc4 	movi	r4,2047
 4006130:	81002426 	beq	r16,r4,40061c4 <__adddf3+0x2b8>
 4006134:	8120703a 	and	r16,r16,r4
 4006138:	01000434 	movhi	r4,16
 400613c:	213fffc4 	addi	r4,r4,-1
 4006140:	4110703a 	and	r8,r8,r4
 4006144:	003fa806 	br	4005fe8 <__alt_data_end+0xfc005fe8>
 4006148:	8089c83a 	sub	r4,r16,r2
 400614c:	01005e0e 	bge	zero,r4,40062c8 <__adddf3+0x3bc>
 4006150:	10002b26 	beq	r2,zero,4006200 <__adddf3+0x2f4>
 4006154:	0081ffc4 	movi	r2,2047
 4006158:	80bf8b26 	beq	r16,r2,4005f88 <__alt_data_end+0xfc005f88>
 400615c:	4a402034 	orhi	r9,r9,128
 4006160:	00800e04 	movi	r2,56
 4006164:	1100a40e 	bge	r2,r4,40063f8 <__adddf3+0x4ec>
 4006168:	498cb03a 	or	r6,r9,r6
 400616c:	300ac03a 	cmpne	r5,r6,zero
 4006170:	0013883a 	mov	r9,zero
 4006174:	2c4b883a 	add	r5,r5,r17
 4006178:	2c63803a 	cmpltu	r17,r5,r17
 400617c:	4a11883a 	add	r8,r9,r8
 4006180:	8a11883a 	add	r8,r17,r8
 4006184:	2823883a 	mov	r17,r5
 4006188:	4080202c 	andhi	r2,r8,128
 400618c:	103fe026 	beq	r2,zero,4006110 <__alt_data_end+0xfc006110>
 4006190:	84000044 	addi	r16,r16,1
 4006194:	0081ffc4 	movi	r2,2047
 4006198:	8080d226 	beq	r16,r2,40064e4 <__adddf3+0x5d8>
 400619c:	00bfe034 	movhi	r2,65408
 40061a0:	10bfffc4 	addi	r2,r2,-1
 40061a4:	4090703a 	and	r8,r8,r2
 40061a8:	880ad07a 	srli	r5,r17,1
 40061ac:	400897fa 	slli	r4,r8,31
 40061b0:	88c0004c 	andi	r3,r17,1
 40061b4:	28e2b03a 	or	r17,r5,r3
 40061b8:	4010d07a 	srli	r8,r8,1
 40061bc:	2462b03a 	or	r17,r4,r17
 40061c0:	003f7106 	br	4005f88 <__alt_data_end+0xfc005f88>
 40061c4:	4088b03a 	or	r4,r8,r2
 40061c8:	20014526 	beq	r4,zero,40066e0 <__adddf3+0x7d4>
 40061cc:	01000434 	movhi	r4,16
 40061d0:	42000234 	orhi	r8,r8,8
 40061d4:	213fffc4 	addi	r4,r4,-1
 40061d8:	4110703a 	and	r8,r8,r4
 40061dc:	003f8206 	br	4005fe8 <__alt_data_end+0xfc005fe8>
 40061e0:	18ffffc4 	addi	r3,r3,-1
 40061e4:	1800491e 	bne	r3,zero,400630c <__adddf3+0x400>
 40061e8:	898bc83a 	sub	r5,r17,r6
 40061ec:	8963803a 	cmpltu	r17,r17,r5
 40061f0:	4251c83a 	sub	r8,r8,r9
 40061f4:	4451c83a 	sub	r8,r8,r17
 40061f8:	2823883a 	mov	r17,r5
 40061fc:	003f9f06 	br	400607c <__alt_data_end+0xfc00607c>
 4006200:	4984b03a 	or	r2,r9,r6
 4006204:	103f6026 	beq	r2,zero,4005f88 <__alt_data_end+0xfc005f88>
 4006208:	213fffc4 	addi	r4,r4,-1
 400620c:	2000931e 	bne	r4,zero,400645c <__adddf3+0x550>
 4006210:	898d883a 	add	r6,r17,r6
 4006214:	3463803a 	cmpltu	r17,r6,r17
 4006218:	4251883a 	add	r8,r8,r9
 400621c:	8a11883a 	add	r8,r17,r8
 4006220:	3023883a 	mov	r17,r6
 4006224:	003fd806 	br	4006188 <__alt_data_end+0xfc006188>
 4006228:	1800541e 	bne	r3,zero,400637c <__adddf3+0x470>
 400622c:	80800044 	addi	r2,r16,1
 4006230:	1081ffcc 	andi	r2,r2,2047
 4006234:	00c00044 	movi	r3,1
 4006238:	1880a00e 	bge	r3,r2,40064bc <__adddf3+0x5b0>
 400623c:	8989c83a 	sub	r4,r17,r6
 4006240:	8905803a 	cmpltu	r2,r17,r4
 4006244:	4267c83a 	sub	r19,r8,r9
 4006248:	98a7c83a 	sub	r19,r19,r2
 400624c:	9880202c 	andhi	r2,r19,128
 4006250:	10006326 	beq	r2,zero,40063e0 <__adddf3+0x4d4>
 4006254:	3463c83a 	sub	r17,r6,r17
 4006258:	4a07c83a 	sub	r3,r9,r8
 400625c:	344d803a 	cmpltu	r6,r6,r17
 4006260:	19a7c83a 	sub	r19,r3,r6
 4006264:	3825883a 	mov	r18,r7
 4006268:	983f8a1e 	bne	r19,zero,4006094 <__alt_data_end+0xfc006094>
 400626c:	8809883a 	mov	r4,r17
 4006270:	400897c0 	call	400897c <__clzsi2>
 4006274:	10800804 	addi	r2,r2,32
 4006278:	10fffe04 	addi	r3,r2,-8
 400627c:	010007c4 	movi	r4,31
 4006280:	20ff890e 	bge	r4,r3,40060a8 <__alt_data_end+0xfc0060a8>
 4006284:	10bff604 	addi	r2,r2,-40
 4006288:	8884983a 	sll	r2,r17,r2
 400628c:	0023883a 	mov	r17,zero
 4006290:	1c3f8c0e 	bge	r3,r16,40060c4 <__alt_data_end+0xfc0060c4>
 4006294:	023fe034 	movhi	r8,65408
 4006298:	423fffc4 	addi	r8,r8,-1
 400629c:	80e1c83a 	sub	r16,r16,r3
 40062a0:	1210703a 	and	r8,r2,r8
 40062a4:	003f3806 	br	4005f88 <__alt_data_end+0xfc005f88>
 40062a8:	9007883a 	mov	r3,r18
 40062ac:	0011883a 	mov	r8,zero
 40062b0:	0005883a 	mov	r2,zero
 40062b4:	003f4c06 	br	4005fe8 <__alt_data_end+0xfc005fe8>
 40062b8:	498cb03a 	or	r6,r9,r6
 40062bc:	300cc03a 	cmpne	r6,r6,zero
 40062c0:	0007883a 	mov	r3,zero
 40062c4:	003f6806 	br	4006068 <__alt_data_end+0xfc006068>
 40062c8:	20009c1e 	bne	r4,zero,400653c <__adddf3+0x630>
 40062cc:	80800044 	addi	r2,r16,1
 40062d0:	1141ffcc 	andi	r5,r2,2047
 40062d4:	01000044 	movi	r4,1
 40062d8:	2140670e 	bge	r4,r5,4006478 <__adddf3+0x56c>
 40062dc:	0101ffc4 	movi	r4,2047
 40062e0:	11007f26 	beq	r2,r4,40064e0 <__adddf3+0x5d4>
 40062e4:	898d883a 	add	r6,r17,r6
 40062e8:	4247883a 	add	r3,r8,r9
 40062ec:	3451803a 	cmpltu	r8,r6,r17
 40062f0:	40d1883a 	add	r8,r8,r3
 40062f4:	402297fa 	slli	r17,r8,31
 40062f8:	300cd07a 	srli	r6,r6,1
 40062fc:	4010d07a 	srli	r8,r8,1
 4006300:	1021883a 	mov	r16,r2
 4006304:	89a2b03a 	or	r17,r17,r6
 4006308:	003f1f06 	br	4005f88 <__alt_data_end+0xfc005f88>
 400630c:	0081ffc4 	movi	r2,2047
 4006310:	80bf481e 	bne	r16,r2,4006034 <__alt_data_end+0xfc006034>
 4006314:	003f1c06 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006318:	843ff844 	addi	r16,r16,-31
 400631c:	01000804 	movi	r4,32
 4006320:	1406d83a 	srl	r3,r2,r16
 4006324:	41005026 	beq	r8,r4,4006468 <__adddf3+0x55c>
 4006328:	01001004 	movi	r4,64
 400632c:	2211c83a 	sub	r8,r4,r8
 4006330:	1204983a 	sll	r2,r2,r8
 4006334:	88a2b03a 	or	r17,r17,r2
 4006338:	8822c03a 	cmpne	r17,r17,zero
 400633c:	1c62b03a 	or	r17,r3,r17
 4006340:	0011883a 	mov	r8,zero
 4006344:	0021883a 	mov	r16,zero
 4006348:	003f7106 	br	4006110 <__alt_data_end+0xfc006110>
 400634c:	193ff804 	addi	r4,r3,-32
 4006350:	00800804 	movi	r2,32
 4006354:	4908d83a 	srl	r4,r9,r4
 4006358:	18804526 	beq	r3,r2,4006470 <__adddf3+0x564>
 400635c:	00801004 	movi	r2,64
 4006360:	10c5c83a 	sub	r2,r2,r3
 4006364:	4886983a 	sll	r3,r9,r2
 4006368:	198cb03a 	or	r6,r3,r6
 400636c:	300cc03a 	cmpne	r6,r6,zero
 4006370:	218cb03a 	or	r6,r4,r6
 4006374:	0007883a 	mov	r3,zero
 4006378:	003f3b06 	br	4006068 <__alt_data_end+0xfc006068>
 400637c:	80002a26 	beq	r16,zero,4006428 <__adddf3+0x51c>
 4006380:	0101ffc4 	movi	r4,2047
 4006384:	11006826 	beq	r2,r4,4006528 <__adddf3+0x61c>
 4006388:	00c7c83a 	sub	r3,zero,r3
 400638c:	42002034 	orhi	r8,r8,128
 4006390:	01000e04 	movi	r4,56
 4006394:	20c07c16 	blt	r4,r3,4006588 <__adddf3+0x67c>
 4006398:	010007c4 	movi	r4,31
 400639c:	20c0da16 	blt	r4,r3,4006708 <__adddf3+0x7fc>
 40063a0:	01000804 	movi	r4,32
 40063a4:	20c9c83a 	sub	r4,r4,r3
 40063a8:	4114983a 	sll	r10,r8,r4
 40063ac:	88cad83a 	srl	r5,r17,r3
 40063b0:	8908983a 	sll	r4,r17,r4
 40063b4:	40c6d83a 	srl	r3,r8,r3
 40063b8:	5162b03a 	or	r17,r10,r5
 40063bc:	2008c03a 	cmpne	r4,r4,zero
 40063c0:	8922b03a 	or	r17,r17,r4
 40063c4:	3463c83a 	sub	r17,r6,r17
 40063c8:	48c7c83a 	sub	r3,r9,r3
 40063cc:	344d803a 	cmpltu	r6,r6,r17
 40063d0:	1991c83a 	sub	r8,r3,r6
 40063d4:	1021883a 	mov	r16,r2
 40063d8:	3825883a 	mov	r18,r7
 40063dc:	003f2706 	br	400607c <__alt_data_end+0xfc00607c>
 40063e0:	24d0b03a 	or	r8,r4,r19
 40063e4:	40001b1e 	bne	r8,zero,4006454 <__adddf3+0x548>
 40063e8:	0005883a 	mov	r2,zero
 40063ec:	0007883a 	mov	r3,zero
 40063f0:	0021883a 	mov	r16,zero
 40063f4:	003f4d06 	br	400612c <__alt_data_end+0xfc00612c>
 40063f8:	008007c4 	movi	r2,31
 40063fc:	11003c16 	blt	r2,r4,40064f0 <__adddf3+0x5e4>
 4006400:	00800804 	movi	r2,32
 4006404:	1105c83a 	sub	r2,r2,r4
 4006408:	488e983a 	sll	r7,r9,r2
 400640c:	310ad83a 	srl	r5,r6,r4
 4006410:	3084983a 	sll	r2,r6,r2
 4006414:	4912d83a 	srl	r9,r9,r4
 4006418:	394ab03a 	or	r5,r7,r5
 400641c:	1004c03a 	cmpne	r2,r2,zero
 4006420:	288ab03a 	or	r5,r5,r2
 4006424:	003f5306 	br	4006174 <__alt_data_end+0xfc006174>
 4006428:	4448b03a 	or	r4,r8,r17
 400642c:	20003e26 	beq	r4,zero,4006528 <__adddf3+0x61c>
 4006430:	00c6303a 	nor	r3,zero,r3
 4006434:	18003a1e 	bne	r3,zero,4006520 <__adddf3+0x614>
 4006438:	3463c83a 	sub	r17,r6,r17
 400643c:	4a07c83a 	sub	r3,r9,r8
 4006440:	344d803a 	cmpltu	r6,r6,r17
 4006444:	1991c83a 	sub	r8,r3,r6
 4006448:	1021883a 	mov	r16,r2
 400644c:	3825883a 	mov	r18,r7
 4006450:	003f0a06 	br	400607c <__alt_data_end+0xfc00607c>
 4006454:	2023883a 	mov	r17,r4
 4006458:	003f0d06 	br	4006090 <__alt_data_end+0xfc006090>
 400645c:	0081ffc4 	movi	r2,2047
 4006460:	80bf3f1e 	bne	r16,r2,4006160 <__alt_data_end+0xfc006160>
 4006464:	003ec806 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006468:	0005883a 	mov	r2,zero
 400646c:	003fb106 	br	4006334 <__alt_data_end+0xfc006334>
 4006470:	0007883a 	mov	r3,zero
 4006474:	003fbc06 	br	4006368 <__alt_data_end+0xfc006368>
 4006478:	4444b03a 	or	r2,r8,r17
 400647c:	8000871e 	bne	r16,zero,400669c <__adddf3+0x790>
 4006480:	1000ba26 	beq	r2,zero,400676c <__adddf3+0x860>
 4006484:	4984b03a 	or	r2,r9,r6
 4006488:	103ebf26 	beq	r2,zero,4005f88 <__alt_data_end+0xfc005f88>
 400648c:	8985883a 	add	r2,r17,r6
 4006490:	4247883a 	add	r3,r8,r9
 4006494:	1451803a 	cmpltu	r8,r2,r17
 4006498:	40d1883a 	add	r8,r8,r3
 400649c:	40c0202c 	andhi	r3,r8,128
 40064a0:	1023883a 	mov	r17,r2
 40064a4:	183f1a26 	beq	r3,zero,4006110 <__alt_data_end+0xfc006110>
 40064a8:	00bfe034 	movhi	r2,65408
 40064ac:	10bfffc4 	addi	r2,r2,-1
 40064b0:	2021883a 	mov	r16,r4
 40064b4:	4090703a 	and	r8,r8,r2
 40064b8:	003eb306 	br	4005f88 <__alt_data_end+0xfc005f88>
 40064bc:	4444b03a 	or	r2,r8,r17
 40064c0:	8000291e 	bne	r16,zero,4006568 <__adddf3+0x65c>
 40064c4:	10004b1e 	bne	r2,zero,40065f4 <__adddf3+0x6e8>
 40064c8:	4990b03a 	or	r8,r9,r6
 40064cc:	40008b26 	beq	r8,zero,40066fc <__adddf3+0x7f0>
 40064d0:	4811883a 	mov	r8,r9
 40064d4:	3023883a 	mov	r17,r6
 40064d8:	3825883a 	mov	r18,r7
 40064dc:	003eaa06 	br	4005f88 <__alt_data_end+0xfc005f88>
 40064e0:	1021883a 	mov	r16,r2
 40064e4:	0011883a 	mov	r8,zero
 40064e8:	0005883a 	mov	r2,zero
 40064ec:	003f0f06 	br	400612c <__alt_data_end+0xfc00612c>
 40064f0:	217ff804 	addi	r5,r4,-32
 40064f4:	00800804 	movi	r2,32
 40064f8:	494ad83a 	srl	r5,r9,r5
 40064fc:	20807d26 	beq	r4,r2,40066f4 <__adddf3+0x7e8>
 4006500:	00801004 	movi	r2,64
 4006504:	1109c83a 	sub	r4,r2,r4
 4006508:	4912983a 	sll	r9,r9,r4
 400650c:	498cb03a 	or	r6,r9,r6
 4006510:	300cc03a 	cmpne	r6,r6,zero
 4006514:	298ab03a 	or	r5,r5,r6
 4006518:	0013883a 	mov	r9,zero
 400651c:	003f1506 	br	4006174 <__alt_data_end+0xfc006174>
 4006520:	0101ffc4 	movi	r4,2047
 4006524:	113f9a1e 	bne	r2,r4,4006390 <__alt_data_end+0xfc006390>
 4006528:	4811883a 	mov	r8,r9
 400652c:	3023883a 	mov	r17,r6
 4006530:	1021883a 	mov	r16,r2
 4006534:	3825883a 	mov	r18,r7
 4006538:	003e9306 	br	4005f88 <__alt_data_end+0xfc005f88>
 400653c:	8000161e 	bne	r16,zero,4006598 <__adddf3+0x68c>
 4006540:	444ab03a 	or	r5,r8,r17
 4006544:	28005126 	beq	r5,zero,400668c <__adddf3+0x780>
 4006548:	0108303a 	nor	r4,zero,r4
 400654c:	20004d1e 	bne	r4,zero,4006684 <__adddf3+0x778>
 4006550:	89a3883a 	add	r17,r17,r6
 4006554:	4253883a 	add	r9,r8,r9
 4006558:	898d803a 	cmpltu	r6,r17,r6
 400655c:	3251883a 	add	r8,r6,r9
 4006560:	1021883a 	mov	r16,r2
 4006564:	003f0806 	br	4006188 <__alt_data_end+0xfc006188>
 4006568:	1000301e 	bne	r2,zero,400662c <__adddf3+0x720>
 400656c:	4984b03a 	or	r2,r9,r6
 4006570:	10007126 	beq	r2,zero,4006738 <__adddf3+0x82c>
 4006574:	4811883a 	mov	r8,r9
 4006578:	3023883a 	mov	r17,r6
 400657c:	3825883a 	mov	r18,r7
 4006580:	0401ffc4 	movi	r16,2047
 4006584:	003e8006 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006588:	4462b03a 	or	r17,r8,r17
 400658c:	8822c03a 	cmpne	r17,r17,zero
 4006590:	0007883a 	mov	r3,zero
 4006594:	003f8b06 	br	40063c4 <__alt_data_end+0xfc0063c4>
 4006598:	0141ffc4 	movi	r5,2047
 400659c:	11403b26 	beq	r2,r5,400668c <__adddf3+0x780>
 40065a0:	0109c83a 	sub	r4,zero,r4
 40065a4:	42002034 	orhi	r8,r8,128
 40065a8:	01400e04 	movi	r5,56
 40065ac:	29006716 	blt	r5,r4,400674c <__adddf3+0x840>
 40065b0:	014007c4 	movi	r5,31
 40065b4:	29007016 	blt	r5,r4,4006778 <__adddf3+0x86c>
 40065b8:	01400804 	movi	r5,32
 40065bc:	290bc83a 	sub	r5,r5,r4
 40065c0:	4154983a 	sll	r10,r8,r5
 40065c4:	890ed83a 	srl	r7,r17,r4
 40065c8:	894a983a 	sll	r5,r17,r5
 40065cc:	4108d83a 	srl	r4,r8,r4
 40065d0:	51e2b03a 	or	r17,r10,r7
 40065d4:	280ac03a 	cmpne	r5,r5,zero
 40065d8:	8962b03a 	or	r17,r17,r5
 40065dc:	89a3883a 	add	r17,r17,r6
 40065e0:	2253883a 	add	r9,r4,r9
 40065e4:	898d803a 	cmpltu	r6,r17,r6
 40065e8:	3251883a 	add	r8,r6,r9
 40065ec:	1021883a 	mov	r16,r2
 40065f0:	003ee506 	br	4006188 <__alt_data_end+0xfc006188>
 40065f4:	4984b03a 	or	r2,r9,r6
 40065f8:	103e6326 	beq	r2,zero,4005f88 <__alt_data_end+0xfc005f88>
 40065fc:	8987c83a 	sub	r3,r17,r6
 4006600:	88c9803a 	cmpltu	r4,r17,r3
 4006604:	4245c83a 	sub	r2,r8,r9
 4006608:	1105c83a 	sub	r2,r2,r4
 400660c:	1100202c 	andhi	r4,r2,128
 4006610:	203ebb26 	beq	r4,zero,4006100 <__alt_data_end+0xfc006100>
 4006614:	3463c83a 	sub	r17,r6,r17
 4006618:	4a07c83a 	sub	r3,r9,r8
 400661c:	344d803a 	cmpltu	r6,r6,r17
 4006620:	1991c83a 	sub	r8,r3,r6
 4006624:	3825883a 	mov	r18,r7
 4006628:	003e5706 	br	4005f88 <__alt_data_end+0xfc005f88>
 400662c:	4984b03a 	or	r2,r9,r6
 4006630:	10002e26 	beq	r2,zero,40066ec <__adddf3+0x7e0>
 4006634:	4004d0fa 	srli	r2,r8,3
 4006638:	8822d0fa 	srli	r17,r17,3
 400663c:	4010977a 	slli	r8,r8,29
 4006640:	10c0022c 	andhi	r3,r2,8
 4006644:	4462b03a 	or	r17,r8,r17
 4006648:	18000826 	beq	r3,zero,400666c <__adddf3+0x760>
 400664c:	4808d0fa 	srli	r4,r9,3
 4006650:	20c0022c 	andhi	r3,r4,8
 4006654:	1800051e 	bne	r3,zero,400666c <__adddf3+0x760>
 4006658:	300cd0fa 	srli	r6,r6,3
 400665c:	4806977a 	slli	r3,r9,29
 4006660:	2005883a 	mov	r2,r4
 4006664:	3825883a 	mov	r18,r7
 4006668:	19a2b03a 	or	r17,r3,r6
 400666c:	8810d77a 	srli	r8,r17,29
 4006670:	100490fa 	slli	r2,r2,3
 4006674:	882290fa 	slli	r17,r17,3
 4006678:	0401ffc4 	movi	r16,2047
 400667c:	4090b03a 	or	r8,r8,r2
 4006680:	003e4106 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006684:	0141ffc4 	movi	r5,2047
 4006688:	117fc71e 	bne	r2,r5,40065a8 <__alt_data_end+0xfc0065a8>
 400668c:	4811883a 	mov	r8,r9
 4006690:	3023883a 	mov	r17,r6
 4006694:	1021883a 	mov	r16,r2
 4006698:	003e3b06 	br	4005f88 <__alt_data_end+0xfc005f88>
 400669c:	10002f26 	beq	r2,zero,400675c <__adddf3+0x850>
 40066a0:	4984b03a 	or	r2,r9,r6
 40066a4:	10001126 	beq	r2,zero,40066ec <__adddf3+0x7e0>
 40066a8:	4004d0fa 	srli	r2,r8,3
 40066ac:	8822d0fa 	srli	r17,r17,3
 40066b0:	4010977a 	slli	r8,r8,29
 40066b4:	10c0022c 	andhi	r3,r2,8
 40066b8:	4462b03a 	or	r17,r8,r17
 40066bc:	183feb26 	beq	r3,zero,400666c <__alt_data_end+0xfc00666c>
 40066c0:	4808d0fa 	srli	r4,r9,3
 40066c4:	20c0022c 	andhi	r3,r4,8
 40066c8:	183fe81e 	bne	r3,zero,400666c <__alt_data_end+0xfc00666c>
 40066cc:	300cd0fa 	srli	r6,r6,3
 40066d0:	4806977a 	slli	r3,r9,29
 40066d4:	2005883a 	mov	r2,r4
 40066d8:	19a2b03a 	or	r17,r3,r6
 40066dc:	003fe306 	br	400666c <__alt_data_end+0xfc00666c>
 40066e0:	0011883a 	mov	r8,zero
 40066e4:	0005883a 	mov	r2,zero
 40066e8:	003e3f06 	br	4005fe8 <__alt_data_end+0xfc005fe8>
 40066ec:	0401ffc4 	movi	r16,2047
 40066f0:	003e2506 	br	4005f88 <__alt_data_end+0xfc005f88>
 40066f4:	0013883a 	mov	r9,zero
 40066f8:	003f8406 	br	400650c <__alt_data_end+0xfc00650c>
 40066fc:	0005883a 	mov	r2,zero
 4006700:	0007883a 	mov	r3,zero
 4006704:	003e8906 	br	400612c <__alt_data_end+0xfc00612c>
 4006708:	197ff804 	addi	r5,r3,-32
 400670c:	01000804 	movi	r4,32
 4006710:	414ad83a 	srl	r5,r8,r5
 4006714:	19002426 	beq	r3,r4,40067a8 <__adddf3+0x89c>
 4006718:	01001004 	movi	r4,64
 400671c:	20c7c83a 	sub	r3,r4,r3
 4006720:	40c6983a 	sll	r3,r8,r3
 4006724:	1c46b03a 	or	r3,r3,r17
 4006728:	1806c03a 	cmpne	r3,r3,zero
 400672c:	28e2b03a 	or	r17,r5,r3
 4006730:	0007883a 	mov	r3,zero
 4006734:	003f2306 	br	40063c4 <__alt_data_end+0xfc0063c4>
 4006738:	0007883a 	mov	r3,zero
 400673c:	5811883a 	mov	r8,r11
 4006740:	00bfffc4 	movi	r2,-1
 4006744:	0401ffc4 	movi	r16,2047
 4006748:	003e7806 	br	400612c <__alt_data_end+0xfc00612c>
 400674c:	4462b03a 	or	r17,r8,r17
 4006750:	8822c03a 	cmpne	r17,r17,zero
 4006754:	0009883a 	mov	r4,zero
 4006758:	003fa006 	br	40065dc <__alt_data_end+0xfc0065dc>
 400675c:	4811883a 	mov	r8,r9
 4006760:	3023883a 	mov	r17,r6
 4006764:	0401ffc4 	movi	r16,2047
 4006768:	003e0706 	br	4005f88 <__alt_data_end+0xfc005f88>
 400676c:	4811883a 	mov	r8,r9
 4006770:	3023883a 	mov	r17,r6
 4006774:	003e0406 	br	4005f88 <__alt_data_end+0xfc005f88>
 4006778:	21fff804 	addi	r7,r4,-32
 400677c:	01400804 	movi	r5,32
 4006780:	41ced83a 	srl	r7,r8,r7
 4006784:	21400a26 	beq	r4,r5,40067b0 <__adddf3+0x8a4>
 4006788:	01401004 	movi	r5,64
 400678c:	2909c83a 	sub	r4,r5,r4
 4006790:	4108983a 	sll	r4,r8,r4
 4006794:	2448b03a 	or	r4,r4,r17
 4006798:	2008c03a 	cmpne	r4,r4,zero
 400679c:	3922b03a 	or	r17,r7,r4
 40067a0:	0009883a 	mov	r4,zero
 40067a4:	003f8d06 	br	40065dc <__alt_data_end+0xfc0065dc>
 40067a8:	0007883a 	mov	r3,zero
 40067ac:	003fdd06 	br	4006724 <__alt_data_end+0xfc006724>
 40067b0:	0009883a 	mov	r4,zero
 40067b4:	003ff706 	br	4006794 <__alt_data_end+0xfc006794>

040067b8 <__divdf3>:
 40067b8:	defff004 	addi	sp,sp,-64
 40067bc:	dc800815 	stw	r18,32(sp)
 40067c0:	2824d53a 	srli	r18,r5,20
 40067c4:	dd800c15 	stw	r22,48(sp)
 40067c8:	282cd7fa 	srli	r22,r5,31
 40067cc:	dc000615 	stw	r16,24(sp)
 40067d0:	04000434 	movhi	r16,16
 40067d4:	843fffc4 	addi	r16,r16,-1
 40067d8:	dfc00f15 	stw	ra,60(sp)
 40067dc:	df000e15 	stw	fp,56(sp)
 40067e0:	ddc00d15 	stw	r23,52(sp)
 40067e4:	dd400b15 	stw	r21,44(sp)
 40067e8:	dd000a15 	stw	r20,40(sp)
 40067ec:	dcc00915 	stw	r19,36(sp)
 40067f0:	dc400715 	stw	r17,28(sp)
 40067f4:	9481ffcc 	andi	r18,r18,2047
 40067f8:	2c20703a 	and	r16,r5,r16
 40067fc:	b2003fcc 	andi	r8,r22,255
 4006800:	90006126 	beq	r18,zero,4006988 <__divdf3+0x1d0>
 4006804:	0081ffc4 	movi	r2,2047
 4006808:	202b883a 	mov	r21,r4
 400680c:	90803726 	beq	r18,r2,40068ec <__divdf3+0x134>
 4006810:	80800434 	orhi	r2,r16,16
 4006814:	100490fa 	slli	r2,r2,3
 4006818:	2020d77a 	srli	r16,r4,29
 400681c:	202a90fa 	slli	r21,r4,3
 4006820:	94bf0044 	addi	r18,r18,-1023
 4006824:	80a0b03a 	or	r16,r16,r2
 4006828:	0013883a 	mov	r9,zero
 400682c:	000b883a 	mov	r5,zero
 4006830:	3806d53a 	srli	r3,r7,20
 4006834:	382ed7fa 	srli	r23,r7,31
 4006838:	04400434 	movhi	r17,16
 400683c:	8c7fffc4 	addi	r17,r17,-1
 4006840:	18c1ffcc 	andi	r3,r3,2047
 4006844:	3029883a 	mov	r20,r6
 4006848:	3c62703a 	and	r17,r7,r17
 400684c:	bf003fcc 	andi	fp,r23,255
 4006850:	18006e26 	beq	r3,zero,4006a0c <__divdf3+0x254>
 4006854:	0081ffc4 	movi	r2,2047
 4006858:	18806626 	beq	r3,r2,40069f4 <__divdf3+0x23c>
 400685c:	88800434 	orhi	r2,r17,16
 4006860:	100490fa 	slli	r2,r2,3
 4006864:	3022d77a 	srli	r17,r6,29
 4006868:	302890fa 	slli	r20,r6,3
 400686c:	18ff0044 	addi	r3,r3,-1023
 4006870:	88a2b03a 	or	r17,r17,r2
 4006874:	000f883a 	mov	r7,zero
 4006878:	b5e6f03a 	xor	r19,r22,r23
 400687c:	3a4cb03a 	or	r6,r7,r9
 4006880:	008003c4 	movi	r2,15
 4006884:	9809883a 	mov	r4,r19
 4006888:	90c7c83a 	sub	r3,r18,r3
 400688c:	9cc03fcc 	andi	r19,r19,255
 4006890:	11809636 	bltu	r2,r6,4006aec <__divdf3+0x334>
 4006894:	300c90ba 	slli	r6,r6,2
 4006898:	00810034 	movhi	r2,1024
 400689c:	109a2b04 	addi	r2,r2,26796
 40068a0:	308d883a 	add	r6,r6,r2
 40068a4:	30800017 	ldw	r2,0(r6)
 40068a8:	1000683a 	jmp	r2
 40068ac:	04006aec 	andhi	r16,zero,427
 40068b0:	04006924 	muli	r16,zero,420
 40068b4:	04006adc 	xori	r16,zero,427
 40068b8:	04006918 	cmpnei	r16,zero,420
 40068bc:	04006adc 	xori	r16,zero,427
 40068c0:	04006ab0 	cmpltui	r16,zero,426
 40068c4:	04006adc 	xori	r16,zero,427
 40068c8:	04006918 	cmpnei	r16,zero,420
 40068cc:	04006924 	muli	r16,zero,420
 40068d0:	04006924 	muli	r16,zero,420
 40068d4:	04006ab0 	cmpltui	r16,zero,426
 40068d8:	04006918 	cmpnei	r16,zero,420
 40068dc:	04006908 	cmpgei	r16,zero,420
 40068e0:	04006908 	cmpgei	r16,zero,420
 40068e4:	04006908 	cmpgei	r16,zero,420
 40068e8:	04006e74 	movhi	r16,441
 40068ec:	2404b03a 	or	r2,r4,r16
 40068f0:	10006c1e 	bne	r2,zero,4006aa4 <__divdf3+0x2ec>
 40068f4:	02400204 	movi	r9,8
 40068f8:	0021883a 	mov	r16,zero
 40068fc:	002b883a 	mov	r21,zero
 4006900:	01400084 	movi	r5,2
 4006904:	003fca06 	br	4006830 <__alt_data_end+0xfc006830>
 4006908:	8023883a 	mov	r17,r16
 400690c:	a829883a 	mov	r20,r21
 4006910:	4039883a 	mov	fp,r8
 4006914:	280f883a 	mov	r7,r5
 4006918:	00800084 	movi	r2,2
 400691c:	3881601e 	bne	r7,r2,4006ea0 <__divdf3+0x6e8>
 4006920:	e027883a 	mov	r19,fp
 4006924:	9900004c 	andi	r4,r19,1
 4006928:	0081ffc4 	movi	r2,2047
 400692c:	0021883a 	mov	r16,zero
 4006930:	002b883a 	mov	r21,zero
 4006934:	1004953a 	slli	r2,r2,20
 4006938:	20c03fcc 	andi	r3,r4,255
 400693c:	01400434 	movhi	r5,16
 4006940:	297fffc4 	addi	r5,r5,-1
 4006944:	180697fa 	slli	r3,r3,31
 4006948:	8160703a 	and	r16,r16,r5
 400694c:	80a0b03a 	or	r16,r16,r2
 4006950:	80c6b03a 	or	r3,r16,r3
 4006954:	a805883a 	mov	r2,r21
 4006958:	dfc00f17 	ldw	ra,60(sp)
 400695c:	df000e17 	ldw	fp,56(sp)
 4006960:	ddc00d17 	ldw	r23,52(sp)
 4006964:	dd800c17 	ldw	r22,48(sp)
 4006968:	dd400b17 	ldw	r21,44(sp)
 400696c:	dd000a17 	ldw	r20,40(sp)
 4006970:	dcc00917 	ldw	r19,36(sp)
 4006974:	dc800817 	ldw	r18,32(sp)
 4006978:	dc400717 	ldw	r17,28(sp)
 400697c:	dc000617 	ldw	r16,24(sp)
 4006980:	dec01004 	addi	sp,sp,64
 4006984:	f800283a 	ret
 4006988:	2404b03a 	or	r2,r4,r16
 400698c:	2023883a 	mov	r17,r4
 4006990:	10003f26 	beq	r2,zero,4006a90 <__divdf3+0x2d8>
 4006994:	80015e26 	beq	r16,zero,4006f10 <__divdf3+0x758>
 4006998:	8009883a 	mov	r4,r16
 400699c:	d9800215 	stw	r6,8(sp)
 40069a0:	d9c00515 	stw	r7,20(sp)
 40069a4:	da000415 	stw	r8,16(sp)
 40069a8:	400897c0 	call	400897c <__clzsi2>
 40069ac:	d9800217 	ldw	r6,8(sp)
 40069b0:	d9c00517 	ldw	r7,20(sp)
 40069b4:	da000417 	ldw	r8,16(sp)
 40069b8:	113ffd44 	addi	r4,r2,-11
 40069bc:	00c00704 	movi	r3,28
 40069c0:	19014f16 	blt	r3,r4,4006f00 <__divdf3+0x748>
 40069c4:	00c00744 	movi	r3,29
 40069c8:	157ffe04 	addi	r21,r2,-8
 40069cc:	1907c83a 	sub	r3,r3,r4
 40069d0:	8560983a 	sll	r16,r16,r21
 40069d4:	88c6d83a 	srl	r3,r17,r3
 40069d8:	8d6a983a 	sll	r21,r17,r21
 40069dc:	1c20b03a 	or	r16,r3,r16
 40069e0:	1080fcc4 	addi	r2,r2,1011
 40069e4:	00a5c83a 	sub	r18,zero,r2
 40069e8:	0013883a 	mov	r9,zero
 40069ec:	000b883a 	mov	r5,zero
 40069f0:	003f8f06 	br	4006830 <__alt_data_end+0xfc006830>
 40069f4:	3444b03a 	or	r2,r6,r17
 40069f8:	1000231e 	bne	r2,zero,4006a88 <__divdf3+0x2d0>
 40069fc:	0023883a 	mov	r17,zero
 4006a00:	0029883a 	mov	r20,zero
 4006a04:	01c00084 	movi	r7,2
 4006a08:	003f9b06 	br	4006878 <__alt_data_end+0xfc006878>
 4006a0c:	3444b03a 	or	r2,r6,r17
 4006a10:	10001926 	beq	r2,zero,4006a78 <__divdf3+0x2c0>
 4006a14:	88014b26 	beq	r17,zero,4006f44 <__divdf3+0x78c>
 4006a18:	8809883a 	mov	r4,r17
 4006a1c:	d9400115 	stw	r5,4(sp)
 4006a20:	d9800215 	stw	r6,8(sp)
 4006a24:	da000415 	stw	r8,16(sp)
 4006a28:	da400315 	stw	r9,12(sp)
 4006a2c:	400897c0 	call	400897c <__clzsi2>
 4006a30:	d9400117 	ldw	r5,4(sp)
 4006a34:	d9800217 	ldw	r6,8(sp)
 4006a38:	da000417 	ldw	r8,16(sp)
 4006a3c:	da400317 	ldw	r9,12(sp)
 4006a40:	113ffd44 	addi	r4,r2,-11
 4006a44:	00c00704 	movi	r3,28
 4006a48:	19013a16 	blt	r3,r4,4006f34 <__divdf3+0x77c>
 4006a4c:	00c00744 	movi	r3,29
 4006a50:	153ffe04 	addi	r20,r2,-8
 4006a54:	1907c83a 	sub	r3,r3,r4
 4006a58:	8d22983a 	sll	r17,r17,r20
 4006a5c:	30c6d83a 	srl	r3,r6,r3
 4006a60:	3528983a 	sll	r20,r6,r20
 4006a64:	1c62b03a 	or	r17,r3,r17
 4006a68:	1080fcc4 	addi	r2,r2,1011
 4006a6c:	0087c83a 	sub	r3,zero,r2
 4006a70:	000f883a 	mov	r7,zero
 4006a74:	003f8006 	br	4006878 <__alt_data_end+0xfc006878>
 4006a78:	0023883a 	mov	r17,zero
 4006a7c:	0029883a 	mov	r20,zero
 4006a80:	01c00044 	movi	r7,1
 4006a84:	003f7c06 	br	4006878 <__alt_data_end+0xfc006878>
 4006a88:	01c000c4 	movi	r7,3
 4006a8c:	003f7a06 	br	4006878 <__alt_data_end+0xfc006878>
 4006a90:	02400104 	movi	r9,4
 4006a94:	0021883a 	mov	r16,zero
 4006a98:	002b883a 	mov	r21,zero
 4006a9c:	01400044 	movi	r5,1
 4006aa0:	003f6306 	br	4006830 <__alt_data_end+0xfc006830>
 4006aa4:	02400304 	movi	r9,12
 4006aa8:	014000c4 	movi	r5,3
 4006aac:	003f6006 	br	4006830 <__alt_data_end+0xfc006830>
 4006ab0:	04000434 	movhi	r16,16
 4006ab4:	0009883a 	mov	r4,zero
 4006ab8:	843fffc4 	addi	r16,r16,-1
 4006abc:	057fffc4 	movi	r21,-1
 4006ac0:	0081ffc4 	movi	r2,2047
 4006ac4:	003f9b06 	br	4006934 <__alt_data_end+0xfc006934>
 4006ac8:	00c00044 	movi	r3,1
 4006acc:	1887c83a 	sub	r3,r3,r2
 4006ad0:	01000e04 	movi	r4,56
 4006ad4:	20c1530e 	bge	r4,r3,4007024 <__divdf3+0x86c>
 4006ad8:	9900004c 	andi	r4,r19,1
 4006adc:	0005883a 	mov	r2,zero
 4006ae0:	0021883a 	mov	r16,zero
 4006ae4:	002b883a 	mov	r21,zero
 4006ae8:	003f9206 	br	4006934 <__alt_data_end+0xfc006934>
 4006aec:	8c012e36 	bltu	r17,r16,4006fa8 <__divdf3+0x7f0>
 4006af0:	84412c26 	beq	r16,r17,4006fa4 <__divdf3+0x7ec>
 4006af4:	a82f883a 	mov	r23,r21
 4006af8:	18ffffc4 	addi	r3,r3,-1
 4006afc:	002b883a 	mov	r21,zero
 4006b00:	a004d63a 	srli	r2,r20,24
 4006b04:	8822923a 	slli	r17,r17,8
 4006b08:	a028923a 	slli	r20,r20,8
 4006b0c:	8009883a 	mov	r4,r16
 4006b10:	88acb03a 	or	r22,r17,r2
 4006b14:	dd000015 	stw	r20,0(sp)
 4006b18:	b028d43a 	srli	r20,r22,16
 4006b1c:	d8c00215 	stw	r3,8(sp)
 4006b20:	b4bfffcc 	andi	r18,r22,65535
 4006b24:	a00b883a 	mov	r5,r20
 4006b28:	40048f40 	call	40048f4 <__udivsi3>
 4006b2c:	100b883a 	mov	r5,r2
 4006b30:	9009883a 	mov	r4,r18
 4006b34:	1023883a 	mov	r17,r2
 4006b38:	40049b00 	call	40049b0 <__mulsi3>
 4006b3c:	8009883a 	mov	r4,r16
 4006b40:	a00b883a 	mov	r5,r20
 4006b44:	1039883a 	mov	fp,r2
 4006b48:	40049580 	call	4004958 <__umodsi3>
 4006b4c:	1004943a 	slli	r2,r2,16
 4006b50:	b808d43a 	srli	r4,r23,16
 4006b54:	d8c00217 	ldw	r3,8(sp)
 4006b58:	2084b03a 	or	r2,r4,r2
 4006b5c:	1700062e 	bgeu	r2,fp,4006b78 <__divdf3+0x3c0>
 4006b60:	1585883a 	add	r2,r2,r22
 4006b64:	893fffc4 	addi	r4,r17,-1
 4006b68:	15811d36 	bltu	r2,r22,4006fe0 <__divdf3+0x828>
 4006b6c:	17011c2e 	bgeu	r2,fp,4006fe0 <__divdf3+0x828>
 4006b70:	8c7fff84 	addi	r17,r17,-2
 4006b74:	1585883a 	add	r2,r2,r22
 4006b78:	1739c83a 	sub	fp,r2,fp
 4006b7c:	a00b883a 	mov	r5,r20
 4006b80:	e009883a 	mov	r4,fp
 4006b84:	d8c00215 	stw	r3,8(sp)
 4006b88:	40048f40 	call	40048f4 <__udivsi3>
 4006b8c:	100b883a 	mov	r5,r2
 4006b90:	9009883a 	mov	r4,r18
 4006b94:	1021883a 	mov	r16,r2
 4006b98:	40049b00 	call	40049b0 <__mulsi3>
 4006b9c:	a00b883a 	mov	r5,r20
 4006ba0:	e009883a 	mov	r4,fp
 4006ba4:	d8800415 	stw	r2,16(sp)
 4006ba8:	40049580 	call	4004958 <__umodsi3>
 4006bac:	1004943a 	slli	r2,r2,16
 4006bb0:	da000417 	ldw	r8,16(sp)
 4006bb4:	bdffffcc 	andi	r23,r23,65535
 4006bb8:	b884b03a 	or	r2,r23,r2
 4006bbc:	d8c00217 	ldw	r3,8(sp)
 4006bc0:	1200062e 	bgeu	r2,r8,4006bdc <__divdf3+0x424>
 4006bc4:	1585883a 	add	r2,r2,r22
 4006bc8:	813fffc4 	addi	r4,r16,-1
 4006bcc:	15810236 	bltu	r2,r22,4006fd8 <__divdf3+0x820>
 4006bd0:	1201012e 	bgeu	r2,r8,4006fd8 <__divdf3+0x820>
 4006bd4:	843fff84 	addi	r16,r16,-2
 4006bd8:	1585883a 	add	r2,r2,r22
 4006bdc:	8822943a 	slli	r17,r17,16
 4006be0:	d9800017 	ldw	r6,0(sp)
 4006be4:	1211c83a 	sub	r8,r2,r8
 4006be8:	8c22b03a 	or	r17,r17,r16
 4006bec:	373fffcc 	andi	fp,r6,65535
 4006bf0:	8abfffcc 	andi	r10,r17,65535
 4006bf4:	8820d43a 	srli	r16,r17,16
 4006bf8:	5009883a 	mov	r4,r10
 4006bfc:	e00b883a 	mov	r5,fp
 4006c00:	302ed43a 	srli	r23,r6,16
 4006c04:	d8c00215 	stw	r3,8(sp)
 4006c08:	da000415 	stw	r8,16(sp)
 4006c0c:	da800115 	stw	r10,4(sp)
 4006c10:	40049b00 	call	40049b0 <__mulsi3>
 4006c14:	800b883a 	mov	r5,r16
 4006c18:	e009883a 	mov	r4,fp
 4006c1c:	d8800515 	stw	r2,20(sp)
 4006c20:	40049b00 	call	40049b0 <__mulsi3>
 4006c24:	8009883a 	mov	r4,r16
 4006c28:	b80b883a 	mov	r5,r23
 4006c2c:	d8800315 	stw	r2,12(sp)
 4006c30:	40049b00 	call	40049b0 <__mulsi3>
 4006c34:	da800117 	ldw	r10,4(sp)
 4006c38:	b80b883a 	mov	r5,r23
 4006c3c:	1021883a 	mov	r16,r2
 4006c40:	5009883a 	mov	r4,r10
 4006c44:	40049b00 	call	40049b0 <__mulsi3>
 4006c48:	d9c00517 	ldw	r7,20(sp)
 4006c4c:	da400317 	ldw	r9,12(sp)
 4006c50:	d8c00217 	ldw	r3,8(sp)
 4006c54:	3808d43a 	srli	r4,r7,16
 4006c58:	1245883a 	add	r2,r2,r9
 4006c5c:	da000417 	ldw	r8,16(sp)
 4006c60:	2085883a 	add	r2,r4,r2
 4006c64:	1240022e 	bgeu	r2,r9,4006c70 <__divdf3+0x4b8>
 4006c68:	01000074 	movhi	r4,1
 4006c6c:	8121883a 	add	r16,r16,r4
 4006c70:	1008d43a 	srli	r4,r2,16
 4006c74:	1004943a 	slli	r2,r2,16
 4006c78:	39ffffcc 	andi	r7,r7,65535
 4006c7c:	2409883a 	add	r4,r4,r16
 4006c80:	11c5883a 	add	r2,r2,r7
 4006c84:	4100bb36 	bltu	r8,r4,4006f74 <__divdf3+0x7bc>
 4006c88:	4100d726 	beq	r8,r4,4006fe8 <__divdf3+0x830>
 4006c8c:	4109c83a 	sub	r4,r8,r4
 4006c90:	a8a1c83a 	sub	r16,r21,r2
 4006c94:	ac2b803a 	cmpltu	r21,r21,r16
 4006c98:	256bc83a 	sub	r21,r4,r21
 4006c9c:	b540d926 	beq	r22,r21,4007004 <__divdf3+0x84c>
 4006ca0:	a00b883a 	mov	r5,r20
 4006ca4:	a809883a 	mov	r4,r21
 4006ca8:	d8c00215 	stw	r3,8(sp)
 4006cac:	40048f40 	call	40048f4 <__udivsi3>
 4006cb0:	100b883a 	mov	r5,r2
 4006cb4:	9009883a 	mov	r4,r18
 4006cb8:	d8800515 	stw	r2,20(sp)
 4006cbc:	40049b00 	call	40049b0 <__mulsi3>
 4006cc0:	a809883a 	mov	r4,r21
 4006cc4:	a00b883a 	mov	r5,r20
 4006cc8:	d8800415 	stw	r2,16(sp)
 4006ccc:	40049580 	call	4004958 <__umodsi3>
 4006cd0:	1004943a 	slli	r2,r2,16
 4006cd4:	8008d43a 	srli	r4,r16,16
 4006cd8:	da000417 	ldw	r8,16(sp)
 4006cdc:	d8c00217 	ldw	r3,8(sp)
 4006ce0:	2084b03a 	or	r2,r4,r2
 4006ce4:	d9c00517 	ldw	r7,20(sp)
 4006ce8:	1200062e 	bgeu	r2,r8,4006d04 <__divdf3+0x54c>
 4006cec:	1585883a 	add	r2,r2,r22
 4006cf0:	393fffc4 	addi	r4,r7,-1
 4006cf4:	1580c536 	bltu	r2,r22,400700c <__divdf3+0x854>
 4006cf8:	1200c42e 	bgeu	r2,r8,400700c <__divdf3+0x854>
 4006cfc:	39ffff84 	addi	r7,r7,-2
 4006d00:	1585883a 	add	r2,r2,r22
 4006d04:	122bc83a 	sub	r21,r2,r8
 4006d08:	a00b883a 	mov	r5,r20
 4006d0c:	a809883a 	mov	r4,r21
 4006d10:	d8c00215 	stw	r3,8(sp)
 4006d14:	d9c00515 	stw	r7,20(sp)
 4006d18:	40048f40 	call	40048f4 <__udivsi3>
 4006d1c:	9009883a 	mov	r4,r18
 4006d20:	100b883a 	mov	r5,r2
 4006d24:	d8800415 	stw	r2,16(sp)
 4006d28:	40049b00 	call	40049b0 <__mulsi3>
 4006d2c:	a809883a 	mov	r4,r21
 4006d30:	a00b883a 	mov	r5,r20
 4006d34:	1025883a 	mov	r18,r2
 4006d38:	40049580 	call	4004958 <__umodsi3>
 4006d3c:	1004943a 	slli	r2,r2,16
 4006d40:	813fffcc 	andi	r4,r16,65535
 4006d44:	d8c00217 	ldw	r3,8(sp)
 4006d48:	20a0b03a 	or	r16,r4,r2
 4006d4c:	d9c00517 	ldw	r7,20(sp)
 4006d50:	da000417 	ldw	r8,16(sp)
 4006d54:	8480062e 	bgeu	r16,r18,4006d70 <__divdf3+0x5b8>
 4006d58:	85a1883a 	add	r16,r16,r22
 4006d5c:	40bfffc4 	addi	r2,r8,-1
 4006d60:	8580ac36 	bltu	r16,r22,4007014 <__divdf3+0x85c>
 4006d64:	8480ab2e 	bgeu	r16,r18,4007014 <__divdf3+0x85c>
 4006d68:	423fff84 	addi	r8,r8,-2
 4006d6c:	85a1883a 	add	r16,r16,r22
 4006d70:	3804943a 	slli	r2,r7,16
 4006d74:	84a1c83a 	sub	r16,r16,r18
 4006d78:	e009883a 	mov	r4,fp
 4006d7c:	1228b03a 	or	r20,r2,r8
 4006d80:	a1ffffcc 	andi	r7,r20,65535
 4006d84:	a024d43a 	srli	r18,r20,16
 4006d88:	380b883a 	mov	r5,r7
 4006d8c:	d8c00215 	stw	r3,8(sp)
 4006d90:	d9c00515 	stw	r7,20(sp)
 4006d94:	40049b00 	call	40049b0 <__mulsi3>
 4006d98:	900b883a 	mov	r5,r18
 4006d9c:	e009883a 	mov	r4,fp
 4006da0:	102b883a 	mov	r21,r2
 4006da4:	40049b00 	call	40049b0 <__mulsi3>
 4006da8:	900b883a 	mov	r5,r18
 4006dac:	b809883a 	mov	r4,r23
 4006db0:	1039883a 	mov	fp,r2
 4006db4:	40049b00 	call	40049b0 <__mulsi3>
 4006db8:	d9c00517 	ldw	r7,20(sp)
 4006dbc:	b80b883a 	mov	r5,r23
 4006dc0:	1025883a 	mov	r18,r2
 4006dc4:	3809883a 	mov	r4,r7
 4006dc8:	40049b00 	call	40049b0 <__mulsi3>
 4006dcc:	a808d43a 	srli	r4,r21,16
 4006dd0:	1705883a 	add	r2,r2,fp
 4006dd4:	d8c00217 	ldw	r3,8(sp)
 4006dd8:	2085883a 	add	r2,r4,r2
 4006ddc:	1700022e 	bgeu	r2,fp,4006de8 <__divdf3+0x630>
 4006de0:	01000074 	movhi	r4,1
 4006de4:	9125883a 	add	r18,r18,r4
 4006de8:	1008d43a 	srli	r4,r2,16
 4006dec:	1004943a 	slli	r2,r2,16
 4006df0:	ad7fffcc 	andi	r21,r21,65535
 4006df4:	2489883a 	add	r4,r4,r18
 4006df8:	1545883a 	add	r2,r2,r21
 4006dfc:	81003836 	bltu	r16,r4,4006ee0 <__divdf3+0x728>
 4006e00:	81003626 	beq	r16,r4,4006edc <__divdf3+0x724>
 4006e04:	a5000054 	ori	r20,r20,1
 4006e08:	1880ffc4 	addi	r2,r3,1023
 4006e0c:	00bf2e0e 	bge	zero,r2,4006ac8 <__alt_data_end+0xfc006ac8>
 4006e10:	a10001cc 	andi	r4,r20,7
 4006e14:	20000726 	beq	r4,zero,4006e34 <__divdf3+0x67c>
 4006e18:	a10003cc 	andi	r4,r20,15
 4006e1c:	01400104 	movi	r5,4
 4006e20:	21400426 	beq	r4,r5,4006e34 <__divdf3+0x67c>
 4006e24:	a149883a 	add	r4,r20,r5
 4006e28:	2529803a 	cmpltu	r20,r4,r20
 4006e2c:	8d23883a 	add	r17,r17,r20
 4006e30:	2029883a 	mov	r20,r4
 4006e34:	8900402c 	andhi	r4,r17,256
 4006e38:	20000426 	beq	r4,zero,4006e4c <__divdf3+0x694>
 4006e3c:	18810004 	addi	r2,r3,1024
 4006e40:	00ffc034 	movhi	r3,65280
 4006e44:	18ffffc4 	addi	r3,r3,-1
 4006e48:	88e2703a 	and	r17,r17,r3
 4006e4c:	00c1ff84 	movi	r3,2046
 4006e50:	18beb416 	blt	r3,r2,4006924 <__alt_data_end+0xfc006924>
 4006e54:	a028d0fa 	srli	r20,r20,3
 4006e58:	882a977a 	slli	r21,r17,29
 4006e5c:	8820927a 	slli	r16,r17,9
 4006e60:	1081ffcc 	andi	r2,r2,2047
 4006e64:	ad2ab03a 	or	r21,r21,r20
 4006e68:	8020d33a 	srli	r16,r16,12
 4006e6c:	9900004c 	andi	r4,r19,1
 4006e70:	003eb006 	br	4006934 <__alt_data_end+0xfc006934>
 4006e74:	8080022c 	andhi	r2,r16,8
 4006e78:	10001226 	beq	r2,zero,4006ec4 <__divdf3+0x70c>
 4006e7c:	8880022c 	andhi	r2,r17,8
 4006e80:	1000101e 	bne	r2,zero,4006ec4 <__divdf3+0x70c>
 4006e84:	00800434 	movhi	r2,16
 4006e88:	8c000234 	orhi	r16,r17,8
 4006e8c:	10bfffc4 	addi	r2,r2,-1
 4006e90:	b809883a 	mov	r4,r23
 4006e94:	80a0703a 	and	r16,r16,r2
 4006e98:	a02b883a 	mov	r21,r20
 4006e9c:	003f0806 	br	4006ac0 <__alt_data_end+0xfc006ac0>
 4006ea0:	008000c4 	movi	r2,3
 4006ea4:	3880b126 	beq	r7,r2,400716c <__divdf3+0x9b4>
 4006ea8:	00800044 	movi	r2,1
 4006eac:	38805b1e 	bne	r7,r2,400701c <__divdf3+0x864>
 4006eb0:	e009883a 	mov	r4,fp
 4006eb4:	0005883a 	mov	r2,zero
 4006eb8:	0021883a 	mov	r16,zero
 4006ebc:	002b883a 	mov	r21,zero
 4006ec0:	003e9c06 	br	4006934 <__alt_data_end+0xfc006934>
 4006ec4:	00800434 	movhi	r2,16
 4006ec8:	84000234 	orhi	r16,r16,8
 4006ecc:	10bfffc4 	addi	r2,r2,-1
 4006ed0:	b009883a 	mov	r4,r22
 4006ed4:	80a0703a 	and	r16,r16,r2
 4006ed8:	003ef906 	br	4006ac0 <__alt_data_end+0xfc006ac0>
 4006edc:	103fca26 	beq	r2,zero,4006e08 <__alt_data_end+0xfc006e08>
 4006ee0:	b421883a 	add	r16,r22,r16
 4006ee4:	a17fffc4 	addi	r5,r20,-1
 4006ee8:	8580422e 	bgeu	r16,r22,4006ff4 <__divdf3+0x83c>
 4006eec:	2829883a 	mov	r20,r5
 4006ef0:	813fc41e 	bne	r16,r4,4006e04 <__alt_data_end+0xfc006e04>
 4006ef4:	d9800017 	ldw	r6,0(sp)
 4006ef8:	30bfc21e 	bne	r6,r2,4006e04 <__alt_data_end+0xfc006e04>
 4006efc:	003fc206 	br	4006e08 <__alt_data_end+0xfc006e08>
 4006f00:	143ff604 	addi	r16,r2,-40
 4006f04:	8c20983a 	sll	r16,r17,r16
 4006f08:	002b883a 	mov	r21,zero
 4006f0c:	003eb406 	br	40069e0 <__alt_data_end+0xfc0069e0>
 4006f10:	d9800215 	stw	r6,8(sp)
 4006f14:	d9c00515 	stw	r7,20(sp)
 4006f18:	da000415 	stw	r8,16(sp)
 4006f1c:	400897c0 	call	400897c <__clzsi2>
 4006f20:	10800804 	addi	r2,r2,32
 4006f24:	da000417 	ldw	r8,16(sp)
 4006f28:	d9c00517 	ldw	r7,20(sp)
 4006f2c:	d9800217 	ldw	r6,8(sp)
 4006f30:	003ea106 	br	40069b8 <__alt_data_end+0xfc0069b8>
 4006f34:	147ff604 	addi	r17,r2,-40
 4006f38:	3462983a 	sll	r17,r6,r17
 4006f3c:	0029883a 	mov	r20,zero
 4006f40:	003ec906 	br	4006a68 <__alt_data_end+0xfc006a68>
 4006f44:	3009883a 	mov	r4,r6
 4006f48:	d9400115 	stw	r5,4(sp)
 4006f4c:	d9800215 	stw	r6,8(sp)
 4006f50:	da000415 	stw	r8,16(sp)
 4006f54:	da400315 	stw	r9,12(sp)
 4006f58:	400897c0 	call	400897c <__clzsi2>
 4006f5c:	10800804 	addi	r2,r2,32
 4006f60:	da400317 	ldw	r9,12(sp)
 4006f64:	da000417 	ldw	r8,16(sp)
 4006f68:	d9800217 	ldw	r6,8(sp)
 4006f6c:	d9400117 	ldw	r5,4(sp)
 4006f70:	003eb306 	br	4006a40 <__alt_data_end+0xfc006a40>
 4006f74:	d9800017 	ldw	r6,0(sp)
 4006f78:	a9ab883a 	add	r21,r21,r6
 4006f7c:	a98b803a 	cmpltu	r5,r21,r6
 4006f80:	2d8b883a 	add	r5,r5,r22
 4006f84:	2a11883a 	add	r8,r5,r8
 4006f88:	897fffc4 	addi	r5,r17,-1
 4006f8c:	b2000c2e 	bgeu	r22,r8,4006fc0 <__divdf3+0x808>
 4006f90:	41003f36 	bltu	r8,r4,4007090 <__divdf3+0x8d8>
 4006f94:	22006c26 	beq	r4,r8,4007148 <__divdf3+0x990>
 4006f98:	4109c83a 	sub	r4,r8,r4
 4006f9c:	2823883a 	mov	r17,r5
 4006fa0:	003f3b06 	br	4006c90 <__alt_data_end+0xfc006c90>
 4006fa4:	ad3ed336 	bltu	r21,r20,4006af4 <__alt_data_end+0xfc006af4>
 4006fa8:	a804d07a 	srli	r2,r21,1
 4006fac:	802e97fa 	slli	r23,r16,31
 4006fb0:	a82a97fa 	slli	r21,r21,31
 4006fb4:	8020d07a 	srli	r16,r16,1
 4006fb8:	b8aeb03a 	or	r23,r23,r2
 4006fbc:	003ed006 	br	4006b00 <__alt_data_end+0xfc006b00>
 4006fc0:	b23ff51e 	bne	r22,r8,4006f98 <__alt_data_end+0xfc006f98>
 4006fc4:	d9800017 	ldw	r6,0(sp)
 4006fc8:	a9bff12e 	bgeu	r21,r6,4006f90 <__alt_data_end+0xfc006f90>
 4006fcc:	b109c83a 	sub	r4,r22,r4
 4006fd0:	2823883a 	mov	r17,r5
 4006fd4:	003f2e06 	br	4006c90 <__alt_data_end+0xfc006c90>
 4006fd8:	2021883a 	mov	r16,r4
 4006fdc:	003eff06 	br	4006bdc <__alt_data_end+0xfc006bdc>
 4006fe0:	2023883a 	mov	r17,r4
 4006fe4:	003ee406 	br	4006b78 <__alt_data_end+0xfc006b78>
 4006fe8:	a8bfe236 	bltu	r21,r2,4006f74 <__alt_data_end+0xfc006f74>
 4006fec:	0009883a 	mov	r4,zero
 4006ff0:	003f2706 	br	4006c90 <__alt_data_end+0xfc006c90>
 4006ff4:	81002d36 	bltu	r16,r4,40070ac <__divdf3+0x8f4>
 4006ff8:	24005626 	beq	r4,r16,4007154 <__divdf3+0x99c>
 4006ffc:	2829883a 	mov	r20,r5
 4007000:	003f8006 	br	4006e04 <__alt_data_end+0xfc006e04>
 4007004:	053fffc4 	movi	r20,-1
 4007008:	003f7f06 	br	4006e08 <__alt_data_end+0xfc006e08>
 400700c:	200f883a 	mov	r7,r4
 4007010:	003f3c06 	br	4006d04 <__alt_data_end+0xfc006d04>
 4007014:	1011883a 	mov	r8,r2
 4007018:	003f5506 	br	4006d70 <__alt_data_end+0xfc006d70>
 400701c:	e027883a 	mov	r19,fp
 4007020:	003f7906 	br	4006e08 <__alt_data_end+0xfc006e08>
 4007024:	010007c4 	movi	r4,31
 4007028:	20c02816 	blt	r4,r3,40070cc <__divdf3+0x914>
 400702c:	00800804 	movi	r2,32
 4007030:	10c5c83a 	sub	r2,r2,r3
 4007034:	888a983a 	sll	r5,r17,r2
 4007038:	a0c8d83a 	srl	r4,r20,r3
 400703c:	a084983a 	sll	r2,r20,r2
 4007040:	88e2d83a 	srl	r17,r17,r3
 4007044:	2906b03a 	or	r3,r5,r4
 4007048:	1004c03a 	cmpne	r2,r2,zero
 400704c:	1886b03a 	or	r3,r3,r2
 4007050:	188001cc 	andi	r2,r3,7
 4007054:	10000726 	beq	r2,zero,4007074 <__divdf3+0x8bc>
 4007058:	188003cc 	andi	r2,r3,15
 400705c:	01000104 	movi	r4,4
 4007060:	11000426 	beq	r2,r4,4007074 <__divdf3+0x8bc>
 4007064:	1805883a 	mov	r2,r3
 4007068:	10c00104 	addi	r3,r2,4
 400706c:	1885803a 	cmpltu	r2,r3,r2
 4007070:	88a3883a 	add	r17,r17,r2
 4007074:	8880202c 	andhi	r2,r17,128
 4007078:	10002926 	beq	r2,zero,4007120 <__divdf3+0x968>
 400707c:	9900004c 	andi	r4,r19,1
 4007080:	00800044 	movi	r2,1
 4007084:	0021883a 	mov	r16,zero
 4007088:	002b883a 	mov	r21,zero
 400708c:	003e2906 	br	4006934 <__alt_data_end+0xfc006934>
 4007090:	d9800017 	ldw	r6,0(sp)
 4007094:	8c7fff84 	addi	r17,r17,-2
 4007098:	a9ab883a 	add	r21,r21,r6
 400709c:	a98b803a 	cmpltu	r5,r21,r6
 40070a0:	2d8b883a 	add	r5,r5,r22
 40070a4:	2a11883a 	add	r8,r5,r8
 40070a8:	003ef806 	br	4006c8c <__alt_data_end+0xfc006c8c>
 40070ac:	d9800017 	ldw	r6,0(sp)
 40070b0:	318f883a 	add	r7,r6,r6
 40070b4:	398b803a 	cmpltu	r5,r7,r6
 40070b8:	2d8d883a 	add	r6,r5,r22
 40070bc:	81a1883a 	add	r16,r16,r6
 40070c0:	a17fff84 	addi	r5,r20,-2
 40070c4:	d9c00015 	stw	r7,0(sp)
 40070c8:	003f8806 	br	4006eec <__alt_data_end+0xfc006eec>
 40070cc:	013ff844 	movi	r4,-31
 40070d0:	2085c83a 	sub	r2,r4,r2
 40070d4:	8888d83a 	srl	r4,r17,r2
 40070d8:	00800804 	movi	r2,32
 40070dc:	18802126 	beq	r3,r2,4007164 <__divdf3+0x9ac>
 40070e0:	04001004 	movi	r16,64
 40070e4:	80c7c83a 	sub	r3,r16,r3
 40070e8:	88e0983a 	sll	r16,r17,r3
 40070ec:	8504b03a 	or	r2,r16,r20
 40070f0:	1004c03a 	cmpne	r2,r2,zero
 40070f4:	2084b03a 	or	r2,r4,r2
 40070f8:	144001cc 	andi	r17,r2,7
 40070fc:	88000d1e 	bne	r17,zero,4007134 <__divdf3+0x97c>
 4007100:	0021883a 	mov	r16,zero
 4007104:	102ad0fa 	srli	r21,r2,3
 4007108:	9900004c 	andi	r4,r19,1
 400710c:	0005883a 	mov	r2,zero
 4007110:	ac6ab03a 	or	r21,r21,r17
 4007114:	003e0706 	br	4006934 <__alt_data_end+0xfc006934>
 4007118:	1007883a 	mov	r3,r2
 400711c:	0023883a 	mov	r17,zero
 4007120:	8820927a 	slli	r16,r17,9
 4007124:	1805883a 	mov	r2,r3
 4007128:	8822977a 	slli	r17,r17,29
 400712c:	8020d33a 	srli	r16,r16,12
 4007130:	003ff406 	br	4007104 <__alt_data_end+0xfc007104>
 4007134:	10c003cc 	andi	r3,r2,15
 4007138:	01000104 	movi	r4,4
 400713c:	193ff626 	beq	r3,r4,4007118 <__alt_data_end+0xfc007118>
 4007140:	0023883a 	mov	r17,zero
 4007144:	003fc806 	br	4007068 <__alt_data_end+0xfc007068>
 4007148:	a8bfd136 	bltu	r21,r2,4007090 <__alt_data_end+0xfc007090>
 400714c:	2823883a 	mov	r17,r5
 4007150:	003fa606 	br	4006fec <__alt_data_end+0xfc006fec>
 4007154:	d9800017 	ldw	r6,0(sp)
 4007158:	30bfd436 	bltu	r6,r2,40070ac <__alt_data_end+0xfc0070ac>
 400715c:	2829883a 	mov	r20,r5
 4007160:	003f6406 	br	4006ef4 <__alt_data_end+0xfc006ef4>
 4007164:	0021883a 	mov	r16,zero
 4007168:	003fe006 	br	40070ec <__alt_data_end+0xfc0070ec>
 400716c:	00800434 	movhi	r2,16
 4007170:	8c000234 	orhi	r16,r17,8
 4007174:	10bfffc4 	addi	r2,r2,-1
 4007178:	e009883a 	mov	r4,fp
 400717c:	80a0703a 	and	r16,r16,r2
 4007180:	a02b883a 	mov	r21,r20
 4007184:	003e4e06 	br	4006ac0 <__alt_data_end+0xfc006ac0>

04007188 <__gedf2>:
 4007188:	2804d53a 	srli	r2,r5,20
 400718c:	3806d53a 	srli	r3,r7,20
 4007190:	02000434 	movhi	r8,16
 4007194:	423fffc4 	addi	r8,r8,-1
 4007198:	1081ffcc 	andi	r2,r2,2047
 400719c:	0241ffc4 	movi	r9,2047
 40071a0:	2a14703a 	and	r10,r5,r8
 40071a4:	18c1ffcc 	andi	r3,r3,2047
 40071a8:	3a10703a 	and	r8,r7,r8
 40071ac:	280ad7fa 	srli	r5,r5,31
 40071b0:	380ed7fa 	srli	r7,r7,31
 40071b4:	12401d26 	beq	r2,r9,400722c <__gedf2+0xa4>
 40071b8:	0241ffc4 	movi	r9,2047
 40071bc:	1a401226 	beq	r3,r9,4007208 <__gedf2+0x80>
 40071c0:	1000081e 	bne	r2,zero,40071e4 <__gedf2+0x5c>
 40071c4:	2296b03a 	or	r11,r4,r10
 40071c8:	5813003a 	cmpeq	r9,r11,zero
 40071cc:	1800091e 	bne	r3,zero,40071f4 <__gedf2+0x6c>
 40071d0:	3218b03a 	or	r12,r6,r8
 40071d4:	6000071e 	bne	r12,zero,40071f4 <__gedf2+0x6c>
 40071d8:	0005883a 	mov	r2,zero
 40071dc:	5800101e 	bne	r11,zero,4007220 <__gedf2+0x98>
 40071e0:	f800283a 	ret
 40071e4:	18000c1e 	bne	r3,zero,4007218 <__gedf2+0x90>
 40071e8:	3212b03a 	or	r9,r6,r8
 40071ec:	48000c26 	beq	r9,zero,4007220 <__gedf2+0x98>
 40071f0:	0013883a 	mov	r9,zero
 40071f4:	39c03fcc 	andi	r7,r7,255
 40071f8:	48000826 	beq	r9,zero,400721c <__gedf2+0x94>
 40071fc:	38000926 	beq	r7,zero,4007224 <__gedf2+0x9c>
 4007200:	00800044 	movi	r2,1
 4007204:	f800283a 	ret
 4007208:	3212b03a 	or	r9,r6,r8
 400720c:	483fec26 	beq	r9,zero,40071c0 <__alt_data_end+0xfc0071c0>
 4007210:	00bfff84 	movi	r2,-2
 4007214:	f800283a 	ret
 4007218:	39c03fcc 	andi	r7,r7,255
 400721c:	29c00626 	beq	r5,r7,4007238 <__gedf2+0xb0>
 4007220:	283ff726 	beq	r5,zero,4007200 <__alt_data_end+0xfc007200>
 4007224:	00bfffc4 	movi	r2,-1
 4007228:	f800283a 	ret
 400722c:	2292b03a 	or	r9,r4,r10
 4007230:	483fe126 	beq	r9,zero,40071b8 <__alt_data_end+0xfc0071b8>
 4007234:	003ff606 	br	4007210 <__alt_data_end+0xfc007210>
 4007238:	18bff916 	blt	r3,r2,4007220 <__alt_data_end+0xfc007220>
 400723c:	10c00316 	blt	r2,r3,400724c <__gedf2+0xc4>
 4007240:	42bff736 	bltu	r8,r10,4007220 <__alt_data_end+0xfc007220>
 4007244:	52000326 	beq	r10,r8,4007254 <__gedf2+0xcc>
 4007248:	5200042e 	bgeu	r10,r8,400725c <__gedf2+0xd4>
 400724c:	283fec1e 	bne	r5,zero,4007200 <__alt_data_end+0xfc007200>
 4007250:	003ff406 	br	4007224 <__alt_data_end+0xfc007224>
 4007254:	313ff236 	bltu	r6,r4,4007220 <__alt_data_end+0xfc007220>
 4007258:	21bffc36 	bltu	r4,r6,400724c <__alt_data_end+0xfc00724c>
 400725c:	0005883a 	mov	r2,zero
 4007260:	f800283a 	ret

04007264 <__ledf2>:
 4007264:	2804d53a 	srli	r2,r5,20
 4007268:	3810d53a 	srli	r8,r7,20
 400726c:	00c00434 	movhi	r3,16
 4007270:	18ffffc4 	addi	r3,r3,-1
 4007274:	1081ffcc 	andi	r2,r2,2047
 4007278:	0241ffc4 	movi	r9,2047
 400727c:	28d4703a 	and	r10,r5,r3
 4007280:	4201ffcc 	andi	r8,r8,2047
 4007284:	38c6703a 	and	r3,r7,r3
 4007288:	280ad7fa 	srli	r5,r5,31
 400728c:	380ed7fa 	srli	r7,r7,31
 4007290:	12401f26 	beq	r2,r9,4007310 <__ledf2+0xac>
 4007294:	0241ffc4 	movi	r9,2047
 4007298:	42401426 	beq	r8,r9,40072ec <__ledf2+0x88>
 400729c:	1000091e 	bne	r2,zero,40072c4 <__ledf2+0x60>
 40072a0:	2296b03a 	or	r11,r4,r10
 40072a4:	5813003a 	cmpeq	r9,r11,zero
 40072a8:	29403fcc 	andi	r5,r5,255
 40072ac:	40000a1e 	bne	r8,zero,40072d8 <__ledf2+0x74>
 40072b0:	30d8b03a 	or	r12,r6,r3
 40072b4:	6000081e 	bne	r12,zero,40072d8 <__ledf2+0x74>
 40072b8:	0005883a 	mov	r2,zero
 40072bc:	5800111e 	bne	r11,zero,4007304 <__ledf2+0xa0>
 40072c0:	f800283a 	ret
 40072c4:	29403fcc 	andi	r5,r5,255
 40072c8:	40000c1e 	bne	r8,zero,40072fc <__ledf2+0x98>
 40072cc:	30d2b03a 	or	r9,r6,r3
 40072d0:	48000c26 	beq	r9,zero,4007304 <__ledf2+0xa0>
 40072d4:	0013883a 	mov	r9,zero
 40072d8:	39c03fcc 	andi	r7,r7,255
 40072dc:	48000826 	beq	r9,zero,4007300 <__ledf2+0x9c>
 40072e0:	38001126 	beq	r7,zero,4007328 <__ledf2+0xc4>
 40072e4:	00800044 	movi	r2,1
 40072e8:	f800283a 	ret
 40072ec:	30d2b03a 	or	r9,r6,r3
 40072f0:	483fea26 	beq	r9,zero,400729c <__alt_data_end+0xfc00729c>
 40072f4:	00800084 	movi	r2,2
 40072f8:	f800283a 	ret
 40072fc:	39c03fcc 	andi	r7,r7,255
 4007300:	39400726 	beq	r7,r5,4007320 <__ledf2+0xbc>
 4007304:	2800081e 	bne	r5,zero,4007328 <__ledf2+0xc4>
 4007308:	00800044 	movi	r2,1
 400730c:	f800283a 	ret
 4007310:	2292b03a 	or	r9,r4,r10
 4007314:	483fdf26 	beq	r9,zero,4007294 <__alt_data_end+0xfc007294>
 4007318:	00800084 	movi	r2,2
 400731c:	f800283a 	ret
 4007320:	4080030e 	bge	r8,r2,4007330 <__ledf2+0xcc>
 4007324:	383fef26 	beq	r7,zero,40072e4 <__alt_data_end+0xfc0072e4>
 4007328:	00bfffc4 	movi	r2,-1
 400732c:	f800283a 	ret
 4007330:	123feb16 	blt	r2,r8,40072e0 <__alt_data_end+0xfc0072e0>
 4007334:	1abff336 	bltu	r3,r10,4007304 <__alt_data_end+0xfc007304>
 4007338:	50c00326 	beq	r10,r3,4007348 <__ledf2+0xe4>
 400733c:	50c0042e 	bgeu	r10,r3,4007350 <__ledf2+0xec>
 4007340:	283fe81e 	bne	r5,zero,40072e4 <__alt_data_end+0xfc0072e4>
 4007344:	003ff806 	br	4007328 <__alt_data_end+0xfc007328>
 4007348:	313fee36 	bltu	r6,r4,4007304 <__alt_data_end+0xfc007304>
 400734c:	21bffc36 	bltu	r4,r6,4007340 <__alt_data_end+0xfc007340>
 4007350:	0005883a 	mov	r2,zero
 4007354:	f800283a 	ret

04007358 <__muldf3>:
 4007358:	deffee04 	addi	sp,sp,-72
 400735c:	dd000c15 	stw	r20,48(sp)
 4007360:	2828d53a 	srli	r20,r5,20
 4007364:	ddc00f15 	stw	r23,60(sp)
 4007368:	282ed7fa 	srli	r23,r5,31
 400736c:	dc000815 	stw	r16,32(sp)
 4007370:	04000434 	movhi	r16,16
 4007374:	dcc00b15 	stw	r19,44(sp)
 4007378:	843fffc4 	addi	r16,r16,-1
 400737c:	dfc01115 	stw	ra,68(sp)
 4007380:	df001015 	stw	fp,64(sp)
 4007384:	dd800e15 	stw	r22,56(sp)
 4007388:	dd400d15 	stw	r21,52(sp)
 400738c:	dc800a15 	stw	r18,40(sp)
 4007390:	dc400915 	stw	r17,36(sp)
 4007394:	a501ffcc 	andi	r20,r20,2047
 4007398:	2c20703a 	and	r16,r5,r16
 400739c:	b827883a 	mov	r19,r23
 40073a0:	ba403fcc 	andi	r9,r23,255
 40073a4:	a0006026 	beq	r20,zero,4007528 <__muldf3+0x1d0>
 40073a8:	0081ffc4 	movi	r2,2047
 40073ac:	202d883a 	mov	r22,r4
 40073b0:	a0803626 	beq	r20,r2,400748c <__muldf3+0x134>
 40073b4:	84000434 	orhi	r16,r16,16
 40073b8:	200ad77a 	srli	r5,r4,29
 40073bc:	800490fa 	slli	r2,r16,3
 40073c0:	202c90fa 	slli	r22,r4,3
 40073c4:	a53f0044 	addi	r20,r20,-1023
 40073c8:	28a0b03a 	or	r16,r5,r2
 40073cc:	002b883a 	mov	r21,zero
 40073d0:	000b883a 	mov	r5,zero
 40073d4:	3804d53a 	srli	r2,r7,20
 40073d8:	3838d7fa 	srli	fp,r7,31
 40073dc:	04400434 	movhi	r17,16
 40073e0:	8c7fffc4 	addi	r17,r17,-1
 40073e4:	1081ffcc 	andi	r2,r2,2047
 40073e8:	3025883a 	mov	r18,r6
 40073ec:	3c62703a 	and	r17,r7,r17
 40073f0:	e2803fcc 	andi	r10,fp,255
 40073f4:	10006d26 	beq	r2,zero,40075ac <__muldf3+0x254>
 40073f8:	00c1ffc4 	movi	r3,2047
 40073fc:	10c06526 	beq	r2,r3,4007594 <__muldf3+0x23c>
 4007400:	8c400434 	orhi	r17,r17,16
 4007404:	300ed77a 	srli	r7,r6,29
 4007408:	880690fa 	slli	r3,r17,3
 400740c:	302490fa 	slli	r18,r6,3
 4007410:	10bf0044 	addi	r2,r2,-1023
 4007414:	38e2b03a 	or	r17,r7,r3
 4007418:	000f883a 	mov	r7,zero
 400741c:	a087883a 	add	r3,r20,r2
 4007420:	010003c4 	movi	r4,15
 4007424:	3d44b03a 	or	r2,r7,r21
 4007428:	e5ccf03a 	xor	r6,fp,r23
 400742c:	1a000044 	addi	r8,r3,1
 4007430:	20809b36 	bltu	r4,r2,40076a0 <__muldf3+0x348>
 4007434:	100490ba 	slli	r2,r2,2
 4007438:	01010034 	movhi	r4,1024
 400743c:	211d1304 	addi	r4,r4,29772
 4007440:	1105883a 	add	r2,r2,r4
 4007444:	10800017 	ldw	r2,0(r2)
 4007448:	1000683a 	jmp	r2
 400744c:	040076a0 	cmpeqi	r16,zero,474
 4007450:	040074ac 	andhi	r16,zero,466
 4007454:	040074ac 	andhi	r16,zero,466
 4007458:	040074a8 	cmpgeui	r16,zero,466
 400745c:	0400767c 	xorhi	r16,zero,473
 4007460:	0400767c 	xorhi	r16,zero,473
 4007464:	04007664 	muli	r16,zero,473
 4007468:	040074a8 	cmpgeui	r16,zero,466
 400746c:	0400767c 	xorhi	r16,zero,473
 4007470:	04007664 	muli	r16,zero,473
 4007474:	0400767c 	xorhi	r16,zero,473
 4007478:	040074a8 	cmpgeui	r16,zero,466
 400747c:	0400768c 	andi	r16,zero,474
 4007480:	0400768c 	andi	r16,zero,474
 4007484:	0400768c 	andi	r16,zero,474
 4007488:	040079ec 	andhi	r16,zero,487
 400748c:	2404b03a 	or	r2,r4,r16
 4007490:	1000711e 	bne	r2,zero,4007658 <__muldf3+0x300>
 4007494:	05400204 	movi	r21,8
 4007498:	0021883a 	mov	r16,zero
 400749c:	002d883a 	mov	r22,zero
 40074a0:	01400084 	movi	r5,2
 40074a4:	003fcb06 	br	40073d4 <__alt_data_end+0xfc0073d4>
 40074a8:	500d883a 	mov	r6,r10
 40074ac:	00800084 	movi	r2,2
 40074b0:	38805926 	beq	r7,r2,4007618 <__muldf3+0x2c0>
 40074b4:	008000c4 	movi	r2,3
 40074b8:	3881bb26 	beq	r7,r2,4007ba8 <__muldf3+0x850>
 40074bc:	00800044 	movi	r2,1
 40074c0:	3881961e 	bne	r7,r2,4007b1c <__muldf3+0x7c4>
 40074c4:	3027883a 	mov	r19,r6
 40074c8:	0005883a 	mov	r2,zero
 40074cc:	0021883a 	mov	r16,zero
 40074d0:	002d883a 	mov	r22,zero
 40074d4:	1004953a 	slli	r2,r2,20
 40074d8:	98c03fcc 	andi	r3,r19,255
 40074dc:	04400434 	movhi	r17,16
 40074e0:	8c7fffc4 	addi	r17,r17,-1
 40074e4:	180697fa 	slli	r3,r3,31
 40074e8:	8460703a 	and	r16,r16,r17
 40074ec:	80a0b03a 	or	r16,r16,r2
 40074f0:	80c6b03a 	or	r3,r16,r3
 40074f4:	b005883a 	mov	r2,r22
 40074f8:	dfc01117 	ldw	ra,68(sp)
 40074fc:	df001017 	ldw	fp,64(sp)
 4007500:	ddc00f17 	ldw	r23,60(sp)
 4007504:	dd800e17 	ldw	r22,56(sp)
 4007508:	dd400d17 	ldw	r21,52(sp)
 400750c:	dd000c17 	ldw	r20,48(sp)
 4007510:	dcc00b17 	ldw	r19,44(sp)
 4007514:	dc800a17 	ldw	r18,40(sp)
 4007518:	dc400917 	ldw	r17,36(sp)
 400751c:	dc000817 	ldw	r16,32(sp)
 4007520:	dec01204 	addi	sp,sp,72
 4007524:	f800283a 	ret
 4007528:	2404b03a 	or	r2,r4,r16
 400752c:	202b883a 	mov	r21,r4
 4007530:	10004426 	beq	r2,zero,4007644 <__muldf3+0x2ec>
 4007534:	80015126 	beq	r16,zero,4007a7c <__muldf3+0x724>
 4007538:	8009883a 	mov	r4,r16
 400753c:	d9800715 	stw	r6,28(sp)
 4007540:	d9c00215 	stw	r7,8(sp)
 4007544:	da400415 	stw	r9,16(sp)
 4007548:	400897c0 	call	400897c <__clzsi2>
 400754c:	d9800717 	ldw	r6,28(sp)
 4007550:	d9c00217 	ldw	r7,8(sp)
 4007554:	da400417 	ldw	r9,16(sp)
 4007558:	113ffd44 	addi	r4,r2,-11
 400755c:	00c00704 	movi	r3,28
 4007560:	19014216 	blt	r3,r4,4007a6c <__muldf3+0x714>
 4007564:	00c00744 	movi	r3,29
 4007568:	15bffe04 	addi	r22,r2,-8
 400756c:	1907c83a 	sub	r3,r3,r4
 4007570:	85a0983a 	sll	r16,r16,r22
 4007574:	a8c6d83a 	srl	r3,r21,r3
 4007578:	adac983a 	sll	r22,r21,r22
 400757c:	1c20b03a 	or	r16,r3,r16
 4007580:	1080fcc4 	addi	r2,r2,1011
 4007584:	00a9c83a 	sub	r20,zero,r2
 4007588:	002b883a 	mov	r21,zero
 400758c:	000b883a 	mov	r5,zero
 4007590:	003f9006 	br	40073d4 <__alt_data_end+0xfc0073d4>
 4007594:	3446b03a 	or	r3,r6,r17
 4007598:	1800281e 	bne	r3,zero,400763c <__muldf3+0x2e4>
 400759c:	0023883a 	mov	r17,zero
 40075a0:	0025883a 	mov	r18,zero
 40075a4:	01c00084 	movi	r7,2
 40075a8:	003f9c06 	br	400741c <__alt_data_end+0xfc00741c>
 40075ac:	3446b03a 	or	r3,r6,r17
 40075b0:	18001e26 	beq	r3,zero,400762c <__muldf3+0x2d4>
 40075b4:	88012126 	beq	r17,zero,4007a3c <__muldf3+0x6e4>
 40075b8:	8809883a 	mov	r4,r17
 40075bc:	d9400215 	stw	r5,8(sp)
 40075c0:	d9800715 	stw	r6,28(sp)
 40075c4:	da400415 	stw	r9,16(sp)
 40075c8:	da800315 	stw	r10,12(sp)
 40075cc:	400897c0 	call	400897c <__clzsi2>
 40075d0:	d9400217 	ldw	r5,8(sp)
 40075d4:	d9800717 	ldw	r6,28(sp)
 40075d8:	da400417 	ldw	r9,16(sp)
 40075dc:	da800317 	ldw	r10,12(sp)
 40075e0:	113ffd44 	addi	r4,r2,-11
 40075e4:	00c00704 	movi	r3,28
 40075e8:	19011016 	blt	r3,r4,4007a2c <__muldf3+0x6d4>
 40075ec:	00c00744 	movi	r3,29
 40075f0:	14bffe04 	addi	r18,r2,-8
 40075f4:	1907c83a 	sub	r3,r3,r4
 40075f8:	8ca2983a 	sll	r17,r17,r18
 40075fc:	30c6d83a 	srl	r3,r6,r3
 4007600:	34a4983a 	sll	r18,r6,r18
 4007604:	1c62b03a 	or	r17,r3,r17
 4007608:	1080fcc4 	addi	r2,r2,1011
 400760c:	0085c83a 	sub	r2,zero,r2
 4007610:	000f883a 	mov	r7,zero
 4007614:	003f8106 	br	400741c <__alt_data_end+0xfc00741c>
 4007618:	3027883a 	mov	r19,r6
 400761c:	0081ffc4 	movi	r2,2047
 4007620:	0021883a 	mov	r16,zero
 4007624:	002d883a 	mov	r22,zero
 4007628:	003faa06 	br	40074d4 <__alt_data_end+0xfc0074d4>
 400762c:	0023883a 	mov	r17,zero
 4007630:	0025883a 	mov	r18,zero
 4007634:	01c00044 	movi	r7,1
 4007638:	003f7806 	br	400741c <__alt_data_end+0xfc00741c>
 400763c:	01c000c4 	movi	r7,3
 4007640:	003f7606 	br	400741c <__alt_data_end+0xfc00741c>
 4007644:	05400104 	movi	r21,4
 4007648:	0021883a 	mov	r16,zero
 400764c:	002d883a 	mov	r22,zero
 4007650:	01400044 	movi	r5,1
 4007654:	003f5f06 	br	40073d4 <__alt_data_end+0xfc0073d4>
 4007658:	05400304 	movi	r21,12
 400765c:	014000c4 	movi	r5,3
 4007660:	003f5c06 	br	40073d4 <__alt_data_end+0xfc0073d4>
 4007664:	04000434 	movhi	r16,16
 4007668:	0027883a 	mov	r19,zero
 400766c:	843fffc4 	addi	r16,r16,-1
 4007670:	05bfffc4 	movi	r22,-1
 4007674:	0081ffc4 	movi	r2,2047
 4007678:	003f9606 	br	40074d4 <__alt_data_end+0xfc0074d4>
 400767c:	8023883a 	mov	r17,r16
 4007680:	b025883a 	mov	r18,r22
 4007684:	280f883a 	mov	r7,r5
 4007688:	003f8806 	br	40074ac <__alt_data_end+0xfc0074ac>
 400768c:	8023883a 	mov	r17,r16
 4007690:	b025883a 	mov	r18,r22
 4007694:	480d883a 	mov	r6,r9
 4007698:	280f883a 	mov	r7,r5
 400769c:	003f8306 	br	40074ac <__alt_data_end+0xfc0074ac>
 40076a0:	b026d43a 	srli	r19,r22,16
 40076a4:	902ed43a 	srli	r23,r18,16
 40076a8:	b5bfffcc 	andi	r22,r22,65535
 40076ac:	94bfffcc 	andi	r18,r18,65535
 40076b0:	b00b883a 	mov	r5,r22
 40076b4:	9009883a 	mov	r4,r18
 40076b8:	d8c00515 	stw	r3,20(sp)
 40076bc:	d9800715 	stw	r6,28(sp)
 40076c0:	da000615 	stw	r8,24(sp)
 40076c4:	40049b00 	call	40049b0 <__mulsi3>
 40076c8:	980b883a 	mov	r5,r19
 40076cc:	9009883a 	mov	r4,r18
 40076d0:	1029883a 	mov	r20,r2
 40076d4:	40049b00 	call	40049b0 <__mulsi3>
 40076d8:	b80b883a 	mov	r5,r23
 40076dc:	9809883a 	mov	r4,r19
 40076e0:	102b883a 	mov	r21,r2
 40076e4:	40049b00 	call	40049b0 <__mulsi3>
 40076e8:	b809883a 	mov	r4,r23
 40076ec:	b00b883a 	mov	r5,r22
 40076f0:	1039883a 	mov	fp,r2
 40076f4:	40049b00 	call	40049b0 <__mulsi3>
 40076f8:	a008d43a 	srli	r4,r20,16
 40076fc:	1545883a 	add	r2,r2,r21
 4007700:	d8c00517 	ldw	r3,20(sp)
 4007704:	2085883a 	add	r2,r4,r2
 4007708:	d9800717 	ldw	r6,28(sp)
 400770c:	da000617 	ldw	r8,24(sp)
 4007710:	1540022e 	bgeu	r2,r21,400771c <__muldf3+0x3c4>
 4007714:	01000074 	movhi	r4,1
 4007718:	e139883a 	add	fp,fp,r4
 400771c:	100e943a 	slli	r7,r2,16
 4007720:	1004d43a 	srli	r2,r2,16
 4007724:	882ad43a 	srli	r21,r17,16
 4007728:	a53fffcc 	andi	r20,r20,65535
 400772c:	8c7fffcc 	andi	r17,r17,65535
 4007730:	3d29883a 	add	r20,r7,r20
 4007734:	b00b883a 	mov	r5,r22
 4007738:	8809883a 	mov	r4,r17
 400773c:	d8c00515 	stw	r3,20(sp)
 4007740:	d9800715 	stw	r6,28(sp)
 4007744:	da000615 	stw	r8,24(sp)
 4007748:	dd000115 	stw	r20,4(sp)
 400774c:	d8800015 	stw	r2,0(sp)
 4007750:	40049b00 	call	40049b0 <__mulsi3>
 4007754:	980b883a 	mov	r5,r19
 4007758:	8809883a 	mov	r4,r17
 400775c:	d8800215 	stw	r2,8(sp)
 4007760:	40049b00 	call	40049b0 <__mulsi3>
 4007764:	9809883a 	mov	r4,r19
 4007768:	a80b883a 	mov	r5,r21
 400776c:	1029883a 	mov	r20,r2
 4007770:	40049b00 	call	40049b0 <__mulsi3>
 4007774:	b00b883a 	mov	r5,r22
 4007778:	a809883a 	mov	r4,r21
 400777c:	d8800415 	stw	r2,16(sp)
 4007780:	40049b00 	call	40049b0 <__mulsi3>
 4007784:	d9c00217 	ldw	r7,8(sp)
 4007788:	1505883a 	add	r2,r2,r20
 400778c:	d8c00517 	ldw	r3,20(sp)
 4007790:	3826d43a 	srli	r19,r7,16
 4007794:	d9800717 	ldw	r6,28(sp)
 4007798:	da000617 	ldw	r8,24(sp)
 400779c:	9885883a 	add	r2,r19,r2
 40077a0:	da400417 	ldw	r9,16(sp)
 40077a4:	1500022e 	bgeu	r2,r20,40077b0 <__muldf3+0x458>
 40077a8:	01000074 	movhi	r4,1
 40077ac:	4913883a 	add	r9,r9,r4
 40077b0:	1028d43a 	srli	r20,r2,16
 40077b4:	1004943a 	slli	r2,r2,16
 40077b8:	802cd43a 	srli	r22,r16,16
 40077bc:	843fffcc 	andi	r16,r16,65535
 40077c0:	3cffffcc 	andi	r19,r7,65535
 40077c4:	9009883a 	mov	r4,r18
 40077c8:	800b883a 	mov	r5,r16
 40077cc:	a269883a 	add	r20,r20,r9
 40077d0:	d8c00515 	stw	r3,20(sp)
 40077d4:	d9800715 	stw	r6,28(sp)
 40077d8:	da000615 	stw	r8,24(sp)
 40077dc:	14e7883a 	add	r19,r2,r19
 40077e0:	40049b00 	call	40049b0 <__mulsi3>
 40077e4:	9009883a 	mov	r4,r18
 40077e8:	b00b883a 	mov	r5,r22
 40077ec:	d8800315 	stw	r2,12(sp)
 40077f0:	40049b00 	call	40049b0 <__mulsi3>
 40077f4:	b809883a 	mov	r4,r23
 40077f8:	b00b883a 	mov	r5,r22
 40077fc:	d8800215 	stw	r2,8(sp)
 4007800:	40049b00 	call	40049b0 <__mulsi3>
 4007804:	b80b883a 	mov	r5,r23
 4007808:	8009883a 	mov	r4,r16
 400780c:	d8800415 	stw	r2,16(sp)
 4007810:	40049b00 	call	40049b0 <__mulsi3>
 4007814:	da800317 	ldw	r10,12(sp)
 4007818:	d9c00217 	ldw	r7,8(sp)
 400781c:	d9000017 	ldw	r4,0(sp)
 4007820:	502ed43a 	srli	r23,r10,16
 4007824:	11c5883a 	add	r2,r2,r7
 4007828:	24e5883a 	add	r18,r4,r19
 400782c:	b885883a 	add	r2,r23,r2
 4007830:	d8c00517 	ldw	r3,20(sp)
 4007834:	d9800717 	ldw	r6,28(sp)
 4007838:	da000617 	ldw	r8,24(sp)
 400783c:	da400417 	ldw	r9,16(sp)
 4007840:	11c0022e 	bgeu	r2,r7,400784c <__muldf3+0x4f4>
 4007844:	01000074 	movhi	r4,1
 4007848:	4913883a 	add	r9,r9,r4
 400784c:	100ed43a 	srli	r7,r2,16
 4007850:	1004943a 	slli	r2,r2,16
 4007854:	55ffffcc 	andi	r23,r10,65535
 4007858:	3a53883a 	add	r9,r7,r9
 400785c:	8809883a 	mov	r4,r17
 4007860:	800b883a 	mov	r5,r16
 4007864:	d8c00515 	stw	r3,20(sp)
 4007868:	d9800715 	stw	r6,28(sp)
 400786c:	da000615 	stw	r8,24(sp)
 4007870:	da400415 	stw	r9,16(sp)
 4007874:	15ef883a 	add	r23,r2,r23
 4007878:	40049b00 	call	40049b0 <__mulsi3>
 400787c:	8809883a 	mov	r4,r17
 4007880:	b00b883a 	mov	r5,r22
 4007884:	d8800215 	stw	r2,8(sp)
 4007888:	40049b00 	call	40049b0 <__mulsi3>
 400788c:	b00b883a 	mov	r5,r22
 4007890:	a809883a 	mov	r4,r21
 4007894:	d8800315 	stw	r2,12(sp)
 4007898:	40049b00 	call	40049b0 <__mulsi3>
 400789c:	8009883a 	mov	r4,r16
 40078a0:	a80b883a 	mov	r5,r21
 40078a4:	1023883a 	mov	r17,r2
 40078a8:	40049b00 	call	40049b0 <__mulsi3>
 40078ac:	d9c00217 	ldw	r7,8(sp)
 40078b0:	da800317 	ldw	r10,12(sp)
 40078b4:	d8c00517 	ldw	r3,20(sp)
 40078b8:	3808d43a 	srli	r4,r7,16
 40078bc:	1285883a 	add	r2,r2,r10
 40078c0:	d9800717 	ldw	r6,28(sp)
 40078c4:	2085883a 	add	r2,r4,r2
 40078c8:	da000617 	ldw	r8,24(sp)
 40078cc:	da400417 	ldw	r9,16(sp)
 40078d0:	1280022e 	bgeu	r2,r10,40078dc <__muldf3+0x584>
 40078d4:	01000074 	movhi	r4,1
 40078d8:	8923883a 	add	r17,r17,r4
 40078dc:	1008943a 	slli	r4,r2,16
 40078e0:	39ffffcc 	andi	r7,r7,65535
 40078e4:	e4b9883a 	add	fp,fp,r18
 40078e8:	21cf883a 	add	r7,r4,r7
 40078ec:	e4e7803a 	cmpltu	r19,fp,r19
 40078f0:	3d0f883a 	add	r7,r7,r20
 40078f4:	bf39883a 	add	fp,r23,fp
 40078f8:	99c9883a 	add	r4,r19,r7
 40078fc:	e5ef803a 	cmpltu	r23,fp,r23
 4007900:	490b883a 	add	r5,r9,r4
 4007904:	1004d43a 	srli	r2,r2,16
 4007908:	b965883a 	add	r18,r23,r5
 400790c:	24c9803a 	cmpltu	r4,r4,r19
 4007910:	3d29803a 	cmpltu	r20,r7,r20
 4007914:	a128b03a 	or	r20,r20,r4
 4007918:	95ef803a 	cmpltu	r23,r18,r23
 400791c:	2a53803a 	cmpltu	r9,r5,r9
 4007920:	a0a9883a 	add	r20,r20,r2
 4007924:	4deeb03a 	or	r23,r9,r23
 4007928:	a5ef883a 	add	r23,r20,r23
 400792c:	bc63883a 	add	r17,r23,r17
 4007930:	e004927a 	slli	r2,fp,9
 4007934:	d9000117 	ldw	r4,4(sp)
 4007938:	882e927a 	slli	r23,r17,9
 400793c:	9022d5fa 	srli	r17,r18,23
 4007940:	e038d5fa 	srli	fp,fp,23
 4007944:	1104b03a 	or	r2,r2,r4
 4007948:	9024927a 	slli	r18,r18,9
 400794c:	1004c03a 	cmpne	r2,r2,zero
 4007950:	bc62b03a 	or	r17,r23,r17
 4007954:	1738b03a 	or	fp,r2,fp
 4007958:	8880402c 	andhi	r2,r17,256
 400795c:	e4a4b03a 	or	r18,fp,r18
 4007960:	10000726 	beq	r2,zero,4007980 <__muldf3+0x628>
 4007964:	9006d07a 	srli	r3,r18,1
 4007968:	880497fa 	slli	r2,r17,31
 400796c:	9480004c 	andi	r18,r18,1
 4007970:	8822d07a 	srli	r17,r17,1
 4007974:	1ca4b03a 	or	r18,r3,r18
 4007978:	14a4b03a 	or	r18,r2,r18
 400797c:	4007883a 	mov	r3,r8
 4007980:	1880ffc4 	addi	r2,r3,1023
 4007984:	0080460e 	bge	zero,r2,4007aa0 <__muldf3+0x748>
 4007988:	910001cc 	andi	r4,r18,7
 400798c:	20000726 	beq	r4,zero,40079ac <__muldf3+0x654>
 4007990:	910003cc 	andi	r4,r18,15
 4007994:	01400104 	movi	r5,4
 4007998:	21400426 	beq	r4,r5,40079ac <__muldf3+0x654>
 400799c:	9149883a 	add	r4,r18,r5
 40079a0:	24a5803a 	cmpltu	r18,r4,r18
 40079a4:	8ca3883a 	add	r17,r17,r18
 40079a8:	2025883a 	mov	r18,r4
 40079ac:	8900402c 	andhi	r4,r17,256
 40079b0:	20000426 	beq	r4,zero,40079c4 <__muldf3+0x66c>
 40079b4:	18810004 	addi	r2,r3,1024
 40079b8:	00ffc034 	movhi	r3,65280
 40079bc:	18ffffc4 	addi	r3,r3,-1
 40079c0:	88e2703a 	and	r17,r17,r3
 40079c4:	00c1ff84 	movi	r3,2046
 40079c8:	18bf1316 	blt	r3,r2,4007618 <__alt_data_end+0xfc007618>
 40079cc:	882c977a 	slli	r22,r17,29
 40079d0:	9024d0fa 	srli	r18,r18,3
 40079d4:	8822927a 	slli	r17,r17,9
 40079d8:	1081ffcc 	andi	r2,r2,2047
 40079dc:	b4acb03a 	or	r22,r22,r18
 40079e0:	8820d33a 	srli	r16,r17,12
 40079e4:	3027883a 	mov	r19,r6
 40079e8:	003eba06 	br	40074d4 <__alt_data_end+0xfc0074d4>
 40079ec:	8080022c 	andhi	r2,r16,8
 40079f0:	10000926 	beq	r2,zero,4007a18 <__muldf3+0x6c0>
 40079f4:	8880022c 	andhi	r2,r17,8
 40079f8:	1000071e 	bne	r2,zero,4007a18 <__muldf3+0x6c0>
 40079fc:	00800434 	movhi	r2,16
 4007a00:	8c000234 	orhi	r16,r17,8
 4007a04:	10bfffc4 	addi	r2,r2,-1
 4007a08:	e027883a 	mov	r19,fp
 4007a0c:	80a0703a 	and	r16,r16,r2
 4007a10:	902d883a 	mov	r22,r18
 4007a14:	003f1706 	br	4007674 <__alt_data_end+0xfc007674>
 4007a18:	00800434 	movhi	r2,16
 4007a1c:	84000234 	orhi	r16,r16,8
 4007a20:	10bfffc4 	addi	r2,r2,-1
 4007a24:	80a0703a 	and	r16,r16,r2
 4007a28:	003f1206 	br	4007674 <__alt_data_end+0xfc007674>
 4007a2c:	147ff604 	addi	r17,r2,-40
 4007a30:	3462983a 	sll	r17,r6,r17
 4007a34:	0025883a 	mov	r18,zero
 4007a38:	003ef306 	br	4007608 <__alt_data_end+0xfc007608>
 4007a3c:	3009883a 	mov	r4,r6
 4007a40:	d9400215 	stw	r5,8(sp)
 4007a44:	d9800715 	stw	r6,28(sp)
 4007a48:	da400415 	stw	r9,16(sp)
 4007a4c:	da800315 	stw	r10,12(sp)
 4007a50:	400897c0 	call	400897c <__clzsi2>
 4007a54:	10800804 	addi	r2,r2,32
 4007a58:	da800317 	ldw	r10,12(sp)
 4007a5c:	da400417 	ldw	r9,16(sp)
 4007a60:	d9800717 	ldw	r6,28(sp)
 4007a64:	d9400217 	ldw	r5,8(sp)
 4007a68:	003edd06 	br	40075e0 <__alt_data_end+0xfc0075e0>
 4007a6c:	143ff604 	addi	r16,r2,-40
 4007a70:	ac20983a 	sll	r16,r21,r16
 4007a74:	002d883a 	mov	r22,zero
 4007a78:	003ec106 	br	4007580 <__alt_data_end+0xfc007580>
 4007a7c:	d9800715 	stw	r6,28(sp)
 4007a80:	d9c00215 	stw	r7,8(sp)
 4007a84:	da400415 	stw	r9,16(sp)
 4007a88:	400897c0 	call	400897c <__clzsi2>
 4007a8c:	10800804 	addi	r2,r2,32
 4007a90:	da400417 	ldw	r9,16(sp)
 4007a94:	d9c00217 	ldw	r7,8(sp)
 4007a98:	d9800717 	ldw	r6,28(sp)
 4007a9c:	003eae06 	br	4007558 <__alt_data_end+0xfc007558>
 4007aa0:	00c00044 	movi	r3,1
 4007aa4:	1887c83a 	sub	r3,r3,r2
 4007aa8:	01000e04 	movi	r4,56
 4007aac:	20fe8516 	blt	r4,r3,40074c4 <__alt_data_end+0xfc0074c4>
 4007ab0:	010007c4 	movi	r4,31
 4007ab4:	20c01b16 	blt	r4,r3,4007b24 <__muldf3+0x7cc>
 4007ab8:	00800804 	movi	r2,32
 4007abc:	10c5c83a 	sub	r2,r2,r3
 4007ac0:	888a983a 	sll	r5,r17,r2
 4007ac4:	90c8d83a 	srl	r4,r18,r3
 4007ac8:	9084983a 	sll	r2,r18,r2
 4007acc:	88e2d83a 	srl	r17,r17,r3
 4007ad0:	2906b03a 	or	r3,r5,r4
 4007ad4:	1004c03a 	cmpne	r2,r2,zero
 4007ad8:	1886b03a 	or	r3,r3,r2
 4007adc:	188001cc 	andi	r2,r3,7
 4007ae0:	10000726 	beq	r2,zero,4007b00 <__muldf3+0x7a8>
 4007ae4:	188003cc 	andi	r2,r3,15
 4007ae8:	01000104 	movi	r4,4
 4007aec:	11000426 	beq	r2,r4,4007b00 <__muldf3+0x7a8>
 4007af0:	1805883a 	mov	r2,r3
 4007af4:	10c00104 	addi	r3,r2,4
 4007af8:	1885803a 	cmpltu	r2,r3,r2
 4007afc:	88a3883a 	add	r17,r17,r2
 4007b00:	8880202c 	andhi	r2,r17,128
 4007b04:	10001c26 	beq	r2,zero,4007b78 <__muldf3+0x820>
 4007b08:	3027883a 	mov	r19,r6
 4007b0c:	00800044 	movi	r2,1
 4007b10:	0021883a 	mov	r16,zero
 4007b14:	002d883a 	mov	r22,zero
 4007b18:	003e6e06 	br	40074d4 <__alt_data_end+0xfc0074d4>
 4007b1c:	4007883a 	mov	r3,r8
 4007b20:	003f9706 	br	4007980 <__alt_data_end+0xfc007980>
 4007b24:	017ff844 	movi	r5,-31
 4007b28:	2885c83a 	sub	r2,r5,r2
 4007b2c:	888ad83a 	srl	r5,r17,r2
 4007b30:	00800804 	movi	r2,32
 4007b34:	18801a26 	beq	r3,r2,4007ba0 <__muldf3+0x848>
 4007b38:	01001004 	movi	r4,64
 4007b3c:	20c7c83a 	sub	r3,r4,r3
 4007b40:	88e2983a 	sll	r17,r17,r3
 4007b44:	8ca4b03a 	or	r18,r17,r18
 4007b48:	9004c03a 	cmpne	r2,r18,zero
 4007b4c:	2884b03a 	or	r2,r5,r2
 4007b50:	144001cc 	andi	r17,r2,7
 4007b54:	88000d1e 	bne	r17,zero,4007b8c <__muldf3+0x834>
 4007b58:	0021883a 	mov	r16,zero
 4007b5c:	102cd0fa 	srli	r22,r2,3
 4007b60:	3027883a 	mov	r19,r6
 4007b64:	0005883a 	mov	r2,zero
 4007b68:	b46cb03a 	or	r22,r22,r17
 4007b6c:	003e5906 	br	40074d4 <__alt_data_end+0xfc0074d4>
 4007b70:	1007883a 	mov	r3,r2
 4007b74:	0023883a 	mov	r17,zero
 4007b78:	8820927a 	slli	r16,r17,9
 4007b7c:	1805883a 	mov	r2,r3
 4007b80:	8822977a 	slli	r17,r17,29
 4007b84:	8020d33a 	srli	r16,r16,12
 4007b88:	003ff406 	br	4007b5c <__alt_data_end+0xfc007b5c>
 4007b8c:	10c003cc 	andi	r3,r2,15
 4007b90:	01000104 	movi	r4,4
 4007b94:	193ff626 	beq	r3,r4,4007b70 <__alt_data_end+0xfc007b70>
 4007b98:	0023883a 	mov	r17,zero
 4007b9c:	003fd506 	br	4007af4 <__alt_data_end+0xfc007af4>
 4007ba0:	0023883a 	mov	r17,zero
 4007ba4:	003fe706 	br	4007b44 <__alt_data_end+0xfc007b44>
 4007ba8:	00800434 	movhi	r2,16
 4007bac:	8c000234 	orhi	r16,r17,8
 4007bb0:	10bfffc4 	addi	r2,r2,-1
 4007bb4:	3027883a 	mov	r19,r6
 4007bb8:	80a0703a 	and	r16,r16,r2
 4007bbc:	902d883a 	mov	r22,r18
 4007bc0:	003eac06 	br	4007674 <__alt_data_end+0xfc007674>

04007bc4 <__subdf3>:
 4007bc4:	02000434 	movhi	r8,16
 4007bc8:	423fffc4 	addi	r8,r8,-1
 4007bcc:	defffb04 	addi	sp,sp,-20
 4007bd0:	2a14703a 	and	r10,r5,r8
 4007bd4:	3812d53a 	srli	r9,r7,20
 4007bd8:	3a10703a 	and	r8,r7,r8
 4007bdc:	2006d77a 	srli	r3,r4,29
 4007be0:	3004d77a 	srli	r2,r6,29
 4007be4:	dc000015 	stw	r16,0(sp)
 4007be8:	501490fa 	slli	r10,r10,3
 4007bec:	2820d53a 	srli	r16,r5,20
 4007bf0:	401090fa 	slli	r8,r8,3
 4007bf4:	dc800215 	stw	r18,8(sp)
 4007bf8:	dc400115 	stw	r17,4(sp)
 4007bfc:	dfc00415 	stw	ra,16(sp)
 4007c00:	202290fa 	slli	r17,r4,3
 4007c04:	dcc00315 	stw	r19,12(sp)
 4007c08:	4a41ffcc 	andi	r9,r9,2047
 4007c0c:	0101ffc4 	movi	r4,2047
 4007c10:	2824d7fa 	srli	r18,r5,31
 4007c14:	8401ffcc 	andi	r16,r16,2047
 4007c18:	50c6b03a 	or	r3,r10,r3
 4007c1c:	380ed7fa 	srli	r7,r7,31
 4007c20:	408ab03a 	or	r5,r8,r2
 4007c24:	300c90fa 	slli	r6,r6,3
 4007c28:	49009626 	beq	r9,r4,4007e84 <__subdf3+0x2c0>
 4007c2c:	39c0005c 	xori	r7,r7,1
 4007c30:	8245c83a 	sub	r2,r16,r9
 4007c34:	3c807426 	beq	r7,r18,4007e08 <__subdf3+0x244>
 4007c38:	0080af0e 	bge	zero,r2,4007ef8 <__subdf3+0x334>
 4007c3c:	48002a1e 	bne	r9,zero,4007ce8 <__subdf3+0x124>
 4007c40:	2988b03a 	or	r4,r5,r6
 4007c44:	20009a1e 	bne	r4,zero,4007eb0 <__subdf3+0x2ec>
 4007c48:	888001cc 	andi	r2,r17,7
 4007c4c:	10000726 	beq	r2,zero,4007c6c <__subdf3+0xa8>
 4007c50:	888003cc 	andi	r2,r17,15
 4007c54:	01000104 	movi	r4,4
 4007c58:	11000426 	beq	r2,r4,4007c6c <__subdf3+0xa8>
 4007c5c:	890b883a 	add	r5,r17,r4
 4007c60:	2c63803a 	cmpltu	r17,r5,r17
 4007c64:	1c47883a 	add	r3,r3,r17
 4007c68:	2823883a 	mov	r17,r5
 4007c6c:	1880202c 	andhi	r2,r3,128
 4007c70:	10005926 	beq	r2,zero,4007dd8 <__subdf3+0x214>
 4007c74:	84000044 	addi	r16,r16,1
 4007c78:	0081ffc4 	movi	r2,2047
 4007c7c:	8080be26 	beq	r16,r2,4007f78 <__subdf3+0x3b4>
 4007c80:	017fe034 	movhi	r5,65408
 4007c84:	297fffc4 	addi	r5,r5,-1
 4007c88:	1946703a 	and	r3,r3,r5
 4007c8c:	1804977a 	slli	r2,r3,29
 4007c90:	1806927a 	slli	r3,r3,9
 4007c94:	8822d0fa 	srli	r17,r17,3
 4007c98:	8401ffcc 	andi	r16,r16,2047
 4007c9c:	180ad33a 	srli	r5,r3,12
 4007ca0:	9100004c 	andi	r4,r18,1
 4007ca4:	1444b03a 	or	r2,r2,r17
 4007ca8:	80c1ffcc 	andi	r3,r16,2047
 4007cac:	1820953a 	slli	r16,r3,20
 4007cb0:	20c03fcc 	andi	r3,r4,255
 4007cb4:	180897fa 	slli	r4,r3,31
 4007cb8:	00c00434 	movhi	r3,16
 4007cbc:	18ffffc4 	addi	r3,r3,-1
 4007cc0:	28c6703a 	and	r3,r5,r3
 4007cc4:	1c06b03a 	or	r3,r3,r16
 4007cc8:	1906b03a 	or	r3,r3,r4
 4007ccc:	dfc00417 	ldw	ra,16(sp)
 4007cd0:	dcc00317 	ldw	r19,12(sp)
 4007cd4:	dc800217 	ldw	r18,8(sp)
 4007cd8:	dc400117 	ldw	r17,4(sp)
 4007cdc:	dc000017 	ldw	r16,0(sp)
 4007ce0:	dec00504 	addi	sp,sp,20
 4007ce4:	f800283a 	ret
 4007ce8:	0101ffc4 	movi	r4,2047
 4007cec:	813fd626 	beq	r16,r4,4007c48 <__alt_data_end+0xfc007c48>
 4007cf0:	29402034 	orhi	r5,r5,128
 4007cf4:	01000e04 	movi	r4,56
 4007cf8:	2080a316 	blt	r4,r2,4007f88 <__subdf3+0x3c4>
 4007cfc:	010007c4 	movi	r4,31
 4007d00:	2080c616 	blt	r4,r2,400801c <__subdf3+0x458>
 4007d04:	01000804 	movi	r4,32
 4007d08:	2089c83a 	sub	r4,r4,r2
 4007d0c:	2910983a 	sll	r8,r5,r4
 4007d10:	308ed83a 	srl	r7,r6,r2
 4007d14:	3108983a 	sll	r4,r6,r4
 4007d18:	2884d83a 	srl	r2,r5,r2
 4007d1c:	41ccb03a 	or	r6,r8,r7
 4007d20:	2008c03a 	cmpne	r4,r4,zero
 4007d24:	310cb03a 	or	r6,r6,r4
 4007d28:	898dc83a 	sub	r6,r17,r6
 4007d2c:	89a3803a 	cmpltu	r17,r17,r6
 4007d30:	1887c83a 	sub	r3,r3,r2
 4007d34:	1c47c83a 	sub	r3,r3,r17
 4007d38:	3023883a 	mov	r17,r6
 4007d3c:	1880202c 	andhi	r2,r3,128
 4007d40:	10002326 	beq	r2,zero,4007dd0 <__subdf3+0x20c>
 4007d44:	04c02034 	movhi	r19,128
 4007d48:	9cffffc4 	addi	r19,r19,-1
 4007d4c:	1ce6703a 	and	r19,r3,r19
 4007d50:	98007a26 	beq	r19,zero,4007f3c <__subdf3+0x378>
 4007d54:	9809883a 	mov	r4,r19
 4007d58:	400897c0 	call	400897c <__clzsi2>
 4007d5c:	113ffe04 	addi	r4,r2,-8
 4007d60:	00c007c4 	movi	r3,31
 4007d64:	19007b16 	blt	r3,r4,4007f54 <__subdf3+0x390>
 4007d68:	00800804 	movi	r2,32
 4007d6c:	1105c83a 	sub	r2,r2,r4
 4007d70:	8884d83a 	srl	r2,r17,r2
 4007d74:	9906983a 	sll	r3,r19,r4
 4007d78:	8922983a 	sll	r17,r17,r4
 4007d7c:	10c4b03a 	or	r2,r2,r3
 4007d80:	24007816 	blt	r4,r16,4007f64 <__subdf3+0x3a0>
 4007d84:	2421c83a 	sub	r16,r4,r16
 4007d88:	80c00044 	addi	r3,r16,1
 4007d8c:	010007c4 	movi	r4,31
 4007d90:	20c09516 	blt	r4,r3,4007fe8 <__subdf3+0x424>
 4007d94:	01400804 	movi	r5,32
 4007d98:	28cbc83a 	sub	r5,r5,r3
 4007d9c:	88c8d83a 	srl	r4,r17,r3
 4007da0:	8962983a 	sll	r17,r17,r5
 4007da4:	114a983a 	sll	r5,r2,r5
 4007da8:	10c6d83a 	srl	r3,r2,r3
 4007dac:	8804c03a 	cmpne	r2,r17,zero
 4007db0:	290ab03a 	or	r5,r5,r4
 4007db4:	28a2b03a 	or	r17,r5,r2
 4007db8:	0021883a 	mov	r16,zero
 4007dbc:	003fa206 	br	4007c48 <__alt_data_end+0xfc007c48>
 4007dc0:	2090b03a 	or	r8,r4,r2
 4007dc4:	40018e26 	beq	r8,zero,4008400 <__subdf3+0x83c>
 4007dc8:	1007883a 	mov	r3,r2
 4007dcc:	2023883a 	mov	r17,r4
 4007dd0:	888001cc 	andi	r2,r17,7
 4007dd4:	103f9e1e 	bne	r2,zero,4007c50 <__alt_data_end+0xfc007c50>
 4007dd8:	1804977a 	slli	r2,r3,29
 4007ddc:	8822d0fa 	srli	r17,r17,3
 4007de0:	1810d0fa 	srli	r8,r3,3
 4007de4:	9100004c 	andi	r4,r18,1
 4007de8:	1444b03a 	or	r2,r2,r17
 4007dec:	00c1ffc4 	movi	r3,2047
 4007df0:	80c02826 	beq	r16,r3,4007e94 <__subdf3+0x2d0>
 4007df4:	01400434 	movhi	r5,16
 4007df8:	297fffc4 	addi	r5,r5,-1
 4007dfc:	80e0703a 	and	r16,r16,r3
 4007e00:	414a703a 	and	r5,r8,r5
 4007e04:	003fa806 	br	4007ca8 <__alt_data_end+0xfc007ca8>
 4007e08:	0080630e 	bge	zero,r2,4007f98 <__subdf3+0x3d4>
 4007e0c:	48003026 	beq	r9,zero,4007ed0 <__subdf3+0x30c>
 4007e10:	0101ffc4 	movi	r4,2047
 4007e14:	813f8c26 	beq	r16,r4,4007c48 <__alt_data_end+0xfc007c48>
 4007e18:	29402034 	orhi	r5,r5,128
 4007e1c:	01000e04 	movi	r4,56
 4007e20:	2080a90e 	bge	r4,r2,40080c8 <__subdf3+0x504>
 4007e24:	298cb03a 	or	r6,r5,r6
 4007e28:	3012c03a 	cmpne	r9,r6,zero
 4007e2c:	0005883a 	mov	r2,zero
 4007e30:	4c53883a 	add	r9,r9,r17
 4007e34:	4c63803a 	cmpltu	r17,r9,r17
 4007e38:	10c7883a 	add	r3,r2,r3
 4007e3c:	88c7883a 	add	r3,r17,r3
 4007e40:	4823883a 	mov	r17,r9
 4007e44:	1880202c 	andhi	r2,r3,128
 4007e48:	1000d026 	beq	r2,zero,400818c <__subdf3+0x5c8>
 4007e4c:	84000044 	addi	r16,r16,1
 4007e50:	0081ffc4 	movi	r2,2047
 4007e54:	8080fe26 	beq	r16,r2,4008250 <__subdf3+0x68c>
 4007e58:	00bfe034 	movhi	r2,65408
 4007e5c:	10bfffc4 	addi	r2,r2,-1
 4007e60:	1886703a 	and	r3,r3,r2
 4007e64:	880ad07a 	srli	r5,r17,1
 4007e68:	180497fa 	slli	r2,r3,31
 4007e6c:	8900004c 	andi	r4,r17,1
 4007e70:	2922b03a 	or	r17,r5,r4
 4007e74:	1806d07a 	srli	r3,r3,1
 4007e78:	1462b03a 	or	r17,r2,r17
 4007e7c:	3825883a 	mov	r18,r7
 4007e80:	003f7106 	br	4007c48 <__alt_data_end+0xfc007c48>
 4007e84:	2984b03a 	or	r2,r5,r6
 4007e88:	103f6826 	beq	r2,zero,4007c2c <__alt_data_end+0xfc007c2c>
 4007e8c:	39c03fcc 	andi	r7,r7,255
 4007e90:	003f6706 	br	4007c30 <__alt_data_end+0xfc007c30>
 4007e94:	4086b03a 	or	r3,r8,r2
 4007e98:	18015226 	beq	r3,zero,40083e4 <__subdf3+0x820>
 4007e9c:	00c00434 	movhi	r3,16
 4007ea0:	41400234 	orhi	r5,r8,8
 4007ea4:	18ffffc4 	addi	r3,r3,-1
 4007ea8:	28ca703a 	and	r5,r5,r3
 4007eac:	003f7e06 	br	4007ca8 <__alt_data_end+0xfc007ca8>
 4007eb0:	10bfffc4 	addi	r2,r2,-1
 4007eb4:	1000491e 	bne	r2,zero,4007fdc <__subdf3+0x418>
 4007eb8:	898fc83a 	sub	r7,r17,r6
 4007ebc:	89e3803a 	cmpltu	r17,r17,r7
 4007ec0:	1947c83a 	sub	r3,r3,r5
 4007ec4:	1c47c83a 	sub	r3,r3,r17
 4007ec8:	3823883a 	mov	r17,r7
 4007ecc:	003f9b06 	br	4007d3c <__alt_data_end+0xfc007d3c>
 4007ed0:	2988b03a 	or	r4,r5,r6
 4007ed4:	203f5c26 	beq	r4,zero,4007c48 <__alt_data_end+0xfc007c48>
 4007ed8:	10bfffc4 	addi	r2,r2,-1
 4007edc:	1000931e 	bne	r2,zero,400812c <__subdf3+0x568>
 4007ee0:	898d883a 	add	r6,r17,r6
 4007ee4:	3463803a 	cmpltu	r17,r6,r17
 4007ee8:	1947883a 	add	r3,r3,r5
 4007eec:	88c7883a 	add	r3,r17,r3
 4007ef0:	3023883a 	mov	r17,r6
 4007ef4:	003fd306 	br	4007e44 <__alt_data_end+0xfc007e44>
 4007ef8:	1000541e 	bne	r2,zero,400804c <__subdf3+0x488>
 4007efc:	80800044 	addi	r2,r16,1
 4007f00:	1081ffcc 	andi	r2,r2,2047
 4007f04:	01000044 	movi	r4,1
 4007f08:	2080a20e 	bge	r4,r2,4008194 <__subdf3+0x5d0>
 4007f0c:	8989c83a 	sub	r4,r17,r6
 4007f10:	8905803a 	cmpltu	r2,r17,r4
 4007f14:	1967c83a 	sub	r19,r3,r5
 4007f18:	98a7c83a 	sub	r19,r19,r2
 4007f1c:	9880202c 	andhi	r2,r19,128
 4007f20:	10006326 	beq	r2,zero,40080b0 <__subdf3+0x4ec>
 4007f24:	3463c83a 	sub	r17,r6,r17
 4007f28:	28c7c83a 	sub	r3,r5,r3
 4007f2c:	344d803a 	cmpltu	r6,r6,r17
 4007f30:	19a7c83a 	sub	r19,r3,r6
 4007f34:	3825883a 	mov	r18,r7
 4007f38:	983f861e 	bne	r19,zero,4007d54 <__alt_data_end+0xfc007d54>
 4007f3c:	8809883a 	mov	r4,r17
 4007f40:	400897c0 	call	400897c <__clzsi2>
 4007f44:	10800804 	addi	r2,r2,32
 4007f48:	113ffe04 	addi	r4,r2,-8
 4007f4c:	00c007c4 	movi	r3,31
 4007f50:	193f850e 	bge	r3,r4,4007d68 <__alt_data_end+0xfc007d68>
 4007f54:	10bff604 	addi	r2,r2,-40
 4007f58:	8884983a 	sll	r2,r17,r2
 4007f5c:	0023883a 	mov	r17,zero
 4007f60:	243f880e 	bge	r4,r16,4007d84 <__alt_data_end+0xfc007d84>
 4007f64:	00ffe034 	movhi	r3,65408
 4007f68:	18ffffc4 	addi	r3,r3,-1
 4007f6c:	8121c83a 	sub	r16,r16,r4
 4007f70:	10c6703a 	and	r3,r2,r3
 4007f74:	003f3406 	br	4007c48 <__alt_data_end+0xfc007c48>
 4007f78:	9100004c 	andi	r4,r18,1
 4007f7c:	000b883a 	mov	r5,zero
 4007f80:	0005883a 	mov	r2,zero
 4007f84:	003f4806 	br	4007ca8 <__alt_data_end+0xfc007ca8>
 4007f88:	298cb03a 	or	r6,r5,r6
 4007f8c:	300cc03a 	cmpne	r6,r6,zero
 4007f90:	0005883a 	mov	r2,zero
 4007f94:	003f6406 	br	4007d28 <__alt_data_end+0xfc007d28>
 4007f98:	10009a1e 	bne	r2,zero,4008204 <__subdf3+0x640>
 4007f9c:	82400044 	addi	r9,r16,1
 4007fa0:	4881ffcc 	andi	r2,r9,2047
 4007fa4:	02800044 	movi	r10,1
 4007fa8:	5080670e 	bge	r10,r2,4008148 <__subdf3+0x584>
 4007fac:	0081ffc4 	movi	r2,2047
 4007fb0:	4880af26 	beq	r9,r2,4008270 <__subdf3+0x6ac>
 4007fb4:	898d883a 	add	r6,r17,r6
 4007fb8:	1945883a 	add	r2,r3,r5
 4007fbc:	3447803a 	cmpltu	r3,r6,r17
 4007fc0:	1887883a 	add	r3,r3,r2
 4007fc4:	182297fa 	slli	r17,r3,31
 4007fc8:	300cd07a 	srli	r6,r6,1
 4007fcc:	1806d07a 	srli	r3,r3,1
 4007fd0:	4821883a 	mov	r16,r9
 4007fd4:	89a2b03a 	or	r17,r17,r6
 4007fd8:	003f1b06 	br	4007c48 <__alt_data_end+0xfc007c48>
 4007fdc:	0101ffc4 	movi	r4,2047
 4007fe0:	813f441e 	bne	r16,r4,4007cf4 <__alt_data_end+0xfc007cf4>
 4007fe4:	003f1806 	br	4007c48 <__alt_data_end+0xfc007c48>
 4007fe8:	843ff844 	addi	r16,r16,-31
 4007fec:	01400804 	movi	r5,32
 4007ff0:	1408d83a 	srl	r4,r2,r16
 4007ff4:	19405026 	beq	r3,r5,4008138 <__subdf3+0x574>
 4007ff8:	01401004 	movi	r5,64
 4007ffc:	28c7c83a 	sub	r3,r5,r3
 4008000:	10c4983a 	sll	r2,r2,r3
 4008004:	88a2b03a 	or	r17,r17,r2
 4008008:	8822c03a 	cmpne	r17,r17,zero
 400800c:	2462b03a 	or	r17,r4,r17
 4008010:	0007883a 	mov	r3,zero
 4008014:	0021883a 	mov	r16,zero
 4008018:	003f6d06 	br	4007dd0 <__alt_data_end+0xfc007dd0>
 400801c:	11fff804 	addi	r7,r2,-32
 4008020:	01000804 	movi	r4,32
 4008024:	29ced83a 	srl	r7,r5,r7
 4008028:	11004526 	beq	r2,r4,4008140 <__subdf3+0x57c>
 400802c:	01001004 	movi	r4,64
 4008030:	2089c83a 	sub	r4,r4,r2
 4008034:	2904983a 	sll	r2,r5,r4
 4008038:	118cb03a 	or	r6,r2,r6
 400803c:	300cc03a 	cmpne	r6,r6,zero
 4008040:	398cb03a 	or	r6,r7,r6
 4008044:	0005883a 	mov	r2,zero
 4008048:	003f3706 	br	4007d28 <__alt_data_end+0xfc007d28>
 400804c:	80002a26 	beq	r16,zero,40080f8 <__subdf3+0x534>
 4008050:	0101ffc4 	movi	r4,2047
 4008054:	49006626 	beq	r9,r4,40081f0 <__subdf3+0x62c>
 4008058:	0085c83a 	sub	r2,zero,r2
 400805c:	18c02034 	orhi	r3,r3,128
 4008060:	01000e04 	movi	r4,56
 4008064:	20807e16 	blt	r4,r2,4008260 <__subdf3+0x69c>
 4008068:	010007c4 	movi	r4,31
 400806c:	2080e716 	blt	r4,r2,400840c <__subdf3+0x848>
 4008070:	01000804 	movi	r4,32
 4008074:	2089c83a 	sub	r4,r4,r2
 4008078:	1914983a 	sll	r10,r3,r4
 400807c:	8890d83a 	srl	r8,r17,r2
 4008080:	8908983a 	sll	r4,r17,r4
 4008084:	1884d83a 	srl	r2,r3,r2
 4008088:	5222b03a 	or	r17,r10,r8
 400808c:	2006c03a 	cmpne	r3,r4,zero
 4008090:	88e2b03a 	or	r17,r17,r3
 4008094:	3463c83a 	sub	r17,r6,r17
 4008098:	2885c83a 	sub	r2,r5,r2
 400809c:	344d803a 	cmpltu	r6,r6,r17
 40080a0:	1187c83a 	sub	r3,r2,r6
 40080a4:	4821883a 	mov	r16,r9
 40080a8:	3825883a 	mov	r18,r7
 40080ac:	003f2306 	br	4007d3c <__alt_data_end+0xfc007d3c>
 40080b0:	24d0b03a 	or	r8,r4,r19
 40080b4:	40001b1e 	bne	r8,zero,4008124 <__subdf3+0x560>
 40080b8:	0005883a 	mov	r2,zero
 40080bc:	0009883a 	mov	r4,zero
 40080c0:	0021883a 	mov	r16,zero
 40080c4:	003f4906 	br	4007dec <__alt_data_end+0xfc007dec>
 40080c8:	010007c4 	movi	r4,31
 40080cc:	20803a16 	blt	r4,r2,40081b8 <__subdf3+0x5f4>
 40080d0:	01000804 	movi	r4,32
 40080d4:	2089c83a 	sub	r4,r4,r2
 40080d8:	2912983a 	sll	r9,r5,r4
 40080dc:	3090d83a 	srl	r8,r6,r2
 40080e0:	3108983a 	sll	r4,r6,r4
 40080e4:	2884d83a 	srl	r2,r5,r2
 40080e8:	4a12b03a 	or	r9,r9,r8
 40080ec:	2008c03a 	cmpne	r4,r4,zero
 40080f0:	4912b03a 	or	r9,r9,r4
 40080f4:	003f4e06 	br	4007e30 <__alt_data_end+0xfc007e30>
 40080f8:	1c48b03a 	or	r4,r3,r17
 40080fc:	20003c26 	beq	r4,zero,40081f0 <__subdf3+0x62c>
 4008100:	0084303a 	nor	r2,zero,r2
 4008104:	1000381e 	bne	r2,zero,40081e8 <__subdf3+0x624>
 4008108:	3463c83a 	sub	r17,r6,r17
 400810c:	28c5c83a 	sub	r2,r5,r3
 4008110:	344d803a 	cmpltu	r6,r6,r17
 4008114:	1187c83a 	sub	r3,r2,r6
 4008118:	4821883a 	mov	r16,r9
 400811c:	3825883a 	mov	r18,r7
 4008120:	003f0606 	br	4007d3c <__alt_data_end+0xfc007d3c>
 4008124:	2023883a 	mov	r17,r4
 4008128:	003f0906 	br	4007d50 <__alt_data_end+0xfc007d50>
 400812c:	0101ffc4 	movi	r4,2047
 4008130:	813f3a1e 	bne	r16,r4,4007e1c <__alt_data_end+0xfc007e1c>
 4008134:	003ec406 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008138:	0005883a 	mov	r2,zero
 400813c:	003fb106 	br	4008004 <__alt_data_end+0xfc008004>
 4008140:	0005883a 	mov	r2,zero
 4008144:	003fbc06 	br	4008038 <__alt_data_end+0xfc008038>
 4008148:	1c44b03a 	or	r2,r3,r17
 400814c:	80008e1e 	bne	r16,zero,4008388 <__subdf3+0x7c4>
 4008150:	1000c826 	beq	r2,zero,4008474 <__subdf3+0x8b0>
 4008154:	2984b03a 	or	r2,r5,r6
 4008158:	103ebb26 	beq	r2,zero,4007c48 <__alt_data_end+0xfc007c48>
 400815c:	8989883a 	add	r4,r17,r6
 4008160:	1945883a 	add	r2,r3,r5
 4008164:	2447803a 	cmpltu	r3,r4,r17
 4008168:	1887883a 	add	r3,r3,r2
 400816c:	1880202c 	andhi	r2,r3,128
 4008170:	2023883a 	mov	r17,r4
 4008174:	103f1626 	beq	r2,zero,4007dd0 <__alt_data_end+0xfc007dd0>
 4008178:	00bfe034 	movhi	r2,65408
 400817c:	10bfffc4 	addi	r2,r2,-1
 4008180:	5021883a 	mov	r16,r10
 4008184:	1886703a 	and	r3,r3,r2
 4008188:	003eaf06 	br	4007c48 <__alt_data_end+0xfc007c48>
 400818c:	3825883a 	mov	r18,r7
 4008190:	003f0f06 	br	4007dd0 <__alt_data_end+0xfc007dd0>
 4008194:	1c44b03a 	or	r2,r3,r17
 4008198:	8000251e 	bne	r16,zero,4008230 <__subdf3+0x66c>
 400819c:	1000661e 	bne	r2,zero,4008338 <__subdf3+0x774>
 40081a0:	2990b03a 	or	r8,r5,r6
 40081a4:	40009626 	beq	r8,zero,4008400 <__subdf3+0x83c>
 40081a8:	2807883a 	mov	r3,r5
 40081ac:	3023883a 	mov	r17,r6
 40081b0:	3825883a 	mov	r18,r7
 40081b4:	003ea406 	br	4007c48 <__alt_data_end+0xfc007c48>
 40081b8:	127ff804 	addi	r9,r2,-32
 40081bc:	01000804 	movi	r4,32
 40081c0:	2a52d83a 	srl	r9,r5,r9
 40081c4:	11008c26 	beq	r2,r4,40083f8 <__subdf3+0x834>
 40081c8:	01001004 	movi	r4,64
 40081cc:	2085c83a 	sub	r2,r4,r2
 40081d0:	2884983a 	sll	r2,r5,r2
 40081d4:	118cb03a 	or	r6,r2,r6
 40081d8:	300cc03a 	cmpne	r6,r6,zero
 40081dc:	4992b03a 	or	r9,r9,r6
 40081e0:	0005883a 	mov	r2,zero
 40081e4:	003f1206 	br	4007e30 <__alt_data_end+0xfc007e30>
 40081e8:	0101ffc4 	movi	r4,2047
 40081ec:	493f9c1e 	bne	r9,r4,4008060 <__alt_data_end+0xfc008060>
 40081f0:	2807883a 	mov	r3,r5
 40081f4:	3023883a 	mov	r17,r6
 40081f8:	4821883a 	mov	r16,r9
 40081fc:	3825883a 	mov	r18,r7
 4008200:	003e9106 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008204:	80001f1e 	bne	r16,zero,4008284 <__subdf3+0x6c0>
 4008208:	1c48b03a 	or	r4,r3,r17
 400820c:	20005a26 	beq	r4,zero,4008378 <__subdf3+0x7b4>
 4008210:	0084303a 	nor	r2,zero,r2
 4008214:	1000561e 	bne	r2,zero,4008370 <__subdf3+0x7ac>
 4008218:	89a3883a 	add	r17,r17,r6
 400821c:	1945883a 	add	r2,r3,r5
 4008220:	898d803a 	cmpltu	r6,r17,r6
 4008224:	3087883a 	add	r3,r6,r2
 4008228:	4821883a 	mov	r16,r9
 400822c:	003f0506 	br	4007e44 <__alt_data_end+0xfc007e44>
 4008230:	10002b1e 	bne	r2,zero,40082e0 <__subdf3+0x71c>
 4008234:	2984b03a 	or	r2,r5,r6
 4008238:	10008026 	beq	r2,zero,400843c <__subdf3+0x878>
 400823c:	2807883a 	mov	r3,r5
 4008240:	3023883a 	mov	r17,r6
 4008244:	3825883a 	mov	r18,r7
 4008248:	0401ffc4 	movi	r16,2047
 400824c:	003e7e06 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008250:	3809883a 	mov	r4,r7
 4008254:	0011883a 	mov	r8,zero
 4008258:	0005883a 	mov	r2,zero
 400825c:	003ee306 	br	4007dec <__alt_data_end+0xfc007dec>
 4008260:	1c62b03a 	or	r17,r3,r17
 4008264:	8822c03a 	cmpne	r17,r17,zero
 4008268:	0005883a 	mov	r2,zero
 400826c:	003f8906 	br	4008094 <__alt_data_end+0xfc008094>
 4008270:	3809883a 	mov	r4,r7
 4008274:	4821883a 	mov	r16,r9
 4008278:	0011883a 	mov	r8,zero
 400827c:	0005883a 	mov	r2,zero
 4008280:	003eda06 	br	4007dec <__alt_data_end+0xfc007dec>
 4008284:	0101ffc4 	movi	r4,2047
 4008288:	49003b26 	beq	r9,r4,4008378 <__subdf3+0x7b4>
 400828c:	0085c83a 	sub	r2,zero,r2
 4008290:	18c02034 	orhi	r3,r3,128
 4008294:	01000e04 	movi	r4,56
 4008298:	20806e16 	blt	r4,r2,4008454 <__subdf3+0x890>
 400829c:	010007c4 	movi	r4,31
 40082a0:	20807716 	blt	r4,r2,4008480 <__subdf3+0x8bc>
 40082a4:	01000804 	movi	r4,32
 40082a8:	2089c83a 	sub	r4,r4,r2
 40082ac:	1914983a 	sll	r10,r3,r4
 40082b0:	8890d83a 	srl	r8,r17,r2
 40082b4:	8908983a 	sll	r4,r17,r4
 40082b8:	1884d83a 	srl	r2,r3,r2
 40082bc:	5222b03a 	or	r17,r10,r8
 40082c0:	2006c03a 	cmpne	r3,r4,zero
 40082c4:	88e2b03a 	or	r17,r17,r3
 40082c8:	89a3883a 	add	r17,r17,r6
 40082cc:	1145883a 	add	r2,r2,r5
 40082d0:	898d803a 	cmpltu	r6,r17,r6
 40082d4:	3087883a 	add	r3,r6,r2
 40082d8:	4821883a 	mov	r16,r9
 40082dc:	003ed906 	br	4007e44 <__alt_data_end+0xfc007e44>
 40082e0:	2984b03a 	or	r2,r5,r6
 40082e4:	10004226 	beq	r2,zero,40083f0 <__subdf3+0x82c>
 40082e8:	1808d0fa 	srli	r4,r3,3
 40082ec:	8822d0fa 	srli	r17,r17,3
 40082f0:	1806977a 	slli	r3,r3,29
 40082f4:	2080022c 	andhi	r2,r4,8
 40082f8:	1c62b03a 	or	r17,r3,r17
 40082fc:	10000826 	beq	r2,zero,4008320 <__subdf3+0x75c>
 4008300:	2812d0fa 	srli	r9,r5,3
 4008304:	4880022c 	andhi	r2,r9,8
 4008308:	1000051e 	bne	r2,zero,4008320 <__subdf3+0x75c>
 400830c:	300cd0fa 	srli	r6,r6,3
 4008310:	2804977a 	slli	r2,r5,29
 4008314:	4809883a 	mov	r4,r9
 4008318:	3825883a 	mov	r18,r7
 400831c:	11a2b03a 	or	r17,r2,r6
 4008320:	8806d77a 	srli	r3,r17,29
 4008324:	200890fa 	slli	r4,r4,3
 4008328:	882290fa 	slli	r17,r17,3
 400832c:	0401ffc4 	movi	r16,2047
 4008330:	1906b03a 	or	r3,r3,r4
 4008334:	003e4406 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008338:	2984b03a 	or	r2,r5,r6
 400833c:	103e4226 	beq	r2,zero,4007c48 <__alt_data_end+0xfc007c48>
 4008340:	8989c83a 	sub	r4,r17,r6
 4008344:	8911803a 	cmpltu	r8,r17,r4
 4008348:	1945c83a 	sub	r2,r3,r5
 400834c:	1205c83a 	sub	r2,r2,r8
 4008350:	1200202c 	andhi	r8,r2,128
 4008354:	403e9a26 	beq	r8,zero,4007dc0 <__alt_data_end+0xfc007dc0>
 4008358:	3463c83a 	sub	r17,r6,r17
 400835c:	28c5c83a 	sub	r2,r5,r3
 4008360:	344d803a 	cmpltu	r6,r6,r17
 4008364:	1187c83a 	sub	r3,r2,r6
 4008368:	3825883a 	mov	r18,r7
 400836c:	003e3606 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008370:	0101ffc4 	movi	r4,2047
 4008374:	493fc71e 	bne	r9,r4,4008294 <__alt_data_end+0xfc008294>
 4008378:	2807883a 	mov	r3,r5
 400837c:	3023883a 	mov	r17,r6
 4008380:	4821883a 	mov	r16,r9
 4008384:	003e3006 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008388:	10003626 	beq	r2,zero,4008464 <__subdf3+0x8a0>
 400838c:	2984b03a 	or	r2,r5,r6
 4008390:	10001726 	beq	r2,zero,40083f0 <__subdf3+0x82c>
 4008394:	1808d0fa 	srli	r4,r3,3
 4008398:	8822d0fa 	srli	r17,r17,3
 400839c:	1806977a 	slli	r3,r3,29
 40083a0:	2080022c 	andhi	r2,r4,8
 40083a4:	1c62b03a 	or	r17,r3,r17
 40083a8:	10000726 	beq	r2,zero,40083c8 <__subdf3+0x804>
 40083ac:	2812d0fa 	srli	r9,r5,3
 40083b0:	4880022c 	andhi	r2,r9,8
 40083b4:	1000041e 	bne	r2,zero,40083c8 <__subdf3+0x804>
 40083b8:	300cd0fa 	srli	r6,r6,3
 40083bc:	2804977a 	slli	r2,r5,29
 40083c0:	4809883a 	mov	r4,r9
 40083c4:	11a2b03a 	or	r17,r2,r6
 40083c8:	8806d77a 	srli	r3,r17,29
 40083cc:	200890fa 	slli	r4,r4,3
 40083d0:	882290fa 	slli	r17,r17,3
 40083d4:	3825883a 	mov	r18,r7
 40083d8:	1906b03a 	or	r3,r3,r4
 40083dc:	0401ffc4 	movi	r16,2047
 40083e0:	003e1906 	br	4007c48 <__alt_data_end+0xfc007c48>
 40083e4:	000b883a 	mov	r5,zero
 40083e8:	0005883a 	mov	r2,zero
 40083ec:	003e2e06 	br	4007ca8 <__alt_data_end+0xfc007ca8>
 40083f0:	0401ffc4 	movi	r16,2047
 40083f4:	003e1406 	br	4007c48 <__alt_data_end+0xfc007c48>
 40083f8:	0005883a 	mov	r2,zero
 40083fc:	003f7506 	br	40081d4 <__alt_data_end+0xfc0081d4>
 4008400:	0005883a 	mov	r2,zero
 4008404:	0009883a 	mov	r4,zero
 4008408:	003e7806 	br	4007dec <__alt_data_end+0xfc007dec>
 400840c:	123ff804 	addi	r8,r2,-32
 4008410:	01000804 	movi	r4,32
 4008414:	1a10d83a 	srl	r8,r3,r8
 4008418:	11002526 	beq	r2,r4,40084b0 <__subdf3+0x8ec>
 400841c:	01001004 	movi	r4,64
 4008420:	2085c83a 	sub	r2,r4,r2
 4008424:	1884983a 	sll	r2,r3,r2
 4008428:	1444b03a 	or	r2,r2,r17
 400842c:	1004c03a 	cmpne	r2,r2,zero
 4008430:	40a2b03a 	or	r17,r8,r2
 4008434:	0005883a 	mov	r2,zero
 4008438:	003f1606 	br	4008094 <__alt_data_end+0xfc008094>
 400843c:	02000434 	movhi	r8,16
 4008440:	0009883a 	mov	r4,zero
 4008444:	423fffc4 	addi	r8,r8,-1
 4008448:	00bfffc4 	movi	r2,-1
 400844c:	0401ffc4 	movi	r16,2047
 4008450:	003e6606 	br	4007dec <__alt_data_end+0xfc007dec>
 4008454:	1c62b03a 	or	r17,r3,r17
 4008458:	8822c03a 	cmpne	r17,r17,zero
 400845c:	0005883a 	mov	r2,zero
 4008460:	003f9906 	br	40082c8 <__alt_data_end+0xfc0082c8>
 4008464:	2807883a 	mov	r3,r5
 4008468:	3023883a 	mov	r17,r6
 400846c:	0401ffc4 	movi	r16,2047
 4008470:	003df506 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008474:	2807883a 	mov	r3,r5
 4008478:	3023883a 	mov	r17,r6
 400847c:	003df206 	br	4007c48 <__alt_data_end+0xfc007c48>
 4008480:	123ff804 	addi	r8,r2,-32
 4008484:	01000804 	movi	r4,32
 4008488:	1a10d83a 	srl	r8,r3,r8
 400848c:	11000a26 	beq	r2,r4,40084b8 <__subdf3+0x8f4>
 4008490:	01001004 	movi	r4,64
 4008494:	2085c83a 	sub	r2,r4,r2
 4008498:	1884983a 	sll	r2,r3,r2
 400849c:	1444b03a 	or	r2,r2,r17
 40084a0:	1004c03a 	cmpne	r2,r2,zero
 40084a4:	40a2b03a 	or	r17,r8,r2
 40084a8:	0005883a 	mov	r2,zero
 40084ac:	003f8606 	br	40082c8 <__alt_data_end+0xfc0082c8>
 40084b0:	0005883a 	mov	r2,zero
 40084b4:	003fdc06 	br	4008428 <__alt_data_end+0xfc008428>
 40084b8:	0005883a 	mov	r2,zero
 40084bc:	003ff706 	br	400849c <__alt_data_end+0xfc00849c>

040084c0 <__fixdfsi>:
 40084c0:	280cd53a 	srli	r6,r5,20
 40084c4:	00c00434 	movhi	r3,16
 40084c8:	18ffffc4 	addi	r3,r3,-1
 40084cc:	3181ffcc 	andi	r6,r6,2047
 40084d0:	01c0ff84 	movi	r7,1022
 40084d4:	28c6703a 	and	r3,r5,r3
 40084d8:	280ad7fa 	srli	r5,r5,31
 40084dc:	3980120e 	bge	r7,r6,4008528 <__fixdfsi+0x68>
 40084e0:	00810744 	movi	r2,1053
 40084e4:	11800c16 	blt	r2,r6,4008518 <__fixdfsi+0x58>
 40084e8:	00810cc4 	movi	r2,1075
 40084ec:	1185c83a 	sub	r2,r2,r6
 40084f0:	01c007c4 	movi	r7,31
 40084f4:	18c00434 	orhi	r3,r3,16
 40084f8:	38800d16 	blt	r7,r2,4008530 <__fixdfsi+0x70>
 40084fc:	31befb44 	addi	r6,r6,-1043
 4008500:	2084d83a 	srl	r2,r4,r2
 4008504:	1986983a 	sll	r3,r3,r6
 4008508:	1884b03a 	or	r2,r3,r2
 400850c:	28000726 	beq	r5,zero,400852c <__fixdfsi+0x6c>
 4008510:	0085c83a 	sub	r2,zero,r2
 4008514:	f800283a 	ret
 4008518:	00a00034 	movhi	r2,32768
 400851c:	10bfffc4 	addi	r2,r2,-1
 4008520:	2885883a 	add	r2,r5,r2
 4008524:	f800283a 	ret
 4008528:	0005883a 	mov	r2,zero
 400852c:	f800283a 	ret
 4008530:	008104c4 	movi	r2,1043
 4008534:	1185c83a 	sub	r2,r2,r6
 4008538:	1884d83a 	srl	r2,r3,r2
 400853c:	003ff306 	br	400850c <__alt_data_end+0xfc00850c>

04008540 <__floatsidf>:
 4008540:	defffd04 	addi	sp,sp,-12
 4008544:	dfc00215 	stw	ra,8(sp)
 4008548:	dc400115 	stw	r17,4(sp)
 400854c:	dc000015 	stw	r16,0(sp)
 4008550:	20002b26 	beq	r4,zero,4008600 <__floatsidf+0xc0>
 4008554:	2023883a 	mov	r17,r4
 4008558:	2020d7fa 	srli	r16,r4,31
 400855c:	20002d16 	blt	r4,zero,4008614 <__floatsidf+0xd4>
 4008560:	8809883a 	mov	r4,r17
 4008564:	400897c0 	call	400897c <__clzsi2>
 4008568:	01410784 	movi	r5,1054
 400856c:	288bc83a 	sub	r5,r5,r2
 4008570:	01010cc4 	movi	r4,1075
 4008574:	2149c83a 	sub	r4,r4,r5
 4008578:	00c007c4 	movi	r3,31
 400857c:	1900160e 	bge	r3,r4,40085d8 <__floatsidf+0x98>
 4008580:	00c104c4 	movi	r3,1043
 4008584:	1947c83a 	sub	r3,r3,r5
 4008588:	88c6983a 	sll	r3,r17,r3
 400858c:	00800434 	movhi	r2,16
 4008590:	10bfffc4 	addi	r2,r2,-1
 4008594:	1886703a 	and	r3,r3,r2
 4008598:	2941ffcc 	andi	r5,r5,2047
 400859c:	800d883a 	mov	r6,r16
 40085a0:	0005883a 	mov	r2,zero
 40085a4:	280a953a 	slli	r5,r5,20
 40085a8:	31803fcc 	andi	r6,r6,255
 40085ac:	01000434 	movhi	r4,16
 40085b0:	300c97fa 	slli	r6,r6,31
 40085b4:	213fffc4 	addi	r4,r4,-1
 40085b8:	1906703a 	and	r3,r3,r4
 40085bc:	1946b03a 	or	r3,r3,r5
 40085c0:	1986b03a 	or	r3,r3,r6
 40085c4:	dfc00217 	ldw	ra,8(sp)
 40085c8:	dc400117 	ldw	r17,4(sp)
 40085cc:	dc000017 	ldw	r16,0(sp)
 40085d0:	dec00304 	addi	sp,sp,12
 40085d4:	f800283a 	ret
 40085d8:	00c002c4 	movi	r3,11
 40085dc:	1887c83a 	sub	r3,r3,r2
 40085e0:	88c6d83a 	srl	r3,r17,r3
 40085e4:	8904983a 	sll	r2,r17,r4
 40085e8:	01000434 	movhi	r4,16
 40085ec:	213fffc4 	addi	r4,r4,-1
 40085f0:	2941ffcc 	andi	r5,r5,2047
 40085f4:	1906703a 	and	r3,r3,r4
 40085f8:	800d883a 	mov	r6,r16
 40085fc:	003fe906 	br	40085a4 <__alt_data_end+0xfc0085a4>
 4008600:	000d883a 	mov	r6,zero
 4008604:	000b883a 	mov	r5,zero
 4008608:	0007883a 	mov	r3,zero
 400860c:	0005883a 	mov	r2,zero
 4008610:	003fe406 	br	40085a4 <__alt_data_end+0xfc0085a4>
 4008614:	0123c83a 	sub	r17,zero,r4
 4008618:	003fd106 	br	4008560 <__alt_data_end+0xfc008560>

0400861c <__floatunsidf>:
 400861c:	defffe04 	addi	sp,sp,-8
 4008620:	dc000015 	stw	r16,0(sp)
 4008624:	dfc00115 	stw	ra,4(sp)
 4008628:	2021883a 	mov	r16,r4
 400862c:	20002226 	beq	r4,zero,40086b8 <__floatunsidf+0x9c>
 4008630:	400897c0 	call	400897c <__clzsi2>
 4008634:	01010784 	movi	r4,1054
 4008638:	2089c83a 	sub	r4,r4,r2
 400863c:	01810cc4 	movi	r6,1075
 4008640:	310dc83a 	sub	r6,r6,r4
 4008644:	00c007c4 	movi	r3,31
 4008648:	1980120e 	bge	r3,r6,4008694 <__floatunsidf+0x78>
 400864c:	00c104c4 	movi	r3,1043
 4008650:	1907c83a 	sub	r3,r3,r4
 4008654:	80ca983a 	sll	r5,r16,r3
 4008658:	00800434 	movhi	r2,16
 400865c:	10bfffc4 	addi	r2,r2,-1
 4008660:	2101ffcc 	andi	r4,r4,2047
 4008664:	0021883a 	mov	r16,zero
 4008668:	288a703a 	and	r5,r5,r2
 400866c:	2008953a 	slli	r4,r4,20
 4008670:	00c00434 	movhi	r3,16
 4008674:	18ffffc4 	addi	r3,r3,-1
 4008678:	28c6703a 	and	r3,r5,r3
 400867c:	8005883a 	mov	r2,r16
 4008680:	1906b03a 	or	r3,r3,r4
 4008684:	dfc00117 	ldw	ra,4(sp)
 4008688:	dc000017 	ldw	r16,0(sp)
 400868c:	dec00204 	addi	sp,sp,8
 4008690:	f800283a 	ret
 4008694:	00c002c4 	movi	r3,11
 4008698:	188bc83a 	sub	r5,r3,r2
 400869c:	814ad83a 	srl	r5,r16,r5
 40086a0:	00c00434 	movhi	r3,16
 40086a4:	18ffffc4 	addi	r3,r3,-1
 40086a8:	81a0983a 	sll	r16,r16,r6
 40086ac:	2101ffcc 	andi	r4,r4,2047
 40086b0:	28ca703a 	and	r5,r5,r3
 40086b4:	003fed06 	br	400866c <__alt_data_end+0xfc00866c>
 40086b8:	0009883a 	mov	r4,zero
 40086bc:	000b883a 	mov	r5,zero
 40086c0:	003fea06 	br	400866c <__alt_data_end+0xfc00866c>

040086c4 <__extendsfdf2>:
 40086c4:	200ad5fa 	srli	r5,r4,23
 40086c8:	defffd04 	addi	sp,sp,-12
 40086cc:	dc400115 	stw	r17,4(sp)
 40086d0:	29403fcc 	andi	r5,r5,255
 40086d4:	29800044 	addi	r6,r5,1
 40086d8:	04402034 	movhi	r17,128
 40086dc:	dc000015 	stw	r16,0(sp)
 40086e0:	8c7fffc4 	addi	r17,r17,-1
 40086e4:	dfc00215 	stw	ra,8(sp)
 40086e8:	31803fcc 	andi	r6,r6,255
 40086ec:	00800044 	movi	r2,1
 40086f0:	8922703a 	and	r17,r17,r4
 40086f4:	2020d7fa 	srli	r16,r4,31
 40086f8:	1180110e 	bge	r2,r6,4008740 <__extendsfdf2+0x7c>
 40086fc:	880cd0fa 	srli	r6,r17,3
 4008700:	8822977a 	slli	r17,r17,29
 4008704:	2940e004 	addi	r5,r5,896
 4008708:	2941ffcc 	andi	r5,r5,2047
 400870c:	2804953a 	slli	r2,r5,20
 4008710:	01400434 	movhi	r5,16
 4008714:	800697fa 	slli	r3,r16,31
 4008718:	297fffc4 	addi	r5,r5,-1
 400871c:	314a703a 	and	r5,r6,r5
 4008720:	288ab03a 	or	r5,r5,r2
 4008724:	28c6b03a 	or	r3,r5,r3
 4008728:	8805883a 	mov	r2,r17
 400872c:	dfc00217 	ldw	ra,8(sp)
 4008730:	dc400117 	ldw	r17,4(sp)
 4008734:	dc000017 	ldw	r16,0(sp)
 4008738:	dec00304 	addi	sp,sp,12
 400873c:	f800283a 	ret
 4008740:	2800111e 	bne	r5,zero,4008788 <__extendsfdf2+0xc4>
 4008744:	88001c26 	beq	r17,zero,40087b8 <__extendsfdf2+0xf4>
 4008748:	8809883a 	mov	r4,r17
 400874c:	400897c0 	call	400897c <__clzsi2>
 4008750:	00c00284 	movi	r3,10
 4008754:	18801b16 	blt	r3,r2,40087c4 <__extendsfdf2+0x100>
 4008758:	018002c4 	movi	r6,11
 400875c:	308dc83a 	sub	r6,r6,r2
 4008760:	11000544 	addi	r4,r2,21
 4008764:	8986d83a 	srl	r3,r17,r6
 4008768:	8922983a 	sll	r17,r17,r4
 400876c:	0180e244 	movi	r6,905
 4008770:	01400434 	movhi	r5,16
 4008774:	3085c83a 	sub	r2,r6,r2
 4008778:	297fffc4 	addi	r5,r5,-1
 400877c:	194c703a 	and	r6,r3,r5
 4008780:	1141ffcc 	andi	r5,r2,2047
 4008784:	003fe006 	br	4008708 <__alt_data_end+0xfc008708>
 4008788:	88000826 	beq	r17,zero,40087ac <__extendsfdf2+0xe8>
 400878c:	880cd0fa 	srli	r6,r17,3
 4008790:	00800434 	movhi	r2,16
 4008794:	10bfffc4 	addi	r2,r2,-1
 4008798:	31800234 	orhi	r6,r6,8
 400879c:	8822977a 	slli	r17,r17,29
 40087a0:	308c703a 	and	r6,r6,r2
 40087a4:	0141ffc4 	movi	r5,2047
 40087a8:	003fd706 	br	4008708 <__alt_data_end+0xfc008708>
 40087ac:	0141ffc4 	movi	r5,2047
 40087b0:	000d883a 	mov	r6,zero
 40087b4:	003fd406 	br	4008708 <__alt_data_end+0xfc008708>
 40087b8:	000b883a 	mov	r5,zero
 40087bc:	000d883a 	mov	r6,zero
 40087c0:	003fd106 	br	4008708 <__alt_data_end+0xfc008708>
 40087c4:	11bffd44 	addi	r6,r2,-11
 40087c8:	8986983a 	sll	r3,r17,r6
 40087cc:	0023883a 	mov	r17,zero
 40087d0:	003fe606 	br	400876c <__alt_data_end+0xfc00876c>

040087d4 <__truncdfsf2>:
 40087d4:	2810d53a 	srli	r8,r5,20
 40087d8:	01c00434 	movhi	r7,16
 40087dc:	39ffffc4 	addi	r7,r7,-1
 40087e0:	29ce703a 	and	r7,r5,r7
 40087e4:	4201ffcc 	andi	r8,r8,2047
 40087e8:	380e90fa 	slli	r7,r7,3
 40087ec:	200cd77a 	srli	r6,r4,29
 40087f0:	42400044 	addi	r9,r8,1
 40087f4:	4a41ffcc 	andi	r9,r9,2047
 40087f8:	00c00044 	movi	r3,1
 40087fc:	280ad7fa 	srli	r5,r5,31
 4008800:	31ceb03a 	or	r7,r6,r7
 4008804:	200490fa 	slli	r2,r4,3
 4008808:	1a40230e 	bge	r3,r9,4008898 <__truncdfsf2+0xc4>
 400880c:	40ff2004 	addi	r3,r8,-896
 4008810:	01803f84 	movi	r6,254
 4008814:	30c01516 	blt	r6,r3,400886c <__truncdfsf2+0x98>
 4008818:	00c0380e 	bge	zero,r3,40088fc <__truncdfsf2+0x128>
 400881c:	200c91ba 	slli	r6,r4,6
 4008820:	380e90fa 	slli	r7,r7,3
 4008824:	1004d77a 	srli	r2,r2,29
 4008828:	300cc03a 	cmpne	r6,r6,zero
 400882c:	31ccb03a 	or	r6,r6,r7
 4008830:	308cb03a 	or	r6,r6,r2
 4008834:	308001cc 	andi	r2,r6,7
 4008838:	10000426 	beq	r2,zero,400884c <__truncdfsf2+0x78>
 400883c:	308003cc 	andi	r2,r6,15
 4008840:	01000104 	movi	r4,4
 4008844:	11000126 	beq	r2,r4,400884c <__truncdfsf2+0x78>
 4008848:	31800104 	addi	r6,r6,4
 400884c:	3081002c 	andhi	r2,r6,1024
 4008850:	10001626 	beq	r2,zero,40088ac <__truncdfsf2+0xd8>
 4008854:	18c00044 	addi	r3,r3,1
 4008858:	00803fc4 	movi	r2,255
 400885c:	18800326 	beq	r3,r2,400886c <__truncdfsf2+0x98>
 4008860:	300c91ba 	slli	r6,r6,6
 4008864:	300cd27a 	srli	r6,r6,9
 4008868:	00000206 	br	4008874 <__truncdfsf2+0xa0>
 400886c:	00ffffc4 	movi	r3,-1
 4008870:	000d883a 	mov	r6,zero
 4008874:	18c03fcc 	andi	r3,r3,255
 4008878:	180895fa 	slli	r4,r3,23
 400887c:	00c02034 	movhi	r3,128
 4008880:	280a97fa 	slli	r5,r5,31
 4008884:	18ffffc4 	addi	r3,r3,-1
 4008888:	30c6703a 	and	r3,r6,r3
 400888c:	1906b03a 	or	r3,r3,r4
 4008890:	1944b03a 	or	r2,r3,r5
 4008894:	f800283a 	ret
 4008898:	40000b1e 	bne	r8,zero,40088c8 <__truncdfsf2+0xf4>
 400889c:	388cb03a 	or	r6,r7,r2
 40088a0:	0007883a 	mov	r3,zero
 40088a4:	30000426 	beq	r6,zero,40088b8 <__truncdfsf2+0xe4>
 40088a8:	01800144 	movi	r6,5
 40088ac:	00803fc4 	movi	r2,255
 40088b0:	300cd0fa 	srli	r6,r6,3
 40088b4:	18800a26 	beq	r3,r2,40088e0 <__truncdfsf2+0x10c>
 40088b8:	00802034 	movhi	r2,128
 40088bc:	10bfffc4 	addi	r2,r2,-1
 40088c0:	308c703a 	and	r6,r6,r2
 40088c4:	003feb06 	br	4008874 <__alt_data_end+0xfc008874>
 40088c8:	3888b03a 	or	r4,r7,r2
 40088cc:	203fe726 	beq	r4,zero,400886c <__alt_data_end+0xfc00886c>
 40088d0:	380c90fa 	slli	r6,r7,3
 40088d4:	00c03fc4 	movi	r3,255
 40088d8:	31808034 	orhi	r6,r6,512
 40088dc:	003fd506 	br	4008834 <__alt_data_end+0xfc008834>
 40088e0:	303fe226 	beq	r6,zero,400886c <__alt_data_end+0xfc00886c>
 40088e4:	00802034 	movhi	r2,128
 40088e8:	31801034 	orhi	r6,r6,64
 40088ec:	10bfffc4 	addi	r2,r2,-1
 40088f0:	00ffffc4 	movi	r3,-1
 40088f4:	308c703a 	and	r6,r6,r2
 40088f8:	003fde06 	br	4008874 <__alt_data_end+0xfc008874>
 40088fc:	013ffa44 	movi	r4,-23
 4008900:	19000e16 	blt	r3,r4,400893c <__truncdfsf2+0x168>
 4008904:	01000784 	movi	r4,30
 4008908:	20c9c83a 	sub	r4,r4,r3
 400890c:	018007c4 	movi	r6,31
 4008910:	39c02034 	orhi	r7,r7,128
 4008914:	31000b16 	blt	r6,r4,4008944 <__truncdfsf2+0x170>
 4008918:	423f2084 	addi	r8,r8,-894
 400891c:	120c983a 	sll	r6,r2,r8
 4008920:	3a0e983a 	sll	r7,r7,r8
 4008924:	1104d83a 	srl	r2,r2,r4
 4008928:	300cc03a 	cmpne	r6,r6,zero
 400892c:	31ceb03a 	or	r7,r6,r7
 4008930:	388cb03a 	or	r6,r7,r2
 4008934:	0007883a 	mov	r3,zero
 4008938:	003fbe06 	br	4008834 <__alt_data_end+0xfc008834>
 400893c:	0007883a 	mov	r3,zero
 4008940:	003fd906 	br	40088a8 <__alt_data_end+0xfc0088a8>
 4008944:	01bfff84 	movi	r6,-2
 4008948:	30cdc83a 	sub	r6,r6,r3
 400894c:	00c00804 	movi	r3,32
 4008950:	398cd83a 	srl	r6,r7,r6
 4008954:	20c00726 	beq	r4,r3,4008974 <__truncdfsf2+0x1a0>
 4008958:	423f2884 	addi	r8,r8,-862
 400895c:	3a0e983a 	sll	r7,r7,r8
 4008960:	3884b03a 	or	r2,r7,r2
 4008964:	1004c03a 	cmpne	r2,r2,zero
 4008968:	118cb03a 	or	r6,r2,r6
 400896c:	0007883a 	mov	r3,zero
 4008970:	003fb006 	br	4008834 <__alt_data_end+0xfc008834>
 4008974:	000f883a 	mov	r7,zero
 4008978:	003ff906 	br	4008960 <__alt_data_end+0xfc008960>

0400897c <__clzsi2>:
 400897c:	00bfffd4 	movui	r2,65535
 4008980:	11000536 	bltu	r2,r4,4008998 <__clzsi2+0x1c>
 4008984:	00803fc4 	movi	r2,255
 4008988:	11000f36 	bltu	r2,r4,40089c8 <__clzsi2+0x4c>
 400898c:	00800804 	movi	r2,32
 4008990:	0007883a 	mov	r3,zero
 4008994:	00000506 	br	40089ac <__clzsi2+0x30>
 4008998:	00804034 	movhi	r2,256
 400899c:	10bfffc4 	addi	r2,r2,-1
 40089a0:	11000c2e 	bgeu	r2,r4,40089d4 <__clzsi2+0x58>
 40089a4:	00800204 	movi	r2,8
 40089a8:	00c00604 	movi	r3,24
 40089ac:	20c8d83a 	srl	r4,r4,r3
 40089b0:	00c10074 	movhi	r3,1025
 40089b4:	18c78744 	addi	r3,r3,7709
 40089b8:	1909883a 	add	r4,r3,r4
 40089bc:	20c00003 	ldbu	r3,0(r4)
 40089c0:	10c5c83a 	sub	r2,r2,r3
 40089c4:	f800283a 	ret
 40089c8:	00800604 	movi	r2,24
 40089cc:	00c00204 	movi	r3,8
 40089d0:	003ff606 	br	40089ac <__alt_data_end+0xfc0089ac>
 40089d4:	00800404 	movi	r2,16
 40089d8:	1007883a 	mov	r3,r2
 40089dc:	003ff306 	br	40089ac <__alt_data_end+0xfc0089ac>

040089e0 <__assert_func>:
 40089e0:	00810074 	movhi	r2,1025
 40089e4:	108f3304 	addi	r2,r2,15564
 40089e8:	10800017 	ldw	r2,0(r2)
 40089ec:	defffc04 	addi	sp,sp,-16
 40089f0:	dfc00315 	stw	ra,12(sp)
 40089f4:	2015883a 	mov	r10,r4
 40089f8:	2811883a 	mov	r8,r5
 40089fc:	3813883a 	mov	r9,r7
 4008a00:	11000317 	ldw	r4,12(r2)
 4008a04:	30000c26 	beq	r6,zero,4008a38 <__assert_func+0x58>
 4008a08:	00c10074 	movhi	r3,1025
 4008a0c:	18c7c804 	addi	r3,r3,7968
 4008a10:	3005883a 	mov	r2,r6
 4008a14:	01410074 	movhi	r5,1025
 4008a18:	2947cc04 	addi	r5,r5,7984
 4008a1c:	500f883a 	mov	r7,r10
 4008a20:	480d883a 	mov	r6,r9
 4008a24:	d8c00115 	stw	r3,4(sp)
 4008a28:	da000015 	stw	r8,0(sp)
 4008a2c:	d8800215 	stw	r2,8(sp)
 4008a30:	4008a7c0 	call	4008a7c <fiprintf>
 4008a34:	4008d400 	call	4008d40 <abort>
 4008a38:	00c10074 	movhi	r3,1025
 4008a3c:	18c7cb04 	addi	r3,r3,7980
 4008a40:	1805883a 	mov	r2,r3
 4008a44:	003ff306 	br	4008a14 <__alt_data_end+0xfc008a14>

04008a48 <__assert>:
 4008a48:	deffff04 	addi	sp,sp,-4
 4008a4c:	300f883a 	mov	r7,r6
 4008a50:	000d883a 	mov	r6,zero
 4008a54:	dfc00015 	stw	ra,0(sp)
 4008a58:	40089e00 	call	40089e0 <__assert_func>

04008a5c <_fiprintf_r>:
 4008a5c:	defffe04 	addi	sp,sp,-8
 4008a60:	dfc00015 	stw	ra,0(sp)
 4008a64:	d9c00115 	stw	r7,4(sp)
 4008a68:	d9c00104 	addi	r7,sp,4
 4008a6c:	4008d280 	call	4008d28 <_vfiprintf_r>
 4008a70:	dfc00017 	ldw	ra,0(sp)
 4008a74:	dec00204 	addi	sp,sp,8
 4008a78:	f800283a 	ret

04008a7c <fiprintf>:
 4008a7c:	defffd04 	addi	sp,sp,-12
 4008a80:	2005883a 	mov	r2,r4
 4008a84:	dfc00015 	stw	ra,0(sp)
 4008a88:	d9800115 	stw	r6,4(sp)
 4008a8c:	d9c00215 	stw	r7,8(sp)
 4008a90:	00c10074 	movhi	r3,1025
 4008a94:	18cf3304 	addi	r3,r3,15564
 4008a98:	19000017 	ldw	r4,0(r3)
 4008a9c:	280d883a 	mov	r6,r5
 4008aa0:	d9c00104 	addi	r7,sp,4
 4008aa4:	100b883a 	mov	r5,r2
 4008aa8:	4008d280 	call	4008d28 <_vfiprintf_r>
 4008aac:	dfc00017 	ldw	ra,0(sp)
 4008ab0:	dec00304 	addi	sp,sp,12
 4008ab4:	f800283a 	ret

04008ab8 <memcpy>:
 4008ab8:	defffd04 	addi	sp,sp,-12
 4008abc:	dfc00215 	stw	ra,8(sp)
 4008ac0:	dc400115 	stw	r17,4(sp)
 4008ac4:	dc000015 	stw	r16,0(sp)
 4008ac8:	00c003c4 	movi	r3,15
 4008acc:	2005883a 	mov	r2,r4
 4008ad0:	1980452e 	bgeu	r3,r6,4008be8 <memcpy+0x130>
 4008ad4:	2906b03a 	or	r3,r5,r4
 4008ad8:	18c000cc 	andi	r3,r3,3
 4008adc:	1800441e 	bne	r3,zero,4008bf0 <memcpy+0x138>
 4008ae0:	347ffc04 	addi	r17,r6,-16
 4008ae4:	8822d13a 	srli	r17,r17,4
 4008ae8:	28c00104 	addi	r3,r5,4
 4008aec:	23400104 	addi	r13,r4,4
 4008af0:	8820913a 	slli	r16,r17,4
 4008af4:	2b000204 	addi	r12,r5,8
 4008af8:	22c00204 	addi	r11,r4,8
 4008afc:	84000504 	addi	r16,r16,20
 4008b00:	2a800304 	addi	r10,r5,12
 4008b04:	22400304 	addi	r9,r4,12
 4008b08:	2c21883a 	add	r16,r5,r16
 4008b0c:	2811883a 	mov	r8,r5
 4008b10:	200f883a 	mov	r7,r4
 4008b14:	41000017 	ldw	r4,0(r8)
 4008b18:	1fc00017 	ldw	ra,0(r3)
 4008b1c:	63c00017 	ldw	r15,0(r12)
 4008b20:	39000015 	stw	r4,0(r7)
 4008b24:	53800017 	ldw	r14,0(r10)
 4008b28:	6fc00015 	stw	ra,0(r13)
 4008b2c:	5bc00015 	stw	r15,0(r11)
 4008b30:	4b800015 	stw	r14,0(r9)
 4008b34:	18c00404 	addi	r3,r3,16
 4008b38:	39c00404 	addi	r7,r7,16
 4008b3c:	42000404 	addi	r8,r8,16
 4008b40:	6b400404 	addi	r13,r13,16
 4008b44:	63000404 	addi	r12,r12,16
 4008b48:	5ac00404 	addi	r11,r11,16
 4008b4c:	52800404 	addi	r10,r10,16
 4008b50:	4a400404 	addi	r9,r9,16
 4008b54:	1c3fef1e 	bne	r3,r16,4008b14 <__alt_data_end+0xfc008b14>
 4008b58:	89c00044 	addi	r7,r17,1
 4008b5c:	380e913a 	slli	r7,r7,4
 4008b60:	310003cc 	andi	r4,r6,15
 4008b64:	02c000c4 	movi	r11,3
 4008b68:	11c7883a 	add	r3,r2,r7
 4008b6c:	29cb883a 	add	r5,r5,r7
 4008b70:	5900212e 	bgeu	r11,r4,4008bf8 <memcpy+0x140>
 4008b74:	1813883a 	mov	r9,r3
 4008b78:	2811883a 	mov	r8,r5
 4008b7c:	200f883a 	mov	r7,r4
 4008b80:	42800017 	ldw	r10,0(r8)
 4008b84:	4a400104 	addi	r9,r9,4
 4008b88:	39ffff04 	addi	r7,r7,-4
 4008b8c:	4abfff15 	stw	r10,-4(r9)
 4008b90:	42000104 	addi	r8,r8,4
 4008b94:	59fffa36 	bltu	r11,r7,4008b80 <__alt_data_end+0xfc008b80>
 4008b98:	213fff04 	addi	r4,r4,-4
 4008b9c:	2008d0ba 	srli	r4,r4,2
 4008ba0:	318000cc 	andi	r6,r6,3
 4008ba4:	21000044 	addi	r4,r4,1
 4008ba8:	2109883a 	add	r4,r4,r4
 4008bac:	2109883a 	add	r4,r4,r4
 4008bb0:	1907883a 	add	r3,r3,r4
 4008bb4:	290b883a 	add	r5,r5,r4
 4008bb8:	30000626 	beq	r6,zero,4008bd4 <memcpy+0x11c>
 4008bbc:	198d883a 	add	r6,r3,r6
 4008bc0:	29c00003 	ldbu	r7,0(r5)
 4008bc4:	18c00044 	addi	r3,r3,1
 4008bc8:	29400044 	addi	r5,r5,1
 4008bcc:	19ffffc5 	stb	r7,-1(r3)
 4008bd0:	19bffb1e 	bne	r3,r6,4008bc0 <__alt_data_end+0xfc008bc0>
 4008bd4:	dfc00217 	ldw	ra,8(sp)
 4008bd8:	dc400117 	ldw	r17,4(sp)
 4008bdc:	dc000017 	ldw	r16,0(sp)
 4008be0:	dec00304 	addi	sp,sp,12
 4008be4:	f800283a 	ret
 4008be8:	2007883a 	mov	r3,r4
 4008bec:	003ff206 	br	4008bb8 <__alt_data_end+0xfc008bb8>
 4008bf0:	2007883a 	mov	r3,r4
 4008bf4:	003ff106 	br	4008bbc <__alt_data_end+0xfc008bbc>
 4008bf8:	200d883a 	mov	r6,r4
 4008bfc:	003fee06 	br	4008bb8 <__alt_data_end+0xfc008bb8>

04008c00 <memset>:
 4008c00:	20c000cc 	andi	r3,r4,3
 4008c04:	2005883a 	mov	r2,r4
 4008c08:	18004426 	beq	r3,zero,4008d1c <memset+0x11c>
 4008c0c:	31ffffc4 	addi	r7,r6,-1
 4008c10:	30004026 	beq	r6,zero,4008d14 <memset+0x114>
 4008c14:	2813883a 	mov	r9,r5
 4008c18:	200d883a 	mov	r6,r4
 4008c1c:	2007883a 	mov	r3,r4
 4008c20:	00000406 	br	4008c34 <memset+0x34>
 4008c24:	3a3fffc4 	addi	r8,r7,-1
 4008c28:	31800044 	addi	r6,r6,1
 4008c2c:	38003926 	beq	r7,zero,4008d14 <memset+0x114>
 4008c30:	400f883a 	mov	r7,r8
 4008c34:	18c00044 	addi	r3,r3,1
 4008c38:	32400005 	stb	r9,0(r6)
 4008c3c:	1a0000cc 	andi	r8,r3,3
 4008c40:	403ff81e 	bne	r8,zero,4008c24 <__alt_data_end+0xfc008c24>
 4008c44:	010000c4 	movi	r4,3
 4008c48:	21c02d2e 	bgeu	r4,r7,4008d00 <memset+0x100>
 4008c4c:	29003fcc 	andi	r4,r5,255
 4008c50:	200c923a 	slli	r6,r4,8
 4008c54:	3108b03a 	or	r4,r6,r4
 4008c58:	200c943a 	slli	r6,r4,16
 4008c5c:	218cb03a 	or	r6,r4,r6
 4008c60:	010003c4 	movi	r4,15
 4008c64:	21c0182e 	bgeu	r4,r7,4008cc8 <memset+0xc8>
 4008c68:	3b3ffc04 	addi	r12,r7,-16
 4008c6c:	6018d13a 	srli	r12,r12,4
 4008c70:	1a000104 	addi	r8,r3,4
 4008c74:	1ac00204 	addi	r11,r3,8
 4008c78:	6008913a 	slli	r4,r12,4
 4008c7c:	1a800304 	addi	r10,r3,12
 4008c80:	1813883a 	mov	r9,r3
 4008c84:	21000504 	addi	r4,r4,20
 4008c88:	1909883a 	add	r4,r3,r4
 4008c8c:	49800015 	stw	r6,0(r9)
 4008c90:	41800015 	stw	r6,0(r8)
 4008c94:	59800015 	stw	r6,0(r11)
 4008c98:	51800015 	stw	r6,0(r10)
 4008c9c:	42000404 	addi	r8,r8,16
 4008ca0:	4a400404 	addi	r9,r9,16
 4008ca4:	5ac00404 	addi	r11,r11,16
 4008ca8:	52800404 	addi	r10,r10,16
 4008cac:	413ff71e 	bne	r8,r4,4008c8c <__alt_data_end+0xfc008c8c>
 4008cb0:	63000044 	addi	r12,r12,1
 4008cb4:	6018913a 	slli	r12,r12,4
 4008cb8:	39c003cc 	andi	r7,r7,15
 4008cbc:	010000c4 	movi	r4,3
 4008cc0:	1b07883a 	add	r3,r3,r12
 4008cc4:	21c00e2e 	bgeu	r4,r7,4008d00 <memset+0x100>
 4008cc8:	1813883a 	mov	r9,r3
 4008ccc:	3811883a 	mov	r8,r7
 4008cd0:	010000c4 	movi	r4,3
 4008cd4:	49800015 	stw	r6,0(r9)
 4008cd8:	423fff04 	addi	r8,r8,-4
 4008cdc:	4a400104 	addi	r9,r9,4
 4008ce0:	223ffc36 	bltu	r4,r8,4008cd4 <__alt_data_end+0xfc008cd4>
 4008ce4:	393fff04 	addi	r4,r7,-4
 4008ce8:	2008d0ba 	srli	r4,r4,2
 4008cec:	39c000cc 	andi	r7,r7,3
 4008cf0:	21000044 	addi	r4,r4,1
 4008cf4:	2109883a 	add	r4,r4,r4
 4008cf8:	2109883a 	add	r4,r4,r4
 4008cfc:	1907883a 	add	r3,r3,r4
 4008d00:	38000526 	beq	r7,zero,4008d18 <memset+0x118>
 4008d04:	19cf883a 	add	r7,r3,r7
 4008d08:	19400005 	stb	r5,0(r3)
 4008d0c:	18c00044 	addi	r3,r3,1
 4008d10:	38fffd1e 	bne	r7,r3,4008d08 <__alt_data_end+0xfc008d08>
 4008d14:	f800283a 	ret
 4008d18:	f800283a 	ret
 4008d1c:	2007883a 	mov	r3,r4
 4008d20:	300f883a 	mov	r7,r6
 4008d24:	003fc706 	br	4008c44 <__alt_data_end+0xfc008c44>

04008d28 <_vfiprintf_r>:
 4008d28:	deffff04 	addi	sp,sp,-4
 4008d2c:	dfc00015 	stw	ra,0(sp)
 4008d30:	40091700 	call	4009170 <___vfiprintf_internal_r>
 4008d34:	dfc00017 	ldw	ra,0(sp)
 4008d38:	dec00104 	addi	sp,sp,4
 4008d3c:	f800283a 	ret

04008d40 <abort>:
 4008d40:	deffff04 	addi	sp,sp,-4
 4008d44:	01000184 	movi	r4,6
 4008d48:	dfc00015 	stw	ra,0(sp)
 4008d4c:	4008fac0 	call	4008fac <raise>
 4008d50:	01000044 	movi	r4,1
 4008d54:	400e4400 	call	400e440 <_exit>

04008d58 <_init_signal_r>:
 4008d58:	2080b717 	ldw	r2,732(r4)
 4008d5c:	10000226 	beq	r2,zero,4008d68 <_init_signal_r+0x10>
 4008d60:	0005883a 	mov	r2,zero
 4008d64:	f800283a 	ret
 4008d68:	defffe04 	addi	sp,sp,-8
 4008d6c:	01402004 	movi	r5,128
 4008d70:	dc000015 	stw	r16,0(sp)
 4008d74:	dfc00115 	stw	ra,4(sp)
 4008d78:	2021883a 	mov	r16,r4
 4008d7c:	400be240 	call	400be24 <_malloc_r>
 4008d80:	8080b715 	stw	r2,732(r16)
 4008d84:	10000d26 	beq	r2,zero,4008dbc <_init_signal_r+0x64>
 4008d88:	0007883a 	mov	r3,zero
 4008d8c:	01002004 	movi	r4,128
 4008d90:	00000106 	br	4008d98 <_init_signal_r+0x40>
 4008d94:	8080b717 	ldw	r2,732(r16)
 4008d98:	10c5883a 	add	r2,r2,r3
 4008d9c:	10000015 	stw	zero,0(r2)
 4008da0:	18c00104 	addi	r3,r3,4
 4008da4:	193ffb1e 	bne	r3,r4,4008d94 <__alt_data_end+0xfc008d94>
 4008da8:	0005883a 	mov	r2,zero
 4008dac:	dfc00117 	ldw	ra,4(sp)
 4008db0:	dc000017 	ldw	r16,0(sp)
 4008db4:	dec00204 	addi	sp,sp,8
 4008db8:	f800283a 	ret
 4008dbc:	00bfffc4 	movi	r2,-1
 4008dc0:	003ffa06 	br	4008dac <__alt_data_end+0xfc008dac>

04008dc4 <_signal_r>:
 4008dc4:	00c007c4 	movi	r3,31
 4008dc8:	19401536 	bltu	r3,r5,4008e20 <_signal_r+0x5c>
 4008dcc:	2080b717 	ldw	r2,732(r4)
 4008dd0:	defffc04 	addi	sp,sp,-16
 4008dd4:	dc800215 	stw	r18,8(sp)
 4008dd8:	dc400115 	stw	r17,4(sp)
 4008ddc:	dc000015 	stw	r16,0(sp)
 4008de0:	dfc00315 	stw	ra,12(sp)
 4008de4:	3023883a 	mov	r17,r6
 4008de8:	2021883a 	mov	r16,r4
 4008dec:	2825883a 	mov	r18,r5
 4008df0:	10000f26 	beq	r2,zero,4008e30 <_signal_r+0x6c>
 4008df4:	948b883a 	add	r5,r18,r18
 4008df8:	294b883a 	add	r5,r5,r5
 4008dfc:	114b883a 	add	r5,r2,r5
 4008e00:	28800017 	ldw	r2,0(r5)
 4008e04:	2c400015 	stw	r17,0(r5)
 4008e08:	dfc00317 	ldw	ra,12(sp)
 4008e0c:	dc800217 	ldw	r18,8(sp)
 4008e10:	dc400117 	ldw	r17,4(sp)
 4008e14:	dc000017 	ldw	r16,0(sp)
 4008e18:	dec00404 	addi	sp,sp,16
 4008e1c:	f800283a 	ret
 4008e20:	00c00584 	movi	r3,22
 4008e24:	20c00015 	stw	r3,0(r4)
 4008e28:	00bfffc4 	movi	r2,-1
 4008e2c:	f800283a 	ret
 4008e30:	4008d580 	call	4008d58 <_init_signal_r>
 4008e34:	1000021e 	bne	r2,zero,4008e40 <_signal_r+0x7c>
 4008e38:	8080b717 	ldw	r2,732(r16)
 4008e3c:	003fed06 	br	4008df4 <__alt_data_end+0xfc008df4>
 4008e40:	00bfffc4 	movi	r2,-1
 4008e44:	003ff006 	br	4008e08 <__alt_data_end+0xfc008e08>

04008e48 <_raise_r>:
 4008e48:	008007c4 	movi	r2,31
 4008e4c:	11402936 	bltu	r2,r5,4008ef4 <_raise_r+0xac>
 4008e50:	20c0b717 	ldw	r3,732(r4)
 4008e54:	defffd04 	addi	sp,sp,-12
 4008e58:	dc400115 	stw	r17,4(sp)
 4008e5c:	dc000015 	stw	r16,0(sp)
 4008e60:	dfc00215 	stw	ra,8(sp)
 4008e64:	2021883a 	mov	r16,r4
 4008e68:	2823883a 	mov	r17,r5
 4008e6c:	18001726 	beq	r3,zero,4008ecc <_raise_r+0x84>
 4008e70:	2945883a 	add	r2,r5,r5
 4008e74:	1085883a 	add	r2,r2,r2
 4008e78:	1887883a 	add	r3,r3,r2
 4008e7c:	19800017 	ldw	r6,0(r3)
 4008e80:	30001226 	beq	r6,zero,4008ecc <_raise_r+0x84>
 4008e84:	00800044 	movi	r2,1
 4008e88:	30800e26 	beq	r6,r2,4008ec4 <_raise_r+0x7c>
 4008e8c:	013fffc4 	movi	r4,-1
 4008e90:	31000926 	beq	r6,r4,4008eb8 <_raise_r+0x70>
 4008e94:	18000015 	stw	zero,0(r3)
 4008e98:	2809883a 	mov	r4,r5
 4008e9c:	303ee83a 	callr	r6
 4008ea0:	0005883a 	mov	r2,zero
 4008ea4:	dfc00217 	ldw	ra,8(sp)
 4008ea8:	dc400117 	ldw	r17,4(sp)
 4008eac:	dc000017 	ldw	r16,0(sp)
 4008eb0:	dec00304 	addi	sp,sp,12
 4008eb4:	f800283a 	ret
 4008eb8:	00c00584 	movi	r3,22
 4008ebc:	80c00015 	stw	r3,0(r16)
 4008ec0:	003ff806 	br	4008ea4 <__alt_data_end+0xfc008ea4>
 4008ec4:	0005883a 	mov	r2,zero
 4008ec8:	003ff606 	br	4008ea4 <__alt_data_end+0xfc008ea4>
 4008ecc:	8009883a 	mov	r4,r16
 4008ed0:	40090580 	call	4009058 <_getpid_r>
 4008ed4:	880d883a 	mov	r6,r17
 4008ed8:	100b883a 	mov	r5,r2
 4008edc:	8009883a 	mov	r4,r16
 4008ee0:	dfc00217 	ldw	ra,8(sp)
 4008ee4:	dc400117 	ldw	r17,4(sp)
 4008ee8:	dc000017 	ldw	r16,0(sp)
 4008eec:	dec00304 	addi	sp,sp,12
 4008ef0:	4008ffc1 	jmpi	4008ffc <_kill_r>
 4008ef4:	00800584 	movi	r2,22
 4008ef8:	20800015 	stw	r2,0(r4)
 4008efc:	00bfffc4 	movi	r2,-1
 4008f00:	f800283a 	ret

04008f04 <__sigtramp_r>:
 4008f04:	008007c4 	movi	r2,31
 4008f08:	11402436 	bltu	r2,r5,4008f9c <__sigtramp_r+0x98>
 4008f0c:	20c0b717 	ldw	r3,732(r4)
 4008f10:	defffd04 	addi	sp,sp,-12
 4008f14:	dc400115 	stw	r17,4(sp)
 4008f18:	dc000015 	stw	r16,0(sp)
 4008f1c:	dfc00215 	stw	ra,8(sp)
 4008f20:	2021883a 	mov	r16,r4
 4008f24:	2823883a 	mov	r17,r5
 4008f28:	18001826 	beq	r3,zero,4008f8c <__sigtramp_r+0x88>
 4008f2c:	8c45883a 	add	r2,r17,r17
 4008f30:	1085883a 	add	r2,r2,r2
 4008f34:	1885883a 	add	r2,r3,r2
 4008f38:	10c00017 	ldw	r3,0(r2)
 4008f3c:	18001126 	beq	r3,zero,4008f84 <__sigtramp_r+0x80>
 4008f40:	013fffc4 	movi	r4,-1
 4008f44:	19000d26 	beq	r3,r4,4008f7c <__sigtramp_r+0x78>
 4008f48:	01000044 	movi	r4,1
 4008f4c:	19000926 	beq	r3,r4,4008f74 <__sigtramp_r+0x70>
 4008f50:	10000015 	stw	zero,0(r2)
 4008f54:	8809883a 	mov	r4,r17
 4008f58:	183ee83a 	callr	r3
 4008f5c:	0005883a 	mov	r2,zero
 4008f60:	dfc00217 	ldw	ra,8(sp)
 4008f64:	dc400117 	ldw	r17,4(sp)
 4008f68:	dc000017 	ldw	r16,0(sp)
 4008f6c:	dec00304 	addi	sp,sp,12
 4008f70:	f800283a 	ret
 4008f74:	008000c4 	movi	r2,3
 4008f78:	003ff906 	br	4008f60 <__alt_data_end+0xfc008f60>
 4008f7c:	00800084 	movi	r2,2
 4008f80:	003ff706 	br	4008f60 <__alt_data_end+0xfc008f60>
 4008f84:	00800044 	movi	r2,1
 4008f88:	003ff506 	br	4008f60 <__alt_data_end+0xfc008f60>
 4008f8c:	4008d580 	call	4008d58 <_init_signal_r>
 4008f90:	1000041e 	bne	r2,zero,4008fa4 <__sigtramp_r+0xa0>
 4008f94:	80c0b717 	ldw	r3,732(r16)
 4008f98:	003fe406 	br	4008f2c <__alt_data_end+0xfc008f2c>
 4008f9c:	00bfffc4 	movi	r2,-1
 4008fa0:	f800283a 	ret
 4008fa4:	00bfffc4 	movi	r2,-1
 4008fa8:	003fed06 	br	4008f60 <__alt_data_end+0xfc008f60>

04008fac <raise>:
 4008fac:	00810074 	movhi	r2,1025
 4008fb0:	108f3304 	addi	r2,r2,15564
 4008fb4:	200b883a 	mov	r5,r4
 4008fb8:	11000017 	ldw	r4,0(r2)
 4008fbc:	4008e481 	jmpi	4008e48 <_raise_r>

04008fc0 <signal>:
 4008fc0:	00810074 	movhi	r2,1025
 4008fc4:	108f3304 	addi	r2,r2,15564
 4008fc8:	280d883a 	mov	r6,r5
 4008fcc:	200b883a 	mov	r5,r4
 4008fd0:	11000017 	ldw	r4,0(r2)
 4008fd4:	4008dc41 	jmpi	4008dc4 <_signal_r>

04008fd8 <_init_signal>:
 4008fd8:	00810074 	movhi	r2,1025
 4008fdc:	108f3304 	addi	r2,r2,15564
 4008fe0:	11000017 	ldw	r4,0(r2)
 4008fe4:	4008d581 	jmpi	4008d58 <_init_signal_r>

04008fe8 <__sigtramp>:
 4008fe8:	00810074 	movhi	r2,1025
 4008fec:	108f3304 	addi	r2,r2,15564
 4008ff0:	200b883a 	mov	r5,r4
 4008ff4:	11000017 	ldw	r4,0(r2)
 4008ff8:	4008f041 	jmpi	4008f04 <__sigtramp_r>

04008ffc <_kill_r>:
 4008ffc:	defffd04 	addi	sp,sp,-12
 4009000:	2805883a 	mov	r2,r5
 4009004:	dc000015 	stw	r16,0(sp)
 4009008:	04010074 	movhi	r16,1025
 400900c:	dc400115 	stw	r17,4(sp)
 4009010:	84168504 	addi	r16,r16,23060
 4009014:	2023883a 	mov	r17,r4
 4009018:	300b883a 	mov	r5,r6
 400901c:	1009883a 	mov	r4,r2
 4009020:	dfc00215 	stw	ra,8(sp)
 4009024:	80000015 	stw	zero,0(r16)
 4009028:	400e82c0 	call	400e82c <kill>
 400902c:	00ffffc4 	movi	r3,-1
 4009030:	10c00526 	beq	r2,r3,4009048 <_kill_r+0x4c>
 4009034:	dfc00217 	ldw	ra,8(sp)
 4009038:	dc400117 	ldw	r17,4(sp)
 400903c:	dc000017 	ldw	r16,0(sp)
 4009040:	dec00304 	addi	sp,sp,12
 4009044:	f800283a 	ret
 4009048:	80c00017 	ldw	r3,0(r16)
 400904c:	183ff926 	beq	r3,zero,4009034 <__alt_data_end+0xfc009034>
 4009050:	88c00015 	stw	r3,0(r17)
 4009054:	003ff706 	br	4009034 <__alt_data_end+0xfc009034>

04009058 <_getpid_r>:
 4009058:	400e5681 	jmpi	400e568 <getpid>

0400905c <__sprint_r.part.0>:
 400905c:	28801917 	ldw	r2,100(r5)
 4009060:	defff604 	addi	sp,sp,-40
 4009064:	dd400515 	stw	r21,20(sp)
 4009068:	dfc00915 	stw	ra,36(sp)
 400906c:	df000815 	stw	fp,32(sp)
 4009070:	ddc00715 	stw	r23,28(sp)
 4009074:	dd800615 	stw	r22,24(sp)
 4009078:	dd000415 	stw	r20,16(sp)
 400907c:	dcc00315 	stw	r19,12(sp)
 4009080:	dc800215 	stw	r18,8(sp)
 4009084:	dc400115 	stw	r17,4(sp)
 4009088:	dc000015 	stw	r16,0(sp)
 400908c:	1088000c 	andi	r2,r2,8192
 4009090:	302b883a 	mov	r21,r6
 4009094:	10002e26 	beq	r2,zero,4009150 <__sprint_r.part.0+0xf4>
 4009098:	30800217 	ldw	r2,8(r6)
 400909c:	35800017 	ldw	r22,0(r6)
 40090a0:	10002926 	beq	r2,zero,4009148 <__sprint_r.part.0+0xec>
 40090a4:	2827883a 	mov	r19,r5
 40090a8:	2029883a 	mov	r20,r4
 40090ac:	b5c00104 	addi	r23,r22,4
 40090b0:	04bfffc4 	movi	r18,-1
 40090b4:	bc400017 	ldw	r17,0(r23)
 40090b8:	b4000017 	ldw	r16,0(r22)
 40090bc:	0039883a 	mov	fp,zero
 40090c0:	8822d0ba 	srli	r17,r17,2
 40090c4:	8800031e 	bne	r17,zero,40090d4 <__sprint_r.part.0+0x78>
 40090c8:	00001806 	br	400912c <__sprint_r.part.0+0xd0>
 40090cc:	84000104 	addi	r16,r16,4
 40090d0:	8f001526 	beq	r17,fp,4009128 <__sprint_r.part.0+0xcc>
 40090d4:	81400017 	ldw	r5,0(r16)
 40090d8:	980d883a 	mov	r6,r19
 40090dc:	a009883a 	mov	r4,r20
 40090e0:	400b0640 	call	400b064 <_fputwc_r>
 40090e4:	e7000044 	addi	fp,fp,1
 40090e8:	14bff81e 	bne	r2,r18,40090cc <__alt_data_end+0xfc0090cc>
 40090ec:	9005883a 	mov	r2,r18
 40090f0:	a8000215 	stw	zero,8(r21)
 40090f4:	a8000115 	stw	zero,4(r21)
 40090f8:	dfc00917 	ldw	ra,36(sp)
 40090fc:	df000817 	ldw	fp,32(sp)
 4009100:	ddc00717 	ldw	r23,28(sp)
 4009104:	dd800617 	ldw	r22,24(sp)
 4009108:	dd400517 	ldw	r21,20(sp)
 400910c:	dd000417 	ldw	r20,16(sp)
 4009110:	dcc00317 	ldw	r19,12(sp)
 4009114:	dc800217 	ldw	r18,8(sp)
 4009118:	dc400117 	ldw	r17,4(sp)
 400911c:	dc000017 	ldw	r16,0(sp)
 4009120:	dec00a04 	addi	sp,sp,40
 4009124:	f800283a 	ret
 4009128:	a8800217 	ldw	r2,8(r21)
 400912c:	8c63883a 	add	r17,r17,r17
 4009130:	8c63883a 	add	r17,r17,r17
 4009134:	1445c83a 	sub	r2,r2,r17
 4009138:	a8800215 	stw	r2,8(r21)
 400913c:	b5800204 	addi	r22,r22,8
 4009140:	bdc00204 	addi	r23,r23,8
 4009144:	103fdb1e 	bne	r2,zero,40090b4 <__alt_data_end+0xfc0090b4>
 4009148:	0005883a 	mov	r2,zero
 400914c:	003fe806 	br	40090f0 <__alt_data_end+0xfc0090f0>
 4009150:	400b53c0 	call	400b53c <__sfvwrite_r>
 4009154:	003fe606 	br	40090f0 <__alt_data_end+0xfc0090f0>

04009158 <__sprint_r>:
 4009158:	30c00217 	ldw	r3,8(r6)
 400915c:	18000126 	beq	r3,zero,4009164 <__sprint_r+0xc>
 4009160:	400905c1 	jmpi	400905c <__sprint_r.part.0>
 4009164:	30000115 	stw	zero,4(r6)
 4009168:	0005883a 	mov	r2,zero
 400916c:	f800283a 	ret

04009170 <___vfiprintf_internal_r>:
 4009170:	deffca04 	addi	sp,sp,-216
 4009174:	dd403115 	stw	r21,196(sp)
 4009178:	dfc03515 	stw	ra,212(sp)
 400917c:	df003415 	stw	fp,208(sp)
 4009180:	ddc03315 	stw	r23,204(sp)
 4009184:	dd803215 	stw	r22,200(sp)
 4009188:	dd003015 	stw	r20,192(sp)
 400918c:	dcc02f15 	stw	r19,188(sp)
 4009190:	dc802e15 	stw	r18,184(sp)
 4009194:	dc402d15 	stw	r17,180(sp)
 4009198:	dc002c15 	stw	r16,176(sp)
 400919c:	d9002115 	stw	r4,132(sp)
 40091a0:	d9402015 	stw	r5,128(sp)
 40091a4:	d9c02215 	stw	r7,136(sp)
 40091a8:	302b883a 	mov	r21,r6
 40091ac:	20000226 	beq	r4,zero,40091b8 <___vfiprintf_internal_r+0x48>
 40091b0:	20800e17 	ldw	r2,56(r4)
 40091b4:	1000cf26 	beq	r2,zero,40094f4 <___vfiprintf_internal_r+0x384>
 40091b8:	d8c02017 	ldw	r3,128(sp)
 40091bc:	1880030b 	ldhu	r2,12(r3)
 40091c0:	10c8000c 	andi	r3,r2,8192
 40091c4:	1800071e 	bne	r3,zero,40091e4 <___vfiprintf_internal_r+0x74>
 40091c8:	d9402017 	ldw	r5,128(sp)
 40091cc:	00f7ffc4 	movi	r3,-8193
 40091d0:	10880014 	ori	r2,r2,8192
 40091d4:	29001917 	ldw	r4,100(r5)
 40091d8:	2880030d 	sth	r2,12(r5)
 40091dc:	20c6703a 	and	r3,r4,r3
 40091e0:	28c01915 	stw	r3,100(r5)
 40091e4:	10c0020c 	andi	r3,r2,8
 40091e8:	1800a526 	beq	r3,zero,4009480 <___vfiprintf_internal_r+0x310>
 40091ec:	d9002017 	ldw	r4,128(sp)
 40091f0:	20c00417 	ldw	r3,16(r4)
 40091f4:	1800a226 	beq	r3,zero,4009480 <___vfiprintf_internal_r+0x310>
 40091f8:	1080068c 	andi	r2,r2,26
 40091fc:	00c00284 	movi	r3,10
 4009200:	10c0a826 	beq	r2,r3,40094a4 <___vfiprintf_internal_r+0x334>
 4009204:	d9001a04 	addi	r4,sp,104
 4009208:	d94019c4 	addi	r5,sp,103
 400920c:	04810074 	movhi	r18,1025
 4009210:	2145c83a 	sub	r2,r4,r5
 4009214:	9487e4c4 	addi	r18,r18,8083
 4009218:	d9001e15 	stw	r4,120(sp)
 400921c:	d9401f15 	stw	r5,124(sp)
 4009220:	dec01a15 	stw	sp,104(sp)
 4009224:	d8001c15 	stw	zero,112(sp)
 4009228:	d8001b15 	stw	zero,108(sp)
 400922c:	d811883a 	mov	r8,sp
 4009230:	d8002615 	stw	zero,152(sp)
 4009234:	d8002415 	stw	zero,144(sp)
 4009238:	d8802815 	stw	r2,160(sp)
 400923c:	a82d883a 	mov	r22,r21
 4009240:	b0800007 	ldb	r2,0(r22)
 4009244:	10040d26 	beq	r2,zero,400a27c <___vfiprintf_internal_r+0x110c>
 4009248:	00c00944 	movi	r3,37
 400924c:	b029883a 	mov	r20,r22
 4009250:	10c0021e 	bne	r2,r3,400925c <___vfiprintf_internal_r+0xec>
 4009254:	00001606 	br	40092b0 <___vfiprintf_internal_r+0x140>
 4009258:	10c00326 	beq	r2,r3,4009268 <___vfiprintf_internal_r+0xf8>
 400925c:	a5000044 	addi	r20,r20,1
 4009260:	a0800007 	ldb	r2,0(r20)
 4009264:	103ffc1e 	bne	r2,zero,4009258 <__alt_data_end+0xfc009258>
 4009268:	a5a1c83a 	sub	r16,r20,r22
 400926c:	80001026 	beq	r16,zero,40092b0 <___vfiprintf_internal_r+0x140>
 4009270:	d8c01c17 	ldw	r3,112(sp)
 4009274:	d8801b17 	ldw	r2,108(sp)
 4009278:	45800015 	stw	r22,0(r8)
 400927c:	80c7883a 	add	r3,r16,r3
 4009280:	10800044 	addi	r2,r2,1
 4009284:	44000115 	stw	r16,4(r8)
 4009288:	d8c01c15 	stw	r3,112(sp)
 400928c:	d8801b15 	stw	r2,108(sp)
 4009290:	010001c4 	movi	r4,7
 4009294:	2080750e 	bge	r4,r2,400946c <___vfiprintf_internal_r+0x2fc>
 4009298:	1803951e 	bne	r3,zero,400a0f0 <___vfiprintf_internal_r+0xf80>
 400929c:	d8c02417 	ldw	r3,144(sp)
 40092a0:	d8001b15 	stw	zero,108(sp)
 40092a4:	d811883a 	mov	r8,sp
 40092a8:	1c07883a 	add	r3,r3,r16
 40092ac:	d8c02415 	stw	r3,144(sp)
 40092b0:	a0800007 	ldb	r2,0(r20)
 40092b4:	1002e026 	beq	r2,zero,4009e38 <___vfiprintf_internal_r+0xcc8>
 40092b8:	a5800044 	addi	r22,r20,1
 40092bc:	a0c00047 	ldb	r3,1(r20)
 40092c0:	d8001d85 	stb	zero,118(sp)
 40092c4:	0027883a 	mov	r19,zero
 40092c8:	d8002305 	stb	zero,140(sp)
 40092cc:	043fffc4 	movi	r16,-1
 40092d0:	d8002515 	stw	zero,148(sp)
 40092d4:	0023883a 	mov	r17,zero
 40092d8:	05001604 	movi	r20,88
 40092dc:	05400244 	movi	r21,9
 40092e0:	402f883a 	mov	r23,r8
 40092e4:	b5800044 	addi	r22,r22,1
 40092e8:	18bff804 	addi	r2,r3,-32
 40092ec:	a0827736 	bltu	r20,r2,4009ccc <___vfiprintf_internal_r+0xb5c>
 40092f0:	100490ba 	slli	r2,r2,2
 40092f4:	01010074 	movhi	r4,1025
 40092f8:	2124c204 	addi	r4,r4,-27896
 40092fc:	1105883a 	add	r2,r2,r4
 4009300:	10800017 	ldw	r2,0(r2)
 4009304:	1000683a 	jmp	r2
 4009308:	040099cc 	andi	r16,zero,615
 400930c:	04009ccc 	andi	r16,zero,627
 4009310:	04009ccc 	andi	r16,zero,627
 4009314:	040099e8 	cmpgeui	r16,zero,615
 4009318:	04009ccc 	andi	r16,zero,627
 400931c:	04009ccc 	andi	r16,zero,627
 4009320:	04009ccc 	andi	r16,zero,627
 4009324:	04009ccc 	andi	r16,zero,627
 4009328:	04009ccc 	andi	r16,zero,627
 400932c:	04009ccc 	andi	r16,zero,627
 4009330:	04009bf0 	cmpltui	r16,zero,623
 4009334:	04009c14 	movui	r16,624
 4009338:	04009ccc 	andi	r16,zero,627
 400933c:	0400950c 	andi	r16,zero,596
 4009340:	04009c28 	cmpgeui	r16,zero,624
 4009344:	04009ccc 	andi	r16,zero,627
 4009348:	040099f4 	movhi	r16,615
 400934c:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009350:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009354:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009358:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 400935c:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009360:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009364:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009368:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 400936c:	04009a00 	call	4009a0 <__alt_mem_sdram-0x3bff660>
 4009370:	04009ccc 	andi	r16,zero,627
 4009374:	04009ccc 	andi	r16,zero,627
 4009378:	04009ccc 	andi	r16,zero,627
 400937c:	04009ccc 	andi	r16,zero,627
 4009380:	04009ccc 	andi	r16,zero,627
 4009384:	04009ccc 	andi	r16,zero,627
 4009388:	04009ccc 	andi	r16,zero,627
 400938c:	04009ccc 	andi	r16,zero,627
 4009390:	04009ccc 	andi	r16,zero,627
 4009394:	04009ccc 	andi	r16,zero,627
 4009398:	04009a40 	call	4009a4 <__alt_mem_sdram-0x3bff65c>
 400939c:	04009ccc 	andi	r16,zero,627
 40093a0:	04009ccc 	andi	r16,zero,627
 40093a4:	04009ccc 	andi	r16,zero,627
 40093a8:	04009ccc 	andi	r16,zero,627
 40093ac:	04009ccc 	andi	r16,zero,627
 40093b0:	04009ccc 	andi	r16,zero,627
 40093b4:	04009ccc 	andi	r16,zero,627
 40093b8:	04009ccc 	andi	r16,zero,627
 40093bc:	04009ccc 	andi	r16,zero,627
 40093c0:	04009ccc 	andi	r16,zero,627
 40093c4:	04009a7c 	xorhi	r16,zero,617
 40093c8:	04009ccc 	andi	r16,zero,627
 40093cc:	04009ccc 	andi	r16,zero,627
 40093d0:	04009ccc 	andi	r16,zero,627
 40093d4:	04009ccc 	andi	r16,zero,627
 40093d8:	04009ccc 	andi	r16,zero,627
 40093dc:	04009ad8 	cmpnei	r16,zero,619
 40093e0:	04009ccc 	andi	r16,zero,627
 40093e4:	04009ccc 	andi	r16,zero,627
 40093e8:	04009b4c 	andi	r16,zero,621
 40093ec:	04009ccc 	andi	r16,zero,627
 40093f0:	04009ccc 	andi	r16,zero,627
 40093f4:	04009ccc 	andi	r16,zero,627
 40093f8:	04009ccc 	andi	r16,zero,627
 40093fc:	04009ccc 	andi	r16,zero,627
 4009400:	04009ccc 	andi	r16,zero,627
 4009404:	04009ccc 	andi	r16,zero,627
 4009408:	04009ccc 	andi	r16,zero,627
 400940c:	04009ccc 	andi	r16,zero,627
 4009410:	04009ccc 	andi	r16,zero,627
 4009414:	040098f4 	movhi	r16,611
 4009418:	04009924 	muli	r16,zero,612
 400941c:	04009ccc 	andi	r16,zero,627
 4009420:	04009ccc 	andi	r16,zero,627
 4009424:	04009ccc 	andi	r16,zero,627
 4009428:	04009c74 	movhi	r16,625
 400942c:	04009924 	muli	r16,zero,612
 4009430:	04009ccc 	andi	r16,zero,627
 4009434:	04009ccc 	andi	r16,zero,627
 4009438:	040097cc 	andi	r16,zero,607
 400943c:	04009ccc 	andi	r16,zero,627
 4009440:	040097e0 	cmpeqi	r16,zero,607
 4009444:	04009818 	cmpnei	r16,zero,608
 4009448:	04009518 	cmpnei	r16,zero,596
 400944c:	040097c0 	call	40097c <__alt_mem_sdram-0x3bff684>
 4009450:	04009ccc 	andi	r16,zero,627
 4009454:	04009b8c 	andi	r16,zero,622
 4009458:	04009ccc 	andi	r16,zero,627
 400945c:	04009bd8 	cmpnei	r16,zero,623
 4009460:	04009ccc 	andi	r16,zero,627
 4009464:	04009ccc 	andi	r16,zero,627
 4009468:	0400989c 	xori	r16,zero,610
 400946c:	42000204 	addi	r8,r8,8
 4009470:	d8c02417 	ldw	r3,144(sp)
 4009474:	1c07883a 	add	r3,r3,r16
 4009478:	d8c02415 	stw	r3,144(sp)
 400947c:	003f8c06 	br	40092b0 <__alt_data_end+0xfc0092b0>
 4009480:	d9402017 	ldw	r5,128(sp)
 4009484:	d9002117 	ldw	r4,132(sp)
 4009488:	400a7540 	call	400a754 <__swsetup_r>
 400948c:	1003c11e 	bne	r2,zero,400a394 <___vfiprintf_internal_r+0x1224>
 4009490:	d9402017 	ldw	r5,128(sp)
 4009494:	00c00284 	movi	r3,10
 4009498:	2880030b 	ldhu	r2,12(r5)
 400949c:	1080068c 	andi	r2,r2,26
 40094a0:	10ff581e 	bne	r2,r3,4009204 <__alt_data_end+0xfc009204>
 40094a4:	d8c02017 	ldw	r3,128(sp)
 40094a8:	1880038f 	ldh	r2,14(r3)
 40094ac:	103f5516 	blt	r2,zero,4009204 <__alt_data_end+0xfc009204>
 40094b0:	d9c02217 	ldw	r7,136(sp)
 40094b4:	d9002117 	ldw	r4,132(sp)
 40094b8:	a80d883a 	mov	r6,r21
 40094bc:	180b883a 	mov	r5,r3
 40094c0:	400a6980 	call	400a698 <__sbprintf>
 40094c4:	dfc03517 	ldw	ra,212(sp)
 40094c8:	df003417 	ldw	fp,208(sp)
 40094cc:	ddc03317 	ldw	r23,204(sp)
 40094d0:	dd803217 	ldw	r22,200(sp)
 40094d4:	dd403117 	ldw	r21,196(sp)
 40094d8:	dd003017 	ldw	r20,192(sp)
 40094dc:	dcc02f17 	ldw	r19,188(sp)
 40094e0:	dc802e17 	ldw	r18,184(sp)
 40094e4:	dc402d17 	ldw	r17,180(sp)
 40094e8:	dc002c17 	ldw	r16,176(sp)
 40094ec:	dec03604 	addi	sp,sp,216
 40094f0:	f800283a 	ret
 40094f4:	400aeb00 	call	400aeb0 <__sinit>
 40094f8:	003f2f06 	br	40091b8 <__alt_data_end+0xfc0091b8>
 40094fc:	d8c02517 	ldw	r3,148(sp)
 4009500:	d8802215 	stw	r2,136(sp)
 4009504:	00c7c83a 	sub	r3,zero,r3
 4009508:	d8c02515 	stw	r3,148(sp)
 400950c:	8c400114 	ori	r17,r17,4
 4009510:	b0c00007 	ldb	r3,0(r22)
 4009514:	003f7306 	br	40092e4 <__alt_data_end+0xfc0092e4>
 4009518:	00800c04 	movi	r2,48
 400951c:	d9402217 	ldw	r5,136(sp)
 4009520:	d8801d05 	stb	r2,116(sp)
 4009524:	00801e04 	movi	r2,120
 4009528:	d8801d45 	stb	r2,117(sp)
 400952c:	d8001d85 	stb	zero,118(sp)
 4009530:	b811883a 	mov	r8,r23
 4009534:	28c00104 	addi	r3,r5,4
 4009538:	2cc00017 	ldw	r19,0(r5)
 400953c:	0029883a 	mov	r20,zero
 4009540:	88800094 	ori	r2,r17,2
 4009544:	80032516 	blt	r16,zero,400a1dc <___vfiprintf_internal_r+0x106c>
 4009548:	00bfdfc4 	movi	r2,-129
 400954c:	88a2703a 	and	r17,r17,r2
 4009550:	d8c02215 	stw	r3,136(sp)
 4009554:	8c400094 	ori	r17,r17,2
 4009558:	98032a1e 	bne	r19,zero,400a204 <___vfiprintf_internal_r+0x1094>
 400955c:	00810074 	movhi	r2,1025
 4009560:	1087de04 	addi	r2,r2,8056
 4009564:	d8802615 	stw	r2,152(sp)
 4009568:	002b883a 	mov	r21,zero
 400956c:	8001741e 	bne	r16,zero,4009b40 <___vfiprintf_internal_r+0x9d0>
 4009570:	0021883a 	mov	r16,zero
 4009574:	0029883a 	mov	r20,zero
 4009578:	ddc01a04 	addi	r23,sp,104
 400957c:	8027883a 	mov	r19,r16
 4009580:	8500010e 	bge	r16,r20,4009588 <___vfiprintf_internal_r+0x418>
 4009584:	a027883a 	mov	r19,r20
 4009588:	ad403fcc 	andi	r21,r21,255
 400958c:	ad40201c 	xori	r21,r21,128
 4009590:	ad7fe004 	addi	r21,r21,-128
 4009594:	a8000126 	beq	r21,zero,400959c <___vfiprintf_internal_r+0x42c>
 4009598:	9cc00044 	addi	r19,r19,1
 400959c:	89c0008c 	andi	r7,r17,2
 40095a0:	38000126 	beq	r7,zero,40095a8 <___vfiprintf_internal_r+0x438>
 40095a4:	9cc00084 	addi	r19,r19,2
 40095a8:	88c0210c 	andi	r3,r17,132
 40095ac:	1801dd1e 	bne	r3,zero,4009d24 <___vfiprintf_internal_r+0xbb4>
 40095b0:	d9402517 	ldw	r5,148(sp)
 40095b4:	2cebc83a 	sub	r21,r5,r19
 40095b8:	0541da0e 	bge	zero,r21,4009d24 <___vfiprintf_internal_r+0xbb4>
 40095bc:	07000404 	movi	fp,16
 40095c0:	d8801c17 	ldw	r2,112(sp)
 40095c4:	e543be0e 	bge	fp,r21,400a4c0 <___vfiprintf_internal_r+0x1350>
 40095c8:	01410074 	movhi	r5,1025
 40095cc:	2947e8c4 	addi	r5,r5,8099
 40095d0:	dc002715 	stw	r16,156(sp)
 40095d4:	d9801b17 	ldw	r6,108(sp)
 40095d8:	a821883a 	mov	r16,r21
 40095dc:	d9402315 	stw	r5,140(sp)
 40095e0:	028001c4 	movi	r10,7
 40095e4:	d9c02915 	stw	r7,164(sp)
 40095e8:	182b883a 	mov	r21,r3
 40095ec:	00000506 	br	4009604 <___vfiprintf_internal_r+0x494>
 40095f0:	31000084 	addi	r4,r6,2
 40095f4:	42000204 	addi	r8,r8,8
 40095f8:	180d883a 	mov	r6,r3
 40095fc:	843ffc04 	addi	r16,r16,-16
 4009600:	e4000f0e 	bge	fp,r16,4009640 <___vfiprintf_internal_r+0x4d0>
 4009604:	01010074 	movhi	r4,1025
 4009608:	10800404 	addi	r2,r2,16
 400960c:	30c00044 	addi	r3,r6,1
 4009610:	2107e8c4 	addi	r4,r4,8099
 4009614:	41000015 	stw	r4,0(r8)
 4009618:	47000115 	stw	fp,4(r8)
 400961c:	d8801c15 	stw	r2,112(sp)
 4009620:	d8c01b15 	stw	r3,108(sp)
 4009624:	50fff20e 	bge	r10,r3,40095f0 <__alt_data_end+0xfc0095f0>
 4009628:	1001b21e 	bne	r2,zero,4009cf4 <___vfiprintf_internal_r+0xb84>
 400962c:	843ffc04 	addi	r16,r16,-16
 4009630:	000d883a 	mov	r6,zero
 4009634:	01000044 	movi	r4,1
 4009638:	d811883a 	mov	r8,sp
 400963c:	e43ff116 	blt	fp,r16,4009604 <__alt_data_end+0xfc009604>
 4009640:	a807883a 	mov	r3,r21
 4009644:	d9c02917 	ldw	r7,164(sp)
 4009648:	802b883a 	mov	r21,r16
 400964c:	dc002717 	ldw	r16,156(sp)
 4009650:	d9402317 	ldw	r5,140(sp)
 4009654:	a885883a 	add	r2,r21,r2
 4009658:	45400115 	stw	r21,4(r8)
 400965c:	41400015 	stw	r5,0(r8)
 4009660:	d8801c15 	stw	r2,112(sp)
 4009664:	d9001b15 	stw	r4,108(sp)
 4009668:	014001c4 	movi	r5,7
 400966c:	29026216 	blt	r5,r4,4009ff8 <___vfiprintf_internal_r+0xe88>
 4009670:	d9801d87 	ldb	r6,118(sp)
 4009674:	42000204 	addi	r8,r8,8
 4009678:	21400044 	addi	r5,r4,1
 400967c:	3001ae1e 	bne	r6,zero,4009d38 <___vfiprintf_internal_r+0xbc8>
 4009680:	3801bb26 	beq	r7,zero,4009d70 <___vfiprintf_internal_r+0xc00>
 4009684:	d9001d04 	addi	r4,sp,116
 4009688:	10800084 	addi	r2,r2,2
 400968c:	41000015 	stw	r4,0(r8)
 4009690:	01000084 	movi	r4,2
 4009694:	41000115 	stw	r4,4(r8)
 4009698:	d8801c15 	stw	r2,112(sp)
 400969c:	d9401b15 	stw	r5,108(sp)
 40096a0:	010001c4 	movi	r4,7
 40096a4:	2142680e 	bge	r4,r5,400a048 <___vfiprintf_internal_r+0xed8>
 40096a8:	1002b11e 	bne	r2,zero,400a170 <___vfiprintf_internal_r+0x1000>
 40096ac:	01802004 	movi	r6,128
 40096b0:	01400044 	movi	r5,1
 40096b4:	0009883a 	mov	r4,zero
 40096b8:	d811883a 	mov	r8,sp
 40096bc:	1981ae1e 	bne	r3,r6,4009d78 <___vfiprintf_internal_r+0xc08>
 40096c0:	d8c02517 	ldw	r3,148(sp)
 40096c4:	1cf9c83a 	sub	fp,r3,r19
 40096c8:	0701ab0e 	bge	zero,fp,4009d78 <___vfiprintf_internal_r+0xc08>
 40096cc:	05400404 	movi	r21,16
 40096d0:	af03a90e 	bge	r21,fp,400a578 <___vfiprintf_internal_r+0x1408>
 40096d4:	01410074 	movhi	r5,1025
 40096d8:	2947e4c4 	addi	r5,r5,8083
 40096dc:	d9402315 	stw	r5,140(sp)
 40096e0:	01c001c4 	movi	r7,7
 40096e4:	00000506 	br	40096fc <___vfiprintf_internal_r+0x58c>
 40096e8:	21800084 	addi	r6,r4,2
 40096ec:	42000204 	addi	r8,r8,8
 40096f0:	1809883a 	mov	r4,r3
 40096f4:	e73ffc04 	addi	fp,fp,-16
 40096f8:	af000d0e 	bge	r21,fp,4009730 <___vfiprintf_internal_r+0x5c0>
 40096fc:	10800404 	addi	r2,r2,16
 4009700:	20c00044 	addi	r3,r4,1
 4009704:	44800015 	stw	r18,0(r8)
 4009708:	45400115 	stw	r21,4(r8)
 400970c:	d8801c15 	stw	r2,112(sp)
 4009710:	d8c01b15 	stw	r3,108(sp)
 4009714:	38fff40e 	bge	r7,r3,40096e8 <__alt_data_end+0xfc0096e8>
 4009718:	10022b1e 	bne	r2,zero,4009fc8 <___vfiprintf_internal_r+0xe58>
 400971c:	e73ffc04 	addi	fp,fp,-16
 4009720:	01800044 	movi	r6,1
 4009724:	0009883a 	mov	r4,zero
 4009728:	d811883a 	mov	r8,sp
 400972c:	af3ff316 	blt	r21,fp,40096fc <__alt_data_end+0xfc0096fc>
 4009730:	d8c02317 	ldw	r3,140(sp)
 4009734:	1705883a 	add	r2,r2,fp
 4009738:	47000115 	stw	fp,4(r8)
 400973c:	40c00015 	stw	r3,0(r8)
 4009740:	d8801c15 	stw	r2,112(sp)
 4009744:	d9801b15 	stw	r6,108(sp)
 4009748:	00c001c4 	movi	r3,7
 400974c:	19829416 	blt	r3,r6,400a1a0 <___vfiprintf_internal_r+0x1030>
 4009750:	8521c83a 	sub	r16,r16,r20
 4009754:	42000204 	addi	r8,r8,8
 4009758:	31400044 	addi	r5,r6,1
 400975c:	3009883a 	mov	r4,r6
 4009760:	04018716 	blt	zero,r16,4009d80 <___vfiprintf_internal_r+0xc10>
 4009764:	a085883a 	add	r2,r20,r2
 4009768:	45c00015 	stw	r23,0(r8)
 400976c:	45000115 	stw	r20,4(r8)
 4009770:	d8801c15 	stw	r2,112(sp)
 4009774:	d9401b15 	stw	r5,108(sp)
 4009778:	00c001c4 	movi	r3,7
 400977c:	1941c20e 	bge	r3,r5,4009e88 <___vfiprintf_internal_r+0xd18>
 4009780:	1002531e 	bne	r2,zero,400a0d0 <___vfiprintf_internal_r+0xf60>
 4009784:	d8001b15 	stw	zero,108(sp)
 4009788:	8c40010c 	andi	r17,r17,4
 400978c:	88023226 	beq	r17,zero,400a058 <___vfiprintf_internal_r+0xee8>
 4009790:	d9002517 	ldw	r4,148(sp)
 4009794:	24e3c83a 	sub	r17,r4,r19
 4009798:	04432916 	blt	zero,r17,400a440 <___vfiprintf_internal_r+0x12d0>
 400979c:	d8802517 	ldw	r2,148(sp)
 40097a0:	14c0010e 	bge	r2,r19,40097a8 <___vfiprintf_internal_r+0x638>
 40097a4:	9805883a 	mov	r2,r19
 40097a8:	d8c02417 	ldw	r3,144(sp)
 40097ac:	1887883a 	add	r3,r3,r2
 40097b0:	d8c02415 	stw	r3,144(sp)
 40097b4:	d8001b15 	stw	zero,108(sp)
 40097b8:	d811883a 	mov	r8,sp
 40097bc:	003ea006 	br	4009240 <__alt_data_end+0xfc009240>
 40097c0:	8c400814 	ori	r17,r17,32
 40097c4:	b0c00007 	ldb	r3,0(r22)
 40097c8:	003ec606 	br	40092e4 <__alt_data_end+0xfc0092e4>
 40097cc:	b0c00007 	ldb	r3,0(r22)
 40097d0:	00801b04 	movi	r2,108
 40097d4:	18832026 	beq	r3,r2,400a458 <___vfiprintf_internal_r+0x12e8>
 40097d8:	8c400414 	ori	r17,r17,16
 40097dc:	003ec106 	br	40092e4 <__alt_data_end+0xfc0092e4>
 40097e0:	9cc03fcc 	andi	r19,r19,255
 40097e4:	b811883a 	mov	r8,r23
 40097e8:	9803981e 	bne	r19,zero,400a64c <___vfiprintf_internal_r+0x14dc>
 40097ec:	8880080c 	andi	r2,r17,32
 40097f0:	1002be26 	beq	r2,zero,400a2ec <___vfiprintf_internal_r+0x117c>
 40097f4:	d9002217 	ldw	r4,136(sp)
 40097f8:	d9402417 	ldw	r5,144(sp)
 40097fc:	20800017 	ldw	r2,0(r4)
 4009800:	2807d7fa 	srai	r3,r5,31
 4009804:	21000104 	addi	r4,r4,4
 4009808:	d9002215 	stw	r4,136(sp)
 400980c:	11400015 	stw	r5,0(r2)
 4009810:	10c00115 	stw	r3,4(r2)
 4009814:	003e8a06 	br	4009240 <__alt_data_end+0xfc009240>
 4009818:	9cc03fcc 	andi	r19,r19,255
 400981c:	b811883a 	mov	r8,r23
 4009820:	9803871e 	bne	r19,zero,400a640 <___vfiprintf_internal_r+0x14d0>
 4009824:	8880080c 	andi	r2,r17,32
 4009828:	10009a26 	beq	r2,zero,4009a94 <___vfiprintf_internal_r+0x924>
 400982c:	d9002217 	ldw	r4,136(sp)
 4009830:	d8001d85 	stb	zero,118(sp)
 4009834:	20800204 	addi	r2,r4,8
 4009838:	24c00017 	ldw	r19,0(r4)
 400983c:	25000117 	ldw	r20,4(r4)
 4009840:	8002a416 	blt	r16,zero,400a2d4 <___vfiprintf_internal_r+0x1164>
 4009844:	013fdfc4 	movi	r4,-129
 4009848:	9d06b03a 	or	r3,r19,r20
 400984c:	d8802215 	stw	r2,136(sp)
 4009850:	8922703a 	and	r17,r17,r4
 4009854:	18009b26 	beq	r3,zero,4009ac4 <___vfiprintf_internal_r+0x954>
 4009858:	002b883a 	mov	r21,zero
 400985c:	ddc01a04 	addi	r23,sp,104
 4009860:	9806d0fa 	srli	r3,r19,3
 4009864:	a008977a 	slli	r4,r20,29
 4009868:	a028d0fa 	srli	r20,r20,3
 400986c:	9cc001cc 	andi	r19,r19,7
 4009870:	98800c04 	addi	r2,r19,48
 4009874:	bdffffc4 	addi	r23,r23,-1
 4009878:	20e6b03a 	or	r19,r4,r3
 400987c:	b8800005 	stb	r2,0(r23)
 4009880:	9d06b03a 	or	r3,r19,r20
 4009884:	183ff61e 	bne	r3,zero,4009860 <__alt_data_end+0xfc009860>
 4009888:	88c0004c 	andi	r3,r17,1
 400988c:	18021f1e 	bne	r3,zero,400a10c <___vfiprintf_internal_r+0xf9c>
 4009890:	d9401e17 	ldw	r5,120(sp)
 4009894:	2de9c83a 	sub	r20,r5,r23
 4009898:	003f3806 	br	400957c <__alt_data_end+0xfc00957c>
 400989c:	9cc03fcc 	andi	r19,r19,255
 40098a0:	b811883a 	mov	r8,r23
 40098a4:	98034f1e 	bne	r19,zero,400a5e4 <___vfiprintf_internal_r+0x1474>
 40098a8:	00810074 	movhi	r2,1025
 40098ac:	1087de04 	addi	r2,r2,8056
 40098b0:	d8802615 	stw	r2,152(sp)
 40098b4:	8880080c 	andi	r2,r17,32
 40098b8:	1000ac26 	beq	r2,zero,4009b6c <___vfiprintf_internal_r+0x9fc>
 40098bc:	d9002217 	ldw	r4,136(sp)
 40098c0:	24c00017 	ldw	r19,0(r4)
 40098c4:	25000117 	ldw	r20,4(r4)
 40098c8:	21000204 	addi	r4,r4,8
 40098cc:	d9002215 	stw	r4,136(sp)
 40098d0:	8880004c 	andi	r2,r17,1
 40098d4:	1001e726 	beq	r2,zero,400a074 <___vfiprintf_internal_r+0xf04>
 40098d8:	9d04b03a 	or	r2,r19,r20
 40098dc:	10025c1e 	bne	r2,zero,400a250 <___vfiprintf_internal_r+0x10e0>
 40098e0:	d8001d85 	stb	zero,118(sp)
 40098e4:	80024416 	blt	r16,zero,400a1f8 <___vfiprintf_internal_r+0x1088>
 40098e8:	00bfdfc4 	movi	r2,-129
 40098ec:	88a2703a 	and	r17,r17,r2
 40098f0:	003f1d06 	br	4009568 <__alt_data_end+0xfc009568>
 40098f4:	d8c02217 	ldw	r3,136(sp)
 40098f8:	04c00044 	movi	r19,1
 40098fc:	b811883a 	mov	r8,r23
 4009900:	18800017 	ldw	r2,0(r3)
 4009904:	18c00104 	addi	r3,r3,4
 4009908:	d8001d85 	stb	zero,118(sp)
 400990c:	d8801005 	stb	r2,64(sp)
 4009910:	d8c02215 	stw	r3,136(sp)
 4009914:	9829883a 	mov	r20,r19
 4009918:	ddc01004 	addi	r23,sp,64
 400991c:	0021883a 	mov	r16,zero
 4009920:	003f1e06 	br	400959c <__alt_data_end+0xfc00959c>
 4009924:	9cc03fcc 	andi	r19,r19,255
 4009928:	b811883a 	mov	r8,r23
 400992c:	9803331e 	bne	r19,zero,400a5fc <___vfiprintf_internal_r+0x148c>
 4009930:	8880080c 	andi	r2,r17,32
 4009934:	10004826 	beq	r2,zero,4009a58 <___vfiprintf_internal_r+0x8e8>
 4009938:	d9002217 	ldw	r4,136(sp)
 400993c:	20800117 	ldw	r2,4(r4)
 4009940:	24c00017 	ldw	r19,0(r4)
 4009944:	21000204 	addi	r4,r4,8
 4009948:	d9002215 	stw	r4,136(sp)
 400994c:	1029883a 	mov	r20,r2
 4009950:	10024c16 	blt	r2,zero,400a284 <___vfiprintf_internal_r+0x1114>
 4009954:	dd401d83 	ldbu	r21,118(sp)
 4009958:	80007116 	blt	r16,zero,4009b20 <___vfiprintf_internal_r+0x9b0>
 400995c:	00ffdfc4 	movi	r3,-129
 4009960:	9d04b03a 	or	r2,r19,r20
 4009964:	88e2703a 	and	r17,r17,r3
 4009968:	1000d126 	beq	r2,zero,4009cb0 <___vfiprintf_internal_r+0xb40>
 400996c:	a0023526 	beq	r20,zero,400a244 <___vfiprintf_internal_r+0x10d4>
 4009970:	ddc01a04 	addi	r23,sp,104
 4009974:	4039883a 	mov	fp,r8
 4009978:	9809883a 	mov	r4,r19
 400997c:	a00b883a 	mov	r5,r20
 4009980:	01800284 	movi	r6,10
 4009984:	000f883a 	mov	r7,zero
 4009988:	400dd3c0 	call	400dd3c <__umoddi3>
 400998c:	10800c04 	addi	r2,r2,48
 4009990:	bdffffc4 	addi	r23,r23,-1
 4009994:	9809883a 	mov	r4,r19
 4009998:	a00b883a 	mov	r5,r20
 400999c:	b8800005 	stb	r2,0(r23)
 40099a0:	01800284 	movi	r6,10
 40099a4:	000f883a 	mov	r7,zero
 40099a8:	400d7400 	call	400d740 <__udivdi3>
 40099ac:	1027883a 	mov	r19,r2
 40099b0:	10c4b03a 	or	r2,r2,r3
 40099b4:	1829883a 	mov	r20,r3
 40099b8:	103fef1e 	bne	r2,zero,4009978 <__alt_data_end+0xfc009978>
 40099bc:	d9001e17 	ldw	r4,120(sp)
 40099c0:	e011883a 	mov	r8,fp
 40099c4:	25e9c83a 	sub	r20,r4,r23
 40099c8:	003eec06 	br	400957c <__alt_data_end+0xfc00957c>
 40099cc:	d8802307 	ldb	r2,140(sp)
 40099d0:	1002361e 	bne	r2,zero,400a2ac <___vfiprintf_internal_r+0x113c>
 40099d4:	00c00804 	movi	r3,32
 40099d8:	d8c02305 	stb	r3,140(sp)
 40099dc:	04c00044 	movi	r19,1
 40099e0:	b0c00007 	ldb	r3,0(r22)
 40099e4:	003e3f06 	br	40092e4 <__alt_data_end+0xfc0092e4>
 40099e8:	8c400054 	ori	r17,r17,1
 40099ec:	b0c00007 	ldb	r3,0(r22)
 40099f0:	003e3c06 	br	40092e4 <__alt_data_end+0xfc0092e4>
 40099f4:	8c402014 	ori	r17,r17,128
 40099f8:	b0c00007 	ldb	r3,0(r22)
 40099fc:	003e3906 	br	40092e4 <__alt_data_end+0xfc0092e4>
 4009a00:	dc002715 	stw	r16,156(sp)
 4009a04:	d8002515 	stw	zero,148(sp)
 4009a08:	1f3ff404 	addi	fp,r3,-48
 4009a0c:	0009883a 	mov	r4,zero
 4009a10:	b021883a 	mov	r16,r22
 4009a14:	01400284 	movi	r5,10
 4009a18:	40049b00 	call	40049b0 <__mulsi3>
 4009a1c:	80c00007 	ldb	r3,0(r16)
 4009a20:	e089883a 	add	r4,fp,r2
 4009a24:	b5800044 	addi	r22,r22,1
 4009a28:	1f3ff404 	addi	fp,r3,-48
 4009a2c:	b021883a 	mov	r16,r22
 4009a30:	af3ff82e 	bgeu	r21,fp,4009a14 <__alt_data_end+0xfc009a14>
 4009a34:	d9002515 	stw	r4,148(sp)
 4009a38:	dc002717 	ldw	r16,156(sp)
 4009a3c:	003e2a06 	br	40092e8 <__alt_data_end+0xfc0092e8>
 4009a40:	9cc03fcc 	andi	r19,r19,255
 4009a44:	b811883a 	mov	r8,r23
 4009a48:	9802e91e 	bne	r19,zero,400a5f0 <___vfiprintf_internal_r+0x1480>
 4009a4c:	8c400414 	ori	r17,r17,16
 4009a50:	8880080c 	andi	r2,r17,32
 4009a54:	103fb81e 	bne	r2,zero,4009938 <__alt_data_end+0xfc009938>
 4009a58:	8880040c 	andi	r2,r17,16
 4009a5c:	10022e26 	beq	r2,zero,400a318 <___vfiprintf_internal_r+0x11a8>
 4009a60:	d9402217 	ldw	r5,136(sp)
 4009a64:	2cc00017 	ldw	r19,0(r5)
 4009a68:	29400104 	addi	r5,r5,4
 4009a6c:	d9402215 	stw	r5,136(sp)
 4009a70:	9829d7fa 	srai	r20,r19,31
 4009a74:	a005883a 	mov	r2,r20
 4009a78:	003fb506 	br	4009950 <__alt_data_end+0xfc009950>
 4009a7c:	9cc03fcc 	andi	r19,r19,255
 4009a80:	b811883a 	mov	r8,r23
 4009a84:	9802fa1e 	bne	r19,zero,400a670 <___vfiprintf_internal_r+0x1500>
 4009a88:	8c400414 	ori	r17,r17,16
 4009a8c:	8880080c 	andi	r2,r17,32
 4009a90:	103f661e 	bne	r2,zero,400982c <__alt_data_end+0xfc00982c>
 4009a94:	8880040c 	andi	r2,r17,16
 4009a98:	10020626 	beq	r2,zero,400a2b4 <___vfiprintf_internal_r+0x1144>
 4009a9c:	d9402217 	ldw	r5,136(sp)
 4009aa0:	d8001d85 	stb	zero,118(sp)
 4009aa4:	0029883a 	mov	r20,zero
 4009aa8:	28800104 	addi	r2,r5,4
 4009aac:	2cc00017 	ldw	r19,0(r5)
 4009ab0:	80020816 	blt	r16,zero,400a2d4 <___vfiprintf_internal_r+0x1164>
 4009ab4:	00ffdfc4 	movi	r3,-129
 4009ab8:	d8802215 	stw	r2,136(sp)
 4009abc:	88e2703a 	and	r17,r17,r3
 4009ac0:	983f651e 	bne	r19,zero,4009858 <__alt_data_end+0xfc009858>
 4009ac4:	002b883a 	mov	r21,zero
 4009ac8:	8002cf26 	beq	r16,zero,400a608 <___vfiprintf_internal_r+0x1498>
 4009acc:	0027883a 	mov	r19,zero
 4009ad0:	0029883a 	mov	r20,zero
 4009ad4:	003f6106 	br	400985c <__alt_data_end+0xfc00985c>
 4009ad8:	9cc03fcc 	andi	r19,r19,255
 4009adc:	b811883a 	mov	r8,r23
 4009ae0:	9802e01e 	bne	r19,zero,400a664 <___vfiprintf_internal_r+0x14f4>
 4009ae4:	8c400414 	ori	r17,r17,16
 4009ae8:	8880080c 	andi	r2,r17,32
 4009aec:	1000641e 	bne	r2,zero,4009c80 <___vfiprintf_internal_r+0xb10>
 4009af0:	8880040c 	andi	r2,r17,16
 4009af4:	1001c81e 	bne	r2,zero,400a218 <___vfiprintf_internal_r+0x10a8>
 4009af8:	8880100c 	andi	r2,r17,64
 4009afc:	d8001d85 	stb	zero,118(sp)
 4009b00:	1002281e 	bne	r2,zero,400a3a4 <___vfiprintf_internal_r+0x1234>
 4009b04:	d9002217 	ldw	r4,136(sp)
 4009b08:	0029883a 	mov	r20,zero
 4009b0c:	20800104 	addi	r2,r4,4
 4009b10:	24c00017 	ldw	r19,0(r4)
 4009b14:	8001c60e 	bge	r16,zero,400a230 <___vfiprintf_internal_r+0x10c0>
 4009b18:	d8802215 	stw	r2,136(sp)
 4009b1c:	002b883a 	mov	r21,zero
 4009b20:	9d04b03a 	or	r2,r19,r20
 4009b24:	103f911e 	bne	r2,zero,400996c <__alt_data_end+0xfc00996c>
 4009b28:	00800044 	movi	r2,1
 4009b2c:	10803fcc 	andi	r2,r2,255
 4009b30:	00c00044 	movi	r3,1
 4009b34:	10c05f26 	beq	r2,r3,4009cb4 <___vfiprintf_internal_r+0xb44>
 4009b38:	00c00084 	movi	r3,2
 4009b3c:	10ffe31e 	bne	r2,r3,4009acc <__alt_data_end+0xfc009acc>
 4009b40:	0027883a 	mov	r19,zero
 4009b44:	0029883a 	mov	r20,zero
 4009b48:	00015106 	br	400a090 <___vfiprintf_internal_r+0xf20>
 4009b4c:	9cc03fcc 	andi	r19,r19,255
 4009b50:	b811883a 	mov	r8,r23
 4009b54:	9802c01e 	bne	r19,zero,400a658 <___vfiprintf_internal_r+0x14e8>
 4009b58:	01410074 	movhi	r5,1025
 4009b5c:	2947d904 	addi	r5,r5,8036
 4009b60:	d9402615 	stw	r5,152(sp)
 4009b64:	8880080c 	andi	r2,r17,32
 4009b68:	103f541e 	bne	r2,zero,40098bc <__alt_data_end+0xfc0098bc>
 4009b6c:	8880040c 	andi	r2,r17,16
 4009b70:	1001f226 	beq	r2,zero,400a33c <___vfiprintf_internal_r+0x11cc>
 4009b74:	d9402217 	ldw	r5,136(sp)
 4009b78:	0029883a 	mov	r20,zero
 4009b7c:	2cc00017 	ldw	r19,0(r5)
 4009b80:	29400104 	addi	r5,r5,4
 4009b84:	d9402215 	stw	r5,136(sp)
 4009b88:	003f5106 	br	40098d0 <__alt_data_end+0xfc0098d0>
 4009b8c:	d8c02217 	ldw	r3,136(sp)
 4009b90:	b811883a 	mov	r8,r23
 4009b94:	d8001d85 	stb	zero,118(sp)
 4009b98:	1dc00017 	ldw	r23,0(r3)
 4009b9c:	1f000104 	addi	fp,r3,4
 4009ba0:	b8025926 	beq	r23,zero,400a508 <___vfiprintf_internal_r+0x1398>
 4009ba4:	80023316 	blt	r16,zero,400a474 <___vfiprintf_internal_r+0x1304>
 4009ba8:	800d883a 	mov	r6,r16
 4009bac:	000b883a 	mov	r5,zero
 4009bb0:	b809883a 	mov	r4,r23
 4009bb4:	da002a15 	stw	r8,168(sp)
 4009bb8:	400c6300 	call	400c630 <memchr>
 4009bbc:	da002a17 	ldw	r8,168(sp)
 4009bc0:	10026826 	beq	r2,zero,400a564 <___vfiprintf_internal_r+0x13f4>
 4009bc4:	15e9c83a 	sub	r20,r2,r23
 4009bc8:	dd401d83 	ldbu	r21,118(sp)
 4009bcc:	df002215 	stw	fp,136(sp)
 4009bd0:	0021883a 	mov	r16,zero
 4009bd4:	003e6906 	br	400957c <__alt_data_end+0xfc00957c>
 4009bd8:	9cc03fcc 	andi	r19,r19,255
 4009bdc:	b811883a 	mov	r8,r23
 4009be0:	983fc126 	beq	r19,zero,4009ae8 <__alt_data_end+0xfc009ae8>
 4009be4:	d8c02303 	ldbu	r3,140(sp)
 4009be8:	d8c01d85 	stb	r3,118(sp)
 4009bec:	003fbe06 	br	4009ae8 <__alt_data_end+0xfc009ae8>
 4009bf0:	d9002217 	ldw	r4,136(sp)
 4009bf4:	d9402217 	ldw	r5,136(sp)
 4009bf8:	21000017 	ldw	r4,0(r4)
 4009bfc:	28800104 	addi	r2,r5,4
 4009c00:	d9002515 	stw	r4,148(sp)
 4009c04:	203e3d16 	blt	r4,zero,40094fc <__alt_data_end+0xfc0094fc>
 4009c08:	d8802215 	stw	r2,136(sp)
 4009c0c:	b0c00007 	ldb	r3,0(r22)
 4009c10:	003db406 	br	40092e4 <__alt_data_end+0xfc0092e4>
 4009c14:	00c00ac4 	movi	r3,43
 4009c18:	d8c02305 	stb	r3,140(sp)
 4009c1c:	04c00044 	movi	r19,1
 4009c20:	b0c00007 	ldb	r3,0(r22)
 4009c24:	003daf06 	br	40092e4 <__alt_data_end+0xfc0092e4>
 4009c28:	b0c00007 	ldb	r3,0(r22)
 4009c2c:	01000a84 	movi	r4,42
 4009c30:	b4000044 	addi	r16,r22,1
 4009c34:	19025e26 	beq	r3,r4,400a5b0 <___vfiprintf_internal_r+0x1440>
 4009c38:	1f3ff404 	addi	fp,r3,-48
 4009c3c:	0009883a 	mov	r4,zero
 4009c40:	af025236 	bltu	r21,fp,400a58c <___vfiprintf_internal_r+0x141c>
 4009c44:	01400284 	movi	r5,10
 4009c48:	40049b00 	call	40049b0 <__mulsi3>
 4009c4c:	80c00007 	ldb	r3,0(r16)
 4009c50:	1709883a 	add	r4,r2,fp
 4009c54:	85800044 	addi	r22,r16,1
 4009c58:	1f3ff404 	addi	fp,r3,-48
 4009c5c:	b021883a 	mov	r16,r22
 4009c60:	af3ff82e 	bgeu	r21,fp,4009c44 <__alt_data_end+0xfc009c44>
 4009c64:	2021883a 	mov	r16,r4
 4009c68:	203d9f0e 	bge	r4,zero,40092e8 <__alt_data_end+0xfc0092e8>
 4009c6c:	043fffc4 	movi	r16,-1
 4009c70:	003d9d06 	br	40092e8 <__alt_data_end+0xfc0092e8>
 4009c74:	8c401014 	ori	r17,r17,64
 4009c78:	b0c00007 	ldb	r3,0(r22)
 4009c7c:	003d9906 	br	40092e4 <__alt_data_end+0xfc0092e4>
 4009c80:	d9002217 	ldw	r4,136(sp)
 4009c84:	d8001d85 	stb	zero,118(sp)
 4009c88:	20c00204 	addi	r3,r4,8
 4009c8c:	24c00017 	ldw	r19,0(r4)
 4009c90:	25000117 	ldw	r20,4(r4)
 4009c94:	8001e716 	blt	r16,zero,400a434 <___vfiprintf_internal_r+0x12c4>
 4009c98:	013fdfc4 	movi	r4,-129
 4009c9c:	9d04b03a 	or	r2,r19,r20
 4009ca0:	d8c02215 	stw	r3,136(sp)
 4009ca4:	8922703a 	and	r17,r17,r4
 4009ca8:	002b883a 	mov	r21,zero
 4009cac:	103f2f1e 	bne	r2,zero,400996c <__alt_data_end+0xfc00996c>
 4009cb0:	803e2f26 	beq	r16,zero,4009570 <__alt_data_end+0xfc009570>
 4009cb4:	0027883a 	mov	r19,zero
 4009cb8:	9cc00c04 	addi	r19,r19,48
 4009cbc:	dcc019c5 	stb	r19,103(sp)
 4009cc0:	dd002817 	ldw	r20,160(sp)
 4009cc4:	ddc019c4 	addi	r23,sp,103
 4009cc8:	003e2c06 	br	400957c <__alt_data_end+0xfc00957c>
 4009ccc:	9cc03fcc 	andi	r19,r19,255
 4009cd0:	b811883a 	mov	r8,r23
 4009cd4:	9802571e 	bne	r19,zero,400a634 <___vfiprintf_internal_r+0x14c4>
 4009cd8:	18005726 	beq	r3,zero,4009e38 <___vfiprintf_internal_r+0xcc8>
 4009cdc:	04c00044 	movi	r19,1
 4009ce0:	d8c01005 	stb	r3,64(sp)
 4009ce4:	d8001d85 	stb	zero,118(sp)
 4009ce8:	9829883a 	mov	r20,r19
 4009cec:	ddc01004 	addi	r23,sp,64
 4009cf0:	003f0a06 	br	400991c <__alt_data_end+0xfc00991c>
 4009cf4:	d9402017 	ldw	r5,128(sp)
 4009cf8:	d9002117 	ldw	r4,132(sp)
 4009cfc:	d9801a04 	addi	r6,sp,104
 4009d00:	da802a15 	stw	r10,168(sp)
 4009d04:	400905c0 	call	400905c <__sprint_r.part.0>
 4009d08:	da802a17 	ldw	r10,168(sp)
 4009d0c:	1000501e 	bne	r2,zero,4009e50 <___vfiprintf_internal_r+0xce0>
 4009d10:	d9801b17 	ldw	r6,108(sp)
 4009d14:	d8801c17 	ldw	r2,112(sp)
 4009d18:	d811883a 	mov	r8,sp
 4009d1c:	31000044 	addi	r4,r6,1
 4009d20:	003e3606 	br	40095fc <__alt_data_end+0xfc0095fc>
 4009d24:	d9001b17 	ldw	r4,108(sp)
 4009d28:	d8801c17 	ldw	r2,112(sp)
 4009d2c:	21400044 	addi	r5,r4,1
 4009d30:	d9801d87 	ldb	r6,118(sp)
 4009d34:	303e5226 	beq	r6,zero,4009680 <__alt_data_end+0xfc009680>
 4009d38:	01800044 	movi	r6,1
 4009d3c:	d9001d84 	addi	r4,sp,118
 4009d40:	1185883a 	add	r2,r2,r6
 4009d44:	41000015 	stw	r4,0(r8)
 4009d48:	41800115 	stw	r6,4(r8)
 4009d4c:	d8801c15 	stw	r2,112(sp)
 4009d50:	d9401b15 	stw	r5,108(sp)
 4009d54:	010001c4 	movi	r4,7
 4009d58:	2140b00e 	bge	r4,r5,400a01c <___vfiprintf_internal_r+0xeac>
 4009d5c:	1000f61e 	bne	r2,zero,400a138 <___vfiprintf_internal_r+0xfc8>
 4009d60:	3800b31e 	bne	r7,zero,400a030 <___vfiprintf_internal_r+0xec0>
 4009d64:	0009883a 	mov	r4,zero
 4009d68:	300b883a 	mov	r5,r6
 4009d6c:	d811883a 	mov	r8,sp
 4009d70:	01802004 	movi	r6,128
 4009d74:	19be5226 	beq	r3,r6,40096c0 <__alt_data_end+0xfc0096c0>
 4009d78:	8521c83a 	sub	r16,r16,r20
 4009d7c:	043e790e 	bge	zero,r16,4009764 <__alt_data_end+0xfc009764>
 4009d80:	05400404 	movi	r21,16
 4009d84:	ac01b00e 	bge	r21,r16,400a448 <___vfiprintf_internal_r+0x12d8>
 4009d88:	01410074 	movhi	r5,1025
 4009d8c:	2947e4c4 	addi	r5,r5,8083
 4009d90:	d9402315 	stw	r5,140(sp)
 4009d94:	070001c4 	movi	fp,7
 4009d98:	00000506 	br	4009db0 <___vfiprintf_internal_r+0xc40>
 4009d9c:	21400084 	addi	r5,r4,2
 4009da0:	42000204 	addi	r8,r8,8
 4009da4:	1809883a 	mov	r4,r3
 4009da8:	843ffc04 	addi	r16,r16,-16
 4009dac:	ac000d0e 	bge	r21,r16,4009de4 <___vfiprintf_internal_r+0xc74>
 4009db0:	10800404 	addi	r2,r2,16
 4009db4:	20c00044 	addi	r3,r4,1
 4009db8:	44800015 	stw	r18,0(r8)
 4009dbc:	45400115 	stw	r21,4(r8)
 4009dc0:	d8801c15 	stw	r2,112(sp)
 4009dc4:	d8c01b15 	stw	r3,108(sp)
 4009dc8:	e0fff40e 	bge	fp,r3,4009d9c <__alt_data_end+0xfc009d9c>
 4009dcc:	1000101e 	bne	r2,zero,4009e10 <___vfiprintf_internal_r+0xca0>
 4009dd0:	843ffc04 	addi	r16,r16,-16
 4009dd4:	01400044 	movi	r5,1
 4009dd8:	0009883a 	mov	r4,zero
 4009ddc:	d811883a 	mov	r8,sp
 4009de0:	ac3ff316 	blt	r21,r16,4009db0 <__alt_data_end+0xfc009db0>
 4009de4:	d8c02317 	ldw	r3,140(sp)
 4009de8:	1405883a 	add	r2,r2,r16
 4009dec:	44000115 	stw	r16,4(r8)
 4009df0:	40c00015 	stw	r3,0(r8)
 4009df4:	d8801c15 	stw	r2,112(sp)
 4009df8:	d9401b15 	stw	r5,108(sp)
 4009dfc:	00c001c4 	movi	r3,7
 4009e00:	19401916 	blt	r3,r5,4009e68 <___vfiprintf_internal_r+0xcf8>
 4009e04:	42000204 	addi	r8,r8,8
 4009e08:	29400044 	addi	r5,r5,1
 4009e0c:	003e5506 	br	4009764 <__alt_data_end+0xfc009764>
 4009e10:	d9402017 	ldw	r5,128(sp)
 4009e14:	d9002117 	ldw	r4,132(sp)
 4009e18:	d9801a04 	addi	r6,sp,104
 4009e1c:	400905c0 	call	400905c <__sprint_r.part.0>
 4009e20:	10000b1e 	bne	r2,zero,4009e50 <___vfiprintf_internal_r+0xce0>
 4009e24:	d9001b17 	ldw	r4,108(sp)
 4009e28:	d8801c17 	ldw	r2,112(sp)
 4009e2c:	d811883a 	mov	r8,sp
 4009e30:	21400044 	addi	r5,r4,1
 4009e34:	003fdc06 	br	4009da8 <__alt_data_end+0xfc009da8>
 4009e38:	d8801c17 	ldw	r2,112(sp)
 4009e3c:	10000426 	beq	r2,zero,4009e50 <___vfiprintf_internal_r+0xce0>
 4009e40:	d9402017 	ldw	r5,128(sp)
 4009e44:	d9002117 	ldw	r4,132(sp)
 4009e48:	d9801a04 	addi	r6,sp,104
 4009e4c:	400905c0 	call	400905c <__sprint_r.part.0>
 4009e50:	d9402017 	ldw	r5,128(sp)
 4009e54:	2880030b 	ldhu	r2,12(r5)
 4009e58:	1080100c 	andi	r2,r2,64
 4009e5c:	10014d1e 	bne	r2,zero,400a394 <___vfiprintf_internal_r+0x1224>
 4009e60:	d8802417 	ldw	r2,144(sp)
 4009e64:	003d9706 	br	40094c4 <__alt_data_end+0xfc0094c4>
 4009e68:	1000d21e 	bne	r2,zero,400a1b4 <___vfiprintf_internal_r+0x1044>
 4009e6c:	00c00044 	movi	r3,1
 4009e70:	a005883a 	mov	r2,r20
 4009e74:	ddc00015 	stw	r23,0(sp)
 4009e78:	dd000115 	stw	r20,4(sp)
 4009e7c:	dd001c15 	stw	r20,112(sp)
 4009e80:	d8c01b15 	stw	r3,108(sp)
 4009e84:	d811883a 	mov	r8,sp
 4009e88:	42000204 	addi	r8,r8,8
 4009e8c:	8c40010c 	andi	r17,r17,4
 4009e90:	88004026 	beq	r17,zero,4009f94 <___vfiprintf_internal_r+0xe24>
 4009e94:	d9002517 	ldw	r4,148(sp)
 4009e98:	24e3c83a 	sub	r17,r4,r19
 4009e9c:	04403d0e 	bge	zero,r17,4009f94 <___vfiprintf_internal_r+0xe24>
 4009ea0:	04000404 	movi	r16,16
 4009ea4:	8441a90e 	bge	r16,r17,400a54c <___vfiprintf_internal_r+0x13dc>
 4009ea8:	00c10074 	movhi	r3,1025
 4009eac:	18c7e8c4 	addi	r3,r3,8099
 4009eb0:	d9001b17 	ldw	r4,108(sp)
 4009eb4:	d8c02315 	stw	r3,140(sp)
 4009eb8:	050001c4 	movi	r20,7
 4009ebc:	dd402117 	ldw	r21,132(sp)
 4009ec0:	ddc02017 	ldw	r23,128(sp)
 4009ec4:	00000506 	br	4009edc <___vfiprintf_internal_r+0xd6c>
 4009ec8:	21400084 	addi	r5,r4,2
 4009ecc:	42000204 	addi	r8,r8,8
 4009ed0:	1809883a 	mov	r4,r3
 4009ed4:	8c7ffc04 	addi	r17,r17,-16
 4009ed8:	84400f0e 	bge	r16,r17,4009f18 <___vfiprintf_internal_r+0xda8>
 4009edc:	01410074 	movhi	r5,1025
 4009ee0:	10800404 	addi	r2,r2,16
 4009ee4:	20c00044 	addi	r3,r4,1
 4009ee8:	2947e8c4 	addi	r5,r5,8099
 4009eec:	41400015 	stw	r5,0(r8)
 4009ef0:	44000115 	stw	r16,4(r8)
 4009ef4:	d8801c15 	stw	r2,112(sp)
 4009ef8:	d8c01b15 	stw	r3,108(sp)
 4009efc:	a0fff20e 	bge	r20,r3,4009ec8 <__alt_data_end+0xfc009ec8>
 4009f00:	1000141e 	bne	r2,zero,4009f54 <___vfiprintf_internal_r+0xde4>
 4009f04:	8c7ffc04 	addi	r17,r17,-16
 4009f08:	01400044 	movi	r5,1
 4009f0c:	0009883a 	mov	r4,zero
 4009f10:	d811883a 	mov	r8,sp
 4009f14:	847ff116 	blt	r16,r17,4009edc <__alt_data_end+0xfc009edc>
 4009f18:	d8c02317 	ldw	r3,140(sp)
 4009f1c:	1445883a 	add	r2,r2,r17
 4009f20:	44400115 	stw	r17,4(r8)
 4009f24:	40c00015 	stw	r3,0(r8)
 4009f28:	d8801c15 	stw	r2,112(sp)
 4009f2c:	d9401b15 	stw	r5,108(sp)
 4009f30:	00c001c4 	movi	r3,7
 4009f34:	1940170e 	bge	r3,r5,4009f94 <___vfiprintf_internal_r+0xe24>
 4009f38:	1000101e 	bne	r2,zero,4009f7c <___vfiprintf_internal_r+0xe0c>
 4009f3c:	d8802517 	ldw	r2,148(sp)
 4009f40:	14c11616 	blt	r2,r19,400a39c <___vfiprintf_internal_r+0x122c>
 4009f44:	d9002417 	ldw	r4,144(sp)
 4009f48:	2089883a 	add	r4,r4,r2
 4009f4c:	d9002415 	stw	r4,144(sp)
 4009f50:	003e1806 	br	40097b4 <__alt_data_end+0xfc0097b4>
 4009f54:	d9801a04 	addi	r6,sp,104
 4009f58:	b80b883a 	mov	r5,r23
 4009f5c:	a809883a 	mov	r4,r21
 4009f60:	400905c0 	call	400905c <__sprint_r.part.0>
 4009f64:	103fba1e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 4009f68:	d9001b17 	ldw	r4,108(sp)
 4009f6c:	d8801c17 	ldw	r2,112(sp)
 4009f70:	d811883a 	mov	r8,sp
 4009f74:	21400044 	addi	r5,r4,1
 4009f78:	003fd606 	br	4009ed4 <__alt_data_end+0xfc009ed4>
 4009f7c:	d9402017 	ldw	r5,128(sp)
 4009f80:	d9002117 	ldw	r4,132(sp)
 4009f84:	d9801a04 	addi	r6,sp,104
 4009f88:	400905c0 	call	400905c <__sprint_r.part.0>
 4009f8c:	103fb01e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 4009f90:	d8801c17 	ldw	r2,112(sp)
 4009f94:	d8c02517 	ldw	r3,148(sp)
 4009f98:	1cc0010e 	bge	r3,r19,4009fa0 <___vfiprintf_internal_r+0xe30>
 4009f9c:	9807883a 	mov	r3,r19
 4009fa0:	d9002417 	ldw	r4,144(sp)
 4009fa4:	20c9883a 	add	r4,r4,r3
 4009fa8:	d9002415 	stw	r4,144(sp)
 4009fac:	103e0126 	beq	r2,zero,40097b4 <__alt_data_end+0xfc0097b4>
 4009fb0:	d9402017 	ldw	r5,128(sp)
 4009fb4:	d9002117 	ldw	r4,132(sp)
 4009fb8:	d9801a04 	addi	r6,sp,104
 4009fbc:	400905c0 	call	400905c <__sprint_r.part.0>
 4009fc0:	103dfc26 	beq	r2,zero,40097b4 <__alt_data_end+0xfc0097b4>
 4009fc4:	003fa206 	br	4009e50 <__alt_data_end+0xfc009e50>
 4009fc8:	d9402017 	ldw	r5,128(sp)
 4009fcc:	d9002117 	ldw	r4,132(sp)
 4009fd0:	d9801a04 	addi	r6,sp,104
 4009fd4:	d9c02b15 	stw	r7,172(sp)
 4009fd8:	400905c0 	call	400905c <__sprint_r.part.0>
 4009fdc:	d9c02b17 	ldw	r7,172(sp)
 4009fe0:	103f9b1e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 4009fe4:	d9001b17 	ldw	r4,108(sp)
 4009fe8:	d8801c17 	ldw	r2,112(sp)
 4009fec:	d811883a 	mov	r8,sp
 4009ff0:	21800044 	addi	r6,r4,1
 4009ff4:	003dbf06 	br	40096f4 <__alt_data_end+0xfc0096f4>
 4009ff8:	1000d81e 	bne	r2,zero,400a35c <___vfiprintf_internal_r+0x11ec>
 4009ffc:	d9001d87 	ldb	r4,118(sp)
 400a000:	20000a26 	beq	r4,zero,400a02c <___vfiprintf_internal_r+0xebc>
 400a004:	00800044 	movi	r2,1
 400a008:	d9001d84 	addi	r4,sp,118
 400a00c:	100b883a 	mov	r5,r2
 400a010:	d9000015 	stw	r4,0(sp)
 400a014:	d8800115 	stw	r2,4(sp)
 400a018:	d811883a 	mov	r8,sp
 400a01c:	2809883a 	mov	r4,r5
 400a020:	42000204 	addi	r8,r8,8
 400a024:	29400044 	addi	r5,r5,1
 400a028:	003d9506 	br	4009680 <__alt_data_end+0xfc009680>
 400a02c:	3800fd26 	beq	r7,zero,400a424 <___vfiprintf_internal_r+0x12b4>
 400a030:	00800084 	movi	r2,2
 400a034:	d9001d04 	addi	r4,sp,116
 400a038:	d9000015 	stw	r4,0(sp)
 400a03c:	d8800115 	stw	r2,4(sp)
 400a040:	01400044 	movi	r5,1
 400a044:	d811883a 	mov	r8,sp
 400a048:	2809883a 	mov	r4,r5
 400a04c:	42000204 	addi	r8,r8,8
 400a050:	29400044 	addi	r5,r5,1
 400a054:	003f4606 	br	4009d70 <__alt_data_end+0xfc009d70>
 400a058:	d8802517 	ldw	r2,148(sp)
 400a05c:	14c0010e 	bge	r2,r19,400a064 <___vfiprintf_internal_r+0xef4>
 400a060:	9805883a 	mov	r2,r19
 400a064:	d9402417 	ldw	r5,144(sp)
 400a068:	288b883a 	add	r5,r5,r2
 400a06c:	d9402415 	stw	r5,144(sp)
 400a070:	003dd006 	br	40097b4 <__alt_data_end+0xfc0097b4>
 400a074:	d8001d85 	stb	zero,118(sp)
 400a078:	80005d16 	blt	r16,zero,400a1f0 <___vfiprintf_internal_r+0x1080>
 400a07c:	00ffdfc4 	movi	r3,-129
 400a080:	9d04b03a 	or	r2,r19,r20
 400a084:	88e2703a 	and	r17,r17,r3
 400a088:	103d3726 	beq	r2,zero,4009568 <__alt_data_end+0xfc009568>
 400a08c:	002b883a 	mov	r21,zero
 400a090:	d9002617 	ldw	r4,152(sp)
 400a094:	ddc01a04 	addi	r23,sp,104
 400a098:	988003cc 	andi	r2,r19,15
 400a09c:	a006973a 	slli	r3,r20,28
 400a0a0:	2085883a 	add	r2,r4,r2
 400a0a4:	9826d13a 	srli	r19,r19,4
 400a0a8:	10800003 	ldbu	r2,0(r2)
 400a0ac:	a028d13a 	srli	r20,r20,4
 400a0b0:	bdffffc4 	addi	r23,r23,-1
 400a0b4:	1ce6b03a 	or	r19,r3,r19
 400a0b8:	b8800005 	stb	r2,0(r23)
 400a0bc:	9d04b03a 	or	r2,r19,r20
 400a0c0:	103ff51e 	bne	r2,zero,400a098 <__alt_data_end+0xfc00a098>
 400a0c4:	d8801e17 	ldw	r2,120(sp)
 400a0c8:	15e9c83a 	sub	r20,r2,r23
 400a0cc:	003d2b06 	br	400957c <__alt_data_end+0xfc00957c>
 400a0d0:	d9402017 	ldw	r5,128(sp)
 400a0d4:	d9002117 	ldw	r4,132(sp)
 400a0d8:	d9801a04 	addi	r6,sp,104
 400a0dc:	400905c0 	call	400905c <__sprint_r.part.0>
 400a0e0:	103f5b1e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a0e4:	d8801c17 	ldw	r2,112(sp)
 400a0e8:	d811883a 	mov	r8,sp
 400a0ec:	003f6706 	br	4009e8c <__alt_data_end+0xfc009e8c>
 400a0f0:	d9402017 	ldw	r5,128(sp)
 400a0f4:	d9002117 	ldw	r4,132(sp)
 400a0f8:	d9801a04 	addi	r6,sp,104
 400a0fc:	400905c0 	call	400905c <__sprint_r.part.0>
 400a100:	103f531e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a104:	d811883a 	mov	r8,sp
 400a108:	003cd906 	br	4009470 <__alt_data_end+0xfc009470>
 400a10c:	10803fcc 	andi	r2,r2,255
 400a110:	1080201c 	xori	r2,r2,128
 400a114:	10bfe004 	addi	r2,r2,-128
 400a118:	00c00c04 	movi	r3,48
 400a11c:	10ffe926 	beq	r2,r3,400a0c4 <__alt_data_end+0xfc00a0c4>
 400a120:	b8ffffc5 	stb	r3,-1(r23)
 400a124:	d8c01e17 	ldw	r3,120(sp)
 400a128:	b8bfffc4 	addi	r2,r23,-1
 400a12c:	102f883a 	mov	r23,r2
 400a130:	18a9c83a 	sub	r20,r3,r2
 400a134:	003d1106 	br	400957c <__alt_data_end+0xfc00957c>
 400a138:	d9402017 	ldw	r5,128(sp)
 400a13c:	d9002117 	ldw	r4,132(sp)
 400a140:	d9801a04 	addi	r6,sp,104
 400a144:	d8c02a15 	stw	r3,168(sp)
 400a148:	d9c02b15 	stw	r7,172(sp)
 400a14c:	400905c0 	call	400905c <__sprint_r.part.0>
 400a150:	d8c02a17 	ldw	r3,168(sp)
 400a154:	d9c02b17 	ldw	r7,172(sp)
 400a158:	103f3d1e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a15c:	d9001b17 	ldw	r4,108(sp)
 400a160:	d8801c17 	ldw	r2,112(sp)
 400a164:	d811883a 	mov	r8,sp
 400a168:	21400044 	addi	r5,r4,1
 400a16c:	003d4406 	br	4009680 <__alt_data_end+0xfc009680>
 400a170:	d9402017 	ldw	r5,128(sp)
 400a174:	d9002117 	ldw	r4,132(sp)
 400a178:	d9801a04 	addi	r6,sp,104
 400a17c:	d8c02a15 	stw	r3,168(sp)
 400a180:	400905c0 	call	400905c <__sprint_r.part.0>
 400a184:	d8c02a17 	ldw	r3,168(sp)
 400a188:	103f311e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a18c:	d9001b17 	ldw	r4,108(sp)
 400a190:	d8801c17 	ldw	r2,112(sp)
 400a194:	d811883a 	mov	r8,sp
 400a198:	21400044 	addi	r5,r4,1
 400a19c:	003ef406 	br	4009d70 <__alt_data_end+0xfc009d70>
 400a1a0:	1000bd1e 	bne	r2,zero,400a498 <___vfiprintf_internal_r+0x1328>
 400a1a4:	01400044 	movi	r5,1
 400a1a8:	0009883a 	mov	r4,zero
 400a1ac:	d811883a 	mov	r8,sp
 400a1b0:	003ef106 	br	4009d78 <__alt_data_end+0xfc009d78>
 400a1b4:	d9402017 	ldw	r5,128(sp)
 400a1b8:	d9002117 	ldw	r4,132(sp)
 400a1bc:	d9801a04 	addi	r6,sp,104
 400a1c0:	400905c0 	call	400905c <__sprint_r.part.0>
 400a1c4:	103f221e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a1c8:	d9401b17 	ldw	r5,108(sp)
 400a1cc:	d8801c17 	ldw	r2,112(sp)
 400a1d0:	d811883a 	mov	r8,sp
 400a1d4:	29400044 	addi	r5,r5,1
 400a1d8:	003d6206 	br	4009764 <__alt_data_end+0xfc009764>
 400a1dc:	01410074 	movhi	r5,1025
 400a1e0:	2947de04 	addi	r5,r5,8056
 400a1e4:	d9402615 	stw	r5,152(sp)
 400a1e8:	d8c02215 	stw	r3,136(sp)
 400a1ec:	1023883a 	mov	r17,r2
 400a1f0:	9d04b03a 	or	r2,r19,r20
 400a1f4:	103fa51e 	bne	r2,zero,400a08c <__alt_data_end+0xfc00a08c>
 400a1f8:	002b883a 	mov	r21,zero
 400a1fc:	00800084 	movi	r2,2
 400a200:	003e4a06 	br	4009b2c <__alt_data_end+0xfc009b2c>
 400a204:	01410074 	movhi	r5,1025
 400a208:	2947de04 	addi	r5,r5,8056
 400a20c:	002b883a 	mov	r21,zero
 400a210:	d9402615 	stw	r5,152(sp)
 400a214:	003f9e06 	br	400a090 <__alt_data_end+0xfc00a090>
 400a218:	d9402217 	ldw	r5,136(sp)
 400a21c:	d8001d85 	stb	zero,118(sp)
 400a220:	0029883a 	mov	r20,zero
 400a224:	28800104 	addi	r2,r5,4
 400a228:	2cc00017 	ldw	r19,0(r5)
 400a22c:	803e3a16 	blt	r16,zero,4009b18 <__alt_data_end+0xfc009b18>
 400a230:	00ffdfc4 	movi	r3,-129
 400a234:	d8802215 	stw	r2,136(sp)
 400a238:	88e2703a 	and	r17,r17,r3
 400a23c:	002b883a 	mov	r21,zero
 400a240:	983e9b26 	beq	r19,zero,4009cb0 <__alt_data_end+0xfc009cb0>
 400a244:	00800244 	movi	r2,9
 400a248:	14fdc936 	bltu	r2,r19,4009970 <__alt_data_end+0xfc009970>
 400a24c:	003e9a06 	br	4009cb8 <__alt_data_end+0xfc009cb8>
 400a250:	00800c04 	movi	r2,48
 400a254:	d8c01d45 	stb	r3,117(sp)
 400a258:	d8801d05 	stb	r2,116(sp)
 400a25c:	d8001d85 	stb	zero,118(sp)
 400a260:	88c00094 	ori	r3,r17,2
 400a264:	80009c16 	blt	r16,zero,400a4d8 <___vfiprintf_internal_r+0x1368>
 400a268:	00bfdfc4 	movi	r2,-129
 400a26c:	88a2703a 	and	r17,r17,r2
 400a270:	8c400094 	ori	r17,r17,2
 400a274:	002b883a 	mov	r21,zero
 400a278:	003f8506 	br	400a090 <__alt_data_end+0xfc00a090>
 400a27c:	b029883a 	mov	r20,r22
 400a280:	003c0b06 	br	40092b0 <__alt_data_end+0xfc0092b0>
 400a284:	04e7c83a 	sub	r19,zero,r19
 400a288:	05400b44 	movi	r21,45
 400a28c:	9804c03a 	cmpne	r2,r19,zero
 400a290:	0529c83a 	sub	r20,zero,r20
 400a294:	dd401d85 	stb	r21,118(sp)
 400a298:	a0a9c83a 	sub	r20,r20,r2
 400a29c:	80009716 	blt	r16,zero,400a4fc <___vfiprintf_internal_r+0x138c>
 400a2a0:	00bfdfc4 	movi	r2,-129
 400a2a4:	88a2703a 	and	r17,r17,r2
 400a2a8:	003db006 	br	400996c <__alt_data_end+0xfc00996c>
 400a2ac:	b0c00007 	ldb	r3,0(r22)
 400a2b0:	003c0c06 	br	40092e4 <__alt_data_end+0xfc0092e4>
 400a2b4:	8880100c 	andi	r2,r17,64
 400a2b8:	d8001d85 	stb	zero,118(sp)
 400a2bc:	1000461e 	bne	r2,zero,400a3d8 <___vfiprintf_internal_r+0x1268>
 400a2c0:	d9002217 	ldw	r4,136(sp)
 400a2c4:	0029883a 	mov	r20,zero
 400a2c8:	20800104 	addi	r2,r4,4
 400a2cc:	24c00017 	ldw	r19,0(r4)
 400a2d0:	803df80e 	bge	r16,zero,4009ab4 <__alt_data_end+0xfc009ab4>
 400a2d4:	9d06b03a 	or	r3,r19,r20
 400a2d8:	d8802215 	stw	r2,136(sp)
 400a2dc:	183d5e1e 	bne	r3,zero,4009858 <__alt_data_end+0xfc009858>
 400a2e0:	002b883a 	mov	r21,zero
 400a2e4:	0005883a 	mov	r2,zero
 400a2e8:	003e1006 	br	4009b2c <__alt_data_end+0xfc009b2c>
 400a2ec:	8880040c 	andi	r2,r17,16
 400a2f0:	1000321e 	bne	r2,zero,400a3bc <___vfiprintf_internal_r+0x124c>
 400a2f4:	8c40100c 	andi	r17,r17,64
 400a2f8:	88008d26 	beq	r17,zero,400a530 <___vfiprintf_internal_r+0x13c0>
 400a2fc:	d9402217 	ldw	r5,136(sp)
 400a300:	d8c02417 	ldw	r3,144(sp)
 400a304:	28800017 	ldw	r2,0(r5)
 400a308:	29400104 	addi	r5,r5,4
 400a30c:	d9402215 	stw	r5,136(sp)
 400a310:	10c0000d 	sth	r3,0(r2)
 400a314:	003bca06 	br	4009240 <__alt_data_end+0xfc009240>
 400a318:	8880100c 	andi	r2,r17,64
 400a31c:	10003a26 	beq	r2,zero,400a408 <___vfiprintf_internal_r+0x1298>
 400a320:	d8802217 	ldw	r2,136(sp)
 400a324:	14c0000f 	ldh	r19,0(r2)
 400a328:	10800104 	addi	r2,r2,4
 400a32c:	d8802215 	stw	r2,136(sp)
 400a330:	9829d7fa 	srai	r20,r19,31
 400a334:	a005883a 	mov	r2,r20
 400a338:	003d8506 	br	4009950 <__alt_data_end+0xfc009950>
 400a33c:	8880100c 	andi	r2,r17,64
 400a340:	10002b26 	beq	r2,zero,400a3f0 <___vfiprintf_internal_r+0x1280>
 400a344:	d8802217 	ldw	r2,136(sp)
 400a348:	0029883a 	mov	r20,zero
 400a34c:	14c0000b 	ldhu	r19,0(r2)
 400a350:	10800104 	addi	r2,r2,4
 400a354:	d8802215 	stw	r2,136(sp)
 400a358:	003d5d06 	br	40098d0 <__alt_data_end+0xfc0098d0>
 400a35c:	d9402017 	ldw	r5,128(sp)
 400a360:	d9002117 	ldw	r4,132(sp)
 400a364:	d9801a04 	addi	r6,sp,104
 400a368:	d8c02a15 	stw	r3,168(sp)
 400a36c:	d9c02b15 	stw	r7,172(sp)
 400a370:	400905c0 	call	400905c <__sprint_r.part.0>
 400a374:	d8c02a17 	ldw	r3,168(sp)
 400a378:	d9c02b17 	ldw	r7,172(sp)
 400a37c:	103eb41e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a380:	d9001b17 	ldw	r4,108(sp)
 400a384:	d8801c17 	ldw	r2,112(sp)
 400a388:	d811883a 	mov	r8,sp
 400a38c:	21400044 	addi	r5,r4,1
 400a390:	003e6706 	br	4009d30 <__alt_data_end+0xfc009d30>
 400a394:	00bfffc4 	movi	r2,-1
 400a398:	003c4a06 	br	40094c4 <__alt_data_end+0xfc0094c4>
 400a39c:	9805883a 	mov	r2,r19
 400a3a0:	003ee806 	br	4009f44 <__alt_data_end+0xfc009f44>
 400a3a4:	d8c02217 	ldw	r3,136(sp)
 400a3a8:	0029883a 	mov	r20,zero
 400a3ac:	18800104 	addi	r2,r3,4
 400a3b0:	1cc0000b 	ldhu	r19,0(r3)
 400a3b4:	803f9e0e 	bge	r16,zero,400a230 <__alt_data_end+0xfc00a230>
 400a3b8:	003dd706 	br	4009b18 <__alt_data_end+0xfc009b18>
 400a3bc:	d8c02217 	ldw	r3,136(sp)
 400a3c0:	d9002417 	ldw	r4,144(sp)
 400a3c4:	18800017 	ldw	r2,0(r3)
 400a3c8:	18c00104 	addi	r3,r3,4
 400a3cc:	d8c02215 	stw	r3,136(sp)
 400a3d0:	11000015 	stw	r4,0(r2)
 400a3d4:	003b9a06 	br	4009240 <__alt_data_end+0xfc009240>
 400a3d8:	d8c02217 	ldw	r3,136(sp)
 400a3dc:	0029883a 	mov	r20,zero
 400a3e0:	18800104 	addi	r2,r3,4
 400a3e4:	1cc0000b 	ldhu	r19,0(r3)
 400a3e8:	803db20e 	bge	r16,zero,4009ab4 <__alt_data_end+0xfc009ab4>
 400a3ec:	003fb906 	br	400a2d4 <__alt_data_end+0xfc00a2d4>
 400a3f0:	d9002217 	ldw	r4,136(sp)
 400a3f4:	0029883a 	mov	r20,zero
 400a3f8:	24c00017 	ldw	r19,0(r4)
 400a3fc:	21000104 	addi	r4,r4,4
 400a400:	d9002215 	stw	r4,136(sp)
 400a404:	003d3206 	br	40098d0 <__alt_data_end+0xfc0098d0>
 400a408:	d8c02217 	ldw	r3,136(sp)
 400a40c:	1cc00017 	ldw	r19,0(r3)
 400a410:	18c00104 	addi	r3,r3,4
 400a414:	d8c02215 	stw	r3,136(sp)
 400a418:	9829d7fa 	srai	r20,r19,31
 400a41c:	a005883a 	mov	r2,r20
 400a420:	003d4b06 	br	4009950 <__alt_data_end+0xfc009950>
 400a424:	0009883a 	mov	r4,zero
 400a428:	01400044 	movi	r5,1
 400a42c:	d811883a 	mov	r8,sp
 400a430:	003e4f06 	br	4009d70 <__alt_data_end+0xfc009d70>
 400a434:	d8c02215 	stw	r3,136(sp)
 400a438:	002b883a 	mov	r21,zero
 400a43c:	003db806 	br	4009b20 <__alt_data_end+0xfc009b20>
 400a440:	d811883a 	mov	r8,sp
 400a444:	003e9606 	br	4009ea0 <__alt_data_end+0xfc009ea0>
 400a448:	01010074 	movhi	r4,1025
 400a44c:	2107e4c4 	addi	r4,r4,8083
 400a450:	d9002315 	stw	r4,140(sp)
 400a454:	003e6306 	br	4009de4 <__alt_data_end+0xfc009de4>
 400a458:	b0c00043 	ldbu	r3,1(r22)
 400a45c:	8c400814 	ori	r17,r17,32
 400a460:	b5800044 	addi	r22,r22,1
 400a464:	18c03fcc 	andi	r3,r3,255
 400a468:	18c0201c 	xori	r3,r3,128
 400a46c:	18ffe004 	addi	r3,r3,-128
 400a470:	003b9c06 	br	40092e4 <__alt_data_end+0xfc0092e4>
 400a474:	b809883a 	mov	r4,r23
 400a478:	da002a15 	stw	r8,168(sp)
 400a47c:	400d0400 	call	400d040 <strlen>
 400a480:	1029883a 	mov	r20,r2
 400a484:	dd401d83 	ldbu	r21,118(sp)
 400a488:	df002215 	stw	fp,136(sp)
 400a48c:	0021883a 	mov	r16,zero
 400a490:	da002a17 	ldw	r8,168(sp)
 400a494:	003c3906 	br	400957c <__alt_data_end+0xfc00957c>
 400a498:	d9402017 	ldw	r5,128(sp)
 400a49c:	d9002117 	ldw	r4,132(sp)
 400a4a0:	d9801a04 	addi	r6,sp,104
 400a4a4:	400905c0 	call	400905c <__sprint_r.part.0>
 400a4a8:	103e691e 	bne	r2,zero,4009e50 <__alt_data_end+0xfc009e50>
 400a4ac:	d9001b17 	ldw	r4,108(sp)
 400a4b0:	d8801c17 	ldw	r2,112(sp)
 400a4b4:	d811883a 	mov	r8,sp
 400a4b8:	21400044 	addi	r5,r4,1
 400a4bc:	003e2e06 	br	4009d78 <__alt_data_end+0xfc009d78>
 400a4c0:	01010074 	movhi	r4,1025
 400a4c4:	2107e8c4 	addi	r4,r4,8099
 400a4c8:	d9002315 	stw	r4,140(sp)
 400a4cc:	d9001b17 	ldw	r4,108(sp)
 400a4d0:	21000044 	addi	r4,r4,1
 400a4d4:	003c5e06 	br	4009650 <__alt_data_end+0xfc009650>
 400a4d8:	002b883a 	mov	r21,zero
 400a4dc:	00800084 	movi	r2,2
 400a4e0:	10803fcc 	andi	r2,r2,255
 400a4e4:	01000044 	movi	r4,1
 400a4e8:	11002b26 	beq	r2,r4,400a598 <___vfiprintf_internal_r+0x1428>
 400a4ec:	01000084 	movi	r4,2
 400a4f0:	11002b1e 	bne	r2,r4,400a5a0 <___vfiprintf_internal_r+0x1430>
 400a4f4:	1823883a 	mov	r17,r3
 400a4f8:	003ee506 	br	400a090 <__alt_data_end+0xfc00a090>
 400a4fc:	8807883a 	mov	r3,r17
 400a500:	00800044 	movi	r2,1
 400a504:	003ff606 	br	400a4e0 <__alt_data_end+0xfc00a4e0>
 400a508:	00800184 	movi	r2,6
 400a50c:	1400012e 	bgeu	r2,r16,400a514 <___vfiprintf_internal_r+0x13a4>
 400a510:	1021883a 	mov	r16,r2
 400a514:	8029883a 	mov	r20,r16
 400a518:	8027883a 	mov	r19,r16
 400a51c:	80002216 	blt	r16,zero,400a5a8 <___vfiprintf_internal_r+0x1438>
 400a520:	05c10074 	movhi	r23,1025
 400a524:	df002215 	stw	fp,136(sp)
 400a528:	bdc7e304 	addi	r23,r23,8076
 400a52c:	003cfb06 	br	400991c <__alt_data_end+0xfc00991c>
 400a530:	d9002217 	ldw	r4,136(sp)
 400a534:	d9402417 	ldw	r5,144(sp)
 400a538:	20800017 	ldw	r2,0(r4)
 400a53c:	21000104 	addi	r4,r4,4
 400a540:	d9002215 	stw	r4,136(sp)
 400a544:	11400015 	stw	r5,0(r2)
 400a548:	003b3d06 	br	4009240 <__alt_data_end+0xfc009240>
 400a54c:	01410074 	movhi	r5,1025
 400a550:	2947e8c4 	addi	r5,r5,8099
 400a554:	d9402315 	stw	r5,140(sp)
 400a558:	d9401b17 	ldw	r5,108(sp)
 400a55c:	29400044 	addi	r5,r5,1
 400a560:	003e6d06 	br	4009f18 <__alt_data_end+0xfc009f18>
 400a564:	8029883a 	mov	r20,r16
 400a568:	dd401d83 	ldbu	r21,118(sp)
 400a56c:	df002215 	stw	fp,136(sp)
 400a570:	0021883a 	mov	r16,zero
 400a574:	003c0106 	br	400957c <__alt_data_end+0xfc00957c>
 400a578:	00c10074 	movhi	r3,1025
 400a57c:	18c7e4c4 	addi	r3,r3,8083
 400a580:	d8c02315 	stw	r3,140(sp)
 400a584:	280d883a 	mov	r6,r5
 400a588:	003c6906 	br	4009730 <__alt_data_end+0xfc009730>
 400a58c:	802d883a 	mov	r22,r16
 400a590:	0021883a 	mov	r16,zero
 400a594:	003b5406 	br	40092e8 <__alt_data_end+0xfc0092e8>
 400a598:	1823883a 	mov	r17,r3
 400a59c:	003cf306 	br	400996c <__alt_data_end+0xfc00996c>
 400a5a0:	1823883a 	mov	r17,r3
 400a5a4:	003cad06 	br	400985c <__alt_data_end+0xfc00985c>
 400a5a8:	0027883a 	mov	r19,zero
 400a5ac:	003fdc06 	br	400a520 <__alt_data_end+0xfc00a520>
 400a5b0:	d9402217 	ldw	r5,136(sp)
 400a5b4:	8005883a 	mov	r2,r16
 400a5b8:	b0c00043 	ldbu	r3,1(r22)
 400a5bc:	2c000017 	ldw	r16,0(r5)
 400a5c0:	29000104 	addi	r4,r5,4
 400a5c4:	d9002215 	stw	r4,136(sp)
 400a5c8:	102d883a 	mov	r22,r2
 400a5cc:	803fa50e 	bge	r16,zero,400a464 <__alt_data_end+0xfc00a464>
 400a5d0:	18c03fcc 	andi	r3,r3,255
 400a5d4:	18c0201c 	xori	r3,r3,128
 400a5d8:	043fffc4 	movi	r16,-1
 400a5dc:	18ffe004 	addi	r3,r3,-128
 400a5e0:	003b4006 	br	40092e4 <__alt_data_end+0xfc0092e4>
 400a5e4:	d9402303 	ldbu	r5,140(sp)
 400a5e8:	d9401d85 	stb	r5,118(sp)
 400a5ec:	003cae06 	br	40098a8 <__alt_data_end+0xfc0098a8>
 400a5f0:	d8c02303 	ldbu	r3,140(sp)
 400a5f4:	d8c01d85 	stb	r3,118(sp)
 400a5f8:	003d1406 	br	4009a4c <__alt_data_end+0xfc009a4c>
 400a5fc:	d8c02303 	ldbu	r3,140(sp)
 400a600:	d8c01d85 	stb	r3,118(sp)
 400a604:	003cca06 	br	4009930 <__alt_data_end+0xfc009930>
 400a608:	8880004c 	andi	r2,r17,1
 400a60c:	002b883a 	mov	r21,zero
 400a610:	10000526 	beq	r2,zero,400a628 <___vfiprintf_internal_r+0x14b8>
 400a614:	00800c04 	movi	r2,48
 400a618:	d88019c5 	stb	r2,103(sp)
 400a61c:	dd002817 	ldw	r20,160(sp)
 400a620:	ddc019c4 	addi	r23,sp,103
 400a624:	003bd506 	br	400957c <__alt_data_end+0xfc00957c>
 400a628:	0029883a 	mov	r20,zero
 400a62c:	ddc01a04 	addi	r23,sp,104
 400a630:	003bd206 	br	400957c <__alt_data_end+0xfc00957c>
 400a634:	d9002303 	ldbu	r4,140(sp)
 400a638:	d9001d85 	stb	r4,118(sp)
 400a63c:	003da606 	br	4009cd8 <__alt_data_end+0xfc009cd8>
 400a640:	d8c02303 	ldbu	r3,140(sp)
 400a644:	d8c01d85 	stb	r3,118(sp)
 400a648:	003c7606 	br	4009824 <__alt_data_end+0xfc009824>
 400a64c:	d8c02303 	ldbu	r3,140(sp)
 400a650:	d8c01d85 	stb	r3,118(sp)
 400a654:	003c6506 	br	40097ec <__alt_data_end+0xfc0097ec>
 400a658:	d9002303 	ldbu	r4,140(sp)
 400a65c:	d9001d85 	stb	r4,118(sp)
 400a660:	003d3d06 	br	4009b58 <__alt_data_end+0xfc009b58>
 400a664:	d8c02303 	ldbu	r3,140(sp)
 400a668:	d8c01d85 	stb	r3,118(sp)
 400a66c:	003d1d06 	br	4009ae4 <__alt_data_end+0xfc009ae4>
 400a670:	d8c02303 	ldbu	r3,140(sp)
 400a674:	d8c01d85 	stb	r3,118(sp)
 400a678:	003d0306 	br	4009a88 <__alt_data_end+0xfc009a88>

0400a67c <__vfiprintf_internal>:
 400a67c:	00810074 	movhi	r2,1025
 400a680:	108f3304 	addi	r2,r2,15564
 400a684:	300f883a 	mov	r7,r6
 400a688:	280d883a 	mov	r6,r5
 400a68c:	200b883a 	mov	r5,r4
 400a690:	11000017 	ldw	r4,0(r2)
 400a694:	40091701 	jmpi	4009170 <___vfiprintf_internal_r>

0400a698 <__sbprintf>:
 400a698:	2880030b 	ldhu	r2,12(r5)
 400a69c:	2ac01917 	ldw	r11,100(r5)
 400a6a0:	2a80038b 	ldhu	r10,14(r5)
 400a6a4:	2a400717 	ldw	r9,28(r5)
 400a6a8:	2a000917 	ldw	r8,36(r5)
 400a6ac:	defee204 	addi	sp,sp,-1144
 400a6b0:	00c10004 	movi	r3,1024
 400a6b4:	dc011a15 	stw	r16,1128(sp)
 400a6b8:	10bfff4c 	andi	r2,r2,65533
 400a6bc:	2821883a 	mov	r16,r5
 400a6c0:	d8cb883a 	add	r5,sp,r3
 400a6c4:	dc811c15 	stw	r18,1136(sp)
 400a6c8:	dc411b15 	stw	r17,1132(sp)
 400a6cc:	dfc11d15 	stw	ra,1140(sp)
 400a6d0:	2025883a 	mov	r18,r4
 400a6d4:	d881030d 	sth	r2,1036(sp)
 400a6d8:	dac11915 	stw	r11,1124(sp)
 400a6dc:	da81038d 	sth	r10,1038(sp)
 400a6e0:	da410715 	stw	r9,1052(sp)
 400a6e4:	da010915 	stw	r8,1060(sp)
 400a6e8:	dec10015 	stw	sp,1024(sp)
 400a6ec:	dec10415 	stw	sp,1040(sp)
 400a6f0:	d8c10215 	stw	r3,1032(sp)
 400a6f4:	d8c10515 	stw	r3,1044(sp)
 400a6f8:	d8010615 	stw	zero,1048(sp)
 400a6fc:	40091700 	call	4009170 <___vfiprintf_internal_r>
 400a700:	1023883a 	mov	r17,r2
 400a704:	10000416 	blt	r2,zero,400a718 <__sbprintf+0x80>
 400a708:	d9410004 	addi	r5,sp,1024
 400a70c:	9009883a 	mov	r4,r18
 400a710:	400aac40 	call	400aac4 <_fflush_r>
 400a714:	10000d1e 	bne	r2,zero,400a74c <__sbprintf+0xb4>
 400a718:	d881030b 	ldhu	r2,1036(sp)
 400a71c:	1080100c 	andi	r2,r2,64
 400a720:	10000326 	beq	r2,zero,400a730 <__sbprintf+0x98>
 400a724:	8080030b 	ldhu	r2,12(r16)
 400a728:	10801014 	ori	r2,r2,64
 400a72c:	8080030d 	sth	r2,12(r16)
 400a730:	8805883a 	mov	r2,r17
 400a734:	dfc11d17 	ldw	ra,1140(sp)
 400a738:	dc811c17 	ldw	r18,1136(sp)
 400a73c:	dc411b17 	ldw	r17,1132(sp)
 400a740:	dc011a17 	ldw	r16,1128(sp)
 400a744:	dec11e04 	addi	sp,sp,1144
 400a748:	f800283a 	ret
 400a74c:	047fffc4 	movi	r17,-1
 400a750:	003ff106 	br	400a718 <__alt_data_end+0xfc00a718>

0400a754 <__swsetup_r>:
 400a754:	00810074 	movhi	r2,1025
 400a758:	defffd04 	addi	sp,sp,-12
 400a75c:	108f3304 	addi	r2,r2,15564
 400a760:	dc400115 	stw	r17,4(sp)
 400a764:	2023883a 	mov	r17,r4
 400a768:	11000017 	ldw	r4,0(r2)
 400a76c:	dc000015 	stw	r16,0(sp)
 400a770:	dfc00215 	stw	ra,8(sp)
 400a774:	2821883a 	mov	r16,r5
 400a778:	20000226 	beq	r4,zero,400a784 <__swsetup_r+0x30>
 400a77c:	20800e17 	ldw	r2,56(r4)
 400a780:	10003126 	beq	r2,zero,400a848 <__swsetup_r+0xf4>
 400a784:	8080030b 	ldhu	r2,12(r16)
 400a788:	10c0020c 	andi	r3,r2,8
 400a78c:	1009883a 	mov	r4,r2
 400a790:	18000f26 	beq	r3,zero,400a7d0 <__swsetup_r+0x7c>
 400a794:	80c00417 	ldw	r3,16(r16)
 400a798:	18001526 	beq	r3,zero,400a7f0 <__swsetup_r+0x9c>
 400a79c:	1100004c 	andi	r4,r2,1
 400a7a0:	20001c1e 	bne	r4,zero,400a814 <__swsetup_r+0xc0>
 400a7a4:	1080008c 	andi	r2,r2,2
 400a7a8:	1000291e 	bne	r2,zero,400a850 <__swsetup_r+0xfc>
 400a7ac:	80800517 	ldw	r2,20(r16)
 400a7b0:	80800215 	stw	r2,8(r16)
 400a7b4:	18001c26 	beq	r3,zero,400a828 <__swsetup_r+0xd4>
 400a7b8:	0005883a 	mov	r2,zero
 400a7bc:	dfc00217 	ldw	ra,8(sp)
 400a7c0:	dc400117 	ldw	r17,4(sp)
 400a7c4:	dc000017 	ldw	r16,0(sp)
 400a7c8:	dec00304 	addi	sp,sp,12
 400a7cc:	f800283a 	ret
 400a7d0:	2080040c 	andi	r2,r4,16
 400a7d4:	10002e26 	beq	r2,zero,400a890 <__swsetup_r+0x13c>
 400a7d8:	2080010c 	andi	r2,r4,4
 400a7dc:	10001e1e 	bne	r2,zero,400a858 <__swsetup_r+0x104>
 400a7e0:	80c00417 	ldw	r3,16(r16)
 400a7e4:	20800214 	ori	r2,r4,8
 400a7e8:	8080030d 	sth	r2,12(r16)
 400a7ec:	183feb1e 	bne	r3,zero,400a79c <__alt_data_end+0xfc00a79c>
 400a7f0:	1100a00c 	andi	r4,r2,640
 400a7f4:	01408004 	movi	r5,512
 400a7f8:	217fe826 	beq	r4,r5,400a79c <__alt_data_end+0xfc00a79c>
 400a7fc:	800b883a 	mov	r5,r16
 400a800:	8809883a 	mov	r4,r17
 400a804:	400bc680 	call	400bc68 <__smakebuf_r>
 400a808:	8080030b 	ldhu	r2,12(r16)
 400a80c:	80c00417 	ldw	r3,16(r16)
 400a810:	003fe206 	br	400a79c <__alt_data_end+0xfc00a79c>
 400a814:	80800517 	ldw	r2,20(r16)
 400a818:	80000215 	stw	zero,8(r16)
 400a81c:	0085c83a 	sub	r2,zero,r2
 400a820:	80800615 	stw	r2,24(r16)
 400a824:	183fe41e 	bne	r3,zero,400a7b8 <__alt_data_end+0xfc00a7b8>
 400a828:	80c0030b 	ldhu	r3,12(r16)
 400a82c:	0005883a 	mov	r2,zero
 400a830:	1900200c 	andi	r4,r3,128
 400a834:	203fe126 	beq	r4,zero,400a7bc <__alt_data_end+0xfc00a7bc>
 400a838:	18c01014 	ori	r3,r3,64
 400a83c:	80c0030d 	sth	r3,12(r16)
 400a840:	00bfffc4 	movi	r2,-1
 400a844:	003fdd06 	br	400a7bc <__alt_data_end+0xfc00a7bc>
 400a848:	400aeb00 	call	400aeb0 <__sinit>
 400a84c:	003fcd06 	br	400a784 <__alt_data_end+0xfc00a784>
 400a850:	0005883a 	mov	r2,zero
 400a854:	003fd606 	br	400a7b0 <__alt_data_end+0xfc00a7b0>
 400a858:	81400c17 	ldw	r5,48(r16)
 400a85c:	28000626 	beq	r5,zero,400a878 <__swsetup_r+0x124>
 400a860:	80801004 	addi	r2,r16,64
 400a864:	28800326 	beq	r5,r2,400a874 <__swsetup_r+0x120>
 400a868:	8809883a 	mov	r4,r17
 400a86c:	400b22c0 	call	400b22c <_free_r>
 400a870:	8100030b 	ldhu	r4,12(r16)
 400a874:	80000c15 	stw	zero,48(r16)
 400a878:	80c00417 	ldw	r3,16(r16)
 400a87c:	00bff6c4 	movi	r2,-37
 400a880:	1108703a 	and	r4,r2,r4
 400a884:	80000115 	stw	zero,4(r16)
 400a888:	80c00015 	stw	r3,0(r16)
 400a88c:	003fd506 	br	400a7e4 <__alt_data_end+0xfc00a7e4>
 400a890:	00800244 	movi	r2,9
 400a894:	88800015 	stw	r2,0(r17)
 400a898:	20801014 	ori	r2,r4,64
 400a89c:	8080030d 	sth	r2,12(r16)
 400a8a0:	00bfffc4 	movi	r2,-1
 400a8a4:	003fc506 	br	400a7bc <__alt_data_end+0xfc00a7bc>

0400a8a8 <__sflush_r>:
 400a8a8:	2880030b 	ldhu	r2,12(r5)
 400a8ac:	defffb04 	addi	sp,sp,-20
 400a8b0:	dcc00315 	stw	r19,12(sp)
 400a8b4:	dc400115 	stw	r17,4(sp)
 400a8b8:	dfc00415 	stw	ra,16(sp)
 400a8bc:	dc800215 	stw	r18,8(sp)
 400a8c0:	dc000015 	stw	r16,0(sp)
 400a8c4:	10c0020c 	andi	r3,r2,8
 400a8c8:	2823883a 	mov	r17,r5
 400a8cc:	2027883a 	mov	r19,r4
 400a8d0:	1800311e 	bne	r3,zero,400a998 <__sflush_r+0xf0>
 400a8d4:	28c00117 	ldw	r3,4(r5)
 400a8d8:	10820014 	ori	r2,r2,2048
 400a8dc:	2880030d 	sth	r2,12(r5)
 400a8e0:	00c04b0e 	bge	zero,r3,400aa10 <__sflush_r+0x168>
 400a8e4:	8a000a17 	ldw	r8,40(r17)
 400a8e8:	40002326 	beq	r8,zero,400a978 <__sflush_r+0xd0>
 400a8ec:	9c000017 	ldw	r16,0(r19)
 400a8f0:	10c4000c 	andi	r3,r2,4096
 400a8f4:	98000015 	stw	zero,0(r19)
 400a8f8:	18004826 	beq	r3,zero,400aa1c <__sflush_r+0x174>
 400a8fc:	89801417 	ldw	r6,80(r17)
 400a900:	10c0010c 	andi	r3,r2,4
 400a904:	18000626 	beq	r3,zero,400a920 <__sflush_r+0x78>
 400a908:	88c00117 	ldw	r3,4(r17)
 400a90c:	88800c17 	ldw	r2,48(r17)
 400a910:	30cdc83a 	sub	r6,r6,r3
 400a914:	10000226 	beq	r2,zero,400a920 <__sflush_r+0x78>
 400a918:	88800f17 	ldw	r2,60(r17)
 400a91c:	308dc83a 	sub	r6,r6,r2
 400a920:	89400717 	ldw	r5,28(r17)
 400a924:	000f883a 	mov	r7,zero
 400a928:	9809883a 	mov	r4,r19
 400a92c:	403ee83a 	callr	r8
 400a930:	00ffffc4 	movi	r3,-1
 400a934:	10c04426 	beq	r2,r3,400aa48 <__sflush_r+0x1a0>
 400a938:	88c0030b 	ldhu	r3,12(r17)
 400a93c:	89000417 	ldw	r4,16(r17)
 400a940:	88000115 	stw	zero,4(r17)
 400a944:	197dffcc 	andi	r5,r3,63487
 400a948:	8940030d 	sth	r5,12(r17)
 400a94c:	89000015 	stw	r4,0(r17)
 400a950:	18c4000c 	andi	r3,r3,4096
 400a954:	18002c1e 	bne	r3,zero,400aa08 <__sflush_r+0x160>
 400a958:	89400c17 	ldw	r5,48(r17)
 400a95c:	9c000015 	stw	r16,0(r19)
 400a960:	28000526 	beq	r5,zero,400a978 <__sflush_r+0xd0>
 400a964:	88801004 	addi	r2,r17,64
 400a968:	28800226 	beq	r5,r2,400a974 <__sflush_r+0xcc>
 400a96c:	9809883a 	mov	r4,r19
 400a970:	400b22c0 	call	400b22c <_free_r>
 400a974:	88000c15 	stw	zero,48(r17)
 400a978:	0005883a 	mov	r2,zero
 400a97c:	dfc00417 	ldw	ra,16(sp)
 400a980:	dcc00317 	ldw	r19,12(sp)
 400a984:	dc800217 	ldw	r18,8(sp)
 400a988:	dc400117 	ldw	r17,4(sp)
 400a98c:	dc000017 	ldw	r16,0(sp)
 400a990:	dec00504 	addi	sp,sp,20
 400a994:	f800283a 	ret
 400a998:	2c800417 	ldw	r18,16(r5)
 400a99c:	903ff626 	beq	r18,zero,400a978 <__alt_data_end+0xfc00a978>
 400a9a0:	2c000017 	ldw	r16,0(r5)
 400a9a4:	108000cc 	andi	r2,r2,3
 400a9a8:	2c800015 	stw	r18,0(r5)
 400a9ac:	84a1c83a 	sub	r16,r16,r18
 400a9b0:	1000131e 	bne	r2,zero,400aa00 <__sflush_r+0x158>
 400a9b4:	28800517 	ldw	r2,20(r5)
 400a9b8:	88800215 	stw	r2,8(r17)
 400a9bc:	04000316 	blt	zero,r16,400a9cc <__sflush_r+0x124>
 400a9c0:	003fed06 	br	400a978 <__alt_data_end+0xfc00a978>
 400a9c4:	90a5883a 	add	r18,r18,r2
 400a9c8:	043feb0e 	bge	zero,r16,400a978 <__alt_data_end+0xfc00a978>
 400a9cc:	88800917 	ldw	r2,36(r17)
 400a9d0:	89400717 	ldw	r5,28(r17)
 400a9d4:	800f883a 	mov	r7,r16
 400a9d8:	900d883a 	mov	r6,r18
 400a9dc:	9809883a 	mov	r4,r19
 400a9e0:	103ee83a 	callr	r2
 400a9e4:	80a1c83a 	sub	r16,r16,r2
 400a9e8:	00bff616 	blt	zero,r2,400a9c4 <__alt_data_end+0xfc00a9c4>
 400a9ec:	88c0030b 	ldhu	r3,12(r17)
 400a9f0:	00bfffc4 	movi	r2,-1
 400a9f4:	18c01014 	ori	r3,r3,64
 400a9f8:	88c0030d 	sth	r3,12(r17)
 400a9fc:	003fdf06 	br	400a97c <__alt_data_end+0xfc00a97c>
 400aa00:	0005883a 	mov	r2,zero
 400aa04:	003fec06 	br	400a9b8 <__alt_data_end+0xfc00a9b8>
 400aa08:	88801415 	stw	r2,80(r17)
 400aa0c:	003fd206 	br	400a958 <__alt_data_end+0xfc00a958>
 400aa10:	28c00f17 	ldw	r3,60(r5)
 400aa14:	00ffb316 	blt	zero,r3,400a8e4 <__alt_data_end+0xfc00a8e4>
 400aa18:	003fd706 	br	400a978 <__alt_data_end+0xfc00a978>
 400aa1c:	89400717 	ldw	r5,28(r17)
 400aa20:	000d883a 	mov	r6,zero
 400aa24:	01c00044 	movi	r7,1
 400aa28:	9809883a 	mov	r4,r19
 400aa2c:	403ee83a 	callr	r8
 400aa30:	100d883a 	mov	r6,r2
 400aa34:	00bfffc4 	movi	r2,-1
 400aa38:	30801426 	beq	r6,r2,400aa8c <__sflush_r+0x1e4>
 400aa3c:	8880030b 	ldhu	r2,12(r17)
 400aa40:	8a000a17 	ldw	r8,40(r17)
 400aa44:	003fae06 	br	400a900 <__alt_data_end+0xfc00a900>
 400aa48:	98c00017 	ldw	r3,0(r19)
 400aa4c:	183fba26 	beq	r3,zero,400a938 <__alt_data_end+0xfc00a938>
 400aa50:	01000744 	movi	r4,29
 400aa54:	19000626 	beq	r3,r4,400aa70 <__sflush_r+0x1c8>
 400aa58:	01000584 	movi	r4,22
 400aa5c:	19000426 	beq	r3,r4,400aa70 <__sflush_r+0x1c8>
 400aa60:	88c0030b 	ldhu	r3,12(r17)
 400aa64:	18c01014 	ori	r3,r3,64
 400aa68:	88c0030d 	sth	r3,12(r17)
 400aa6c:	003fc306 	br	400a97c <__alt_data_end+0xfc00a97c>
 400aa70:	8880030b 	ldhu	r2,12(r17)
 400aa74:	88c00417 	ldw	r3,16(r17)
 400aa78:	88000115 	stw	zero,4(r17)
 400aa7c:	10bdffcc 	andi	r2,r2,63487
 400aa80:	8880030d 	sth	r2,12(r17)
 400aa84:	88c00015 	stw	r3,0(r17)
 400aa88:	003fb306 	br	400a958 <__alt_data_end+0xfc00a958>
 400aa8c:	98800017 	ldw	r2,0(r19)
 400aa90:	103fea26 	beq	r2,zero,400aa3c <__alt_data_end+0xfc00aa3c>
 400aa94:	00c00744 	movi	r3,29
 400aa98:	10c00226 	beq	r2,r3,400aaa4 <__sflush_r+0x1fc>
 400aa9c:	00c00584 	movi	r3,22
 400aaa0:	10c0031e 	bne	r2,r3,400aab0 <__sflush_r+0x208>
 400aaa4:	9c000015 	stw	r16,0(r19)
 400aaa8:	0005883a 	mov	r2,zero
 400aaac:	003fb306 	br	400a97c <__alt_data_end+0xfc00a97c>
 400aab0:	88c0030b 	ldhu	r3,12(r17)
 400aab4:	3005883a 	mov	r2,r6
 400aab8:	18c01014 	ori	r3,r3,64
 400aabc:	88c0030d 	sth	r3,12(r17)
 400aac0:	003fae06 	br	400a97c <__alt_data_end+0xfc00a97c>

0400aac4 <_fflush_r>:
 400aac4:	defffd04 	addi	sp,sp,-12
 400aac8:	dc000115 	stw	r16,4(sp)
 400aacc:	dfc00215 	stw	ra,8(sp)
 400aad0:	2021883a 	mov	r16,r4
 400aad4:	20000226 	beq	r4,zero,400aae0 <_fflush_r+0x1c>
 400aad8:	20800e17 	ldw	r2,56(r4)
 400aadc:	10000c26 	beq	r2,zero,400ab10 <_fflush_r+0x4c>
 400aae0:	2880030f 	ldh	r2,12(r5)
 400aae4:	1000051e 	bne	r2,zero,400aafc <_fflush_r+0x38>
 400aae8:	0005883a 	mov	r2,zero
 400aaec:	dfc00217 	ldw	ra,8(sp)
 400aaf0:	dc000117 	ldw	r16,4(sp)
 400aaf4:	dec00304 	addi	sp,sp,12
 400aaf8:	f800283a 	ret
 400aafc:	8009883a 	mov	r4,r16
 400ab00:	dfc00217 	ldw	ra,8(sp)
 400ab04:	dc000117 	ldw	r16,4(sp)
 400ab08:	dec00304 	addi	sp,sp,12
 400ab0c:	400a8a81 	jmpi	400a8a8 <__sflush_r>
 400ab10:	d9400015 	stw	r5,0(sp)
 400ab14:	400aeb00 	call	400aeb0 <__sinit>
 400ab18:	d9400017 	ldw	r5,0(sp)
 400ab1c:	003ff006 	br	400aae0 <__alt_data_end+0xfc00aae0>

0400ab20 <fflush>:
 400ab20:	20000526 	beq	r4,zero,400ab38 <fflush+0x18>
 400ab24:	00810074 	movhi	r2,1025
 400ab28:	108f3304 	addi	r2,r2,15564
 400ab2c:	200b883a 	mov	r5,r4
 400ab30:	11000017 	ldw	r4,0(r2)
 400ab34:	400aac41 	jmpi	400aac4 <_fflush_r>
 400ab38:	00810074 	movhi	r2,1025
 400ab3c:	108f3204 	addi	r2,r2,15560
 400ab40:	11000017 	ldw	r4,0(r2)
 400ab44:	01410074 	movhi	r5,1025
 400ab48:	296ab104 	addi	r5,r5,-21820
 400ab4c:	400bac81 	jmpi	400bac8 <_fwalk_reent>

0400ab50 <__fp_unlock>:
 400ab50:	0005883a 	mov	r2,zero
 400ab54:	f800283a 	ret

0400ab58 <_cleanup_r>:
 400ab58:	01410074 	movhi	r5,1025
 400ab5c:	29753304 	addi	r5,r5,-11060
 400ab60:	400bac81 	jmpi	400bac8 <_fwalk_reent>

0400ab64 <__sinit.part.1>:
 400ab64:	defff704 	addi	sp,sp,-36
 400ab68:	00c10074 	movhi	r3,1025
 400ab6c:	dfc00815 	stw	ra,32(sp)
 400ab70:	ddc00715 	stw	r23,28(sp)
 400ab74:	dd800615 	stw	r22,24(sp)
 400ab78:	dd400515 	stw	r21,20(sp)
 400ab7c:	dd000415 	stw	r20,16(sp)
 400ab80:	dcc00315 	stw	r19,12(sp)
 400ab84:	dc800215 	stw	r18,8(sp)
 400ab88:	dc400115 	stw	r17,4(sp)
 400ab8c:	dc000015 	stw	r16,0(sp)
 400ab90:	18ead604 	addi	r3,r3,-21672
 400ab94:	24000117 	ldw	r16,4(r4)
 400ab98:	20c00f15 	stw	r3,60(r4)
 400ab9c:	2080bb04 	addi	r2,r4,748
 400aba0:	00c000c4 	movi	r3,3
 400aba4:	20c0b915 	stw	r3,740(r4)
 400aba8:	2080ba15 	stw	r2,744(r4)
 400abac:	2000b815 	stw	zero,736(r4)
 400abb0:	05c00204 	movi	r23,8
 400abb4:	00800104 	movi	r2,4
 400abb8:	2025883a 	mov	r18,r4
 400abbc:	b80d883a 	mov	r6,r23
 400abc0:	81001704 	addi	r4,r16,92
 400abc4:	000b883a 	mov	r5,zero
 400abc8:	80000015 	stw	zero,0(r16)
 400abcc:	80000115 	stw	zero,4(r16)
 400abd0:	80000215 	stw	zero,8(r16)
 400abd4:	8080030d 	sth	r2,12(r16)
 400abd8:	80001915 	stw	zero,100(r16)
 400abdc:	8000038d 	sth	zero,14(r16)
 400abe0:	80000415 	stw	zero,16(r16)
 400abe4:	80000515 	stw	zero,20(r16)
 400abe8:	80000615 	stw	zero,24(r16)
 400abec:	4008c000 	call	4008c00 <memset>
 400abf0:	05810074 	movhi	r22,1025
 400abf4:	94400217 	ldw	r17,8(r18)
 400abf8:	05410074 	movhi	r21,1025
 400abfc:	05010074 	movhi	r20,1025
 400ac00:	04c10074 	movhi	r19,1025
 400ac04:	b5b38a04 	addi	r22,r22,-12760
 400ac08:	ad73a104 	addi	r21,r21,-12668
 400ac0c:	a533c004 	addi	r20,r20,-12544
 400ac10:	9cf3d704 	addi	r19,r19,-12452
 400ac14:	85800815 	stw	r22,32(r16)
 400ac18:	85400915 	stw	r21,36(r16)
 400ac1c:	85000a15 	stw	r20,40(r16)
 400ac20:	84c00b15 	stw	r19,44(r16)
 400ac24:	84000715 	stw	r16,28(r16)
 400ac28:	00800284 	movi	r2,10
 400ac2c:	8880030d 	sth	r2,12(r17)
 400ac30:	00800044 	movi	r2,1
 400ac34:	b80d883a 	mov	r6,r23
 400ac38:	89001704 	addi	r4,r17,92
 400ac3c:	000b883a 	mov	r5,zero
 400ac40:	88000015 	stw	zero,0(r17)
 400ac44:	88000115 	stw	zero,4(r17)
 400ac48:	88000215 	stw	zero,8(r17)
 400ac4c:	88001915 	stw	zero,100(r17)
 400ac50:	8880038d 	sth	r2,14(r17)
 400ac54:	88000415 	stw	zero,16(r17)
 400ac58:	88000515 	stw	zero,20(r17)
 400ac5c:	88000615 	stw	zero,24(r17)
 400ac60:	4008c000 	call	4008c00 <memset>
 400ac64:	94000317 	ldw	r16,12(r18)
 400ac68:	00800484 	movi	r2,18
 400ac6c:	8c400715 	stw	r17,28(r17)
 400ac70:	8d800815 	stw	r22,32(r17)
 400ac74:	8d400915 	stw	r21,36(r17)
 400ac78:	8d000a15 	stw	r20,40(r17)
 400ac7c:	8cc00b15 	stw	r19,44(r17)
 400ac80:	8080030d 	sth	r2,12(r16)
 400ac84:	00800084 	movi	r2,2
 400ac88:	80000015 	stw	zero,0(r16)
 400ac8c:	80000115 	stw	zero,4(r16)
 400ac90:	80000215 	stw	zero,8(r16)
 400ac94:	80001915 	stw	zero,100(r16)
 400ac98:	8080038d 	sth	r2,14(r16)
 400ac9c:	80000415 	stw	zero,16(r16)
 400aca0:	80000515 	stw	zero,20(r16)
 400aca4:	80000615 	stw	zero,24(r16)
 400aca8:	b80d883a 	mov	r6,r23
 400acac:	000b883a 	mov	r5,zero
 400acb0:	81001704 	addi	r4,r16,92
 400acb4:	4008c000 	call	4008c00 <memset>
 400acb8:	00800044 	movi	r2,1
 400acbc:	84000715 	stw	r16,28(r16)
 400acc0:	85800815 	stw	r22,32(r16)
 400acc4:	85400915 	stw	r21,36(r16)
 400acc8:	85000a15 	stw	r20,40(r16)
 400accc:	84c00b15 	stw	r19,44(r16)
 400acd0:	90800e15 	stw	r2,56(r18)
 400acd4:	dfc00817 	ldw	ra,32(sp)
 400acd8:	ddc00717 	ldw	r23,28(sp)
 400acdc:	dd800617 	ldw	r22,24(sp)
 400ace0:	dd400517 	ldw	r21,20(sp)
 400ace4:	dd000417 	ldw	r20,16(sp)
 400ace8:	dcc00317 	ldw	r19,12(sp)
 400acec:	dc800217 	ldw	r18,8(sp)
 400acf0:	dc400117 	ldw	r17,4(sp)
 400acf4:	dc000017 	ldw	r16,0(sp)
 400acf8:	dec00904 	addi	sp,sp,36
 400acfc:	f800283a 	ret

0400ad00 <__fp_lock>:
 400ad00:	0005883a 	mov	r2,zero
 400ad04:	f800283a 	ret

0400ad08 <__sfmoreglue>:
 400ad08:	defffc04 	addi	sp,sp,-16
 400ad0c:	dc800215 	stw	r18,8(sp)
 400ad10:	2825883a 	mov	r18,r5
 400ad14:	dc000015 	stw	r16,0(sp)
 400ad18:	01401a04 	movi	r5,104
 400ad1c:	2021883a 	mov	r16,r4
 400ad20:	913fffc4 	addi	r4,r18,-1
 400ad24:	dfc00315 	stw	ra,12(sp)
 400ad28:	dc400115 	stw	r17,4(sp)
 400ad2c:	40049b00 	call	40049b0 <__mulsi3>
 400ad30:	8009883a 	mov	r4,r16
 400ad34:	11401d04 	addi	r5,r2,116
 400ad38:	1023883a 	mov	r17,r2
 400ad3c:	400be240 	call	400be24 <_malloc_r>
 400ad40:	1021883a 	mov	r16,r2
 400ad44:	10000726 	beq	r2,zero,400ad64 <__sfmoreglue+0x5c>
 400ad48:	11000304 	addi	r4,r2,12
 400ad4c:	10000015 	stw	zero,0(r2)
 400ad50:	14800115 	stw	r18,4(r2)
 400ad54:	11000215 	stw	r4,8(r2)
 400ad58:	89801a04 	addi	r6,r17,104
 400ad5c:	000b883a 	mov	r5,zero
 400ad60:	4008c000 	call	4008c00 <memset>
 400ad64:	8005883a 	mov	r2,r16
 400ad68:	dfc00317 	ldw	ra,12(sp)
 400ad6c:	dc800217 	ldw	r18,8(sp)
 400ad70:	dc400117 	ldw	r17,4(sp)
 400ad74:	dc000017 	ldw	r16,0(sp)
 400ad78:	dec00404 	addi	sp,sp,16
 400ad7c:	f800283a 	ret

0400ad80 <__sfp>:
 400ad80:	defffb04 	addi	sp,sp,-20
 400ad84:	dc000015 	stw	r16,0(sp)
 400ad88:	04010074 	movhi	r16,1025
 400ad8c:	840f3204 	addi	r16,r16,15560
 400ad90:	dcc00315 	stw	r19,12(sp)
 400ad94:	2027883a 	mov	r19,r4
 400ad98:	81000017 	ldw	r4,0(r16)
 400ad9c:	dfc00415 	stw	ra,16(sp)
 400ada0:	dc800215 	stw	r18,8(sp)
 400ada4:	20800e17 	ldw	r2,56(r4)
 400ada8:	dc400115 	stw	r17,4(sp)
 400adac:	1000021e 	bne	r2,zero,400adb8 <__sfp+0x38>
 400adb0:	400ab640 	call	400ab64 <__sinit.part.1>
 400adb4:	81000017 	ldw	r4,0(r16)
 400adb8:	2480b804 	addi	r18,r4,736
 400adbc:	047fffc4 	movi	r17,-1
 400adc0:	91000117 	ldw	r4,4(r18)
 400adc4:	94000217 	ldw	r16,8(r18)
 400adc8:	213fffc4 	addi	r4,r4,-1
 400adcc:	20000a16 	blt	r4,zero,400adf8 <__sfp+0x78>
 400add0:	8080030f 	ldh	r2,12(r16)
 400add4:	10000c26 	beq	r2,zero,400ae08 <__sfp+0x88>
 400add8:	80c01d04 	addi	r3,r16,116
 400addc:	00000206 	br	400ade8 <__sfp+0x68>
 400ade0:	18bfe60f 	ldh	r2,-104(r3)
 400ade4:	10000826 	beq	r2,zero,400ae08 <__sfp+0x88>
 400ade8:	213fffc4 	addi	r4,r4,-1
 400adec:	1c3ffd04 	addi	r16,r3,-12
 400adf0:	18c01a04 	addi	r3,r3,104
 400adf4:	247ffa1e 	bne	r4,r17,400ade0 <__alt_data_end+0xfc00ade0>
 400adf8:	90800017 	ldw	r2,0(r18)
 400adfc:	10001d26 	beq	r2,zero,400ae74 <__sfp+0xf4>
 400ae00:	1025883a 	mov	r18,r2
 400ae04:	003fee06 	br	400adc0 <__alt_data_end+0xfc00adc0>
 400ae08:	00bfffc4 	movi	r2,-1
 400ae0c:	8080038d 	sth	r2,14(r16)
 400ae10:	00800044 	movi	r2,1
 400ae14:	8080030d 	sth	r2,12(r16)
 400ae18:	80001915 	stw	zero,100(r16)
 400ae1c:	80000015 	stw	zero,0(r16)
 400ae20:	80000215 	stw	zero,8(r16)
 400ae24:	80000115 	stw	zero,4(r16)
 400ae28:	80000415 	stw	zero,16(r16)
 400ae2c:	80000515 	stw	zero,20(r16)
 400ae30:	80000615 	stw	zero,24(r16)
 400ae34:	01800204 	movi	r6,8
 400ae38:	000b883a 	mov	r5,zero
 400ae3c:	81001704 	addi	r4,r16,92
 400ae40:	4008c000 	call	4008c00 <memset>
 400ae44:	8005883a 	mov	r2,r16
 400ae48:	80000c15 	stw	zero,48(r16)
 400ae4c:	80000d15 	stw	zero,52(r16)
 400ae50:	80001115 	stw	zero,68(r16)
 400ae54:	80001215 	stw	zero,72(r16)
 400ae58:	dfc00417 	ldw	ra,16(sp)
 400ae5c:	dcc00317 	ldw	r19,12(sp)
 400ae60:	dc800217 	ldw	r18,8(sp)
 400ae64:	dc400117 	ldw	r17,4(sp)
 400ae68:	dc000017 	ldw	r16,0(sp)
 400ae6c:	dec00504 	addi	sp,sp,20
 400ae70:	f800283a 	ret
 400ae74:	01400104 	movi	r5,4
 400ae78:	9809883a 	mov	r4,r19
 400ae7c:	400ad080 	call	400ad08 <__sfmoreglue>
 400ae80:	90800015 	stw	r2,0(r18)
 400ae84:	103fde1e 	bne	r2,zero,400ae00 <__alt_data_end+0xfc00ae00>
 400ae88:	00800304 	movi	r2,12
 400ae8c:	98800015 	stw	r2,0(r19)
 400ae90:	0005883a 	mov	r2,zero
 400ae94:	003ff006 	br	400ae58 <__alt_data_end+0xfc00ae58>

0400ae98 <_cleanup>:
 400ae98:	00810074 	movhi	r2,1025
 400ae9c:	108f3204 	addi	r2,r2,15560
 400aea0:	11000017 	ldw	r4,0(r2)
 400aea4:	01410074 	movhi	r5,1025
 400aea8:	29753304 	addi	r5,r5,-11060
 400aeac:	400bac81 	jmpi	400bac8 <_fwalk_reent>

0400aeb0 <__sinit>:
 400aeb0:	20800e17 	ldw	r2,56(r4)
 400aeb4:	10000126 	beq	r2,zero,400aebc <__sinit+0xc>
 400aeb8:	f800283a 	ret
 400aebc:	400ab641 	jmpi	400ab64 <__sinit.part.1>

0400aec0 <__sfp_lock_acquire>:
 400aec0:	f800283a 	ret

0400aec4 <__sfp_lock_release>:
 400aec4:	f800283a 	ret

0400aec8 <__sinit_lock_acquire>:
 400aec8:	f800283a 	ret

0400aecc <__sinit_lock_release>:
 400aecc:	f800283a 	ret

0400aed0 <__fp_lock_all>:
 400aed0:	00810074 	movhi	r2,1025
 400aed4:	108f3304 	addi	r2,r2,15564
 400aed8:	11000017 	ldw	r4,0(r2)
 400aedc:	01410074 	movhi	r5,1025
 400aee0:	296b4004 	addi	r5,r5,-21248
 400aee4:	400ba041 	jmpi	400ba04 <_fwalk>

0400aee8 <__fp_unlock_all>:
 400aee8:	00810074 	movhi	r2,1025
 400aeec:	108f3304 	addi	r2,r2,15564
 400aef0:	11000017 	ldw	r4,0(r2)
 400aef4:	01410074 	movhi	r5,1025
 400aef8:	296ad404 	addi	r5,r5,-21680
 400aefc:	400ba041 	jmpi	400ba04 <_fwalk>

0400af00 <__fputwc>:
 400af00:	defff804 	addi	sp,sp,-32
 400af04:	dcc00415 	stw	r19,16(sp)
 400af08:	dc800315 	stw	r18,12(sp)
 400af0c:	dc000115 	stw	r16,4(sp)
 400af10:	dfc00715 	stw	ra,28(sp)
 400af14:	dd400615 	stw	r21,24(sp)
 400af18:	dd000515 	stw	r20,20(sp)
 400af1c:	dc400215 	stw	r17,8(sp)
 400af20:	2027883a 	mov	r19,r4
 400af24:	2825883a 	mov	r18,r5
 400af28:	3021883a 	mov	r16,r6
 400af2c:	400bc140 	call	400bc14 <__locale_mb_cur_max>
 400af30:	00c00044 	movi	r3,1
 400af34:	10c03e26 	beq	r2,r3,400b030 <__fputwc+0x130>
 400af38:	81c01704 	addi	r7,r16,92
 400af3c:	900d883a 	mov	r6,r18
 400af40:	d80b883a 	mov	r5,sp
 400af44:	9809883a 	mov	r4,r19
 400af48:	400d2300 	call	400d230 <_wcrtomb_r>
 400af4c:	1029883a 	mov	r20,r2
 400af50:	00bfffc4 	movi	r2,-1
 400af54:	a0802026 	beq	r20,r2,400afd8 <__fputwc+0xd8>
 400af58:	d9400003 	ldbu	r5,0(sp)
 400af5c:	a0001c26 	beq	r20,zero,400afd0 <__fputwc+0xd0>
 400af60:	0023883a 	mov	r17,zero
 400af64:	05400284 	movi	r21,10
 400af68:	00000906 	br	400af90 <__fputwc+0x90>
 400af6c:	80800017 	ldw	r2,0(r16)
 400af70:	11400005 	stb	r5,0(r2)
 400af74:	80c00017 	ldw	r3,0(r16)
 400af78:	18c00044 	addi	r3,r3,1
 400af7c:	80c00015 	stw	r3,0(r16)
 400af80:	8c400044 	addi	r17,r17,1
 400af84:	dc45883a 	add	r2,sp,r17
 400af88:	8d00112e 	bgeu	r17,r20,400afd0 <__fputwc+0xd0>
 400af8c:	11400003 	ldbu	r5,0(r2)
 400af90:	80c00217 	ldw	r3,8(r16)
 400af94:	18ffffc4 	addi	r3,r3,-1
 400af98:	80c00215 	stw	r3,8(r16)
 400af9c:	183ff30e 	bge	r3,zero,400af6c <__alt_data_end+0xfc00af6c>
 400afa0:	80800617 	ldw	r2,24(r16)
 400afa4:	18801916 	blt	r3,r2,400b00c <__fputwc+0x10c>
 400afa8:	80800017 	ldw	r2,0(r16)
 400afac:	11400005 	stb	r5,0(r2)
 400afb0:	80800017 	ldw	r2,0(r16)
 400afb4:	10c00003 	ldbu	r3,0(r2)
 400afb8:	10800044 	addi	r2,r2,1
 400afbc:	1d402326 	beq	r3,r21,400b04c <__fputwc+0x14c>
 400afc0:	80800015 	stw	r2,0(r16)
 400afc4:	8c400044 	addi	r17,r17,1
 400afc8:	dc45883a 	add	r2,sp,r17
 400afcc:	8d3fef36 	bltu	r17,r20,400af8c <__alt_data_end+0xfc00af8c>
 400afd0:	9005883a 	mov	r2,r18
 400afd4:	00000406 	br	400afe8 <__fputwc+0xe8>
 400afd8:	80c0030b 	ldhu	r3,12(r16)
 400afdc:	a005883a 	mov	r2,r20
 400afe0:	18c01014 	ori	r3,r3,64
 400afe4:	80c0030d 	sth	r3,12(r16)
 400afe8:	dfc00717 	ldw	ra,28(sp)
 400afec:	dd400617 	ldw	r21,24(sp)
 400aff0:	dd000517 	ldw	r20,20(sp)
 400aff4:	dcc00417 	ldw	r19,16(sp)
 400aff8:	dc800317 	ldw	r18,12(sp)
 400affc:	dc400217 	ldw	r17,8(sp)
 400b000:	dc000117 	ldw	r16,4(sp)
 400b004:	dec00804 	addi	sp,sp,32
 400b008:	f800283a 	ret
 400b00c:	800d883a 	mov	r6,r16
 400b010:	29403fcc 	andi	r5,r5,255
 400b014:	9809883a 	mov	r4,r19
 400b018:	400d0d80 	call	400d0d8 <__swbuf_r>
 400b01c:	10bfffe0 	cmpeqi	r2,r2,-1
 400b020:	10803fcc 	andi	r2,r2,255
 400b024:	103fd626 	beq	r2,zero,400af80 <__alt_data_end+0xfc00af80>
 400b028:	00bfffc4 	movi	r2,-1
 400b02c:	003fee06 	br	400afe8 <__alt_data_end+0xfc00afe8>
 400b030:	90ffffc4 	addi	r3,r18,-1
 400b034:	01003f84 	movi	r4,254
 400b038:	20ffbf36 	bltu	r4,r3,400af38 <__alt_data_end+0xfc00af38>
 400b03c:	900b883a 	mov	r5,r18
 400b040:	dc800005 	stb	r18,0(sp)
 400b044:	1029883a 	mov	r20,r2
 400b048:	003fc506 	br	400af60 <__alt_data_end+0xfc00af60>
 400b04c:	800d883a 	mov	r6,r16
 400b050:	a80b883a 	mov	r5,r21
 400b054:	9809883a 	mov	r4,r19
 400b058:	400d0d80 	call	400d0d8 <__swbuf_r>
 400b05c:	10bfffe0 	cmpeqi	r2,r2,-1
 400b060:	003fef06 	br	400b020 <__alt_data_end+0xfc00b020>

0400b064 <_fputwc_r>:
 400b064:	3080030b 	ldhu	r2,12(r6)
 400b068:	10c8000c 	andi	r3,r2,8192
 400b06c:	1800051e 	bne	r3,zero,400b084 <_fputwc_r+0x20>
 400b070:	30c01917 	ldw	r3,100(r6)
 400b074:	10880014 	ori	r2,r2,8192
 400b078:	3080030d 	sth	r2,12(r6)
 400b07c:	18880014 	ori	r2,r3,8192
 400b080:	30801915 	stw	r2,100(r6)
 400b084:	400af001 	jmpi	400af00 <__fputwc>

0400b088 <fputwc>:
 400b088:	00810074 	movhi	r2,1025
 400b08c:	defffc04 	addi	sp,sp,-16
 400b090:	108f3304 	addi	r2,r2,15564
 400b094:	dc000115 	stw	r16,4(sp)
 400b098:	14000017 	ldw	r16,0(r2)
 400b09c:	dc400215 	stw	r17,8(sp)
 400b0a0:	dfc00315 	stw	ra,12(sp)
 400b0a4:	2023883a 	mov	r17,r4
 400b0a8:	80000226 	beq	r16,zero,400b0b4 <fputwc+0x2c>
 400b0ac:	80800e17 	ldw	r2,56(r16)
 400b0b0:	10001026 	beq	r2,zero,400b0f4 <fputwc+0x6c>
 400b0b4:	2880030b 	ldhu	r2,12(r5)
 400b0b8:	10c8000c 	andi	r3,r2,8192
 400b0bc:	1800051e 	bne	r3,zero,400b0d4 <fputwc+0x4c>
 400b0c0:	28c01917 	ldw	r3,100(r5)
 400b0c4:	10880014 	ori	r2,r2,8192
 400b0c8:	2880030d 	sth	r2,12(r5)
 400b0cc:	18880014 	ori	r2,r3,8192
 400b0d0:	28801915 	stw	r2,100(r5)
 400b0d4:	280d883a 	mov	r6,r5
 400b0d8:	8009883a 	mov	r4,r16
 400b0dc:	880b883a 	mov	r5,r17
 400b0e0:	dfc00317 	ldw	ra,12(sp)
 400b0e4:	dc400217 	ldw	r17,8(sp)
 400b0e8:	dc000117 	ldw	r16,4(sp)
 400b0ec:	dec00404 	addi	sp,sp,16
 400b0f0:	400af001 	jmpi	400af00 <__fputwc>
 400b0f4:	8009883a 	mov	r4,r16
 400b0f8:	d9400015 	stw	r5,0(sp)
 400b0fc:	400aeb00 	call	400aeb0 <__sinit>
 400b100:	d9400017 	ldw	r5,0(sp)
 400b104:	003feb06 	br	400b0b4 <__alt_data_end+0xfc00b0b4>

0400b108 <_malloc_trim_r>:
 400b108:	defffb04 	addi	sp,sp,-20
 400b10c:	dcc00315 	stw	r19,12(sp)
 400b110:	04c10074 	movhi	r19,1025
 400b114:	dc800215 	stw	r18,8(sp)
 400b118:	dc400115 	stw	r17,4(sp)
 400b11c:	dc000015 	stw	r16,0(sp)
 400b120:	dfc00415 	stw	ra,16(sp)
 400b124:	2821883a 	mov	r16,r5
 400b128:	9cc95a04 	addi	r19,r19,9576
 400b12c:	2025883a 	mov	r18,r4
 400b130:	400ebdc0 	call	400ebdc <__malloc_lock>
 400b134:	98800217 	ldw	r2,8(r19)
 400b138:	14400117 	ldw	r17,4(r2)
 400b13c:	00bfff04 	movi	r2,-4
 400b140:	88a2703a 	and	r17,r17,r2
 400b144:	8c21c83a 	sub	r16,r17,r16
 400b148:	8403fbc4 	addi	r16,r16,4079
 400b14c:	8020d33a 	srli	r16,r16,12
 400b150:	0083ffc4 	movi	r2,4095
 400b154:	843fffc4 	addi	r16,r16,-1
 400b158:	8020933a 	slli	r16,r16,12
 400b15c:	1400060e 	bge	r2,r16,400b178 <_malloc_trim_r+0x70>
 400b160:	000b883a 	mov	r5,zero
 400b164:	9009883a 	mov	r4,r18
 400b168:	400cdd40 	call	400cdd4 <_sbrk_r>
 400b16c:	98c00217 	ldw	r3,8(r19)
 400b170:	1c47883a 	add	r3,r3,r17
 400b174:	10c00a26 	beq	r2,r3,400b1a0 <_malloc_trim_r+0x98>
 400b178:	9009883a 	mov	r4,r18
 400b17c:	400ec000 	call	400ec00 <__malloc_unlock>
 400b180:	0005883a 	mov	r2,zero
 400b184:	dfc00417 	ldw	ra,16(sp)
 400b188:	dcc00317 	ldw	r19,12(sp)
 400b18c:	dc800217 	ldw	r18,8(sp)
 400b190:	dc400117 	ldw	r17,4(sp)
 400b194:	dc000017 	ldw	r16,0(sp)
 400b198:	dec00504 	addi	sp,sp,20
 400b19c:	f800283a 	ret
 400b1a0:	040bc83a 	sub	r5,zero,r16
 400b1a4:	9009883a 	mov	r4,r18
 400b1a8:	400cdd40 	call	400cdd4 <_sbrk_r>
 400b1ac:	00ffffc4 	movi	r3,-1
 400b1b0:	10c00d26 	beq	r2,r3,400b1e8 <_malloc_trim_r+0xe0>
 400b1b4:	00c10074 	movhi	r3,1025
 400b1b8:	18d69804 	addi	r3,r3,23136
 400b1bc:	18800017 	ldw	r2,0(r3)
 400b1c0:	99000217 	ldw	r4,8(r19)
 400b1c4:	8c23c83a 	sub	r17,r17,r16
 400b1c8:	8c400054 	ori	r17,r17,1
 400b1cc:	1421c83a 	sub	r16,r2,r16
 400b1d0:	24400115 	stw	r17,4(r4)
 400b1d4:	9009883a 	mov	r4,r18
 400b1d8:	1c000015 	stw	r16,0(r3)
 400b1dc:	400ec000 	call	400ec00 <__malloc_unlock>
 400b1e0:	00800044 	movi	r2,1
 400b1e4:	003fe706 	br	400b184 <__alt_data_end+0xfc00b184>
 400b1e8:	000b883a 	mov	r5,zero
 400b1ec:	9009883a 	mov	r4,r18
 400b1f0:	400cdd40 	call	400cdd4 <_sbrk_r>
 400b1f4:	99000217 	ldw	r4,8(r19)
 400b1f8:	014003c4 	movi	r5,15
 400b1fc:	1107c83a 	sub	r3,r2,r4
 400b200:	28ffdd0e 	bge	r5,r3,400b178 <__alt_data_end+0xfc00b178>
 400b204:	01410074 	movhi	r5,1025
 400b208:	294f3504 	addi	r5,r5,15572
 400b20c:	29400017 	ldw	r5,0(r5)
 400b210:	18c00054 	ori	r3,r3,1
 400b214:	20c00115 	stw	r3,4(r4)
 400b218:	00c10074 	movhi	r3,1025
 400b21c:	1145c83a 	sub	r2,r2,r5
 400b220:	18d69804 	addi	r3,r3,23136
 400b224:	18800015 	stw	r2,0(r3)
 400b228:	003fd306 	br	400b178 <__alt_data_end+0xfc00b178>

0400b22c <_free_r>:
 400b22c:	28004126 	beq	r5,zero,400b334 <_free_r+0x108>
 400b230:	defffd04 	addi	sp,sp,-12
 400b234:	dc400115 	stw	r17,4(sp)
 400b238:	dc000015 	stw	r16,0(sp)
 400b23c:	2023883a 	mov	r17,r4
 400b240:	2821883a 	mov	r16,r5
 400b244:	dfc00215 	stw	ra,8(sp)
 400b248:	400ebdc0 	call	400ebdc <__malloc_lock>
 400b24c:	81ffff17 	ldw	r7,-4(r16)
 400b250:	00bfff84 	movi	r2,-2
 400b254:	01010074 	movhi	r4,1025
 400b258:	81bffe04 	addi	r6,r16,-8
 400b25c:	3884703a 	and	r2,r7,r2
 400b260:	21095a04 	addi	r4,r4,9576
 400b264:	308b883a 	add	r5,r6,r2
 400b268:	2a400117 	ldw	r9,4(r5)
 400b26c:	22000217 	ldw	r8,8(r4)
 400b270:	00ffff04 	movi	r3,-4
 400b274:	48c6703a 	and	r3,r9,r3
 400b278:	2a005726 	beq	r5,r8,400b3d8 <_free_r+0x1ac>
 400b27c:	28c00115 	stw	r3,4(r5)
 400b280:	39c0004c 	andi	r7,r7,1
 400b284:	3800091e 	bne	r7,zero,400b2ac <_free_r+0x80>
 400b288:	823ffe17 	ldw	r8,-8(r16)
 400b28c:	22400204 	addi	r9,r4,8
 400b290:	320dc83a 	sub	r6,r6,r8
 400b294:	31c00217 	ldw	r7,8(r6)
 400b298:	1205883a 	add	r2,r2,r8
 400b29c:	3a406526 	beq	r7,r9,400b434 <_free_r+0x208>
 400b2a0:	32000317 	ldw	r8,12(r6)
 400b2a4:	3a000315 	stw	r8,12(r7)
 400b2a8:	41c00215 	stw	r7,8(r8)
 400b2ac:	28cf883a 	add	r7,r5,r3
 400b2b0:	39c00117 	ldw	r7,4(r7)
 400b2b4:	39c0004c 	andi	r7,r7,1
 400b2b8:	38003a26 	beq	r7,zero,400b3a4 <_free_r+0x178>
 400b2bc:	10c00054 	ori	r3,r2,1
 400b2c0:	30c00115 	stw	r3,4(r6)
 400b2c4:	3087883a 	add	r3,r6,r2
 400b2c8:	18800015 	stw	r2,0(r3)
 400b2cc:	00c07fc4 	movi	r3,511
 400b2d0:	18801936 	bltu	r3,r2,400b338 <_free_r+0x10c>
 400b2d4:	1004d0fa 	srli	r2,r2,3
 400b2d8:	01c00044 	movi	r7,1
 400b2dc:	21400117 	ldw	r5,4(r4)
 400b2e0:	10c00044 	addi	r3,r2,1
 400b2e4:	18c7883a 	add	r3,r3,r3
 400b2e8:	1005d0ba 	srai	r2,r2,2
 400b2ec:	18c7883a 	add	r3,r3,r3
 400b2f0:	18c7883a 	add	r3,r3,r3
 400b2f4:	1907883a 	add	r3,r3,r4
 400b2f8:	3884983a 	sll	r2,r7,r2
 400b2fc:	19c00017 	ldw	r7,0(r3)
 400b300:	1a3ffe04 	addi	r8,r3,-8
 400b304:	1144b03a 	or	r2,r2,r5
 400b308:	32000315 	stw	r8,12(r6)
 400b30c:	31c00215 	stw	r7,8(r6)
 400b310:	20800115 	stw	r2,4(r4)
 400b314:	19800015 	stw	r6,0(r3)
 400b318:	39800315 	stw	r6,12(r7)
 400b31c:	8809883a 	mov	r4,r17
 400b320:	dfc00217 	ldw	ra,8(sp)
 400b324:	dc400117 	ldw	r17,4(sp)
 400b328:	dc000017 	ldw	r16,0(sp)
 400b32c:	dec00304 	addi	sp,sp,12
 400b330:	400ec001 	jmpi	400ec00 <__malloc_unlock>
 400b334:	f800283a 	ret
 400b338:	100ad27a 	srli	r5,r2,9
 400b33c:	00c00104 	movi	r3,4
 400b340:	19404a36 	bltu	r3,r5,400b46c <_free_r+0x240>
 400b344:	100ad1ba 	srli	r5,r2,6
 400b348:	28c00e44 	addi	r3,r5,57
 400b34c:	18c7883a 	add	r3,r3,r3
 400b350:	29400e04 	addi	r5,r5,56
 400b354:	18c7883a 	add	r3,r3,r3
 400b358:	18c7883a 	add	r3,r3,r3
 400b35c:	1909883a 	add	r4,r3,r4
 400b360:	20c00017 	ldw	r3,0(r4)
 400b364:	01c10074 	movhi	r7,1025
 400b368:	213ffe04 	addi	r4,r4,-8
 400b36c:	39c95a04 	addi	r7,r7,9576
 400b370:	20c04426 	beq	r4,r3,400b484 <_free_r+0x258>
 400b374:	01ffff04 	movi	r7,-4
 400b378:	19400117 	ldw	r5,4(r3)
 400b37c:	29ca703a 	and	r5,r5,r7
 400b380:	1140022e 	bgeu	r2,r5,400b38c <_free_r+0x160>
 400b384:	18c00217 	ldw	r3,8(r3)
 400b388:	20fffb1e 	bne	r4,r3,400b378 <__alt_data_end+0xfc00b378>
 400b38c:	19000317 	ldw	r4,12(r3)
 400b390:	31000315 	stw	r4,12(r6)
 400b394:	30c00215 	stw	r3,8(r6)
 400b398:	21800215 	stw	r6,8(r4)
 400b39c:	19800315 	stw	r6,12(r3)
 400b3a0:	003fde06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b3a4:	29c00217 	ldw	r7,8(r5)
 400b3a8:	10c5883a 	add	r2,r2,r3
 400b3ac:	00c10074 	movhi	r3,1025
 400b3b0:	18c95c04 	addi	r3,r3,9584
 400b3b4:	38c03b26 	beq	r7,r3,400b4a4 <_free_r+0x278>
 400b3b8:	2a000317 	ldw	r8,12(r5)
 400b3bc:	11400054 	ori	r5,r2,1
 400b3c0:	3087883a 	add	r3,r6,r2
 400b3c4:	3a000315 	stw	r8,12(r7)
 400b3c8:	41c00215 	stw	r7,8(r8)
 400b3cc:	31400115 	stw	r5,4(r6)
 400b3d0:	18800015 	stw	r2,0(r3)
 400b3d4:	003fbd06 	br	400b2cc <__alt_data_end+0xfc00b2cc>
 400b3d8:	39c0004c 	andi	r7,r7,1
 400b3dc:	10c5883a 	add	r2,r2,r3
 400b3e0:	3800071e 	bne	r7,zero,400b400 <_free_r+0x1d4>
 400b3e4:	81fffe17 	ldw	r7,-8(r16)
 400b3e8:	31cdc83a 	sub	r6,r6,r7
 400b3ec:	30c00317 	ldw	r3,12(r6)
 400b3f0:	31400217 	ldw	r5,8(r6)
 400b3f4:	11c5883a 	add	r2,r2,r7
 400b3f8:	28c00315 	stw	r3,12(r5)
 400b3fc:	19400215 	stw	r5,8(r3)
 400b400:	10c00054 	ori	r3,r2,1
 400b404:	30c00115 	stw	r3,4(r6)
 400b408:	00c10074 	movhi	r3,1025
 400b40c:	18cf3604 	addi	r3,r3,15576
 400b410:	18c00017 	ldw	r3,0(r3)
 400b414:	21800215 	stw	r6,8(r4)
 400b418:	10ffc036 	bltu	r2,r3,400b31c <__alt_data_end+0xfc00b31c>
 400b41c:	00810074 	movhi	r2,1025
 400b420:	10968b04 	addi	r2,r2,23084
 400b424:	11400017 	ldw	r5,0(r2)
 400b428:	8809883a 	mov	r4,r17
 400b42c:	400b1080 	call	400b108 <_malloc_trim_r>
 400b430:	003fba06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b434:	28c9883a 	add	r4,r5,r3
 400b438:	21000117 	ldw	r4,4(r4)
 400b43c:	2100004c 	andi	r4,r4,1
 400b440:	2000391e 	bne	r4,zero,400b528 <_free_r+0x2fc>
 400b444:	29c00217 	ldw	r7,8(r5)
 400b448:	29000317 	ldw	r4,12(r5)
 400b44c:	1885883a 	add	r2,r3,r2
 400b450:	10c00054 	ori	r3,r2,1
 400b454:	39000315 	stw	r4,12(r7)
 400b458:	21c00215 	stw	r7,8(r4)
 400b45c:	30c00115 	stw	r3,4(r6)
 400b460:	308d883a 	add	r6,r6,r2
 400b464:	30800015 	stw	r2,0(r6)
 400b468:	003fac06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b46c:	00c00504 	movi	r3,20
 400b470:	19401536 	bltu	r3,r5,400b4c8 <_free_r+0x29c>
 400b474:	28c01704 	addi	r3,r5,92
 400b478:	18c7883a 	add	r3,r3,r3
 400b47c:	294016c4 	addi	r5,r5,91
 400b480:	003fb406 	br	400b354 <__alt_data_end+0xfc00b354>
 400b484:	280bd0ba 	srai	r5,r5,2
 400b488:	00c00044 	movi	r3,1
 400b48c:	38800117 	ldw	r2,4(r7)
 400b490:	194a983a 	sll	r5,r3,r5
 400b494:	2007883a 	mov	r3,r4
 400b498:	2884b03a 	or	r2,r5,r2
 400b49c:	38800115 	stw	r2,4(r7)
 400b4a0:	003fbb06 	br	400b390 <__alt_data_end+0xfc00b390>
 400b4a4:	21800515 	stw	r6,20(r4)
 400b4a8:	21800415 	stw	r6,16(r4)
 400b4ac:	10c00054 	ori	r3,r2,1
 400b4b0:	31c00315 	stw	r7,12(r6)
 400b4b4:	31c00215 	stw	r7,8(r6)
 400b4b8:	30c00115 	stw	r3,4(r6)
 400b4bc:	308d883a 	add	r6,r6,r2
 400b4c0:	30800015 	stw	r2,0(r6)
 400b4c4:	003f9506 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b4c8:	00c01504 	movi	r3,84
 400b4cc:	19400536 	bltu	r3,r5,400b4e4 <_free_r+0x2b8>
 400b4d0:	100ad33a 	srli	r5,r2,12
 400b4d4:	28c01bc4 	addi	r3,r5,111
 400b4d8:	18c7883a 	add	r3,r3,r3
 400b4dc:	29401b84 	addi	r5,r5,110
 400b4e0:	003f9c06 	br	400b354 <__alt_data_end+0xfc00b354>
 400b4e4:	00c05504 	movi	r3,340
 400b4e8:	19400536 	bltu	r3,r5,400b500 <_free_r+0x2d4>
 400b4ec:	100ad3fa 	srli	r5,r2,15
 400b4f0:	28c01e04 	addi	r3,r5,120
 400b4f4:	18c7883a 	add	r3,r3,r3
 400b4f8:	29401dc4 	addi	r5,r5,119
 400b4fc:	003f9506 	br	400b354 <__alt_data_end+0xfc00b354>
 400b500:	00c15504 	movi	r3,1364
 400b504:	19400536 	bltu	r3,r5,400b51c <_free_r+0x2f0>
 400b508:	100ad4ba 	srli	r5,r2,18
 400b50c:	28c01f44 	addi	r3,r5,125
 400b510:	18c7883a 	add	r3,r3,r3
 400b514:	29401f04 	addi	r5,r5,124
 400b518:	003f8e06 	br	400b354 <__alt_data_end+0xfc00b354>
 400b51c:	00c03f84 	movi	r3,254
 400b520:	01401f84 	movi	r5,126
 400b524:	003f8b06 	br	400b354 <__alt_data_end+0xfc00b354>
 400b528:	10c00054 	ori	r3,r2,1
 400b52c:	30c00115 	stw	r3,4(r6)
 400b530:	308d883a 	add	r6,r6,r2
 400b534:	30800015 	stw	r2,0(r6)
 400b538:	003f7806 	br	400b31c <__alt_data_end+0xfc00b31c>

0400b53c <__sfvwrite_r>:
 400b53c:	30800217 	ldw	r2,8(r6)
 400b540:	10006726 	beq	r2,zero,400b6e0 <__sfvwrite_r+0x1a4>
 400b544:	28c0030b 	ldhu	r3,12(r5)
 400b548:	defff404 	addi	sp,sp,-48
 400b54c:	dd400715 	stw	r21,28(sp)
 400b550:	dd000615 	stw	r20,24(sp)
 400b554:	dc000215 	stw	r16,8(sp)
 400b558:	dfc00b15 	stw	ra,44(sp)
 400b55c:	df000a15 	stw	fp,40(sp)
 400b560:	ddc00915 	stw	r23,36(sp)
 400b564:	dd800815 	stw	r22,32(sp)
 400b568:	dcc00515 	stw	r19,20(sp)
 400b56c:	dc800415 	stw	r18,16(sp)
 400b570:	dc400315 	stw	r17,12(sp)
 400b574:	1880020c 	andi	r2,r3,8
 400b578:	2821883a 	mov	r16,r5
 400b57c:	202b883a 	mov	r21,r4
 400b580:	3029883a 	mov	r20,r6
 400b584:	10002726 	beq	r2,zero,400b624 <__sfvwrite_r+0xe8>
 400b588:	28800417 	ldw	r2,16(r5)
 400b58c:	10002526 	beq	r2,zero,400b624 <__sfvwrite_r+0xe8>
 400b590:	1880008c 	andi	r2,r3,2
 400b594:	a4400017 	ldw	r17,0(r20)
 400b598:	10002a26 	beq	r2,zero,400b644 <__sfvwrite_r+0x108>
 400b59c:	05a00034 	movhi	r22,32768
 400b5a0:	0027883a 	mov	r19,zero
 400b5a4:	0025883a 	mov	r18,zero
 400b5a8:	b5bf0004 	addi	r22,r22,-1024
 400b5ac:	980d883a 	mov	r6,r19
 400b5b0:	a809883a 	mov	r4,r21
 400b5b4:	90004626 	beq	r18,zero,400b6d0 <__sfvwrite_r+0x194>
 400b5b8:	900f883a 	mov	r7,r18
 400b5bc:	b480022e 	bgeu	r22,r18,400b5c8 <__sfvwrite_r+0x8c>
 400b5c0:	01e00034 	movhi	r7,32768
 400b5c4:	39ff0004 	addi	r7,r7,-1024
 400b5c8:	80800917 	ldw	r2,36(r16)
 400b5cc:	81400717 	ldw	r5,28(r16)
 400b5d0:	103ee83a 	callr	r2
 400b5d4:	00805a0e 	bge	zero,r2,400b740 <__sfvwrite_r+0x204>
 400b5d8:	a0c00217 	ldw	r3,8(r20)
 400b5dc:	98a7883a 	add	r19,r19,r2
 400b5e0:	90a5c83a 	sub	r18,r18,r2
 400b5e4:	1885c83a 	sub	r2,r3,r2
 400b5e8:	a0800215 	stw	r2,8(r20)
 400b5ec:	103fef1e 	bne	r2,zero,400b5ac <__alt_data_end+0xfc00b5ac>
 400b5f0:	0005883a 	mov	r2,zero
 400b5f4:	dfc00b17 	ldw	ra,44(sp)
 400b5f8:	df000a17 	ldw	fp,40(sp)
 400b5fc:	ddc00917 	ldw	r23,36(sp)
 400b600:	dd800817 	ldw	r22,32(sp)
 400b604:	dd400717 	ldw	r21,28(sp)
 400b608:	dd000617 	ldw	r20,24(sp)
 400b60c:	dcc00517 	ldw	r19,20(sp)
 400b610:	dc800417 	ldw	r18,16(sp)
 400b614:	dc400317 	ldw	r17,12(sp)
 400b618:	dc000217 	ldw	r16,8(sp)
 400b61c:	dec00c04 	addi	sp,sp,48
 400b620:	f800283a 	ret
 400b624:	800b883a 	mov	r5,r16
 400b628:	a809883a 	mov	r4,r21
 400b62c:	400a7540 	call	400a754 <__swsetup_r>
 400b630:	1000ee1e 	bne	r2,zero,400b9ec <__sfvwrite_r+0x4b0>
 400b634:	80c0030b 	ldhu	r3,12(r16)
 400b638:	a4400017 	ldw	r17,0(r20)
 400b63c:	1880008c 	andi	r2,r3,2
 400b640:	103fd61e 	bne	r2,zero,400b59c <__alt_data_end+0xfc00b59c>
 400b644:	1880004c 	andi	r2,r3,1
 400b648:	1000421e 	bne	r2,zero,400b754 <__sfvwrite_r+0x218>
 400b64c:	0039883a 	mov	fp,zero
 400b650:	0025883a 	mov	r18,zero
 400b654:	90001a26 	beq	r18,zero,400b6c0 <__sfvwrite_r+0x184>
 400b658:	1880800c 	andi	r2,r3,512
 400b65c:	84c00217 	ldw	r19,8(r16)
 400b660:	10002126 	beq	r2,zero,400b6e8 <__sfvwrite_r+0x1ac>
 400b664:	982f883a 	mov	r23,r19
 400b668:	94c09636 	bltu	r18,r19,400b8c4 <__sfvwrite_r+0x388>
 400b66c:	1881200c 	andi	r2,r3,1152
 400b670:	1000a11e 	bne	r2,zero,400b8f8 <__sfvwrite_r+0x3bc>
 400b674:	81000017 	ldw	r4,0(r16)
 400b678:	b80d883a 	mov	r6,r23
 400b67c:	e00b883a 	mov	r5,fp
 400b680:	400c7140 	call	400c714 <memmove>
 400b684:	80c00217 	ldw	r3,8(r16)
 400b688:	81000017 	ldw	r4,0(r16)
 400b68c:	9005883a 	mov	r2,r18
 400b690:	1ce7c83a 	sub	r19,r3,r19
 400b694:	25cf883a 	add	r7,r4,r23
 400b698:	84c00215 	stw	r19,8(r16)
 400b69c:	81c00015 	stw	r7,0(r16)
 400b6a0:	a0c00217 	ldw	r3,8(r20)
 400b6a4:	e0b9883a 	add	fp,fp,r2
 400b6a8:	90a5c83a 	sub	r18,r18,r2
 400b6ac:	18a7c83a 	sub	r19,r3,r2
 400b6b0:	a4c00215 	stw	r19,8(r20)
 400b6b4:	983fce26 	beq	r19,zero,400b5f0 <__alt_data_end+0xfc00b5f0>
 400b6b8:	80c0030b 	ldhu	r3,12(r16)
 400b6bc:	903fe61e 	bne	r18,zero,400b658 <__alt_data_end+0xfc00b658>
 400b6c0:	8f000017 	ldw	fp,0(r17)
 400b6c4:	8c800117 	ldw	r18,4(r17)
 400b6c8:	8c400204 	addi	r17,r17,8
 400b6cc:	003fe106 	br	400b654 <__alt_data_end+0xfc00b654>
 400b6d0:	8cc00017 	ldw	r19,0(r17)
 400b6d4:	8c800117 	ldw	r18,4(r17)
 400b6d8:	8c400204 	addi	r17,r17,8
 400b6dc:	003fb306 	br	400b5ac <__alt_data_end+0xfc00b5ac>
 400b6e0:	0005883a 	mov	r2,zero
 400b6e4:	f800283a 	ret
 400b6e8:	81000017 	ldw	r4,0(r16)
 400b6ec:	80800417 	ldw	r2,16(r16)
 400b6f0:	11005a36 	bltu	r2,r4,400b85c <__sfvwrite_r+0x320>
 400b6f4:	85c00517 	ldw	r23,20(r16)
 400b6f8:	95c05836 	bltu	r18,r23,400b85c <__sfvwrite_r+0x320>
 400b6fc:	00a00034 	movhi	r2,32768
 400b700:	10bfffc4 	addi	r2,r2,-1
 400b704:	9009883a 	mov	r4,r18
 400b708:	1480012e 	bgeu	r2,r18,400b710 <__sfvwrite_r+0x1d4>
 400b70c:	1009883a 	mov	r4,r2
 400b710:	b80b883a 	mov	r5,r23
 400b714:	40047fc0 	call	40047fc <__divsi3>
 400b718:	b80b883a 	mov	r5,r23
 400b71c:	1009883a 	mov	r4,r2
 400b720:	40049b00 	call	40049b0 <__mulsi3>
 400b724:	81400717 	ldw	r5,28(r16)
 400b728:	80c00917 	ldw	r3,36(r16)
 400b72c:	100f883a 	mov	r7,r2
 400b730:	e00d883a 	mov	r6,fp
 400b734:	a809883a 	mov	r4,r21
 400b738:	183ee83a 	callr	r3
 400b73c:	00bfd816 	blt	zero,r2,400b6a0 <__alt_data_end+0xfc00b6a0>
 400b740:	8080030b 	ldhu	r2,12(r16)
 400b744:	10801014 	ori	r2,r2,64
 400b748:	8080030d 	sth	r2,12(r16)
 400b74c:	00bfffc4 	movi	r2,-1
 400b750:	003fa806 	br	400b5f4 <__alt_data_end+0xfc00b5f4>
 400b754:	0027883a 	mov	r19,zero
 400b758:	0011883a 	mov	r8,zero
 400b75c:	0039883a 	mov	fp,zero
 400b760:	0025883a 	mov	r18,zero
 400b764:	90001f26 	beq	r18,zero,400b7e4 <__sfvwrite_r+0x2a8>
 400b768:	40005a26 	beq	r8,zero,400b8d4 <__sfvwrite_r+0x398>
 400b76c:	982d883a 	mov	r22,r19
 400b770:	94c0012e 	bgeu	r18,r19,400b778 <__sfvwrite_r+0x23c>
 400b774:	902d883a 	mov	r22,r18
 400b778:	81000017 	ldw	r4,0(r16)
 400b77c:	80800417 	ldw	r2,16(r16)
 400b780:	b02f883a 	mov	r23,r22
 400b784:	81c00517 	ldw	r7,20(r16)
 400b788:	1100032e 	bgeu	r2,r4,400b798 <__sfvwrite_r+0x25c>
 400b78c:	80c00217 	ldw	r3,8(r16)
 400b790:	38c7883a 	add	r3,r7,r3
 400b794:	1d801816 	blt	r3,r22,400b7f8 <__sfvwrite_r+0x2bc>
 400b798:	b1c03e16 	blt	r22,r7,400b894 <__sfvwrite_r+0x358>
 400b79c:	80800917 	ldw	r2,36(r16)
 400b7a0:	81400717 	ldw	r5,28(r16)
 400b7a4:	e00d883a 	mov	r6,fp
 400b7a8:	da000115 	stw	r8,4(sp)
 400b7ac:	a809883a 	mov	r4,r21
 400b7b0:	103ee83a 	callr	r2
 400b7b4:	102f883a 	mov	r23,r2
 400b7b8:	da000117 	ldw	r8,4(sp)
 400b7bc:	00bfe00e 	bge	zero,r2,400b740 <__alt_data_end+0xfc00b740>
 400b7c0:	9de7c83a 	sub	r19,r19,r23
 400b7c4:	98001f26 	beq	r19,zero,400b844 <__sfvwrite_r+0x308>
 400b7c8:	a0800217 	ldw	r2,8(r20)
 400b7cc:	e5f9883a 	add	fp,fp,r23
 400b7d0:	95e5c83a 	sub	r18,r18,r23
 400b7d4:	15efc83a 	sub	r23,r2,r23
 400b7d8:	a5c00215 	stw	r23,8(r20)
 400b7dc:	b83f8426 	beq	r23,zero,400b5f0 <__alt_data_end+0xfc00b5f0>
 400b7e0:	903fe11e 	bne	r18,zero,400b768 <__alt_data_end+0xfc00b768>
 400b7e4:	8f000017 	ldw	fp,0(r17)
 400b7e8:	8c800117 	ldw	r18,4(r17)
 400b7ec:	0011883a 	mov	r8,zero
 400b7f0:	8c400204 	addi	r17,r17,8
 400b7f4:	003fdb06 	br	400b764 <__alt_data_end+0xfc00b764>
 400b7f8:	180d883a 	mov	r6,r3
 400b7fc:	e00b883a 	mov	r5,fp
 400b800:	da000115 	stw	r8,4(sp)
 400b804:	d8c00015 	stw	r3,0(sp)
 400b808:	400c7140 	call	400c714 <memmove>
 400b80c:	d8c00017 	ldw	r3,0(sp)
 400b810:	80800017 	ldw	r2,0(r16)
 400b814:	800b883a 	mov	r5,r16
 400b818:	a809883a 	mov	r4,r21
 400b81c:	10c5883a 	add	r2,r2,r3
 400b820:	80800015 	stw	r2,0(r16)
 400b824:	d8c00015 	stw	r3,0(sp)
 400b828:	400aac40 	call	400aac4 <_fflush_r>
 400b82c:	d8c00017 	ldw	r3,0(sp)
 400b830:	da000117 	ldw	r8,4(sp)
 400b834:	103fc21e 	bne	r2,zero,400b740 <__alt_data_end+0xfc00b740>
 400b838:	182f883a 	mov	r23,r3
 400b83c:	9de7c83a 	sub	r19,r19,r23
 400b840:	983fe11e 	bne	r19,zero,400b7c8 <__alt_data_end+0xfc00b7c8>
 400b844:	800b883a 	mov	r5,r16
 400b848:	a809883a 	mov	r4,r21
 400b84c:	400aac40 	call	400aac4 <_fflush_r>
 400b850:	103fbb1e 	bne	r2,zero,400b740 <__alt_data_end+0xfc00b740>
 400b854:	0011883a 	mov	r8,zero
 400b858:	003fdb06 	br	400b7c8 <__alt_data_end+0xfc00b7c8>
 400b85c:	94c0012e 	bgeu	r18,r19,400b864 <__sfvwrite_r+0x328>
 400b860:	9027883a 	mov	r19,r18
 400b864:	980d883a 	mov	r6,r19
 400b868:	e00b883a 	mov	r5,fp
 400b86c:	400c7140 	call	400c714 <memmove>
 400b870:	80800217 	ldw	r2,8(r16)
 400b874:	80c00017 	ldw	r3,0(r16)
 400b878:	14c5c83a 	sub	r2,r2,r19
 400b87c:	1cc7883a 	add	r3,r3,r19
 400b880:	80800215 	stw	r2,8(r16)
 400b884:	80c00015 	stw	r3,0(r16)
 400b888:	10004326 	beq	r2,zero,400b998 <__sfvwrite_r+0x45c>
 400b88c:	9805883a 	mov	r2,r19
 400b890:	003f8306 	br	400b6a0 <__alt_data_end+0xfc00b6a0>
 400b894:	b00d883a 	mov	r6,r22
 400b898:	e00b883a 	mov	r5,fp
 400b89c:	da000115 	stw	r8,4(sp)
 400b8a0:	400c7140 	call	400c714 <memmove>
 400b8a4:	80800217 	ldw	r2,8(r16)
 400b8a8:	80c00017 	ldw	r3,0(r16)
 400b8ac:	da000117 	ldw	r8,4(sp)
 400b8b0:	1585c83a 	sub	r2,r2,r22
 400b8b4:	1dad883a 	add	r22,r3,r22
 400b8b8:	80800215 	stw	r2,8(r16)
 400b8bc:	85800015 	stw	r22,0(r16)
 400b8c0:	003fbf06 	br	400b7c0 <__alt_data_end+0xfc00b7c0>
 400b8c4:	81000017 	ldw	r4,0(r16)
 400b8c8:	9027883a 	mov	r19,r18
 400b8cc:	902f883a 	mov	r23,r18
 400b8d0:	003f6906 	br	400b678 <__alt_data_end+0xfc00b678>
 400b8d4:	900d883a 	mov	r6,r18
 400b8d8:	01400284 	movi	r5,10
 400b8dc:	e009883a 	mov	r4,fp
 400b8e0:	400c6300 	call	400c630 <memchr>
 400b8e4:	10003e26 	beq	r2,zero,400b9e0 <__sfvwrite_r+0x4a4>
 400b8e8:	10800044 	addi	r2,r2,1
 400b8ec:	1727c83a 	sub	r19,r2,fp
 400b8f0:	02000044 	movi	r8,1
 400b8f4:	003f9d06 	br	400b76c <__alt_data_end+0xfc00b76c>
 400b8f8:	80800517 	ldw	r2,20(r16)
 400b8fc:	81400417 	ldw	r5,16(r16)
 400b900:	81c00017 	ldw	r7,0(r16)
 400b904:	10a7883a 	add	r19,r2,r2
 400b908:	9885883a 	add	r2,r19,r2
 400b90c:	1026d7fa 	srli	r19,r2,31
 400b910:	396dc83a 	sub	r22,r7,r5
 400b914:	b1000044 	addi	r4,r22,1
 400b918:	9885883a 	add	r2,r19,r2
 400b91c:	1027d07a 	srai	r19,r2,1
 400b920:	2485883a 	add	r2,r4,r18
 400b924:	980d883a 	mov	r6,r19
 400b928:	9880022e 	bgeu	r19,r2,400b934 <__sfvwrite_r+0x3f8>
 400b92c:	1027883a 	mov	r19,r2
 400b930:	100d883a 	mov	r6,r2
 400b934:	18c1000c 	andi	r3,r3,1024
 400b938:	18001c26 	beq	r3,zero,400b9ac <__sfvwrite_r+0x470>
 400b93c:	300b883a 	mov	r5,r6
 400b940:	a809883a 	mov	r4,r21
 400b944:	400be240 	call	400be24 <_malloc_r>
 400b948:	102f883a 	mov	r23,r2
 400b94c:	10002926 	beq	r2,zero,400b9f4 <__sfvwrite_r+0x4b8>
 400b950:	81400417 	ldw	r5,16(r16)
 400b954:	b00d883a 	mov	r6,r22
 400b958:	1009883a 	mov	r4,r2
 400b95c:	4008ab80 	call	4008ab8 <memcpy>
 400b960:	8080030b 	ldhu	r2,12(r16)
 400b964:	00fedfc4 	movi	r3,-1153
 400b968:	10c4703a 	and	r2,r2,r3
 400b96c:	10802014 	ori	r2,r2,128
 400b970:	8080030d 	sth	r2,12(r16)
 400b974:	bd89883a 	add	r4,r23,r22
 400b978:	9d8fc83a 	sub	r7,r19,r22
 400b97c:	85c00415 	stw	r23,16(r16)
 400b980:	84c00515 	stw	r19,20(r16)
 400b984:	81000015 	stw	r4,0(r16)
 400b988:	9027883a 	mov	r19,r18
 400b98c:	81c00215 	stw	r7,8(r16)
 400b990:	902f883a 	mov	r23,r18
 400b994:	003f3806 	br	400b678 <__alt_data_end+0xfc00b678>
 400b998:	800b883a 	mov	r5,r16
 400b99c:	a809883a 	mov	r4,r21
 400b9a0:	400aac40 	call	400aac4 <_fflush_r>
 400b9a4:	103fb926 	beq	r2,zero,400b88c <__alt_data_end+0xfc00b88c>
 400b9a8:	003f6506 	br	400b740 <__alt_data_end+0xfc00b740>
 400b9ac:	a809883a 	mov	r4,r21
 400b9b0:	400c8700 	call	400c870 <_realloc_r>
 400b9b4:	102f883a 	mov	r23,r2
 400b9b8:	103fee1e 	bne	r2,zero,400b974 <__alt_data_end+0xfc00b974>
 400b9bc:	81400417 	ldw	r5,16(r16)
 400b9c0:	a809883a 	mov	r4,r21
 400b9c4:	400b22c0 	call	400b22c <_free_r>
 400b9c8:	8080030b 	ldhu	r2,12(r16)
 400b9cc:	00ffdfc4 	movi	r3,-129
 400b9d0:	1884703a 	and	r2,r3,r2
 400b9d4:	00c00304 	movi	r3,12
 400b9d8:	a8c00015 	stw	r3,0(r21)
 400b9dc:	003f5906 	br	400b744 <__alt_data_end+0xfc00b744>
 400b9e0:	94c00044 	addi	r19,r18,1
 400b9e4:	02000044 	movi	r8,1
 400b9e8:	003f6006 	br	400b76c <__alt_data_end+0xfc00b76c>
 400b9ec:	00bfffc4 	movi	r2,-1
 400b9f0:	003f0006 	br	400b5f4 <__alt_data_end+0xfc00b5f4>
 400b9f4:	00800304 	movi	r2,12
 400b9f8:	a8800015 	stw	r2,0(r21)
 400b9fc:	8080030b 	ldhu	r2,12(r16)
 400ba00:	003f5006 	br	400b744 <__alt_data_end+0xfc00b744>

0400ba04 <_fwalk>:
 400ba04:	defff704 	addi	sp,sp,-36
 400ba08:	dd000415 	stw	r20,16(sp)
 400ba0c:	dfc00815 	stw	ra,32(sp)
 400ba10:	ddc00715 	stw	r23,28(sp)
 400ba14:	dd800615 	stw	r22,24(sp)
 400ba18:	dd400515 	stw	r21,20(sp)
 400ba1c:	dcc00315 	stw	r19,12(sp)
 400ba20:	dc800215 	stw	r18,8(sp)
 400ba24:	dc400115 	stw	r17,4(sp)
 400ba28:	dc000015 	stw	r16,0(sp)
 400ba2c:	2500b804 	addi	r20,r4,736
 400ba30:	a0002326 	beq	r20,zero,400bac0 <_fwalk+0xbc>
 400ba34:	282b883a 	mov	r21,r5
 400ba38:	002f883a 	mov	r23,zero
 400ba3c:	05800044 	movi	r22,1
 400ba40:	04ffffc4 	movi	r19,-1
 400ba44:	a4400117 	ldw	r17,4(r20)
 400ba48:	a4800217 	ldw	r18,8(r20)
 400ba4c:	8c7fffc4 	addi	r17,r17,-1
 400ba50:	88000d16 	blt	r17,zero,400ba88 <_fwalk+0x84>
 400ba54:	94000304 	addi	r16,r18,12
 400ba58:	94800384 	addi	r18,r18,14
 400ba5c:	8080000b 	ldhu	r2,0(r16)
 400ba60:	8c7fffc4 	addi	r17,r17,-1
 400ba64:	813ffd04 	addi	r4,r16,-12
 400ba68:	b080042e 	bgeu	r22,r2,400ba7c <_fwalk+0x78>
 400ba6c:	9080000f 	ldh	r2,0(r18)
 400ba70:	14c00226 	beq	r2,r19,400ba7c <_fwalk+0x78>
 400ba74:	a83ee83a 	callr	r21
 400ba78:	b8aeb03a 	or	r23,r23,r2
 400ba7c:	84001a04 	addi	r16,r16,104
 400ba80:	94801a04 	addi	r18,r18,104
 400ba84:	8cfff51e 	bne	r17,r19,400ba5c <__alt_data_end+0xfc00ba5c>
 400ba88:	a5000017 	ldw	r20,0(r20)
 400ba8c:	a03fed1e 	bne	r20,zero,400ba44 <__alt_data_end+0xfc00ba44>
 400ba90:	b805883a 	mov	r2,r23
 400ba94:	dfc00817 	ldw	ra,32(sp)
 400ba98:	ddc00717 	ldw	r23,28(sp)
 400ba9c:	dd800617 	ldw	r22,24(sp)
 400baa0:	dd400517 	ldw	r21,20(sp)
 400baa4:	dd000417 	ldw	r20,16(sp)
 400baa8:	dcc00317 	ldw	r19,12(sp)
 400baac:	dc800217 	ldw	r18,8(sp)
 400bab0:	dc400117 	ldw	r17,4(sp)
 400bab4:	dc000017 	ldw	r16,0(sp)
 400bab8:	dec00904 	addi	sp,sp,36
 400babc:	f800283a 	ret
 400bac0:	002f883a 	mov	r23,zero
 400bac4:	003ff206 	br	400ba90 <__alt_data_end+0xfc00ba90>

0400bac8 <_fwalk_reent>:
 400bac8:	defff704 	addi	sp,sp,-36
 400bacc:	dd000415 	stw	r20,16(sp)
 400bad0:	dfc00815 	stw	ra,32(sp)
 400bad4:	ddc00715 	stw	r23,28(sp)
 400bad8:	dd800615 	stw	r22,24(sp)
 400badc:	dd400515 	stw	r21,20(sp)
 400bae0:	dcc00315 	stw	r19,12(sp)
 400bae4:	dc800215 	stw	r18,8(sp)
 400bae8:	dc400115 	stw	r17,4(sp)
 400baec:	dc000015 	stw	r16,0(sp)
 400baf0:	2500b804 	addi	r20,r4,736
 400baf4:	a0002326 	beq	r20,zero,400bb84 <_fwalk_reent+0xbc>
 400baf8:	282b883a 	mov	r21,r5
 400bafc:	2027883a 	mov	r19,r4
 400bb00:	002f883a 	mov	r23,zero
 400bb04:	05800044 	movi	r22,1
 400bb08:	04bfffc4 	movi	r18,-1
 400bb0c:	a4400117 	ldw	r17,4(r20)
 400bb10:	a4000217 	ldw	r16,8(r20)
 400bb14:	8c7fffc4 	addi	r17,r17,-1
 400bb18:	88000c16 	blt	r17,zero,400bb4c <_fwalk_reent+0x84>
 400bb1c:	84000304 	addi	r16,r16,12
 400bb20:	8080000b 	ldhu	r2,0(r16)
 400bb24:	8c7fffc4 	addi	r17,r17,-1
 400bb28:	817ffd04 	addi	r5,r16,-12
 400bb2c:	b080052e 	bgeu	r22,r2,400bb44 <_fwalk_reent+0x7c>
 400bb30:	8080008f 	ldh	r2,2(r16)
 400bb34:	9809883a 	mov	r4,r19
 400bb38:	14800226 	beq	r2,r18,400bb44 <_fwalk_reent+0x7c>
 400bb3c:	a83ee83a 	callr	r21
 400bb40:	b8aeb03a 	or	r23,r23,r2
 400bb44:	84001a04 	addi	r16,r16,104
 400bb48:	8cbff51e 	bne	r17,r18,400bb20 <__alt_data_end+0xfc00bb20>
 400bb4c:	a5000017 	ldw	r20,0(r20)
 400bb50:	a03fee1e 	bne	r20,zero,400bb0c <__alt_data_end+0xfc00bb0c>
 400bb54:	b805883a 	mov	r2,r23
 400bb58:	dfc00817 	ldw	ra,32(sp)
 400bb5c:	ddc00717 	ldw	r23,28(sp)
 400bb60:	dd800617 	ldw	r22,24(sp)
 400bb64:	dd400517 	ldw	r21,20(sp)
 400bb68:	dd000417 	ldw	r20,16(sp)
 400bb6c:	dcc00317 	ldw	r19,12(sp)
 400bb70:	dc800217 	ldw	r18,8(sp)
 400bb74:	dc400117 	ldw	r17,4(sp)
 400bb78:	dc000017 	ldw	r16,0(sp)
 400bb7c:	dec00904 	addi	sp,sp,36
 400bb80:	f800283a 	ret
 400bb84:	002f883a 	mov	r23,zero
 400bb88:	003ff206 	br	400bb54 <__alt_data_end+0xfc00bb54>

0400bb8c <_setlocale_r>:
 400bb8c:	30001b26 	beq	r6,zero,400bbfc <_setlocale_r+0x70>
 400bb90:	01410074 	movhi	r5,1025
 400bb94:	defffe04 	addi	sp,sp,-8
 400bb98:	2947ed04 	addi	r5,r5,8116
 400bb9c:	3009883a 	mov	r4,r6
 400bba0:	dc000015 	stw	r16,0(sp)
 400bba4:	dfc00115 	stw	ra,4(sp)
 400bba8:	3021883a 	mov	r16,r6
 400bbac:	400cf640 	call	400cf64 <strcmp>
 400bbb0:	1000061e 	bne	r2,zero,400bbcc <_setlocale_r+0x40>
 400bbb4:	00810074 	movhi	r2,1025
 400bbb8:	1087d804 	addi	r2,r2,8032
 400bbbc:	dfc00117 	ldw	ra,4(sp)
 400bbc0:	dc000017 	ldw	r16,0(sp)
 400bbc4:	dec00204 	addi	sp,sp,8
 400bbc8:	f800283a 	ret
 400bbcc:	01410074 	movhi	r5,1025
 400bbd0:	2947d804 	addi	r5,r5,8032
 400bbd4:	8009883a 	mov	r4,r16
 400bbd8:	400cf640 	call	400cf64 <strcmp>
 400bbdc:	103ff526 	beq	r2,zero,400bbb4 <__alt_data_end+0xfc00bbb4>
 400bbe0:	01410074 	movhi	r5,1025
 400bbe4:	2947cb04 	addi	r5,r5,7980
 400bbe8:	8009883a 	mov	r4,r16
 400bbec:	400cf640 	call	400cf64 <strcmp>
 400bbf0:	103ff026 	beq	r2,zero,400bbb4 <__alt_data_end+0xfc00bbb4>
 400bbf4:	0005883a 	mov	r2,zero
 400bbf8:	003ff006 	br	400bbbc <__alt_data_end+0xfc00bbbc>
 400bbfc:	00810074 	movhi	r2,1025
 400bc00:	1087d804 	addi	r2,r2,8032
 400bc04:	f800283a 	ret

0400bc08 <__locale_charset>:
 400bc08:	00810074 	movhi	r2,1025
 400bc0c:	10894404 	addi	r2,r2,9488
 400bc10:	f800283a 	ret

0400bc14 <__locale_mb_cur_max>:
 400bc14:	00810074 	movhi	r2,1025
 400bc18:	108f3404 	addi	r2,r2,15568
 400bc1c:	10800017 	ldw	r2,0(r2)
 400bc20:	f800283a 	ret

0400bc24 <__locale_msgcharset>:
 400bc24:	00810074 	movhi	r2,1025
 400bc28:	10893c04 	addi	r2,r2,9456
 400bc2c:	f800283a 	ret

0400bc30 <__locale_cjk_lang>:
 400bc30:	0005883a 	mov	r2,zero
 400bc34:	f800283a 	ret

0400bc38 <_localeconv_r>:
 400bc38:	00810074 	movhi	r2,1025
 400bc3c:	10894c04 	addi	r2,r2,9520
 400bc40:	f800283a 	ret

0400bc44 <setlocale>:
 400bc44:	00810074 	movhi	r2,1025
 400bc48:	108f3304 	addi	r2,r2,15564
 400bc4c:	280d883a 	mov	r6,r5
 400bc50:	200b883a 	mov	r5,r4
 400bc54:	11000017 	ldw	r4,0(r2)
 400bc58:	400bb8c1 	jmpi	400bb8c <_setlocale_r>

0400bc5c <localeconv>:
 400bc5c:	00810074 	movhi	r2,1025
 400bc60:	10894c04 	addi	r2,r2,9520
 400bc64:	f800283a 	ret

0400bc68 <__smakebuf_r>:
 400bc68:	2880030b 	ldhu	r2,12(r5)
 400bc6c:	10c0008c 	andi	r3,r2,2
 400bc70:	1800411e 	bne	r3,zero,400bd78 <__smakebuf_r+0x110>
 400bc74:	deffec04 	addi	sp,sp,-80
 400bc78:	dc000f15 	stw	r16,60(sp)
 400bc7c:	2821883a 	mov	r16,r5
 400bc80:	2940038f 	ldh	r5,14(r5)
 400bc84:	dc401015 	stw	r17,64(sp)
 400bc88:	dfc01315 	stw	ra,76(sp)
 400bc8c:	dcc01215 	stw	r19,72(sp)
 400bc90:	dc801115 	stw	r18,68(sp)
 400bc94:	2023883a 	mov	r17,r4
 400bc98:	28001c16 	blt	r5,zero,400bd0c <__smakebuf_r+0xa4>
 400bc9c:	d80d883a 	mov	r6,sp
 400bca0:	400d5d00 	call	400d5d0 <_fstat_r>
 400bca4:	10001816 	blt	r2,zero,400bd08 <__smakebuf_r+0xa0>
 400bca8:	d8800117 	ldw	r2,4(sp)
 400bcac:	00e00014 	movui	r3,32768
 400bcb0:	10bc000c 	andi	r2,r2,61440
 400bcb4:	14c80020 	cmpeqi	r19,r2,8192
 400bcb8:	10c03726 	beq	r2,r3,400bd98 <__smakebuf_r+0x130>
 400bcbc:	80c0030b 	ldhu	r3,12(r16)
 400bcc0:	18c20014 	ori	r3,r3,2048
 400bcc4:	80c0030d 	sth	r3,12(r16)
 400bcc8:	00c80004 	movi	r3,8192
 400bccc:	10c0521e 	bne	r2,r3,400be18 <__smakebuf_r+0x1b0>
 400bcd0:	8140038f 	ldh	r5,14(r16)
 400bcd4:	8809883a 	mov	r4,r17
 400bcd8:	400d62c0 	call	400d62c <_isatty_r>
 400bcdc:	10004c26 	beq	r2,zero,400be10 <__smakebuf_r+0x1a8>
 400bce0:	8080030b 	ldhu	r2,12(r16)
 400bce4:	80c010c4 	addi	r3,r16,67
 400bce8:	80c00015 	stw	r3,0(r16)
 400bcec:	10800054 	ori	r2,r2,1
 400bcf0:	8080030d 	sth	r2,12(r16)
 400bcf4:	00800044 	movi	r2,1
 400bcf8:	80c00415 	stw	r3,16(r16)
 400bcfc:	80800515 	stw	r2,20(r16)
 400bd00:	04810004 	movi	r18,1024
 400bd04:	00000706 	br	400bd24 <__smakebuf_r+0xbc>
 400bd08:	8080030b 	ldhu	r2,12(r16)
 400bd0c:	10c0200c 	andi	r3,r2,128
 400bd10:	18001f1e 	bne	r3,zero,400bd90 <__smakebuf_r+0x128>
 400bd14:	04810004 	movi	r18,1024
 400bd18:	10820014 	ori	r2,r2,2048
 400bd1c:	8080030d 	sth	r2,12(r16)
 400bd20:	0027883a 	mov	r19,zero
 400bd24:	900b883a 	mov	r5,r18
 400bd28:	8809883a 	mov	r4,r17
 400bd2c:	400be240 	call	400be24 <_malloc_r>
 400bd30:	10002c26 	beq	r2,zero,400bde4 <__smakebuf_r+0x17c>
 400bd34:	80c0030b 	ldhu	r3,12(r16)
 400bd38:	01010074 	movhi	r4,1025
 400bd3c:	212ad604 	addi	r4,r4,-21672
 400bd40:	89000f15 	stw	r4,60(r17)
 400bd44:	18c02014 	ori	r3,r3,128
 400bd48:	80c0030d 	sth	r3,12(r16)
 400bd4c:	80800015 	stw	r2,0(r16)
 400bd50:	80800415 	stw	r2,16(r16)
 400bd54:	84800515 	stw	r18,20(r16)
 400bd58:	98001a1e 	bne	r19,zero,400bdc4 <__smakebuf_r+0x15c>
 400bd5c:	dfc01317 	ldw	ra,76(sp)
 400bd60:	dcc01217 	ldw	r19,72(sp)
 400bd64:	dc801117 	ldw	r18,68(sp)
 400bd68:	dc401017 	ldw	r17,64(sp)
 400bd6c:	dc000f17 	ldw	r16,60(sp)
 400bd70:	dec01404 	addi	sp,sp,80
 400bd74:	f800283a 	ret
 400bd78:	288010c4 	addi	r2,r5,67
 400bd7c:	28800015 	stw	r2,0(r5)
 400bd80:	28800415 	stw	r2,16(r5)
 400bd84:	00800044 	movi	r2,1
 400bd88:	28800515 	stw	r2,20(r5)
 400bd8c:	f800283a 	ret
 400bd90:	04801004 	movi	r18,64
 400bd94:	003fe006 	br	400bd18 <__alt_data_end+0xfc00bd18>
 400bd98:	81000a17 	ldw	r4,40(r16)
 400bd9c:	00c10074 	movhi	r3,1025
 400bda0:	18f3c004 	addi	r3,r3,-12544
 400bda4:	20ffc51e 	bne	r4,r3,400bcbc <__alt_data_end+0xfc00bcbc>
 400bda8:	8080030b 	ldhu	r2,12(r16)
 400bdac:	04810004 	movi	r18,1024
 400bdb0:	84801315 	stw	r18,76(r16)
 400bdb4:	1484b03a 	or	r2,r2,r18
 400bdb8:	8080030d 	sth	r2,12(r16)
 400bdbc:	0027883a 	mov	r19,zero
 400bdc0:	003fd806 	br	400bd24 <__alt_data_end+0xfc00bd24>
 400bdc4:	8140038f 	ldh	r5,14(r16)
 400bdc8:	8809883a 	mov	r4,r17
 400bdcc:	400d62c0 	call	400d62c <_isatty_r>
 400bdd0:	103fe226 	beq	r2,zero,400bd5c <__alt_data_end+0xfc00bd5c>
 400bdd4:	8080030b 	ldhu	r2,12(r16)
 400bdd8:	10800054 	ori	r2,r2,1
 400bddc:	8080030d 	sth	r2,12(r16)
 400bde0:	003fde06 	br	400bd5c <__alt_data_end+0xfc00bd5c>
 400bde4:	8080030b 	ldhu	r2,12(r16)
 400bde8:	10c0800c 	andi	r3,r2,512
 400bdec:	183fdb1e 	bne	r3,zero,400bd5c <__alt_data_end+0xfc00bd5c>
 400bdf0:	10800094 	ori	r2,r2,2
 400bdf4:	80c010c4 	addi	r3,r16,67
 400bdf8:	8080030d 	sth	r2,12(r16)
 400bdfc:	00800044 	movi	r2,1
 400be00:	80c00015 	stw	r3,0(r16)
 400be04:	80c00415 	stw	r3,16(r16)
 400be08:	80800515 	stw	r2,20(r16)
 400be0c:	003fd306 	br	400bd5c <__alt_data_end+0xfc00bd5c>
 400be10:	04810004 	movi	r18,1024
 400be14:	003fc306 	br	400bd24 <__alt_data_end+0xfc00bd24>
 400be18:	0027883a 	mov	r19,zero
 400be1c:	04810004 	movi	r18,1024
 400be20:	003fc006 	br	400bd24 <__alt_data_end+0xfc00bd24>

0400be24 <_malloc_r>:
 400be24:	defff504 	addi	sp,sp,-44
 400be28:	dc800315 	stw	r18,12(sp)
 400be2c:	dfc00a15 	stw	ra,40(sp)
 400be30:	df000915 	stw	fp,36(sp)
 400be34:	ddc00815 	stw	r23,32(sp)
 400be38:	dd800715 	stw	r22,28(sp)
 400be3c:	dd400615 	stw	r21,24(sp)
 400be40:	dd000515 	stw	r20,20(sp)
 400be44:	dcc00415 	stw	r19,16(sp)
 400be48:	dc400215 	stw	r17,8(sp)
 400be4c:	dc000115 	stw	r16,4(sp)
 400be50:	288002c4 	addi	r2,r5,11
 400be54:	00c00584 	movi	r3,22
 400be58:	2025883a 	mov	r18,r4
 400be5c:	18807f2e 	bgeu	r3,r2,400c05c <_malloc_r+0x238>
 400be60:	047ffe04 	movi	r17,-8
 400be64:	1462703a 	and	r17,r2,r17
 400be68:	8800a316 	blt	r17,zero,400c0f8 <_malloc_r+0x2d4>
 400be6c:	8940a236 	bltu	r17,r5,400c0f8 <_malloc_r+0x2d4>
 400be70:	400ebdc0 	call	400ebdc <__malloc_lock>
 400be74:	00807dc4 	movi	r2,503
 400be78:	1441e92e 	bgeu	r2,r17,400c620 <_malloc_r+0x7fc>
 400be7c:	8804d27a 	srli	r2,r17,9
 400be80:	1000a126 	beq	r2,zero,400c108 <_malloc_r+0x2e4>
 400be84:	00c00104 	movi	r3,4
 400be88:	18811e36 	bltu	r3,r2,400c304 <_malloc_r+0x4e0>
 400be8c:	8804d1ba 	srli	r2,r17,6
 400be90:	12000e44 	addi	r8,r2,57
 400be94:	11c00e04 	addi	r7,r2,56
 400be98:	4209883a 	add	r4,r8,r8
 400be9c:	04c10074 	movhi	r19,1025
 400bea0:	2109883a 	add	r4,r4,r4
 400bea4:	9cc95a04 	addi	r19,r19,9576
 400bea8:	2109883a 	add	r4,r4,r4
 400beac:	9909883a 	add	r4,r19,r4
 400beb0:	24000117 	ldw	r16,4(r4)
 400beb4:	213ffe04 	addi	r4,r4,-8
 400beb8:	24009726 	beq	r4,r16,400c118 <_malloc_r+0x2f4>
 400bebc:	80800117 	ldw	r2,4(r16)
 400bec0:	01bfff04 	movi	r6,-4
 400bec4:	014003c4 	movi	r5,15
 400bec8:	1184703a 	and	r2,r2,r6
 400becc:	1447c83a 	sub	r3,r2,r17
 400bed0:	28c00716 	blt	r5,r3,400bef0 <_malloc_r+0xcc>
 400bed4:	1800920e 	bge	r3,zero,400c120 <_malloc_r+0x2fc>
 400bed8:	84000317 	ldw	r16,12(r16)
 400bedc:	24008e26 	beq	r4,r16,400c118 <_malloc_r+0x2f4>
 400bee0:	80800117 	ldw	r2,4(r16)
 400bee4:	1184703a 	and	r2,r2,r6
 400bee8:	1447c83a 	sub	r3,r2,r17
 400beec:	28fff90e 	bge	r5,r3,400bed4 <__alt_data_end+0xfc00bed4>
 400bef0:	3809883a 	mov	r4,r7
 400bef4:	01810074 	movhi	r6,1025
 400bef8:	9c000417 	ldw	r16,16(r19)
 400befc:	31895a04 	addi	r6,r6,9576
 400bf00:	32000204 	addi	r8,r6,8
 400bf04:	82013426 	beq	r16,r8,400c3d8 <_malloc_r+0x5b4>
 400bf08:	80c00117 	ldw	r3,4(r16)
 400bf0c:	00bfff04 	movi	r2,-4
 400bf10:	188e703a 	and	r7,r3,r2
 400bf14:	3c45c83a 	sub	r2,r7,r17
 400bf18:	00c003c4 	movi	r3,15
 400bf1c:	18811f16 	blt	r3,r2,400c39c <_malloc_r+0x578>
 400bf20:	32000515 	stw	r8,20(r6)
 400bf24:	32000415 	stw	r8,16(r6)
 400bf28:	10007f0e 	bge	r2,zero,400c128 <_malloc_r+0x304>
 400bf2c:	00807fc4 	movi	r2,511
 400bf30:	11c0fd36 	bltu	r2,r7,400c328 <_malloc_r+0x504>
 400bf34:	3806d0fa 	srli	r3,r7,3
 400bf38:	01c00044 	movi	r7,1
 400bf3c:	30800117 	ldw	r2,4(r6)
 400bf40:	19400044 	addi	r5,r3,1
 400bf44:	294b883a 	add	r5,r5,r5
 400bf48:	1807d0ba 	srai	r3,r3,2
 400bf4c:	294b883a 	add	r5,r5,r5
 400bf50:	294b883a 	add	r5,r5,r5
 400bf54:	298b883a 	add	r5,r5,r6
 400bf58:	38c6983a 	sll	r3,r7,r3
 400bf5c:	29c00017 	ldw	r7,0(r5)
 400bf60:	2a7ffe04 	addi	r9,r5,-8
 400bf64:	1886b03a 	or	r3,r3,r2
 400bf68:	82400315 	stw	r9,12(r16)
 400bf6c:	81c00215 	stw	r7,8(r16)
 400bf70:	30c00115 	stw	r3,4(r6)
 400bf74:	2c000015 	stw	r16,0(r5)
 400bf78:	3c000315 	stw	r16,12(r7)
 400bf7c:	2005d0ba 	srai	r2,r4,2
 400bf80:	01400044 	movi	r5,1
 400bf84:	288a983a 	sll	r5,r5,r2
 400bf88:	19406f36 	bltu	r3,r5,400c148 <_malloc_r+0x324>
 400bf8c:	28c4703a 	and	r2,r5,r3
 400bf90:	10000a1e 	bne	r2,zero,400bfbc <_malloc_r+0x198>
 400bf94:	00bfff04 	movi	r2,-4
 400bf98:	294b883a 	add	r5,r5,r5
 400bf9c:	2088703a 	and	r4,r4,r2
 400bfa0:	28c4703a 	and	r2,r5,r3
 400bfa4:	21000104 	addi	r4,r4,4
 400bfa8:	1000041e 	bne	r2,zero,400bfbc <_malloc_r+0x198>
 400bfac:	294b883a 	add	r5,r5,r5
 400bfb0:	28c4703a 	and	r2,r5,r3
 400bfb4:	21000104 	addi	r4,r4,4
 400bfb8:	103ffc26 	beq	r2,zero,400bfac <__alt_data_end+0xfc00bfac>
 400bfbc:	02bfff04 	movi	r10,-4
 400bfc0:	024003c4 	movi	r9,15
 400bfc4:	21800044 	addi	r6,r4,1
 400bfc8:	318d883a 	add	r6,r6,r6
 400bfcc:	318d883a 	add	r6,r6,r6
 400bfd0:	318d883a 	add	r6,r6,r6
 400bfd4:	998d883a 	add	r6,r19,r6
 400bfd8:	333ffe04 	addi	r12,r6,-8
 400bfdc:	2017883a 	mov	r11,r4
 400bfe0:	31800104 	addi	r6,r6,4
 400bfe4:	34000017 	ldw	r16,0(r6)
 400bfe8:	31fffd04 	addi	r7,r6,-12
 400bfec:	81c0041e 	bne	r16,r7,400c000 <_malloc_r+0x1dc>
 400bff0:	0000fb06 	br	400c3e0 <_malloc_r+0x5bc>
 400bff4:	1801030e 	bge	r3,zero,400c404 <_malloc_r+0x5e0>
 400bff8:	84000317 	ldw	r16,12(r16)
 400bffc:	81c0f826 	beq	r16,r7,400c3e0 <_malloc_r+0x5bc>
 400c000:	80800117 	ldw	r2,4(r16)
 400c004:	1284703a 	and	r2,r2,r10
 400c008:	1447c83a 	sub	r3,r2,r17
 400c00c:	48fff90e 	bge	r9,r3,400bff4 <__alt_data_end+0xfc00bff4>
 400c010:	80800317 	ldw	r2,12(r16)
 400c014:	81000217 	ldw	r4,8(r16)
 400c018:	89400054 	ori	r5,r17,1
 400c01c:	81400115 	stw	r5,4(r16)
 400c020:	20800315 	stw	r2,12(r4)
 400c024:	11000215 	stw	r4,8(r2)
 400c028:	8463883a 	add	r17,r16,r17
 400c02c:	9c400515 	stw	r17,20(r19)
 400c030:	9c400415 	stw	r17,16(r19)
 400c034:	18800054 	ori	r2,r3,1
 400c038:	88800115 	stw	r2,4(r17)
 400c03c:	8a000315 	stw	r8,12(r17)
 400c040:	8a000215 	stw	r8,8(r17)
 400c044:	88e3883a 	add	r17,r17,r3
 400c048:	88c00015 	stw	r3,0(r17)
 400c04c:	9009883a 	mov	r4,r18
 400c050:	400ec000 	call	400ec00 <__malloc_unlock>
 400c054:	80800204 	addi	r2,r16,8
 400c058:	00001b06 	br	400c0c8 <_malloc_r+0x2a4>
 400c05c:	04400404 	movi	r17,16
 400c060:	89402536 	bltu	r17,r5,400c0f8 <_malloc_r+0x2d4>
 400c064:	400ebdc0 	call	400ebdc <__malloc_lock>
 400c068:	00800184 	movi	r2,6
 400c06c:	01000084 	movi	r4,2
 400c070:	04c10074 	movhi	r19,1025
 400c074:	1085883a 	add	r2,r2,r2
 400c078:	9cc95a04 	addi	r19,r19,9576
 400c07c:	1085883a 	add	r2,r2,r2
 400c080:	9885883a 	add	r2,r19,r2
 400c084:	14000117 	ldw	r16,4(r2)
 400c088:	10fffe04 	addi	r3,r2,-8
 400c08c:	80c0d926 	beq	r16,r3,400c3f4 <_malloc_r+0x5d0>
 400c090:	80c00117 	ldw	r3,4(r16)
 400c094:	81000317 	ldw	r4,12(r16)
 400c098:	00bfff04 	movi	r2,-4
 400c09c:	1884703a 	and	r2,r3,r2
 400c0a0:	81400217 	ldw	r5,8(r16)
 400c0a4:	8085883a 	add	r2,r16,r2
 400c0a8:	10c00117 	ldw	r3,4(r2)
 400c0ac:	29000315 	stw	r4,12(r5)
 400c0b0:	21400215 	stw	r5,8(r4)
 400c0b4:	18c00054 	ori	r3,r3,1
 400c0b8:	10c00115 	stw	r3,4(r2)
 400c0bc:	9009883a 	mov	r4,r18
 400c0c0:	400ec000 	call	400ec00 <__malloc_unlock>
 400c0c4:	80800204 	addi	r2,r16,8
 400c0c8:	dfc00a17 	ldw	ra,40(sp)
 400c0cc:	df000917 	ldw	fp,36(sp)
 400c0d0:	ddc00817 	ldw	r23,32(sp)
 400c0d4:	dd800717 	ldw	r22,28(sp)
 400c0d8:	dd400617 	ldw	r21,24(sp)
 400c0dc:	dd000517 	ldw	r20,20(sp)
 400c0e0:	dcc00417 	ldw	r19,16(sp)
 400c0e4:	dc800317 	ldw	r18,12(sp)
 400c0e8:	dc400217 	ldw	r17,8(sp)
 400c0ec:	dc000117 	ldw	r16,4(sp)
 400c0f0:	dec00b04 	addi	sp,sp,44
 400c0f4:	f800283a 	ret
 400c0f8:	00800304 	movi	r2,12
 400c0fc:	90800015 	stw	r2,0(r18)
 400c100:	0005883a 	mov	r2,zero
 400c104:	003ff006 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c108:	01002004 	movi	r4,128
 400c10c:	02001004 	movi	r8,64
 400c110:	01c00fc4 	movi	r7,63
 400c114:	003f6106 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c118:	4009883a 	mov	r4,r8
 400c11c:	003f7506 	br	400bef4 <__alt_data_end+0xfc00bef4>
 400c120:	81000317 	ldw	r4,12(r16)
 400c124:	003fde06 	br	400c0a0 <__alt_data_end+0xfc00c0a0>
 400c128:	81c5883a 	add	r2,r16,r7
 400c12c:	11400117 	ldw	r5,4(r2)
 400c130:	9009883a 	mov	r4,r18
 400c134:	29400054 	ori	r5,r5,1
 400c138:	11400115 	stw	r5,4(r2)
 400c13c:	400ec000 	call	400ec00 <__malloc_unlock>
 400c140:	80800204 	addi	r2,r16,8
 400c144:	003fe006 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c148:	9c000217 	ldw	r16,8(r19)
 400c14c:	00bfff04 	movi	r2,-4
 400c150:	85800117 	ldw	r22,4(r16)
 400c154:	b0ac703a 	and	r22,r22,r2
 400c158:	b4400336 	bltu	r22,r17,400c168 <_malloc_r+0x344>
 400c15c:	b445c83a 	sub	r2,r22,r17
 400c160:	00c003c4 	movi	r3,15
 400c164:	18805d16 	blt	r3,r2,400c2dc <_malloc_r+0x4b8>
 400c168:	05c10074 	movhi	r23,1025
 400c16c:	00810074 	movhi	r2,1025
 400c170:	10968b04 	addi	r2,r2,23084
 400c174:	bdcf3504 	addi	r23,r23,15572
 400c178:	15400017 	ldw	r21,0(r2)
 400c17c:	b8c00017 	ldw	r3,0(r23)
 400c180:	00bfffc4 	movi	r2,-1
 400c184:	858d883a 	add	r6,r16,r22
 400c188:	8d6b883a 	add	r21,r17,r21
 400c18c:	1880ea26 	beq	r3,r2,400c538 <_malloc_r+0x714>
 400c190:	ad4403c4 	addi	r21,r21,4111
 400c194:	00bc0004 	movi	r2,-4096
 400c198:	a8aa703a 	and	r21,r21,r2
 400c19c:	a80b883a 	mov	r5,r21
 400c1a0:	9009883a 	mov	r4,r18
 400c1a4:	d9800015 	stw	r6,0(sp)
 400c1a8:	400cdd40 	call	400cdd4 <_sbrk_r>
 400c1ac:	1029883a 	mov	r20,r2
 400c1b0:	00bfffc4 	movi	r2,-1
 400c1b4:	d9800017 	ldw	r6,0(sp)
 400c1b8:	a080e826 	beq	r20,r2,400c55c <_malloc_r+0x738>
 400c1bc:	a180a636 	bltu	r20,r6,400c458 <_malloc_r+0x634>
 400c1c0:	07010074 	movhi	fp,1025
 400c1c4:	e7169804 	addi	fp,fp,23136
 400c1c8:	e0800017 	ldw	r2,0(fp)
 400c1cc:	a887883a 	add	r3,r21,r2
 400c1d0:	e0c00015 	stw	r3,0(fp)
 400c1d4:	3500e626 	beq	r6,r20,400c570 <_malloc_r+0x74c>
 400c1d8:	b9000017 	ldw	r4,0(r23)
 400c1dc:	00bfffc4 	movi	r2,-1
 400c1e0:	2080ee26 	beq	r4,r2,400c59c <_malloc_r+0x778>
 400c1e4:	a185c83a 	sub	r2,r20,r6
 400c1e8:	10c5883a 	add	r2,r2,r3
 400c1ec:	e0800015 	stw	r2,0(fp)
 400c1f0:	a0c001cc 	andi	r3,r20,7
 400c1f4:	1800bc26 	beq	r3,zero,400c4e8 <_malloc_r+0x6c4>
 400c1f8:	a0e9c83a 	sub	r20,r20,r3
 400c1fc:	00840204 	movi	r2,4104
 400c200:	a5000204 	addi	r20,r20,8
 400c204:	10c7c83a 	sub	r3,r2,r3
 400c208:	a545883a 	add	r2,r20,r21
 400c20c:	1083ffcc 	andi	r2,r2,4095
 400c210:	18abc83a 	sub	r21,r3,r2
 400c214:	a80b883a 	mov	r5,r21
 400c218:	9009883a 	mov	r4,r18
 400c21c:	400cdd40 	call	400cdd4 <_sbrk_r>
 400c220:	00ffffc4 	movi	r3,-1
 400c224:	10c0e126 	beq	r2,r3,400c5ac <_malloc_r+0x788>
 400c228:	1505c83a 	sub	r2,r2,r20
 400c22c:	1545883a 	add	r2,r2,r21
 400c230:	10800054 	ori	r2,r2,1
 400c234:	e0c00017 	ldw	r3,0(fp)
 400c238:	9d000215 	stw	r20,8(r19)
 400c23c:	a0800115 	stw	r2,4(r20)
 400c240:	a8c7883a 	add	r3,r21,r3
 400c244:	e0c00015 	stw	r3,0(fp)
 400c248:	84c00e26 	beq	r16,r19,400c284 <_malloc_r+0x460>
 400c24c:	018003c4 	movi	r6,15
 400c250:	3580a72e 	bgeu	r6,r22,400c4f0 <_malloc_r+0x6cc>
 400c254:	81400117 	ldw	r5,4(r16)
 400c258:	013ffe04 	movi	r4,-8
 400c25c:	b0bffd04 	addi	r2,r22,-12
 400c260:	1104703a 	and	r2,r2,r4
 400c264:	2900004c 	andi	r4,r5,1
 400c268:	2088b03a 	or	r4,r4,r2
 400c26c:	81000115 	stw	r4,4(r16)
 400c270:	01400144 	movi	r5,5
 400c274:	8089883a 	add	r4,r16,r2
 400c278:	21400115 	stw	r5,4(r4)
 400c27c:	21400215 	stw	r5,8(r4)
 400c280:	3080cd36 	bltu	r6,r2,400c5b8 <_malloc_r+0x794>
 400c284:	00810074 	movhi	r2,1025
 400c288:	10968a04 	addi	r2,r2,23080
 400c28c:	11000017 	ldw	r4,0(r2)
 400c290:	20c0012e 	bgeu	r4,r3,400c298 <_malloc_r+0x474>
 400c294:	10c00015 	stw	r3,0(r2)
 400c298:	00810074 	movhi	r2,1025
 400c29c:	10968904 	addi	r2,r2,23076
 400c2a0:	11000017 	ldw	r4,0(r2)
 400c2a4:	9c000217 	ldw	r16,8(r19)
 400c2a8:	20c0012e 	bgeu	r4,r3,400c2b0 <_malloc_r+0x48c>
 400c2ac:	10c00015 	stw	r3,0(r2)
 400c2b0:	80c00117 	ldw	r3,4(r16)
 400c2b4:	00bfff04 	movi	r2,-4
 400c2b8:	1886703a 	and	r3,r3,r2
 400c2bc:	1c45c83a 	sub	r2,r3,r17
 400c2c0:	1c400236 	bltu	r3,r17,400c2cc <_malloc_r+0x4a8>
 400c2c4:	00c003c4 	movi	r3,15
 400c2c8:	18800416 	blt	r3,r2,400c2dc <_malloc_r+0x4b8>
 400c2cc:	9009883a 	mov	r4,r18
 400c2d0:	400ec000 	call	400ec00 <__malloc_unlock>
 400c2d4:	0005883a 	mov	r2,zero
 400c2d8:	003f7b06 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c2dc:	88c00054 	ori	r3,r17,1
 400c2e0:	80c00115 	stw	r3,4(r16)
 400c2e4:	8463883a 	add	r17,r16,r17
 400c2e8:	10800054 	ori	r2,r2,1
 400c2ec:	9c400215 	stw	r17,8(r19)
 400c2f0:	88800115 	stw	r2,4(r17)
 400c2f4:	9009883a 	mov	r4,r18
 400c2f8:	400ec000 	call	400ec00 <__malloc_unlock>
 400c2fc:	80800204 	addi	r2,r16,8
 400c300:	003f7106 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c304:	00c00504 	movi	r3,20
 400c308:	18804a2e 	bgeu	r3,r2,400c434 <_malloc_r+0x610>
 400c30c:	00c01504 	movi	r3,84
 400c310:	18806e36 	bltu	r3,r2,400c4cc <_malloc_r+0x6a8>
 400c314:	8804d33a 	srli	r2,r17,12
 400c318:	12001bc4 	addi	r8,r2,111
 400c31c:	11c01b84 	addi	r7,r2,110
 400c320:	4209883a 	add	r4,r8,r8
 400c324:	003edd06 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c328:	3804d27a 	srli	r2,r7,9
 400c32c:	00c00104 	movi	r3,4
 400c330:	1880442e 	bgeu	r3,r2,400c444 <_malloc_r+0x620>
 400c334:	00c00504 	movi	r3,20
 400c338:	18808136 	bltu	r3,r2,400c540 <_malloc_r+0x71c>
 400c33c:	11401704 	addi	r5,r2,92
 400c340:	10c016c4 	addi	r3,r2,91
 400c344:	294b883a 	add	r5,r5,r5
 400c348:	294b883a 	add	r5,r5,r5
 400c34c:	294b883a 	add	r5,r5,r5
 400c350:	994b883a 	add	r5,r19,r5
 400c354:	28800017 	ldw	r2,0(r5)
 400c358:	01810074 	movhi	r6,1025
 400c35c:	297ffe04 	addi	r5,r5,-8
 400c360:	31895a04 	addi	r6,r6,9576
 400c364:	28806526 	beq	r5,r2,400c4fc <_malloc_r+0x6d8>
 400c368:	01bfff04 	movi	r6,-4
 400c36c:	10c00117 	ldw	r3,4(r2)
 400c370:	1986703a 	and	r3,r3,r6
 400c374:	38c0022e 	bgeu	r7,r3,400c380 <_malloc_r+0x55c>
 400c378:	10800217 	ldw	r2,8(r2)
 400c37c:	28bffb1e 	bne	r5,r2,400c36c <__alt_data_end+0xfc00c36c>
 400c380:	11400317 	ldw	r5,12(r2)
 400c384:	98c00117 	ldw	r3,4(r19)
 400c388:	81400315 	stw	r5,12(r16)
 400c38c:	80800215 	stw	r2,8(r16)
 400c390:	2c000215 	stw	r16,8(r5)
 400c394:	14000315 	stw	r16,12(r2)
 400c398:	003ef806 	br	400bf7c <__alt_data_end+0xfc00bf7c>
 400c39c:	88c00054 	ori	r3,r17,1
 400c3a0:	80c00115 	stw	r3,4(r16)
 400c3a4:	8463883a 	add	r17,r16,r17
 400c3a8:	34400515 	stw	r17,20(r6)
 400c3ac:	34400415 	stw	r17,16(r6)
 400c3b0:	10c00054 	ori	r3,r2,1
 400c3b4:	8a000315 	stw	r8,12(r17)
 400c3b8:	8a000215 	stw	r8,8(r17)
 400c3bc:	88c00115 	stw	r3,4(r17)
 400c3c0:	88a3883a 	add	r17,r17,r2
 400c3c4:	88800015 	stw	r2,0(r17)
 400c3c8:	9009883a 	mov	r4,r18
 400c3cc:	400ec000 	call	400ec00 <__malloc_unlock>
 400c3d0:	80800204 	addi	r2,r16,8
 400c3d4:	003f3c06 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c3d8:	30c00117 	ldw	r3,4(r6)
 400c3dc:	003ee706 	br	400bf7c <__alt_data_end+0xfc00bf7c>
 400c3e0:	5ac00044 	addi	r11,r11,1
 400c3e4:	588000cc 	andi	r2,r11,3
 400c3e8:	31800204 	addi	r6,r6,8
 400c3ec:	103efd1e 	bne	r2,zero,400bfe4 <__alt_data_end+0xfc00bfe4>
 400c3f0:	00002406 	br	400c484 <_malloc_r+0x660>
 400c3f4:	14000317 	ldw	r16,12(r2)
 400c3f8:	143f251e 	bne	r2,r16,400c090 <__alt_data_end+0xfc00c090>
 400c3fc:	21000084 	addi	r4,r4,2
 400c400:	003ebc06 	br	400bef4 <__alt_data_end+0xfc00bef4>
 400c404:	8085883a 	add	r2,r16,r2
 400c408:	10c00117 	ldw	r3,4(r2)
 400c40c:	81000317 	ldw	r4,12(r16)
 400c410:	81400217 	ldw	r5,8(r16)
 400c414:	18c00054 	ori	r3,r3,1
 400c418:	10c00115 	stw	r3,4(r2)
 400c41c:	29000315 	stw	r4,12(r5)
 400c420:	21400215 	stw	r5,8(r4)
 400c424:	9009883a 	mov	r4,r18
 400c428:	400ec000 	call	400ec00 <__malloc_unlock>
 400c42c:	80800204 	addi	r2,r16,8
 400c430:	003f2506 	br	400c0c8 <__alt_data_end+0xfc00c0c8>
 400c434:	12001704 	addi	r8,r2,92
 400c438:	11c016c4 	addi	r7,r2,91
 400c43c:	4209883a 	add	r4,r8,r8
 400c440:	003e9606 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c444:	3804d1ba 	srli	r2,r7,6
 400c448:	11400e44 	addi	r5,r2,57
 400c44c:	10c00e04 	addi	r3,r2,56
 400c450:	294b883a 	add	r5,r5,r5
 400c454:	003fbc06 	br	400c348 <__alt_data_end+0xfc00c348>
 400c458:	84ff5926 	beq	r16,r19,400c1c0 <__alt_data_end+0xfc00c1c0>
 400c45c:	00810074 	movhi	r2,1025
 400c460:	10895a04 	addi	r2,r2,9576
 400c464:	14000217 	ldw	r16,8(r2)
 400c468:	00bfff04 	movi	r2,-4
 400c46c:	80c00117 	ldw	r3,4(r16)
 400c470:	1886703a 	and	r3,r3,r2
 400c474:	003f9106 	br	400c2bc <__alt_data_end+0xfc00c2bc>
 400c478:	60800217 	ldw	r2,8(r12)
 400c47c:	213fffc4 	addi	r4,r4,-1
 400c480:	1300651e 	bne	r2,r12,400c618 <_malloc_r+0x7f4>
 400c484:	208000cc 	andi	r2,r4,3
 400c488:	633ffe04 	addi	r12,r12,-8
 400c48c:	103ffa1e 	bne	r2,zero,400c478 <__alt_data_end+0xfc00c478>
 400c490:	98800117 	ldw	r2,4(r19)
 400c494:	0146303a 	nor	r3,zero,r5
 400c498:	1884703a 	and	r2,r3,r2
 400c49c:	98800115 	stw	r2,4(r19)
 400c4a0:	294b883a 	add	r5,r5,r5
 400c4a4:	117f2836 	bltu	r2,r5,400c148 <__alt_data_end+0xfc00c148>
 400c4a8:	283f2726 	beq	r5,zero,400c148 <__alt_data_end+0xfc00c148>
 400c4ac:	2886703a 	and	r3,r5,r2
 400c4b0:	5809883a 	mov	r4,r11
 400c4b4:	183ec31e 	bne	r3,zero,400bfc4 <__alt_data_end+0xfc00bfc4>
 400c4b8:	294b883a 	add	r5,r5,r5
 400c4bc:	2886703a 	and	r3,r5,r2
 400c4c0:	21000104 	addi	r4,r4,4
 400c4c4:	183ffc26 	beq	r3,zero,400c4b8 <__alt_data_end+0xfc00c4b8>
 400c4c8:	003ebe06 	br	400bfc4 <__alt_data_end+0xfc00bfc4>
 400c4cc:	00c05504 	movi	r3,340
 400c4d0:	18801236 	bltu	r3,r2,400c51c <_malloc_r+0x6f8>
 400c4d4:	8804d3fa 	srli	r2,r17,15
 400c4d8:	12001e04 	addi	r8,r2,120
 400c4dc:	11c01dc4 	addi	r7,r2,119
 400c4e0:	4209883a 	add	r4,r8,r8
 400c4e4:	003e6d06 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c4e8:	00c40004 	movi	r3,4096
 400c4ec:	003f4606 	br	400c208 <__alt_data_end+0xfc00c208>
 400c4f0:	00800044 	movi	r2,1
 400c4f4:	a0800115 	stw	r2,4(r20)
 400c4f8:	003f7406 	br	400c2cc <__alt_data_end+0xfc00c2cc>
 400c4fc:	1805d0ba 	srai	r2,r3,2
 400c500:	01c00044 	movi	r7,1
 400c504:	30c00117 	ldw	r3,4(r6)
 400c508:	388e983a 	sll	r7,r7,r2
 400c50c:	2805883a 	mov	r2,r5
 400c510:	38c6b03a 	or	r3,r7,r3
 400c514:	30c00115 	stw	r3,4(r6)
 400c518:	003f9b06 	br	400c388 <__alt_data_end+0xfc00c388>
 400c51c:	00c15504 	movi	r3,1364
 400c520:	18801a36 	bltu	r3,r2,400c58c <_malloc_r+0x768>
 400c524:	8804d4ba 	srli	r2,r17,18
 400c528:	12001f44 	addi	r8,r2,125
 400c52c:	11c01f04 	addi	r7,r2,124
 400c530:	4209883a 	add	r4,r8,r8
 400c534:	003e5906 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c538:	ad400404 	addi	r21,r21,16
 400c53c:	003f1706 	br	400c19c <__alt_data_end+0xfc00c19c>
 400c540:	00c01504 	movi	r3,84
 400c544:	18802336 	bltu	r3,r2,400c5d4 <_malloc_r+0x7b0>
 400c548:	3804d33a 	srli	r2,r7,12
 400c54c:	11401bc4 	addi	r5,r2,111
 400c550:	10c01b84 	addi	r3,r2,110
 400c554:	294b883a 	add	r5,r5,r5
 400c558:	003f7b06 	br	400c348 <__alt_data_end+0xfc00c348>
 400c55c:	9c000217 	ldw	r16,8(r19)
 400c560:	00bfff04 	movi	r2,-4
 400c564:	80c00117 	ldw	r3,4(r16)
 400c568:	1886703a 	and	r3,r3,r2
 400c56c:	003f5306 	br	400c2bc <__alt_data_end+0xfc00c2bc>
 400c570:	3083ffcc 	andi	r2,r6,4095
 400c574:	103f181e 	bne	r2,zero,400c1d8 <__alt_data_end+0xfc00c1d8>
 400c578:	99000217 	ldw	r4,8(r19)
 400c57c:	b545883a 	add	r2,r22,r21
 400c580:	10800054 	ori	r2,r2,1
 400c584:	20800115 	stw	r2,4(r4)
 400c588:	003f3e06 	br	400c284 <__alt_data_end+0xfc00c284>
 400c58c:	01003f84 	movi	r4,254
 400c590:	02001fc4 	movi	r8,127
 400c594:	01c01f84 	movi	r7,126
 400c598:	003e4006 	br	400be9c <__alt_data_end+0xfc00be9c>
 400c59c:	00810074 	movhi	r2,1025
 400c5a0:	108f3504 	addi	r2,r2,15572
 400c5a4:	15000015 	stw	r20,0(r2)
 400c5a8:	003f1106 	br	400c1f0 <__alt_data_end+0xfc00c1f0>
 400c5ac:	00800044 	movi	r2,1
 400c5b0:	002b883a 	mov	r21,zero
 400c5b4:	003f1f06 	br	400c234 <__alt_data_end+0xfc00c234>
 400c5b8:	81400204 	addi	r5,r16,8
 400c5bc:	9009883a 	mov	r4,r18
 400c5c0:	400b22c0 	call	400b22c <_free_r>
 400c5c4:	00810074 	movhi	r2,1025
 400c5c8:	10969804 	addi	r2,r2,23136
 400c5cc:	10c00017 	ldw	r3,0(r2)
 400c5d0:	003f2c06 	br	400c284 <__alt_data_end+0xfc00c284>
 400c5d4:	00c05504 	movi	r3,340
 400c5d8:	18800536 	bltu	r3,r2,400c5f0 <_malloc_r+0x7cc>
 400c5dc:	3804d3fa 	srli	r2,r7,15
 400c5e0:	11401e04 	addi	r5,r2,120
 400c5e4:	10c01dc4 	addi	r3,r2,119
 400c5e8:	294b883a 	add	r5,r5,r5
 400c5ec:	003f5606 	br	400c348 <__alt_data_end+0xfc00c348>
 400c5f0:	00c15504 	movi	r3,1364
 400c5f4:	18800536 	bltu	r3,r2,400c60c <_malloc_r+0x7e8>
 400c5f8:	3804d4ba 	srli	r2,r7,18
 400c5fc:	11401f44 	addi	r5,r2,125
 400c600:	10c01f04 	addi	r3,r2,124
 400c604:	294b883a 	add	r5,r5,r5
 400c608:	003f4f06 	br	400c348 <__alt_data_end+0xfc00c348>
 400c60c:	01403f84 	movi	r5,254
 400c610:	00c01f84 	movi	r3,126
 400c614:	003f4c06 	br	400c348 <__alt_data_end+0xfc00c348>
 400c618:	98800117 	ldw	r2,4(r19)
 400c61c:	003fa006 	br	400c4a0 <__alt_data_end+0xfc00c4a0>
 400c620:	8808d0fa 	srli	r4,r17,3
 400c624:	20800044 	addi	r2,r4,1
 400c628:	1085883a 	add	r2,r2,r2
 400c62c:	003e9006 	br	400c070 <__alt_data_end+0xfc00c070>

0400c630 <memchr>:
 400c630:	208000cc 	andi	r2,r4,3
 400c634:	280f883a 	mov	r7,r5
 400c638:	10003426 	beq	r2,zero,400c70c <memchr+0xdc>
 400c63c:	30bfffc4 	addi	r2,r6,-1
 400c640:	30001a26 	beq	r6,zero,400c6ac <memchr+0x7c>
 400c644:	20c00003 	ldbu	r3,0(r4)
 400c648:	29803fcc 	andi	r6,r5,255
 400c64c:	30c0051e 	bne	r6,r3,400c664 <memchr+0x34>
 400c650:	00001806 	br	400c6b4 <memchr+0x84>
 400c654:	10001526 	beq	r2,zero,400c6ac <memchr+0x7c>
 400c658:	20c00003 	ldbu	r3,0(r4)
 400c65c:	10bfffc4 	addi	r2,r2,-1
 400c660:	30c01426 	beq	r6,r3,400c6b4 <memchr+0x84>
 400c664:	21000044 	addi	r4,r4,1
 400c668:	20c000cc 	andi	r3,r4,3
 400c66c:	183ff91e 	bne	r3,zero,400c654 <__alt_data_end+0xfc00c654>
 400c670:	020000c4 	movi	r8,3
 400c674:	40801136 	bltu	r8,r2,400c6bc <memchr+0x8c>
 400c678:	10000c26 	beq	r2,zero,400c6ac <memchr+0x7c>
 400c67c:	20c00003 	ldbu	r3,0(r4)
 400c680:	29403fcc 	andi	r5,r5,255
 400c684:	28c00b26 	beq	r5,r3,400c6b4 <memchr+0x84>
 400c688:	20c00044 	addi	r3,r4,1
 400c68c:	39803fcc 	andi	r6,r7,255
 400c690:	2089883a 	add	r4,r4,r2
 400c694:	00000306 	br	400c6a4 <memchr+0x74>
 400c698:	18c00044 	addi	r3,r3,1
 400c69c:	197fffc3 	ldbu	r5,-1(r3)
 400c6a0:	31400526 	beq	r6,r5,400c6b8 <memchr+0x88>
 400c6a4:	1805883a 	mov	r2,r3
 400c6a8:	20fffb1e 	bne	r4,r3,400c698 <__alt_data_end+0xfc00c698>
 400c6ac:	0005883a 	mov	r2,zero
 400c6b0:	f800283a 	ret
 400c6b4:	2005883a 	mov	r2,r4
 400c6b8:	f800283a 	ret
 400c6bc:	28c03fcc 	andi	r3,r5,255
 400c6c0:	1812923a 	slli	r9,r3,8
 400c6c4:	02ffbff4 	movhi	r11,65279
 400c6c8:	02a02074 	movhi	r10,32897
 400c6cc:	48d2b03a 	or	r9,r9,r3
 400c6d0:	4806943a 	slli	r3,r9,16
 400c6d4:	5affbfc4 	addi	r11,r11,-257
 400c6d8:	52a02004 	addi	r10,r10,-32640
 400c6dc:	48d2b03a 	or	r9,r9,r3
 400c6e0:	20c00017 	ldw	r3,0(r4)
 400c6e4:	48c6f03a 	xor	r3,r9,r3
 400c6e8:	1acd883a 	add	r6,r3,r11
 400c6ec:	00c6303a 	nor	r3,zero,r3
 400c6f0:	30c6703a 	and	r3,r6,r3
 400c6f4:	1a86703a 	and	r3,r3,r10
 400c6f8:	183fe01e 	bne	r3,zero,400c67c <__alt_data_end+0xfc00c67c>
 400c6fc:	10bfff04 	addi	r2,r2,-4
 400c700:	21000104 	addi	r4,r4,4
 400c704:	40bff636 	bltu	r8,r2,400c6e0 <__alt_data_end+0xfc00c6e0>
 400c708:	003fdb06 	br	400c678 <__alt_data_end+0xfc00c678>
 400c70c:	3005883a 	mov	r2,r6
 400c710:	003fd706 	br	400c670 <__alt_data_end+0xfc00c670>

0400c714 <memmove>:
 400c714:	2005883a 	mov	r2,r4
 400c718:	29000b2e 	bgeu	r5,r4,400c748 <memmove+0x34>
 400c71c:	298f883a 	add	r7,r5,r6
 400c720:	21c0092e 	bgeu	r4,r7,400c748 <memmove+0x34>
 400c724:	2187883a 	add	r3,r4,r6
 400c728:	198bc83a 	sub	r5,r3,r6
 400c72c:	30004826 	beq	r6,zero,400c850 <memmove+0x13c>
 400c730:	39ffffc4 	addi	r7,r7,-1
 400c734:	39000003 	ldbu	r4,0(r7)
 400c738:	18ffffc4 	addi	r3,r3,-1
 400c73c:	19000005 	stb	r4,0(r3)
 400c740:	28fffb1e 	bne	r5,r3,400c730 <__alt_data_end+0xfc00c730>
 400c744:	f800283a 	ret
 400c748:	00c003c4 	movi	r3,15
 400c74c:	1980412e 	bgeu	r3,r6,400c854 <memmove+0x140>
 400c750:	2886b03a 	or	r3,r5,r2
 400c754:	18c000cc 	andi	r3,r3,3
 400c758:	1800401e 	bne	r3,zero,400c85c <memmove+0x148>
 400c75c:	33fffc04 	addi	r15,r6,-16
 400c760:	781ed13a 	srli	r15,r15,4
 400c764:	28c00104 	addi	r3,r5,4
 400c768:	13400104 	addi	r13,r2,4
 400c76c:	781c913a 	slli	r14,r15,4
 400c770:	2b000204 	addi	r12,r5,8
 400c774:	12c00204 	addi	r11,r2,8
 400c778:	73800504 	addi	r14,r14,20
 400c77c:	2a800304 	addi	r10,r5,12
 400c780:	12400304 	addi	r9,r2,12
 400c784:	2b9d883a 	add	r14,r5,r14
 400c788:	2811883a 	mov	r8,r5
 400c78c:	100f883a 	mov	r7,r2
 400c790:	41000017 	ldw	r4,0(r8)
 400c794:	39c00404 	addi	r7,r7,16
 400c798:	18c00404 	addi	r3,r3,16
 400c79c:	393ffc15 	stw	r4,-16(r7)
 400c7a0:	193ffc17 	ldw	r4,-16(r3)
 400c7a4:	6b400404 	addi	r13,r13,16
 400c7a8:	5ac00404 	addi	r11,r11,16
 400c7ac:	693ffc15 	stw	r4,-16(r13)
 400c7b0:	61000017 	ldw	r4,0(r12)
 400c7b4:	4a400404 	addi	r9,r9,16
 400c7b8:	42000404 	addi	r8,r8,16
 400c7bc:	593ffc15 	stw	r4,-16(r11)
 400c7c0:	51000017 	ldw	r4,0(r10)
 400c7c4:	63000404 	addi	r12,r12,16
 400c7c8:	52800404 	addi	r10,r10,16
 400c7cc:	493ffc15 	stw	r4,-16(r9)
 400c7d0:	1bbfef1e 	bne	r3,r14,400c790 <__alt_data_end+0xfc00c790>
 400c7d4:	79000044 	addi	r4,r15,1
 400c7d8:	2008913a 	slli	r4,r4,4
 400c7dc:	328003cc 	andi	r10,r6,15
 400c7e0:	02c000c4 	movi	r11,3
 400c7e4:	1107883a 	add	r3,r2,r4
 400c7e8:	290b883a 	add	r5,r5,r4
 400c7ec:	5a801e2e 	bgeu	r11,r10,400c868 <memmove+0x154>
 400c7f0:	1813883a 	mov	r9,r3
 400c7f4:	2811883a 	mov	r8,r5
 400c7f8:	500f883a 	mov	r7,r10
 400c7fc:	41000017 	ldw	r4,0(r8)
 400c800:	4a400104 	addi	r9,r9,4
 400c804:	39ffff04 	addi	r7,r7,-4
 400c808:	493fff15 	stw	r4,-4(r9)
 400c80c:	42000104 	addi	r8,r8,4
 400c810:	59fffa36 	bltu	r11,r7,400c7fc <__alt_data_end+0xfc00c7fc>
 400c814:	513fff04 	addi	r4,r10,-4
 400c818:	2008d0ba 	srli	r4,r4,2
 400c81c:	318000cc 	andi	r6,r6,3
 400c820:	21000044 	addi	r4,r4,1
 400c824:	2109883a 	add	r4,r4,r4
 400c828:	2109883a 	add	r4,r4,r4
 400c82c:	1907883a 	add	r3,r3,r4
 400c830:	290b883a 	add	r5,r5,r4
 400c834:	30000b26 	beq	r6,zero,400c864 <memmove+0x150>
 400c838:	198d883a 	add	r6,r3,r6
 400c83c:	29c00003 	ldbu	r7,0(r5)
 400c840:	18c00044 	addi	r3,r3,1
 400c844:	29400044 	addi	r5,r5,1
 400c848:	19ffffc5 	stb	r7,-1(r3)
 400c84c:	19bffb1e 	bne	r3,r6,400c83c <__alt_data_end+0xfc00c83c>
 400c850:	f800283a 	ret
 400c854:	1007883a 	mov	r3,r2
 400c858:	003ff606 	br	400c834 <__alt_data_end+0xfc00c834>
 400c85c:	1007883a 	mov	r3,r2
 400c860:	003ff506 	br	400c838 <__alt_data_end+0xfc00c838>
 400c864:	f800283a 	ret
 400c868:	500d883a 	mov	r6,r10
 400c86c:	003ff106 	br	400c834 <__alt_data_end+0xfc00c834>

0400c870 <_realloc_r>:
 400c870:	defff604 	addi	sp,sp,-40
 400c874:	dc800215 	stw	r18,8(sp)
 400c878:	dfc00915 	stw	ra,36(sp)
 400c87c:	df000815 	stw	fp,32(sp)
 400c880:	ddc00715 	stw	r23,28(sp)
 400c884:	dd800615 	stw	r22,24(sp)
 400c888:	dd400515 	stw	r21,20(sp)
 400c88c:	dd000415 	stw	r20,16(sp)
 400c890:	dcc00315 	stw	r19,12(sp)
 400c894:	dc400115 	stw	r17,4(sp)
 400c898:	dc000015 	stw	r16,0(sp)
 400c89c:	3025883a 	mov	r18,r6
 400c8a0:	2800b726 	beq	r5,zero,400cb80 <_realloc_r+0x310>
 400c8a4:	282b883a 	mov	r21,r5
 400c8a8:	2029883a 	mov	r20,r4
 400c8ac:	400ebdc0 	call	400ebdc <__malloc_lock>
 400c8b0:	a8bfff17 	ldw	r2,-4(r21)
 400c8b4:	043fff04 	movi	r16,-4
 400c8b8:	90c002c4 	addi	r3,r18,11
 400c8bc:	01000584 	movi	r4,22
 400c8c0:	acfffe04 	addi	r19,r21,-8
 400c8c4:	1420703a 	and	r16,r2,r16
 400c8c8:	20c0332e 	bgeu	r4,r3,400c998 <_realloc_r+0x128>
 400c8cc:	047ffe04 	movi	r17,-8
 400c8d0:	1c62703a 	and	r17,r3,r17
 400c8d4:	8807883a 	mov	r3,r17
 400c8d8:	88005816 	blt	r17,zero,400ca3c <_realloc_r+0x1cc>
 400c8dc:	8c805736 	bltu	r17,r18,400ca3c <_realloc_r+0x1cc>
 400c8e0:	80c0300e 	bge	r16,r3,400c9a4 <_realloc_r+0x134>
 400c8e4:	07010074 	movhi	fp,1025
 400c8e8:	e7095a04 	addi	fp,fp,9576
 400c8ec:	e1c00217 	ldw	r7,8(fp)
 400c8f0:	9c09883a 	add	r4,r19,r16
 400c8f4:	22000117 	ldw	r8,4(r4)
 400c8f8:	21c06326 	beq	r4,r7,400ca88 <_realloc_r+0x218>
 400c8fc:	017fff84 	movi	r5,-2
 400c900:	414a703a 	and	r5,r8,r5
 400c904:	214b883a 	add	r5,r4,r5
 400c908:	29800117 	ldw	r6,4(r5)
 400c90c:	3180004c 	andi	r6,r6,1
 400c910:	30003f26 	beq	r6,zero,400ca10 <_realloc_r+0x1a0>
 400c914:	1080004c 	andi	r2,r2,1
 400c918:	10008326 	beq	r2,zero,400cb28 <_realloc_r+0x2b8>
 400c91c:	900b883a 	mov	r5,r18
 400c920:	a009883a 	mov	r4,r20
 400c924:	400be240 	call	400be24 <_malloc_r>
 400c928:	1025883a 	mov	r18,r2
 400c92c:	10011e26 	beq	r2,zero,400cda8 <_realloc_r+0x538>
 400c930:	a93fff17 	ldw	r4,-4(r21)
 400c934:	10fffe04 	addi	r3,r2,-8
 400c938:	00bfff84 	movi	r2,-2
 400c93c:	2084703a 	and	r2,r4,r2
 400c940:	9885883a 	add	r2,r19,r2
 400c944:	1880ee26 	beq	r3,r2,400cd00 <_realloc_r+0x490>
 400c948:	81bfff04 	addi	r6,r16,-4
 400c94c:	00800904 	movi	r2,36
 400c950:	1180b836 	bltu	r2,r6,400cc34 <_realloc_r+0x3c4>
 400c954:	00c004c4 	movi	r3,19
 400c958:	19809636 	bltu	r3,r6,400cbb4 <_realloc_r+0x344>
 400c95c:	9005883a 	mov	r2,r18
 400c960:	a807883a 	mov	r3,r21
 400c964:	19000017 	ldw	r4,0(r3)
 400c968:	11000015 	stw	r4,0(r2)
 400c96c:	19000117 	ldw	r4,4(r3)
 400c970:	11000115 	stw	r4,4(r2)
 400c974:	18c00217 	ldw	r3,8(r3)
 400c978:	10c00215 	stw	r3,8(r2)
 400c97c:	a80b883a 	mov	r5,r21
 400c980:	a009883a 	mov	r4,r20
 400c984:	400b22c0 	call	400b22c <_free_r>
 400c988:	a009883a 	mov	r4,r20
 400c98c:	400ec000 	call	400ec00 <__malloc_unlock>
 400c990:	9005883a 	mov	r2,r18
 400c994:	00001206 	br	400c9e0 <_realloc_r+0x170>
 400c998:	00c00404 	movi	r3,16
 400c99c:	1823883a 	mov	r17,r3
 400c9a0:	003fce06 	br	400c8dc <__alt_data_end+0xfc00c8dc>
 400c9a4:	a825883a 	mov	r18,r21
 400c9a8:	8445c83a 	sub	r2,r16,r17
 400c9ac:	00c003c4 	movi	r3,15
 400c9b0:	18802636 	bltu	r3,r2,400ca4c <_realloc_r+0x1dc>
 400c9b4:	99800117 	ldw	r6,4(r19)
 400c9b8:	9c07883a 	add	r3,r19,r16
 400c9bc:	3180004c 	andi	r6,r6,1
 400c9c0:	3420b03a 	or	r16,r6,r16
 400c9c4:	9c000115 	stw	r16,4(r19)
 400c9c8:	18800117 	ldw	r2,4(r3)
 400c9cc:	10800054 	ori	r2,r2,1
 400c9d0:	18800115 	stw	r2,4(r3)
 400c9d4:	a009883a 	mov	r4,r20
 400c9d8:	400ec000 	call	400ec00 <__malloc_unlock>
 400c9dc:	9005883a 	mov	r2,r18
 400c9e0:	dfc00917 	ldw	ra,36(sp)
 400c9e4:	df000817 	ldw	fp,32(sp)
 400c9e8:	ddc00717 	ldw	r23,28(sp)
 400c9ec:	dd800617 	ldw	r22,24(sp)
 400c9f0:	dd400517 	ldw	r21,20(sp)
 400c9f4:	dd000417 	ldw	r20,16(sp)
 400c9f8:	dcc00317 	ldw	r19,12(sp)
 400c9fc:	dc800217 	ldw	r18,8(sp)
 400ca00:	dc400117 	ldw	r17,4(sp)
 400ca04:	dc000017 	ldw	r16,0(sp)
 400ca08:	dec00a04 	addi	sp,sp,40
 400ca0c:	f800283a 	ret
 400ca10:	017fff04 	movi	r5,-4
 400ca14:	414a703a 	and	r5,r8,r5
 400ca18:	814d883a 	add	r6,r16,r5
 400ca1c:	30c01f16 	blt	r6,r3,400ca9c <_realloc_r+0x22c>
 400ca20:	20800317 	ldw	r2,12(r4)
 400ca24:	20c00217 	ldw	r3,8(r4)
 400ca28:	a825883a 	mov	r18,r21
 400ca2c:	3021883a 	mov	r16,r6
 400ca30:	18800315 	stw	r2,12(r3)
 400ca34:	10c00215 	stw	r3,8(r2)
 400ca38:	003fdb06 	br	400c9a8 <__alt_data_end+0xfc00c9a8>
 400ca3c:	00800304 	movi	r2,12
 400ca40:	a0800015 	stw	r2,0(r20)
 400ca44:	0005883a 	mov	r2,zero
 400ca48:	003fe506 	br	400c9e0 <__alt_data_end+0xfc00c9e0>
 400ca4c:	98c00117 	ldw	r3,4(r19)
 400ca50:	9c4b883a 	add	r5,r19,r17
 400ca54:	11000054 	ori	r4,r2,1
 400ca58:	18c0004c 	andi	r3,r3,1
 400ca5c:	1c62b03a 	or	r17,r3,r17
 400ca60:	9c400115 	stw	r17,4(r19)
 400ca64:	29000115 	stw	r4,4(r5)
 400ca68:	2885883a 	add	r2,r5,r2
 400ca6c:	10c00117 	ldw	r3,4(r2)
 400ca70:	29400204 	addi	r5,r5,8
 400ca74:	a009883a 	mov	r4,r20
 400ca78:	18c00054 	ori	r3,r3,1
 400ca7c:	10c00115 	stw	r3,4(r2)
 400ca80:	400b22c0 	call	400b22c <_free_r>
 400ca84:	003fd306 	br	400c9d4 <__alt_data_end+0xfc00c9d4>
 400ca88:	017fff04 	movi	r5,-4
 400ca8c:	414a703a 	and	r5,r8,r5
 400ca90:	89800404 	addi	r6,r17,16
 400ca94:	8151883a 	add	r8,r16,r5
 400ca98:	4180590e 	bge	r8,r6,400cc00 <_realloc_r+0x390>
 400ca9c:	1080004c 	andi	r2,r2,1
 400caa0:	103f9e1e 	bne	r2,zero,400c91c <__alt_data_end+0xfc00c91c>
 400caa4:	adbffe17 	ldw	r22,-8(r21)
 400caa8:	00bfff04 	movi	r2,-4
 400caac:	9dadc83a 	sub	r22,r19,r22
 400cab0:	b1800117 	ldw	r6,4(r22)
 400cab4:	3084703a 	and	r2,r6,r2
 400cab8:	20002026 	beq	r4,zero,400cb3c <_realloc_r+0x2cc>
 400cabc:	80af883a 	add	r23,r16,r2
 400cac0:	b96f883a 	add	r23,r23,r5
 400cac4:	21c05f26 	beq	r4,r7,400cc44 <_realloc_r+0x3d4>
 400cac8:	b8c01c16 	blt	r23,r3,400cb3c <_realloc_r+0x2cc>
 400cacc:	20800317 	ldw	r2,12(r4)
 400cad0:	20c00217 	ldw	r3,8(r4)
 400cad4:	81bfff04 	addi	r6,r16,-4
 400cad8:	01000904 	movi	r4,36
 400cadc:	18800315 	stw	r2,12(r3)
 400cae0:	10c00215 	stw	r3,8(r2)
 400cae4:	b0c00217 	ldw	r3,8(r22)
 400cae8:	b0800317 	ldw	r2,12(r22)
 400caec:	b4800204 	addi	r18,r22,8
 400caf0:	18800315 	stw	r2,12(r3)
 400caf4:	10c00215 	stw	r3,8(r2)
 400caf8:	21801b36 	bltu	r4,r6,400cb68 <_realloc_r+0x2f8>
 400cafc:	008004c4 	movi	r2,19
 400cb00:	1180352e 	bgeu	r2,r6,400cbd8 <_realloc_r+0x368>
 400cb04:	a8800017 	ldw	r2,0(r21)
 400cb08:	b0800215 	stw	r2,8(r22)
 400cb0c:	a8800117 	ldw	r2,4(r21)
 400cb10:	b0800315 	stw	r2,12(r22)
 400cb14:	008006c4 	movi	r2,27
 400cb18:	11807f36 	bltu	r2,r6,400cd18 <_realloc_r+0x4a8>
 400cb1c:	b0800404 	addi	r2,r22,16
 400cb20:	ad400204 	addi	r21,r21,8
 400cb24:	00002d06 	br	400cbdc <_realloc_r+0x36c>
 400cb28:	adbffe17 	ldw	r22,-8(r21)
 400cb2c:	00bfff04 	movi	r2,-4
 400cb30:	9dadc83a 	sub	r22,r19,r22
 400cb34:	b1000117 	ldw	r4,4(r22)
 400cb38:	2084703a 	and	r2,r4,r2
 400cb3c:	b03f7726 	beq	r22,zero,400c91c <__alt_data_end+0xfc00c91c>
 400cb40:	80af883a 	add	r23,r16,r2
 400cb44:	b8ff7516 	blt	r23,r3,400c91c <__alt_data_end+0xfc00c91c>
 400cb48:	b0800317 	ldw	r2,12(r22)
 400cb4c:	b0c00217 	ldw	r3,8(r22)
 400cb50:	81bfff04 	addi	r6,r16,-4
 400cb54:	01000904 	movi	r4,36
 400cb58:	18800315 	stw	r2,12(r3)
 400cb5c:	10c00215 	stw	r3,8(r2)
 400cb60:	b4800204 	addi	r18,r22,8
 400cb64:	21bfe52e 	bgeu	r4,r6,400cafc <__alt_data_end+0xfc00cafc>
 400cb68:	a80b883a 	mov	r5,r21
 400cb6c:	9009883a 	mov	r4,r18
 400cb70:	400c7140 	call	400c714 <memmove>
 400cb74:	b821883a 	mov	r16,r23
 400cb78:	b027883a 	mov	r19,r22
 400cb7c:	003f8a06 	br	400c9a8 <__alt_data_end+0xfc00c9a8>
 400cb80:	300b883a 	mov	r5,r6
 400cb84:	dfc00917 	ldw	ra,36(sp)
 400cb88:	df000817 	ldw	fp,32(sp)
 400cb8c:	ddc00717 	ldw	r23,28(sp)
 400cb90:	dd800617 	ldw	r22,24(sp)
 400cb94:	dd400517 	ldw	r21,20(sp)
 400cb98:	dd000417 	ldw	r20,16(sp)
 400cb9c:	dcc00317 	ldw	r19,12(sp)
 400cba0:	dc800217 	ldw	r18,8(sp)
 400cba4:	dc400117 	ldw	r17,4(sp)
 400cba8:	dc000017 	ldw	r16,0(sp)
 400cbac:	dec00a04 	addi	sp,sp,40
 400cbb0:	400be241 	jmpi	400be24 <_malloc_r>
 400cbb4:	a8c00017 	ldw	r3,0(r21)
 400cbb8:	90c00015 	stw	r3,0(r18)
 400cbbc:	a8c00117 	ldw	r3,4(r21)
 400cbc0:	90c00115 	stw	r3,4(r18)
 400cbc4:	00c006c4 	movi	r3,27
 400cbc8:	19804536 	bltu	r3,r6,400cce0 <_realloc_r+0x470>
 400cbcc:	90800204 	addi	r2,r18,8
 400cbd0:	a8c00204 	addi	r3,r21,8
 400cbd4:	003f6306 	br	400c964 <__alt_data_end+0xfc00c964>
 400cbd8:	9005883a 	mov	r2,r18
 400cbdc:	a8c00017 	ldw	r3,0(r21)
 400cbe0:	b821883a 	mov	r16,r23
 400cbe4:	b027883a 	mov	r19,r22
 400cbe8:	10c00015 	stw	r3,0(r2)
 400cbec:	a8c00117 	ldw	r3,4(r21)
 400cbf0:	10c00115 	stw	r3,4(r2)
 400cbf4:	a8c00217 	ldw	r3,8(r21)
 400cbf8:	10c00215 	stw	r3,8(r2)
 400cbfc:	003f6a06 	br	400c9a8 <__alt_data_end+0xfc00c9a8>
 400cc00:	9c67883a 	add	r19,r19,r17
 400cc04:	4445c83a 	sub	r2,r8,r17
 400cc08:	e4c00215 	stw	r19,8(fp)
 400cc0c:	10800054 	ori	r2,r2,1
 400cc10:	98800115 	stw	r2,4(r19)
 400cc14:	a8bfff17 	ldw	r2,-4(r21)
 400cc18:	a009883a 	mov	r4,r20
 400cc1c:	1080004c 	andi	r2,r2,1
 400cc20:	1462b03a 	or	r17,r2,r17
 400cc24:	ac7fff15 	stw	r17,-4(r21)
 400cc28:	400ec000 	call	400ec00 <__malloc_unlock>
 400cc2c:	a805883a 	mov	r2,r21
 400cc30:	003f6b06 	br	400c9e0 <__alt_data_end+0xfc00c9e0>
 400cc34:	a80b883a 	mov	r5,r21
 400cc38:	9009883a 	mov	r4,r18
 400cc3c:	400c7140 	call	400c714 <memmove>
 400cc40:	003f4e06 	br	400c97c <__alt_data_end+0xfc00c97c>
 400cc44:	89000404 	addi	r4,r17,16
 400cc48:	b93fbc16 	blt	r23,r4,400cb3c <__alt_data_end+0xfc00cb3c>
 400cc4c:	b0800317 	ldw	r2,12(r22)
 400cc50:	b0c00217 	ldw	r3,8(r22)
 400cc54:	81bfff04 	addi	r6,r16,-4
 400cc58:	01000904 	movi	r4,36
 400cc5c:	18800315 	stw	r2,12(r3)
 400cc60:	10c00215 	stw	r3,8(r2)
 400cc64:	b4800204 	addi	r18,r22,8
 400cc68:	21804336 	bltu	r4,r6,400cd78 <_realloc_r+0x508>
 400cc6c:	008004c4 	movi	r2,19
 400cc70:	11803f2e 	bgeu	r2,r6,400cd70 <_realloc_r+0x500>
 400cc74:	a8800017 	ldw	r2,0(r21)
 400cc78:	b0800215 	stw	r2,8(r22)
 400cc7c:	a8800117 	ldw	r2,4(r21)
 400cc80:	b0800315 	stw	r2,12(r22)
 400cc84:	008006c4 	movi	r2,27
 400cc88:	11803f36 	bltu	r2,r6,400cd88 <_realloc_r+0x518>
 400cc8c:	b0800404 	addi	r2,r22,16
 400cc90:	ad400204 	addi	r21,r21,8
 400cc94:	a8c00017 	ldw	r3,0(r21)
 400cc98:	10c00015 	stw	r3,0(r2)
 400cc9c:	a8c00117 	ldw	r3,4(r21)
 400cca0:	10c00115 	stw	r3,4(r2)
 400cca4:	a8c00217 	ldw	r3,8(r21)
 400cca8:	10c00215 	stw	r3,8(r2)
 400ccac:	b447883a 	add	r3,r22,r17
 400ccb0:	bc45c83a 	sub	r2,r23,r17
 400ccb4:	e0c00215 	stw	r3,8(fp)
 400ccb8:	10800054 	ori	r2,r2,1
 400ccbc:	18800115 	stw	r2,4(r3)
 400ccc0:	b0800117 	ldw	r2,4(r22)
 400ccc4:	a009883a 	mov	r4,r20
 400ccc8:	1080004c 	andi	r2,r2,1
 400cccc:	1462b03a 	or	r17,r2,r17
 400ccd0:	b4400115 	stw	r17,4(r22)
 400ccd4:	400ec000 	call	400ec00 <__malloc_unlock>
 400ccd8:	9005883a 	mov	r2,r18
 400ccdc:	003f4006 	br	400c9e0 <__alt_data_end+0xfc00c9e0>
 400cce0:	a8c00217 	ldw	r3,8(r21)
 400cce4:	90c00215 	stw	r3,8(r18)
 400cce8:	a8c00317 	ldw	r3,12(r21)
 400ccec:	90c00315 	stw	r3,12(r18)
 400ccf0:	30801126 	beq	r6,r2,400cd38 <_realloc_r+0x4c8>
 400ccf4:	90800404 	addi	r2,r18,16
 400ccf8:	a8c00404 	addi	r3,r21,16
 400ccfc:	003f1906 	br	400c964 <__alt_data_end+0xfc00c964>
 400cd00:	90ffff17 	ldw	r3,-4(r18)
 400cd04:	00bfff04 	movi	r2,-4
 400cd08:	a825883a 	mov	r18,r21
 400cd0c:	1884703a 	and	r2,r3,r2
 400cd10:	80a1883a 	add	r16,r16,r2
 400cd14:	003f2406 	br	400c9a8 <__alt_data_end+0xfc00c9a8>
 400cd18:	a8800217 	ldw	r2,8(r21)
 400cd1c:	b0800415 	stw	r2,16(r22)
 400cd20:	a8800317 	ldw	r2,12(r21)
 400cd24:	b0800515 	stw	r2,20(r22)
 400cd28:	31000a26 	beq	r6,r4,400cd54 <_realloc_r+0x4e4>
 400cd2c:	b0800604 	addi	r2,r22,24
 400cd30:	ad400404 	addi	r21,r21,16
 400cd34:	003fa906 	br	400cbdc <__alt_data_end+0xfc00cbdc>
 400cd38:	a9000417 	ldw	r4,16(r21)
 400cd3c:	90800604 	addi	r2,r18,24
 400cd40:	a8c00604 	addi	r3,r21,24
 400cd44:	91000415 	stw	r4,16(r18)
 400cd48:	a9000517 	ldw	r4,20(r21)
 400cd4c:	91000515 	stw	r4,20(r18)
 400cd50:	003f0406 	br	400c964 <__alt_data_end+0xfc00c964>
 400cd54:	a8c00417 	ldw	r3,16(r21)
 400cd58:	ad400604 	addi	r21,r21,24
 400cd5c:	b0800804 	addi	r2,r22,32
 400cd60:	b0c00615 	stw	r3,24(r22)
 400cd64:	a8ffff17 	ldw	r3,-4(r21)
 400cd68:	b0c00715 	stw	r3,28(r22)
 400cd6c:	003f9b06 	br	400cbdc <__alt_data_end+0xfc00cbdc>
 400cd70:	9005883a 	mov	r2,r18
 400cd74:	003fc706 	br	400cc94 <__alt_data_end+0xfc00cc94>
 400cd78:	a80b883a 	mov	r5,r21
 400cd7c:	9009883a 	mov	r4,r18
 400cd80:	400c7140 	call	400c714 <memmove>
 400cd84:	003fc906 	br	400ccac <__alt_data_end+0xfc00ccac>
 400cd88:	a8800217 	ldw	r2,8(r21)
 400cd8c:	b0800415 	stw	r2,16(r22)
 400cd90:	a8800317 	ldw	r2,12(r21)
 400cd94:	b0800515 	stw	r2,20(r22)
 400cd98:	31000726 	beq	r6,r4,400cdb8 <_realloc_r+0x548>
 400cd9c:	b0800604 	addi	r2,r22,24
 400cda0:	ad400404 	addi	r21,r21,16
 400cda4:	003fbb06 	br	400cc94 <__alt_data_end+0xfc00cc94>
 400cda8:	a009883a 	mov	r4,r20
 400cdac:	400ec000 	call	400ec00 <__malloc_unlock>
 400cdb0:	0005883a 	mov	r2,zero
 400cdb4:	003f0a06 	br	400c9e0 <__alt_data_end+0xfc00c9e0>
 400cdb8:	a8c00417 	ldw	r3,16(r21)
 400cdbc:	ad400604 	addi	r21,r21,24
 400cdc0:	b0800804 	addi	r2,r22,32
 400cdc4:	b0c00615 	stw	r3,24(r22)
 400cdc8:	a8ffff17 	ldw	r3,-4(r21)
 400cdcc:	b0c00715 	stw	r3,28(r22)
 400cdd0:	003fb006 	br	400cc94 <__alt_data_end+0xfc00cc94>

0400cdd4 <_sbrk_r>:
 400cdd4:	defffd04 	addi	sp,sp,-12
 400cdd8:	dc000015 	stw	r16,0(sp)
 400cddc:	04010074 	movhi	r16,1025
 400cde0:	dc400115 	stw	r17,4(sp)
 400cde4:	84168504 	addi	r16,r16,23060
 400cde8:	2023883a 	mov	r17,r4
 400cdec:	2809883a 	mov	r4,r5
 400cdf0:	dfc00215 	stw	ra,8(sp)
 400cdf4:	80000015 	stw	zero,0(r16)
 400cdf8:	400ede80 	call	400ede8 <sbrk>
 400cdfc:	00ffffc4 	movi	r3,-1
 400ce00:	10c00526 	beq	r2,r3,400ce18 <_sbrk_r+0x44>
 400ce04:	dfc00217 	ldw	ra,8(sp)
 400ce08:	dc400117 	ldw	r17,4(sp)
 400ce0c:	dc000017 	ldw	r16,0(sp)
 400ce10:	dec00304 	addi	sp,sp,12
 400ce14:	f800283a 	ret
 400ce18:	80c00017 	ldw	r3,0(r16)
 400ce1c:	183ff926 	beq	r3,zero,400ce04 <__alt_data_end+0xfc00ce04>
 400ce20:	88c00015 	stw	r3,0(r17)
 400ce24:	003ff706 	br	400ce04 <__alt_data_end+0xfc00ce04>

0400ce28 <__sread>:
 400ce28:	defffe04 	addi	sp,sp,-8
 400ce2c:	dc000015 	stw	r16,0(sp)
 400ce30:	2821883a 	mov	r16,r5
 400ce34:	2940038f 	ldh	r5,14(r5)
 400ce38:	dfc00115 	stw	ra,4(sp)
 400ce3c:	400d6e00 	call	400d6e0 <_read_r>
 400ce40:	10000716 	blt	r2,zero,400ce60 <__sread+0x38>
 400ce44:	80c01417 	ldw	r3,80(r16)
 400ce48:	1887883a 	add	r3,r3,r2
 400ce4c:	80c01415 	stw	r3,80(r16)
 400ce50:	dfc00117 	ldw	ra,4(sp)
 400ce54:	dc000017 	ldw	r16,0(sp)
 400ce58:	dec00204 	addi	sp,sp,8
 400ce5c:	f800283a 	ret
 400ce60:	80c0030b 	ldhu	r3,12(r16)
 400ce64:	18fbffcc 	andi	r3,r3,61439
 400ce68:	80c0030d 	sth	r3,12(r16)
 400ce6c:	dfc00117 	ldw	ra,4(sp)
 400ce70:	dc000017 	ldw	r16,0(sp)
 400ce74:	dec00204 	addi	sp,sp,8
 400ce78:	f800283a 	ret

0400ce7c <__seofread>:
 400ce7c:	0005883a 	mov	r2,zero
 400ce80:	f800283a 	ret

0400ce84 <__swrite>:
 400ce84:	2880030b 	ldhu	r2,12(r5)
 400ce88:	defffb04 	addi	sp,sp,-20
 400ce8c:	dcc00315 	stw	r19,12(sp)
 400ce90:	dc800215 	stw	r18,8(sp)
 400ce94:	dc400115 	stw	r17,4(sp)
 400ce98:	dc000015 	stw	r16,0(sp)
 400ce9c:	dfc00415 	stw	ra,16(sp)
 400cea0:	10c0400c 	andi	r3,r2,256
 400cea4:	2821883a 	mov	r16,r5
 400cea8:	2023883a 	mov	r17,r4
 400ceac:	3025883a 	mov	r18,r6
 400ceb0:	3827883a 	mov	r19,r7
 400ceb4:	18000526 	beq	r3,zero,400cecc <__swrite+0x48>
 400ceb8:	2940038f 	ldh	r5,14(r5)
 400cebc:	01c00084 	movi	r7,2
 400cec0:	000d883a 	mov	r6,zero
 400cec4:	400d6800 	call	400d680 <_lseek_r>
 400cec8:	8080030b 	ldhu	r2,12(r16)
 400cecc:	8140038f 	ldh	r5,14(r16)
 400ced0:	10bbffcc 	andi	r2,r2,61439
 400ced4:	980f883a 	mov	r7,r19
 400ced8:	900d883a 	mov	r6,r18
 400cedc:	8809883a 	mov	r4,r17
 400cee0:	8080030d 	sth	r2,12(r16)
 400cee4:	dfc00417 	ldw	ra,16(sp)
 400cee8:	dcc00317 	ldw	r19,12(sp)
 400ceec:	dc800217 	ldw	r18,8(sp)
 400cef0:	dc400117 	ldw	r17,4(sp)
 400cef4:	dc000017 	ldw	r16,0(sp)
 400cef8:	dec00504 	addi	sp,sp,20
 400cefc:	400d4181 	jmpi	400d418 <_write_r>

0400cf00 <__sseek>:
 400cf00:	defffe04 	addi	sp,sp,-8
 400cf04:	dc000015 	stw	r16,0(sp)
 400cf08:	2821883a 	mov	r16,r5
 400cf0c:	2940038f 	ldh	r5,14(r5)
 400cf10:	dfc00115 	stw	ra,4(sp)
 400cf14:	400d6800 	call	400d680 <_lseek_r>
 400cf18:	00ffffc4 	movi	r3,-1
 400cf1c:	10c00826 	beq	r2,r3,400cf40 <__sseek+0x40>
 400cf20:	80c0030b 	ldhu	r3,12(r16)
 400cf24:	80801415 	stw	r2,80(r16)
 400cf28:	18c40014 	ori	r3,r3,4096
 400cf2c:	80c0030d 	sth	r3,12(r16)
 400cf30:	dfc00117 	ldw	ra,4(sp)
 400cf34:	dc000017 	ldw	r16,0(sp)
 400cf38:	dec00204 	addi	sp,sp,8
 400cf3c:	f800283a 	ret
 400cf40:	80c0030b 	ldhu	r3,12(r16)
 400cf44:	18fbffcc 	andi	r3,r3,61439
 400cf48:	80c0030d 	sth	r3,12(r16)
 400cf4c:	dfc00117 	ldw	ra,4(sp)
 400cf50:	dc000017 	ldw	r16,0(sp)
 400cf54:	dec00204 	addi	sp,sp,8
 400cf58:	f800283a 	ret

0400cf5c <__sclose>:
 400cf5c:	2940038f 	ldh	r5,14(r5)
 400cf60:	400d4781 	jmpi	400d478 <_close_r>

0400cf64 <strcmp>:
 400cf64:	2144b03a 	or	r2,r4,r5
 400cf68:	108000cc 	andi	r2,r2,3
 400cf6c:	1000171e 	bne	r2,zero,400cfcc <strcmp+0x68>
 400cf70:	20800017 	ldw	r2,0(r4)
 400cf74:	28c00017 	ldw	r3,0(r5)
 400cf78:	10c0141e 	bne	r2,r3,400cfcc <strcmp+0x68>
 400cf7c:	027fbff4 	movhi	r9,65279
 400cf80:	4a7fbfc4 	addi	r9,r9,-257
 400cf84:	0086303a 	nor	r3,zero,r2
 400cf88:	02202074 	movhi	r8,32897
 400cf8c:	1245883a 	add	r2,r2,r9
 400cf90:	42202004 	addi	r8,r8,-32640
 400cf94:	10c4703a 	and	r2,r2,r3
 400cf98:	1204703a 	and	r2,r2,r8
 400cf9c:	10000226 	beq	r2,zero,400cfa8 <strcmp+0x44>
 400cfa0:	00002306 	br	400d030 <strcmp+0xcc>
 400cfa4:	1000221e 	bne	r2,zero,400d030 <strcmp+0xcc>
 400cfa8:	21000104 	addi	r4,r4,4
 400cfac:	20c00017 	ldw	r3,0(r4)
 400cfb0:	29400104 	addi	r5,r5,4
 400cfb4:	29800017 	ldw	r6,0(r5)
 400cfb8:	1a4f883a 	add	r7,r3,r9
 400cfbc:	00c4303a 	nor	r2,zero,r3
 400cfc0:	3884703a 	and	r2,r7,r2
 400cfc4:	1204703a 	and	r2,r2,r8
 400cfc8:	19bff626 	beq	r3,r6,400cfa4 <__alt_data_end+0xfc00cfa4>
 400cfcc:	20800003 	ldbu	r2,0(r4)
 400cfd0:	10c03fcc 	andi	r3,r2,255
 400cfd4:	18c0201c 	xori	r3,r3,128
 400cfd8:	18ffe004 	addi	r3,r3,-128
 400cfdc:	18000c26 	beq	r3,zero,400d010 <strcmp+0xac>
 400cfe0:	29800007 	ldb	r6,0(r5)
 400cfe4:	19800326 	beq	r3,r6,400cff4 <strcmp+0x90>
 400cfe8:	00001306 	br	400d038 <strcmp+0xd4>
 400cfec:	29800007 	ldb	r6,0(r5)
 400cff0:	11800b1e 	bne	r2,r6,400d020 <strcmp+0xbc>
 400cff4:	21000044 	addi	r4,r4,1
 400cff8:	20c00003 	ldbu	r3,0(r4)
 400cffc:	29400044 	addi	r5,r5,1
 400d000:	18803fcc 	andi	r2,r3,255
 400d004:	1080201c 	xori	r2,r2,128
 400d008:	10bfe004 	addi	r2,r2,-128
 400d00c:	103ff71e 	bne	r2,zero,400cfec <__alt_data_end+0xfc00cfec>
 400d010:	0007883a 	mov	r3,zero
 400d014:	28800003 	ldbu	r2,0(r5)
 400d018:	1885c83a 	sub	r2,r3,r2
 400d01c:	f800283a 	ret
 400d020:	28800003 	ldbu	r2,0(r5)
 400d024:	18c03fcc 	andi	r3,r3,255
 400d028:	1885c83a 	sub	r2,r3,r2
 400d02c:	f800283a 	ret
 400d030:	0005883a 	mov	r2,zero
 400d034:	f800283a 	ret
 400d038:	10c03fcc 	andi	r3,r2,255
 400d03c:	003ff506 	br	400d014 <__alt_data_end+0xfc00d014>

0400d040 <strlen>:
 400d040:	208000cc 	andi	r2,r4,3
 400d044:	10002026 	beq	r2,zero,400d0c8 <strlen+0x88>
 400d048:	20800007 	ldb	r2,0(r4)
 400d04c:	10002026 	beq	r2,zero,400d0d0 <strlen+0x90>
 400d050:	2005883a 	mov	r2,r4
 400d054:	00000206 	br	400d060 <strlen+0x20>
 400d058:	10c00007 	ldb	r3,0(r2)
 400d05c:	18001826 	beq	r3,zero,400d0c0 <strlen+0x80>
 400d060:	10800044 	addi	r2,r2,1
 400d064:	10c000cc 	andi	r3,r2,3
 400d068:	183ffb1e 	bne	r3,zero,400d058 <__alt_data_end+0xfc00d058>
 400d06c:	10c00017 	ldw	r3,0(r2)
 400d070:	01ffbff4 	movhi	r7,65279
 400d074:	39ffbfc4 	addi	r7,r7,-257
 400d078:	00ca303a 	nor	r5,zero,r3
 400d07c:	01a02074 	movhi	r6,32897
 400d080:	19c7883a 	add	r3,r3,r7
 400d084:	31a02004 	addi	r6,r6,-32640
 400d088:	1946703a 	and	r3,r3,r5
 400d08c:	1986703a 	and	r3,r3,r6
 400d090:	1800091e 	bne	r3,zero,400d0b8 <strlen+0x78>
 400d094:	10800104 	addi	r2,r2,4
 400d098:	10c00017 	ldw	r3,0(r2)
 400d09c:	19cb883a 	add	r5,r3,r7
 400d0a0:	00c6303a 	nor	r3,zero,r3
 400d0a4:	28c6703a 	and	r3,r5,r3
 400d0a8:	1986703a 	and	r3,r3,r6
 400d0ac:	183ff926 	beq	r3,zero,400d094 <__alt_data_end+0xfc00d094>
 400d0b0:	00000106 	br	400d0b8 <strlen+0x78>
 400d0b4:	10800044 	addi	r2,r2,1
 400d0b8:	10c00007 	ldb	r3,0(r2)
 400d0bc:	183ffd1e 	bne	r3,zero,400d0b4 <__alt_data_end+0xfc00d0b4>
 400d0c0:	1105c83a 	sub	r2,r2,r4
 400d0c4:	f800283a 	ret
 400d0c8:	2005883a 	mov	r2,r4
 400d0cc:	003fe706 	br	400d06c <__alt_data_end+0xfc00d06c>
 400d0d0:	0005883a 	mov	r2,zero
 400d0d4:	f800283a 	ret

0400d0d8 <__swbuf_r>:
 400d0d8:	defffb04 	addi	sp,sp,-20
 400d0dc:	dcc00315 	stw	r19,12(sp)
 400d0e0:	dc800215 	stw	r18,8(sp)
 400d0e4:	dc000015 	stw	r16,0(sp)
 400d0e8:	dfc00415 	stw	ra,16(sp)
 400d0ec:	dc400115 	stw	r17,4(sp)
 400d0f0:	2025883a 	mov	r18,r4
 400d0f4:	2827883a 	mov	r19,r5
 400d0f8:	3021883a 	mov	r16,r6
 400d0fc:	20000226 	beq	r4,zero,400d108 <__swbuf_r+0x30>
 400d100:	20800e17 	ldw	r2,56(r4)
 400d104:	10004226 	beq	r2,zero,400d210 <__swbuf_r+0x138>
 400d108:	80800617 	ldw	r2,24(r16)
 400d10c:	8100030b 	ldhu	r4,12(r16)
 400d110:	80800215 	stw	r2,8(r16)
 400d114:	2080020c 	andi	r2,r4,8
 400d118:	10003626 	beq	r2,zero,400d1f4 <__swbuf_r+0x11c>
 400d11c:	80c00417 	ldw	r3,16(r16)
 400d120:	18003426 	beq	r3,zero,400d1f4 <__swbuf_r+0x11c>
 400d124:	2088000c 	andi	r2,r4,8192
 400d128:	9c403fcc 	andi	r17,r19,255
 400d12c:	10001a26 	beq	r2,zero,400d198 <__swbuf_r+0xc0>
 400d130:	80800017 	ldw	r2,0(r16)
 400d134:	81000517 	ldw	r4,20(r16)
 400d138:	10c7c83a 	sub	r3,r2,r3
 400d13c:	1900200e 	bge	r3,r4,400d1c0 <__swbuf_r+0xe8>
 400d140:	18c00044 	addi	r3,r3,1
 400d144:	81000217 	ldw	r4,8(r16)
 400d148:	11400044 	addi	r5,r2,1
 400d14c:	81400015 	stw	r5,0(r16)
 400d150:	213fffc4 	addi	r4,r4,-1
 400d154:	81000215 	stw	r4,8(r16)
 400d158:	14c00005 	stb	r19,0(r2)
 400d15c:	80800517 	ldw	r2,20(r16)
 400d160:	10c01e26 	beq	r2,r3,400d1dc <__swbuf_r+0x104>
 400d164:	8080030b 	ldhu	r2,12(r16)
 400d168:	1080004c 	andi	r2,r2,1
 400d16c:	10000226 	beq	r2,zero,400d178 <__swbuf_r+0xa0>
 400d170:	00800284 	movi	r2,10
 400d174:	88801926 	beq	r17,r2,400d1dc <__swbuf_r+0x104>
 400d178:	8805883a 	mov	r2,r17
 400d17c:	dfc00417 	ldw	ra,16(sp)
 400d180:	dcc00317 	ldw	r19,12(sp)
 400d184:	dc800217 	ldw	r18,8(sp)
 400d188:	dc400117 	ldw	r17,4(sp)
 400d18c:	dc000017 	ldw	r16,0(sp)
 400d190:	dec00504 	addi	sp,sp,20
 400d194:	f800283a 	ret
 400d198:	81401917 	ldw	r5,100(r16)
 400d19c:	00b7ffc4 	movi	r2,-8193
 400d1a0:	21080014 	ori	r4,r4,8192
 400d1a4:	2884703a 	and	r2,r5,r2
 400d1a8:	80801915 	stw	r2,100(r16)
 400d1ac:	80800017 	ldw	r2,0(r16)
 400d1b0:	8100030d 	sth	r4,12(r16)
 400d1b4:	81000517 	ldw	r4,20(r16)
 400d1b8:	10c7c83a 	sub	r3,r2,r3
 400d1bc:	193fe016 	blt	r3,r4,400d140 <__alt_data_end+0xfc00d140>
 400d1c0:	800b883a 	mov	r5,r16
 400d1c4:	9009883a 	mov	r4,r18
 400d1c8:	400aac40 	call	400aac4 <_fflush_r>
 400d1cc:	1000071e 	bne	r2,zero,400d1ec <__swbuf_r+0x114>
 400d1d0:	80800017 	ldw	r2,0(r16)
 400d1d4:	00c00044 	movi	r3,1
 400d1d8:	003fda06 	br	400d144 <__alt_data_end+0xfc00d144>
 400d1dc:	800b883a 	mov	r5,r16
 400d1e0:	9009883a 	mov	r4,r18
 400d1e4:	400aac40 	call	400aac4 <_fflush_r>
 400d1e8:	103fe326 	beq	r2,zero,400d178 <__alt_data_end+0xfc00d178>
 400d1ec:	00bfffc4 	movi	r2,-1
 400d1f0:	003fe206 	br	400d17c <__alt_data_end+0xfc00d17c>
 400d1f4:	800b883a 	mov	r5,r16
 400d1f8:	9009883a 	mov	r4,r18
 400d1fc:	400a7540 	call	400a754 <__swsetup_r>
 400d200:	103ffa1e 	bne	r2,zero,400d1ec <__alt_data_end+0xfc00d1ec>
 400d204:	8100030b 	ldhu	r4,12(r16)
 400d208:	80c00417 	ldw	r3,16(r16)
 400d20c:	003fc506 	br	400d124 <__alt_data_end+0xfc00d124>
 400d210:	400aeb00 	call	400aeb0 <__sinit>
 400d214:	003fbc06 	br	400d108 <__alt_data_end+0xfc00d108>

0400d218 <__swbuf>:
 400d218:	00810074 	movhi	r2,1025
 400d21c:	108f3304 	addi	r2,r2,15564
 400d220:	280d883a 	mov	r6,r5
 400d224:	200b883a 	mov	r5,r4
 400d228:	11000017 	ldw	r4,0(r2)
 400d22c:	400d0d81 	jmpi	400d0d8 <__swbuf_r>

0400d230 <_wcrtomb_r>:
 400d230:	defff604 	addi	sp,sp,-40
 400d234:	00810074 	movhi	r2,1025
 400d238:	dc800815 	stw	r18,32(sp)
 400d23c:	dc400715 	stw	r17,28(sp)
 400d240:	dc000615 	stw	r16,24(sp)
 400d244:	108f3704 	addi	r2,r2,15580
 400d248:	dfc00915 	stw	ra,36(sp)
 400d24c:	2021883a 	mov	r16,r4
 400d250:	3823883a 	mov	r17,r7
 400d254:	14800017 	ldw	r18,0(r2)
 400d258:	28001426 	beq	r5,zero,400d2ac <_wcrtomb_r+0x7c>
 400d25c:	d9400415 	stw	r5,16(sp)
 400d260:	d9800515 	stw	r6,20(sp)
 400d264:	400bc080 	call	400bc08 <__locale_charset>
 400d268:	d9800517 	ldw	r6,20(sp)
 400d26c:	d9400417 	ldw	r5,16(sp)
 400d270:	100f883a 	mov	r7,r2
 400d274:	dc400015 	stw	r17,0(sp)
 400d278:	8009883a 	mov	r4,r16
 400d27c:	903ee83a 	callr	r18
 400d280:	00ffffc4 	movi	r3,-1
 400d284:	10c0031e 	bne	r2,r3,400d294 <_wcrtomb_r+0x64>
 400d288:	88000015 	stw	zero,0(r17)
 400d28c:	00c02284 	movi	r3,138
 400d290:	80c00015 	stw	r3,0(r16)
 400d294:	dfc00917 	ldw	ra,36(sp)
 400d298:	dc800817 	ldw	r18,32(sp)
 400d29c:	dc400717 	ldw	r17,28(sp)
 400d2a0:	dc000617 	ldw	r16,24(sp)
 400d2a4:	dec00a04 	addi	sp,sp,40
 400d2a8:	f800283a 	ret
 400d2ac:	400bc080 	call	400bc08 <__locale_charset>
 400d2b0:	100f883a 	mov	r7,r2
 400d2b4:	dc400015 	stw	r17,0(sp)
 400d2b8:	000d883a 	mov	r6,zero
 400d2bc:	d9400104 	addi	r5,sp,4
 400d2c0:	8009883a 	mov	r4,r16
 400d2c4:	903ee83a 	callr	r18
 400d2c8:	003fed06 	br	400d280 <__alt_data_end+0xfc00d280>

0400d2cc <wcrtomb>:
 400d2cc:	defff604 	addi	sp,sp,-40
 400d2d0:	00810074 	movhi	r2,1025
 400d2d4:	dc800615 	stw	r18,24(sp)
 400d2d8:	dc400515 	stw	r17,20(sp)
 400d2dc:	108f3304 	addi	r2,r2,15564
 400d2e0:	dfc00915 	stw	ra,36(sp)
 400d2e4:	dd000815 	stw	r20,32(sp)
 400d2e8:	dcc00715 	stw	r19,28(sp)
 400d2ec:	dc000415 	stw	r16,16(sp)
 400d2f0:	3025883a 	mov	r18,r6
 400d2f4:	14400017 	ldw	r17,0(r2)
 400d2f8:	20001926 	beq	r4,zero,400d360 <wcrtomb+0x94>
 400d2fc:	00810074 	movhi	r2,1025
 400d300:	108f3704 	addi	r2,r2,15580
 400d304:	15000017 	ldw	r20,0(r2)
 400d308:	2021883a 	mov	r16,r4
 400d30c:	2827883a 	mov	r19,r5
 400d310:	400bc080 	call	400bc08 <__locale_charset>
 400d314:	100f883a 	mov	r7,r2
 400d318:	dc800015 	stw	r18,0(sp)
 400d31c:	980d883a 	mov	r6,r19
 400d320:	800b883a 	mov	r5,r16
 400d324:	8809883a 	mov	r4,r17
 400d328:	a03ee83a 	callr	r20
 400d32c:	00ffffc4 	movi	r3,-1
 400d330:	10c0031e 	bne	r2,r3,400d340 <wcrtomb+0x74>
 400d334:	90000015 	stw	zero,0(r18)
 400d338:	00c02284 	movi	r3,138
 400d33c:	88c00015 	stw	r3,0(r17)
 400d340:	dfc00917 	ldw	ra,36(sp)
 400d344:	dd000817 	ldw	r20,32(sp)
 400d348:	dcc00717 	ldw	r19,28(sp)
 400d34c:	dc800617 	ldw	r18,24(sp)
 400d350:	dc400517 	ldw	r17,20(sp)
 400d354:	dc000417 	ldw	r16,16(sp)
 400d358:	dec00a04 	addi	sp,sp,40
 400d35c:	f800283a 	ret
 400d360:	00810074 	movhi	r2,1025
 400d364:	108f3704 	addi	r2,r2,15580
 400d368:	14000017 	ldw	r16,0(r2)
 400d36c:	400bc080 	call	400bc08 <__locale_charset>
 400d370:	100f883a 	mov	r7,r2
 400d374:	dc800015 	stw	r18,0(sp)
 400d378:	000d883a 	mov	r6,zero
 400d37c:	d9400104 	addi	r5,sp,4
 400d380:	8809883a 	mov	r4,r17
 400d384:	803ee83a 	callr	r16
 400d388:	003fe806 	br	400d32c <__alt_data_end+0xfc00d32c>

0400d38c <__ascii_wctomb>:
 400d38c:	28000526 	beq	r5,zero,400d3a4 <__ascii_wctomb+0x18>
 400d390:	00803fc4 	movi	r2,255
 400d394:	11800536 	bltu	r2,r6,400d3ac <__ascii_wctomb+0x20>
 400d398:	29800005 	stb	r6,0(r5)
 400d39c:	00800044 	movi	r2,1
 400d3a0:	f800283a 	ret
 400d3a4:	0005883a 	mov	r2,zero
 400d3a8:	f800283a 	ret
 400d3ac:	00802284 	movi	r2,138
 400d3b0:	20800015 	stw	r2,0(r4)
 400d3b4:	00bfffc4 	movi	r2,-1
 400d3b8:	f800283a 	ret

0400d3bc <_wctomb_r>:
 400d3bc:	00810074 	movhi	r2,1025
 400d3c0:	defff904 	addi	sp,sp,-28
 400d3c4:	108f3704 	addi	r2,r2,15580
 400d3c8:	dfc00615 	stw	ra,24(sp)
 400d3cc:	dc400515 	stw	r17,20(sp)
 400d3d0:	dc000415 	stw	r16,16(sp)
 400d3d4:	3823883a 	mov	r17,r7
 400d3d8:	14000017 	ldw	r16,0(r2)
 400d3dc:	d9000115 	stw	r4,4(sp)
 400d3e0:	d9400215 	stw	r5,8(sp)
 400d3e4:	d9800315 	stw	r6,12(sp)
 400d3e8:	400bc080 	call	400bc08 <__locale_charset>
 400d3ec:	d9800317 	ldw	r6,12(sp)
 400d3f0:	d9400217 	ldw	r5,8(sp)
 400d3f4:	d9000117 	ldw	r4,4(sp)
 400d3f8:	100f883a 	mov	r7,r2
 400d3fc:	dc400015 	stw	r17,0(sp)
 400d400:	803ee83a 	callr	r16
 400d404:	dfc00617 	ldw	ra,24(sp)
 400d408:	dc400517 	ldw	r17,20(sp)
 400d40c:	dc000417 	ldw	r16,16(sp)
 400d410:	dec00704 	addi	sp,sp,28
 400d414:	f800283a 	ret

0400d418 <_write_r>:
 400d418:	defffd04 	addi	sp,sp,-12
 400d41c:	2805883a 	mov	r2,r5
 400d420:	dc000015 	stw	r16,0(sp)
 400d424:	04010074 	movhi	r16,1025
 400d428:	dc400115 	stw	r17,4(sp)
 400d42c:	300b883a 	mov	r5,r6
 400d430:	84168504 	addi	r16,r16,23060
 400d434:	2023883a 	mov	r17,r4
 400d438:	380d883a 	mov	r6,r7
 400d43c:	1009883a 	mov	r4,r2
 400d440:	dfc00215 	stw	ra,8(sp)
 400d444:	80000015 	stw	zero,0(r16)
 400d448:	400ef040 	call	400ef04 <write>
 400d44c:	00ffffc4 	movi	r3,-1
 400d450:	10c00526 	beq	r2,r3,400d468 <_write_r+0x50>
 400d454:	dfc00217 	ldw	ra,8(sp)
 400d458:	dc400117 	ldw	r17,4(sp)
 400d45c:	dc000017 	ldw	r16,0(sp)
 400d460:	dec00304 	addi	sp,sp,12
 400d464:	f800283a 	ret
 400d468:	80c00017 	ldw	r3,0(r16)
 400d46c:	183ff926 	beq	r3,zero,400d454 <__alt_data_end+0xfc00d454>
 400d470:	88c00015 	stw	r3,0(r17)
 400d474:	003ff706 	br	400d454 <__alt_data_end+0xfc00d454>

0400d478 <_close_r>:
 400d478:	defffd04 	addi	sp,sp,-12
 400d47c:	dc000015 	stw	r16,0(sp)
 400d480:	04010074 	movhi	r16,1025
 400d484:	dc400115 	stw	r17,4(sp)
 400d488:	84168504 	addi	r16,r16,23060
 400d48c:	2023883a 	mov	r17,r4
 400d490:	2809883a 	mov	r4,r5
 400d494:	dfc00215 	stw	ra,8(sp)
 400d498:	80000015 	stw	zero,0(r16)
 400d49c:	400e33c0 	call	400e33c <close>
 400d4a0:	00ffffc4 	movi	r3,-1
 400d4a4:	10c00526 	beq	r2,r3,400d4bc <_close_r+0x44>
 400d4a8:	dfc00217 	ldw	ra,8(sp)
 400d4ac:	dc400117 	ldw	r17,4(sp)
 400d4b0:	dc000017 	ldw	r16,0(sp)
 400d4b4:	dec00304 	addi	sp,sp,12
 400d4b8:	f800283a 	ret
 400d4bc:	80c00017 	ldw	r3,0(r16)
 400d4c0:	183ff926 	beq	r3,zero,400d4a8 <__alt_data_end+0xfc00d4a8>
 400d4c4:	88c00015 	stw	r3,0(r17)
 400d4c8:	003ff706 	br	400d4a8 <__alt_data_end+0xfc00d4a8>

0400d4cc <_fclose_r>:
 400d4cc:	28003926 	beq	r5,zero,400d5b4 <_fclose_r+0xe8>
 400d4d0:	defffc04 	addi	sp,sp,-16
 400d4d4:	dc400115 	stw	r17,4(sp)
 400d4d8:	dc000015 	stw	r16,0(sp)
 400d4dc:	dfc00315 	stw	ra,12(sp)
 400d4e0:	dc800215 	stw	r18,8(sp)
 400d4e4:	2023883a 	mov	r17,r4
 400d4e8:	2821883a 	mov	r16,r5
 400d4ec:	20000226 	beq	r4,zero,400d4f8 <_fclose_r+0x2c>
 400d4f0:	20800e17 	ldw	r2,56(r4)
 400d4f4:	10002726 	beq	r2,zero,400d594 <_fclose_r+0xc8>
 400d4f8:	8080030f 	ldh	r2,12(r16)
 400d4fc:	1000071e 	bne	r2,zero,400d51c <_fclose_r+0x50>
 400d500:	0005883a 	mov	r2,zero
 400d504:	dfc00317 	ldw	ra,12(sp)
 400d508:	dc800217 	ldw	r18,8(sp)
 400d50c:	dc400117 	ldw	r17,4(sp)
 400d510:	dc000017 	ldw	r16,0(sp)
 400d514:	dec00404 	addi	sp,sp,16
 400d518:	f800283a 	ret
 400d51c:	800b883a 	mov	r5,r16
 400d520:	8809883a 	mov	r4,r17
 400d524:	400a8a80 	call	400a8a8 <__sflush_r>
 400d528:	1025883a 	mov	r18,r2
 400d52c:	80800b17 	ldw	r2,44(r16)
 400d530:	10000426 	beq	r2,zero,400d544 <_fclose_r+0x78>
 400d534:	81400717 	ldw	r5,28(r16)
 400d538:	8809883a 	mov	r4,r17
 400d53c:	103ee83a 	callr	r2
 400d540:	10001616 	blt	r2,zero,400d59c <_fclose_r+0xd0>
 400d544:	8080030b 	ldhu	r2,12(r16)
 400d548:	1080200c 	andi	r2,r2,128
 400d54c:	1000151e 	bne	r2,zero,400d5a4 <_fclose_r+0xd8>
 400d550:	81400c17 	ldw	r5,48(r16)
 400d554:	28000526 	beq	r5,zero,400d56c <_fclose_r+0xa0>
 400d558:	80801004 	addi	r2,r16,64
 400d55c:	28800226 	beq	r5,r2,400d568 <_fclose_r+0x9c>
 400d560:	8809883a 	mov	r4,r17
 400d564:	400b22c0 	call	400b22c <_free_r>
 400d568:	80000c15 	stw	zero,48(r16)
 400d56c:	81401117 	ldw	r5,68(r16)
 400d570:	28000326 	beq	r5,zero,400d580 <_fclose_r+0xb4>
 400d574:	8809883a 	mov	r4,r17
 400d578:	400b22c0 	call	400b22c <_free_r>
 400d57c:	80001115 	stw	zero,68(r16)
 400d580:	400aec00 	call	400aec0 <__sfp_lock_acquire>
 400d584:	8000030d 	sth	zero,12(r16)
 400d588:	400aec40 	call	400aec4 <__sfp_lock_release>
 400d58c:	9005883a 	mov	r2,r18
 400d590:	003fdc06 	br	400d504 <__alt_data_end+0xfc00d504>
 400d594:	400aeb00 	call	400aeb0 <__sinit>
 400d598:	003fd706 	br	400d4f8 <__alt_data_end+0xfc00d4f8>
 400d59c:	04bfffc4 	movi	r18,-1
 400d5a0:	003fe806 	br	400d544 <__alt_data_end+0xfc00d544>
 400d5a4:	81400417 	ldw	r5,16(r16)
 400d5a8:	8809883a 	mov	r4,r17
 400d5ac:	400b22c0 	call	400b22c <_free_r>
 400d5b0:	003fe706 	br	400d550 <__alt_data_end+0xfc00d550>
 400d5b4:	0005883a 	mov	r2,zero
 400d5b8:	f800283a 	ret

0400d5bc <fclose>:
 400d5bc:	00810074 	movhi	r2,1025
 400d5c0:	108f3304 	addi	r2,r2,15564
 400d5c4:	200b883a 	mov	r5,r4
 400d5c8:	11000017 	ldw	r4,0(r2)
 400d5cc:	400d4cc1 	jmpi	400d4cc <_fclose_r>

0400d5d0 <_fstat_r>:
 400d5d0:	defffd04 	addi	sp,sp,-12
 400d5d4:	2805883a 	mov	r2,r5
 400d5d8:	dc000015 	stw	r16,0(sp)
 400d5dc:	04010074 	movhi	r16,1025
 400d5e0:	dc400115 	stw	r17,4(sp)
 400d5e4:	84168504 	addi	r16,r16,23060
 400d5e8:	2023883a 	mov	r17,r4
 400d5ec:	300b883a 	mov	r5,r6
 400d5f0:	1009883a 	mov	r4,r2
 400d5f4:	dfc00215 	stw	ra,8(sp)
 400d5f8:	80000015 	stw	zero,0(r16)
 400d5fc:	400e4b00 	call	400e4b0 <fstat>
 400d600:	00ffffc4 	movi	r3,-1
 400d604:	10c00526 	beq	r2,r3,400d61c <_fstat_r+0x4c>
 400d608:	dfc00217 	ldw	ra,8(sp)
 400d60c:	dc400117 	ldw	r17,4(sp)
 400d610:	dc000017 	ldw	r16,0(sp)
 400d614:	dec00304 	addi	sp,sp,12
 400d618:	f800283a 	ret
 400d61c:	80c00017 	ldw	r3,0(r16)
 400d620:	183ff926 	beq	r3,zero,400d608 <__alt_data_end+0xfc00d608>
 400d624:	88c00015 	stw	r3,0(r17)
 400d628:	003ff706 	br	400d608 <__alt_data_end+0xfc00d608>

0400d62c <_isatty_r>:
 400d62c:	defffd04 	addi	sp,sp,-12
 400d630:	dc000015 	stw	r16,0(sp)
 400d634:	04010074 	movhi	r16,1025
 400d638:	dc400115 	stw	r17,4(sp)
 400d63c:	84168504 	addi	r16,r16,23060
 400d640:	2023883a 	mov	r17,r4
 400d644:	2809883a 	mov	r4,r5
 400d648:	dfc00215 	stw	ra,8(sp)
 400d64c:	80000015 	stw	zero,0(r16)
 400d650:	400e7440 	call	400e744 <isatty>
 400d654:	00ffffc4 	movi	r3,-1
 400d658:	10c00526 	beq	r2,r3,400d670 <_isatty_r+0x44>
 400d65c:	dfc00217 	ldw	ra,8(sp)
 400d660:	dc400117 	ldw	r17,4(sp)
 400d664:	dc000017 	ldw	r16,0(sp)
 400d668:	dec00304 	addi	sp,sp,12
 400d66c:	f800283a 	ret
 400d670:	80c00017 	ldw	r3,0(r16)
 400d674:	183ff926 	beq	r3,zero,400d65c <__alt_data_end+0xfc00d65c>
 400d678:	88c00015 	stw	r3,0(r17)
 400d67c:	003ff706 	br	400d65c <__alt_data_end+0xfc00d65c>

0400d680 <_lseek_r>:
 400d680:	defffd04 	addi	sp,sp,-12
 400d684:	2805883a 	mov	r2,r5
 400d688:	dc000015 	stw	r16,0(sp)
 400d68c:	04010074 	movhi	r16,1025
 400d690:	dc400115 	stw	r17,4(sp)
 400d694:	300b883a 	mov	r5,r6
 400d698:	84168504 	addi	r16,r16,23060
 400d69c:	2023883a 	mov	r17,r4
 400d6a0:	380d883a 	mov	r6,r7
 400d6a4:	1009883a 	mov	r4,r2
 400d6a8:	dfc00215 	stw	ra,8(sp)
 400d6ac:	80000015 	stw	zero,0(r16)
 400d6b0:	400ea840 	call	400ea84 <lseek>
 400d6b4:	00ffffc4 	movi	r3,-1
 400d6b8:	10c00526 	beq	r2,r3,400d6d0 <_lseek_r+0x50>
 400d6bc:	dfc00217 	ldw	ra,8(sp)
 400d6c0:	dc400117 	ldw	r17,4(sp)
 400d6c4:	dc000017 	ldw	r16,0(sp)
 400d6c8:	dec00304 	addi	sp,sp,12
 400d6cc:	f800283a 	ret
 400d6d0:	80c00017 	ldw	r3,0(r16)
 400d6d4:	183ff926 	beq	r3,zero,400d6bc <__alt_data_end+0xfc00d6bc>
 400d6d8:	88c00015 	stw	r3,0(r17)
 400d6dc:	003ff706 	br	400d6bc <__alt_data_end+0xfc00d6bc>

0400d6e0 <_read_r>:
 400d6e0:	defffd04 	addi	sp,sp,-12
 400d6e4:	2805883a 	mov	r2,r5
 400d6e8:	dc000015 	stw	r16,0(sp)
 400d6ec:	04010074 	movhi	r16,1025
 400d6f0:	dc400115 	stw	r17,4(sp)
 400d6f4:	300b883a 	mov	r5,r6
 400d6f8:	84168504 	addi	r16,r16,23060
 400d6fc:	2023883a 	mov	r17,r4
 400d700:	380d883a 	mov	r6,r7
 400d704:	1009883a 	mov	r4,r2
 400d708:	dfc00215 	stw	ra,8(sp)
 400d70c:	80000015 	stw	zero,0(r16)
 400d710:	400ec600 	call	400ec60 <read>
 400d714:	00ffffc4 	movi	r3,-1
 400d718:	10c00526 	beq	r2,r3,400d730 <_read_r+0x50>
 400d71c:	dfc00217 	ldw	ra,8(sp)
 400d720:	dc400117 	ldw	r17,4(sp)
 400d724:	dc000017 	ldw	r16,0(sp)
 400d728:	dec00304 	addi	sp,sp,12
 400d72c:	f800283a 	ret
 400d730:	80c00017 	ldw	r3,0(r16)
 400d734:	183ff926 	beq	r3,zero,400d71c <__alt_data_end+0xfc00d71c>
 400d738:	88c00015 	stw	r3,0(r17)
 400d73c:	003ff706 	br	400d71c <__alt_data_end+0xfc00d71c>

0400d740 <__udivdi3>:
 400d740:	defff404 	addi	sp,sp,-48
 400d744:	dcc00515 	stw	r19,20(sp)
 400d748:	dc000215 	stw	r16,8(sp)
 400d74c:	dfc00b15 	stw	ra,44(sp)
 400d750:	df000a15 	stw	fp,40(sp)
 400d754:	ddc00915 	stw	r23,36(sp)
 400d758:	dd800815 	stw	r22,32(sp)
 400d75c:	dd400715 	stw	r21,28(sp)
 400d760:	dd000615 	stw	r20,24(sp)
 400d764:	dc800415 	stw	r18,16(sp)
 400d768:	dc400315 	stw	r17,12(sp)
 400d76c:	2027883a 	mov	r19,r4
 400d770:	2821883a 	mov	r16,r5
 400d774:	3800461e 	bne	r7,zero,400d890 <__udivdi3+0x150>
 400d778:	3023883a 	mov	r17,r6
 400d77c:	2025883a 	mov	r18,r4
 400d780:	2980572e 	bgeu	r5,r6,400d8e0 <__udivdi3+0x1a0>
 400d784:	00bfffd4 	movui	r2,65535
 400d788:	282d883a 	mov	r22,r5
 400d78c:	1180b236 	bltu	r2,r6,400da58 <__udivdi3+0x318>
 400d790:	00803fc4 	movi	r2,255
 400d794:	1185803a 	cmpltu	r2,r2,r6
 400d798:	100490fa 	slli	r2,r2,3
 400d79c:	3086d83a 	srl	r3,r6,r2
 400d7a0:	01010074 	movhi	r4,1025
 400d7a4:	21078744 	addi	r4,r4,7709
 400d7a8:	20c7883a 	add	r3,r4,r3
 400d7ac:	18c00003 	ldbu	r3,0(r3)
 400d7b0:	1885883a 	add	r2,r3,r2
 400d7b4:	00c00804 	movi	r3,32
 400d7b8:	1887c83a 	sub	r3,r3,r2
 400d7bc:	18000526 	beq	r3,zero,400d7d4 <__udivdi3+0x94>
 400d7c0:	80e0983a 	sll	r16,r16,r3
 400d7c4:	9884d83a 	srl	r2,r19,r2
 400d7c8:	30e2983a 	sll	r17,r6,r3
 400d7cc:	98e4983a 	sll	r18,r19,r3
 400d7d0:	142cb03a 	or	r22,r2,r16
 400d7d4:	882ad43a 	srli	r21,r17,16
 400d7d8:	b009883a 	mov	r4,r22
 400d7dc:	8d3fffcc 	andi	r20,r17,65535
 400d7e0:	a80b883a 	mov	r5,r21
 400d7e4:	40049580 	call	4004958 <__umodsi3>
 400d7e8:	b009883a 	mov	r4,r22
 400d7ec:	a80b883a 	mov	r5,r21
 400d7f0:	1027883a 	mov	r19,r2
 400d7f4:	40048f40 	call	40048f4 <__udivsi3>
 400d7f8:	100b883a 	mov	r5,r2
 400d7fc:	a009883a 	mov	r4,r20
 400d800:	102d883a 	mov	r22,r2
 400d804:	40049b00 	call	40049b0 <__mulsi3>
 400d808:	9826943a 	slli	r19,r19,16
 400d80c:	9006d43a 	srli	r3,r18,16
 400d810:	1cc6b03a 	or	r3,r3,r19
 400d814:	1880052e 	bgeu	r3,r2,400d82c <__udivdi3+0xec>
 400d818:	1c47883a 	add	r3,r3,r17
 400d81c:	b13fffc4 	addi	r4,r22,-1
 400d820:	1c400136 	bltu	r3,r17,400d828 <__udivdi3+0xe8>
 400d824:	18814236 	bltu	r3,r2,400dd30 <__udivdi3+0x5f0>
 400d828:	202d883a 	mov	r22,r4
 400d82c:	18a1c83a 	sub	r16,r3,r2
 400d830:	8009883a 	mov	r4,r16
 400d834:	a80b883a 	mov	r5,r21
 400d838:	40049580 	call	4004958 <__umodsi3>
 400d83c:	1027883a 	mov	r19,r2
 400d840:	8009883a 	mov	r4,r16
 400d844:	a80b883a 	mov	r5,r21
 400d848:	9826943a 	slli	r19,r19,16
 400d84c:	40048f40 	call	40048f4 <__udivsi3>
 400d850:	100b883a 	mov	r5,r2
 400d854:	a009883a 	mov	r4,r20
 400d858:	94bfffcc 	andi	r18,r18,65535
 400d85c:	1021883a 	mov	r16,r2
 400d860:	94e4b03a 	or	r18,r18,r19
 400d864:	40049b00 	call	40049b0 <__mulsi3>
 400d868:	9080052e 	bgeu	r18,r2,400d880 <__udivdi3+0x140>
 400d86c:	8ca5883a 	add	r18,r17,r18
 400d870:	80ffffc4 	addi	r3,r16,-1
 400d874:	94410c36 	bltu	r18,r17,400dca8 <__udivdi3+0x568>
 400d878:	90810b2e 	bgeu	r18,r2,400dca8 <__udivdi3+0x568>
 400d87c:	843fff84 	addi	r16,r16,-2
 400d880:	b004943a 	slli	r2,r22,16
 400d884:	0007883a 	mov	r3,zero
 400d888:	1404b03a 	or	r2,r2,r16
 400d88c:	00005e06 	br	400da08 <__udivdi3+0x2c8>
 400d890:	29c05b36 	bltu	r5,r7,400da00 <__udivdi3+0x2c0>
 400d894:	00bfffd4 	movui	r2,65535
 400d898:	11c0672e 	bgeu	r2,r7,400da38 <__udivdi3+0x2f8>
 400d89c:	00804034 	movhi	r2,256
 400d8a0:	10bfffc4 	addi	r2,r2,-1
 400d8a4:	11c10a36 	bltu	r2,r7,400dcd0 <__udivdi3+0x590>
 400d8a8:	00800404 	movi	r2,16
 400d8ac:	3886d83a 	srl	r3,r7,r2
 400d8b0:	01010074 	movhi	r4,1025
 400d8b4:	21078744 	addi	r4,r4,7709
 400d8b8:	20c7883a 	add	r3,r4,r3
 400d8bc:	18c00003 	ldbu	r3,0(r3)
 400d8c0:	05c00804 	movi	r23,32
 400d8c4:	1885883a 	add	r2,r3,r2
 400d8c8:	b8afc83a 	sub	r23,r23,r2
 400d8cc:	b800671e 	bne	r23,zero,400da6c <__udivdi3+0x32c>
 400d8d0:	3c010536 	bltu	r7,r16,400dce8 <__udivdi3+0x5a8>
 400d8d4:	9985403a 	cmpgeu	r2,r19,r6
 400d8d8:	0007883a 	mov	r3,zero
 400d8dc:	00004a06 	br	400da08 <__udivdi3+0x2c8>
 400d8e0:	3000041e 	bne	r6,zero,400d8f4 <__udivdi3+0x1b4>
 400d8e4:	000b883a 	mov	r5,zero
 400d8e8:	01000044 	movi	r4,1
 400d8ec:	40048f40 	call	40048f4 <__udivsi3>
 400d8f0:	1023883a 	mov	r17,r2
 400d8f4:	00bfffd4 	movui	r2,65535
 400d8f8:	1440532e 	bgeu	r2,r17,400da48 <__udivdi3+0x308>
 400d8fc:	00804034 	movhi	r2,256
 400d900:	10bfffc4 	addi	r2,r2,-1
 400d904:	1440f436 	bltu	r2,r17,400dcd8 <__udivdi3+0x598>
 400d908:	00800404 	movi	r2,16
 400d90c:	8886d83a 	srl	r3,r17,r2
 400d910:	01010074 	movhi	r4,1025
 400d914:	21078744 	addi	r4,r4,7709
 400d918:	20c7883a 	add	r3,r4,r3
 400d91c:	18c00003 	ldbu	r3,0(r3)
 400d920:	1885883a 	add	r2,r3,r2
 400d924:	00c00804 	movi	r3,32
 400d928:	1887c83a 	sub	r3,r3,r2
 400d92c:	1800a51e 	bne	r3,zero,400dbc4 <__udivdi3+0x484>
 400d930:	882ad43a 	srli	r21,r17,16
 400d934:	8461c83a 	sub	r16,r16,r17
 400d938:	8d3fffcc 	andi	r20,r17,65535
 400d93c:	00c00044 	movi	r3,1
 400d940:	a80b883a 	mov	r5,r21
 400d944:	8009883a 	mov	r4,r16
 400d948:	d8c00115 	stw	r3,4(sp)
 400d94c:	40049580 	call	4004958 <__umodsi3>
 400d950:	a80b883a 	mov	r5,r21
 400d954:	8009883a 	mov	r4,r16
 400d958:	1027883a 	mov	r19,r2
 400d95c:	40048f40 	call	40048f4 <__udivsi3>
 400d960:	a00b883a 	mov	r5,r20
 400d964:	1009883a 	mov	r4,r2
 400d968:	102d883a 	mov	r22,r2
 400d96c:	40049b00 	call	40049b0 <__mulsi3>
 400d970:	9826943a 	slli	r19,r19,16
 400d974:	900ed43a 	srli	r7,r18,16
 400d978:	d8c00117 	ldw	r3,4(sp)
 400d97c:	3cceb03a 	or	r7,r7,r19
 400d980:	3880052e 	bgeu	r7,r2,400d998 <__udivdi3+0x258>
 400d984:	3c4f883a 	add	r7,r7,r17
 400d988:	b13fffc4 	addi	r4,r22,-1
 400d98c:	3c400136 	bltu	r7,r17,400d994 <__udivdi3+0x254>
 400d990:	3880e436 	bltu	r7,r2,400dd24 <__udivdi3+0x5e4>
 400d994:	202d883a 	mov	r22,r4
 400d998:	38a1c83a 	sub	r16,r7,r2
 400d99c:	8009883a 	mov	r4,r16
 400d9a0:	a80b883a 	mov	r5,r21
 400d9a4:	d8c00115 	stw	r3,4(sp)
 400d9a8:	40049580 	call	4004958 <__umodsi3>
 400d9ac:	1027883a 	mov	r19,r2
 400d9b0:	8009883a 	mov	r4,r16
 400d9b4:	a80b883a 	mov	r5,r21
 400d9b8:	9826943a 	slli	r19,r19,16
 400d9bc:	40048f40 	call	40048f4 <__udivsi3>
 400d9c0:	a00b883a 	mov	r5,r20
 400d9c4:	1009883a 	mov	r4,r2
 400d9c8:	94bfffcc 	andi	r18,r18,65535
 400d9cc:	1021883a 	mov	r16,r2
 400d9d0:	94e4b03a 	or	r18,r18,r19
 400d9d4:	40049b00 	call	40049b0 <__mulsi3>
 400d9d8:	d8c00117 	ldw	r3,4(sp)
 400d9dc:	9080052e 	bgeu	r18,r2,400d9f4 <__udivdi3+0x2b4>
 400d9e0:	8ca5883a 	add	r18,r17,r18
 400d9e4:	813fffc4 	addi	r4,r16,-1
 400d9e8:	9440ad36 	bltu	r18,r17,400dca0 <__udivdi3+0x560>
 400d9ec:	9080ac2e 	bgeu	r18,r2,400dca0 <__udivdi3+0x560>
 400d9f0:	843fff84 	addi	r16,r16,-2
 400d9f4:	b004943a 	slli	r2,r22,16
 400d9f8:	1404b03a 	or	r2,r2,r16
 400d9fc:	00000206 	br	400da08 <__udivdi3+0x2c8>
 400da00:	0007883a 	mov	r3,zero
 400da04:	0005883a 	mov	r2,zero
 400da08:	dfc00b17 	ldw	ra,44(sp)
 400da0c:	df000a17 	ldw	fp,40(sp)
 400da10:	ddc00917 	ldw	r23,36(sp)
 400da14:	dd800817 	ldw	r22,32(sp)
 400da18:	dd400717 	ldw	r21,28(sp)
 400da1c:	dd000617 	ldw	r20,24(sp)
 400da20:	dcc00517 	ldw	r19,20(sp)
 400da24:	dc800417 	ldw	r18,16(sp)
 400da28:	dc400317 	ldw	r17,12(sp)
 400da2c:	dc000217 	ldw	r16,8(sp)
 400da30:	dec00c04 	addi	sp,sp,48
 400da34:	f800283a 	ret
 400da38:	00803fc4 	movi	r2,255
 400da3c:	11c5803a 	cmpltu	r2,r2,r7
 400da40:	100490fa 	slli	r2,r2,3
 400da44:	003f9906 	br	400d8ac <__alt_data_end+0xfc00d8ac>
 400da48:	00803fc4 	movi	r2,255
 400da4c:	1445803a 	cmpltu	r2,r2,r17
 400da50:	100490fa 	slli	r2,r2,3
 400da54:	003fad06 	br	400d90c <__alt_data_end+0xfc00d90c>
 400da58:	00804034 	movhi	r2,256
 400da5c:	10bfffc4 	addi	r2,r2,-1
 400da60:	11809f36 	bltu	r2,r6,400dce0 <__udivdi3+0x5a0>
 400da64:	00800404 	movi	r2,16
 400da68:	003f4c06 	br	400d79c <__alt_data_end+0xfc00d79c>
 400da6c:	3dce983a 	sll	r7,r7,r23
 400da70:	30b8d83a 	srl	fp,r6,r2
 400da74:	80a2d83a 	srl	r17,r16,r2
 400da78:	35cc983a 	sll	r6,r6,r23
 400da7c:	3f38b03a 	or	fp,r7,fp
 400da80:	e024d43a 	srli	r18,fp,16
 400da84:	9884d83a 	srl	r2,r19,r2
 400da88:	85e0983a 	sll	r16,r16,r23
 400da8c:	8809883a 	mov	r4,r17
 400da90:	900b883a 	mov	r5,r18
 400da94:	d9800015 	stw	r6,0(sp)
 400da98:	1420b03a 	or	r16,r2,r16
 400da9c:	40049580 	call	4004958 <__umodsi3>
 400daa0:	900b883a 	mov	r5,r18
 400daa4:	8809883a 	mov	r4,r17
 400daa8:	1029883a 	mov	r20,r2
 400daac:	e5bfffcc 	andi	r22,fp,65535
 400dab0:	40048f40 	call	40048f4 <__udivsi3>
 400dab4:	100b883a 	mov	r5,r2
 400dab8:	b009883a 	mov	r4,r22
 400dabc:	102b883a 	mov	r21,r2
 400dac0:	40049b00 	call	40049b0 <__mulsi3>
 400dac4:	a028943a 	slli	r20,r20,16
 400dac8:	8006d43a 	srli	r3,r16,16
 400dacc:	1d06b03a 	or	r3,r3,r20
 400dad0:	1880042e 	bgeu	r3,r2,400dae4 <__udivdi3+0x3a4>
 400dad4:	1f07883a 	add	r3,r3,fp
 400dad8:	a93fffc4 	addi	r4,r21,-1
 400dadc:	1f00892e 	bgeu	r3,fp,400dd04 <__udivdi3+0x5c4>
 400dae0:	202b883a 	mov	r21,r4
 400dae4:	18a3c83a 	sub	r17,r3,r2
 400dae8:	8809883a 	mov	r4,r17
 400daec:	900b883a 	mov	r5,r18
 400daf0:	40049580 	call	4004958 <__umodsi3>
 400daf4:	1029883a 	mov	r20,r2
 400daf8:	8809883a 	mov	r4,r17
 400dafc:	900b883a 	mov	r5,r18
 400db00:	a028943a 	slli	r20,r20,16
 400db04:	40048f40 	call	40048f4 <__udivsi3>
 400db08:	100b883a 	mov	r5,r2
 400db0c:	b009883a 	mov	r4,r22
 400db10:	843fffcc 	andi	r16,r16,65535
 400db14:	1023883a 	mov	r17,r2
 400db18:	8520b03a 	or	r16,r16,r20
 400db1c:	40049b00 	call	40049b0 <__mulsi3>
 400db20:	8080042e 	bgeu	r16,r2,400db34 <__udivdi3+0x3f4>
 400db24:	8721883a 	add	r16,r16,fp
 400db28:	88ffffc4 	addi	r3,r17,-1
 400db2c:	8700712e 	bgeu	r16,fp,400dcf4 <__udivdi3+0x5b4>
 400db30:	1823883a 	mov	r17,r3
 400db34:	a80e943a 	slli	r7,r21,16
 400db38:	d8c00017 	ldw	r3,0(sp)
 400db3c:	80a1c83a 	sub	r16,r16,r2
 400db40:	3c64b03a 	or	r18,r7,r17
 400db44:	1d3fffcc 	andi	r20,r3,65535
 400db48:	9022d43a 	srli	r17,r18,16
 400db4c:	95bfffcc 	andi	r22,r18,65535
 400db50:	a00b883a 	mov	r5,r20
 400db54:	b009883a 	mov	r4,r22
 400db58:	182ad43a 	srli	r21,r3,16
 400db5c:	40049b00 	call	40049b0 <__mulsi3>
 400db60:	a00b883a 	mov	r5,r20
 400db64:	8809883a 	mov	r4,r17
 400db68:	1039883a 	mov	fp,r2
 400db6c:	40049b00 	call	40049b0 <__mulsi3>
 400db70:	8809883a 	mov	r4,r17
 400db74:	a80b883a 	mov	r5,r21
 400db78:	1029883a 	mov	r20,r2
 400db7c:	40049b00 	call	40049b0 <__mulsi3>
 400db80:	a80b883a 	mov	r5,r21
 400db84:	b009883a 	mov	r4,r22
 400db88:	1023883a 	mov	r17,r2
 400db8c:	40049b00 	call	40049b0 <__mulsi3>
 400db90:	e006d43a 	srli	r3,fp,16
 400db94:	1505883a 	add	r2,r2,r20
 400db98:	1887883a 	add	r3,r3,r2
 400db9c:	1d00022e 	bgeu	r3,r20,400dba8 <__udivdi3+0x468>
 400dba0:	00800074 	movhi	r2,1
 400dba4:	88a3883a 	add	r17,r17,r2
 400dba8:	1804d43a 	srli	r2,r3,16
 400dbac:	1463883a 	add	r17,r2,r17
 400dbb0:	84404436 	bltu	r16,r17,400dcc4 <__udivdi3+0x584>
 400dbb4:	84403e26 	beq	r16,r17,400dcb0 <__udivdi3+0x570>
 400dbb8:	9005883a 	mov	r2,r18
 400dbbc:	0007883a 	mov	r3,zero
 400dbc0:	003f9106 	br	400da08 <__alt_data_end+0xfc00da08>
 400dbc4:	88e2983a 	sll	r17,r17,r3
 400dbc8:	80aed83a 	srl	r23,r16,r2
 400dbcc:	80e0983a 	sll	r16,r16,r3
 400dbd0:	882ad43a 	srli	r21,r17,16
 400dbd4:	9884d83a 	srl	r2,r19,r2
 400dbd8:	b809883a 	mov	r4,r23
 400dbdc:	a80b883a 	mov	r5,r21
 400dbe0:	98e4983a 	sll	r18,r19,r3
 400dbe4:	142cb03a 	or	r22,r2,r16
 400dbe8:	40049580 	call	4004958 <__umodsi3>
 400dbec:	b809883a 	mov	r4,r23
 400dbf0:	a80b883a 	mov	r5,r21
 400dbf4:	1027883a 	mov	r19,r2
 400dbf8:	8d3fffcc 	andi	r20,r17,65535
 400dbfc:	40048f40 	call	40048f4 <__udivsi3>
 400dc00:	a009883a 	mov	r4,r20
 400dc04:	100b883a 	mov	r5,r2
 400dc08:	102f883a 	mov	r23,r2
 400dc0c:	40049b00 	call	40049b0 <__mulsi3>
 400dc10:	9826943a 	slli	r19,r19,16
 400dc14:	b008d43a 	srli	r4,r22,16
 400dc18:	24c8b03a 	or	r4,r4,r19
 400dc1c:	2080062e 	bgeu	r4,r2,400dc38 <__udivdi3+0x4f8>
 400dc20:	2449883a 	add	r4,r4,r17
 400dc24:	b8ffffc4 	addi	r3,r23,-1
 400dc28:	24403c36 	bltu	r4,r17,400dd1c <__udivdi3+0x5dc>
 400dc2c:	20803b2e 	bgeu	r4,r2,400dd1c <__udivdi3+0x5dc>
 400dc30:	bdffff84 	addi	r23,r23,-2
 400dc34:	2449883a 	add	r4,r4,r17
 400dc38:	20a1c83a 	sub	r16,r4,r2
 400dc3c:	a80b883a 	mov	r5,r21
 400dc40:	8009883a 	mov	r4,r16
 400dc44:	40049580 	call	4004958 <__umodsi3>
 400dc48:	a80b883a 	mov	r5,r21
 400dc4c:	8009883a 	mov	r4,r16
 400dc50:	1027883a 	mov	r19,r2
 400dc54:	40048f40 	call	40048f4 <__udivsi3>
 400dc58:	a009883a 	mov	r4,r20
 400dc5c:	100b883a 	mov	r5,r2
 400dc60:	9826943a 	slli	r19,r19,16
 400dc64:	1039883a 	mov	fp,r2
 400dc68:	40049b00 	call	40049b0 <__mulsi3>
 400dc6c:	b13fffcc 	andi	r4,r22,65535
 400dc70:	24c8b03a 	or	r4,r4,r19
 400dc74:	2080062e 	bgeu	r4,r2,400dc90 <__udivdi3+0x550>
 400dc78:	2449883a 	add	r4,r4,r17
 400dc7c:	e0ffffc4 	addi	r3,fp,-1
 400dc80:	24402436 	bltu	r4,r17,400dd14 <__udivdi3+0x5d4>
 400dc84:	2080232e 	bgeu	r4,r2,400dd14 <__udivdi3+0x5d4>
 400dc88:	e73fff84 	addi	fp,fp,-2
 400dc8c:	2449883a 	add	r4,r4,r17
 400dc90:	b82e943a 	slli	r23,r23,16
 400dc94:	20a1c83a 	sub	r16,r4,r2
 400dc98:	bf06b03a 	or	r3,r23,fp
 400dc9c:	003f2806 	br	400d940 <__alt_data_end+0xfc00d940>
 400dca0:	2021883a 	mov	r16,r4
 400dca4:	003f5306 	br	400d9f4 <__alt_data_end+0xfc00d9f4>
 400dca8:	1821883a 	mov	r16,r3
 400dcac:	003ef406 	br	400d880 <__alt_data_end+0xfc00d880>
 400dcb0:	1806943a 	slli	r3,r3,16
 400dcb4:	9de6983a 	sll	r19,r19,r23
 400dcb8:	e73fffcc 	andi	fp,fp,65535
 400dcbc:	1f07883a 	add	r3,r3,fp
 400dcc0:	98ffbd2e 	bgeu	r19,r3,400dbb8 <__alt_data_end+0xfc00dbb8>
 400dcc4:	90bfffc4 	addi	r2,r18,-1
 400dcc8:	0007883a 	mov	r3,zero
 400dccc:	003f4e06 	br	400da08 <__alt_data_end+0xfc00da08>
 400dcd0:	00800604 	movi	r2,24
 400dcd4:	003ef506 	br	400d8ac <__alt_data_end+0xfc00d8ac>
 400dcd8:	00800604 	movi	r2,24
 400dcdc:	003f0b06 	br	400d90c <__alt_data_end+0xfc00d90c>
 400dce0:	00800604 	movi	r2,24
 400dce4:	003ead06 	br	400d79c <__alt_data_end+0xfc00d79c>
 400dce8:	0007883a 	mov	r3,zero
 400dcec:	00800044 	movi	r2,1
 400dcf0:	003f4506 	br	400da08 <__alt_data_end+0xfc00da08>
 400dcf4:	80bf8e2e 	bgeu	r16,r2,400db30 <__alt_data_end+0xfc00db30>
 400dcf8:	8c7fff84 	addi	r17,r17,-2
 400dcfc:	8721883a 	add	r16,r16,fp
 400dd00:	003f8c06 	br	400db34 <__alt_data_end+0xfc00db34>
 400dd04:	18bf762e 	bgeu	r3,r2,400dae0 <__alt_data_end+0xfc00dae0>
 400dd08:	ad7fff84 	addi	r21,r21,-2
 400dd0c:	1f07883a 	add	r3,r3,fp
 400dd10:	003f7406 	br	400dae4 <__alt_data_end+0xfc00dae4>
 400dd14:	1839883a 	mov	fp,r3
 400dd18:	003fdd06 	br	400dc90 <__alt_data_end+0xfc00dc90>
 400dd1c:	182f883a 	mov	r23,r3
 400dd20:	003fc506 	br	400dc38 <__alt_data_end+0xfc00dc38>
 400dd24:	b5bfff84 	addi	r22,r22,-2
 400dd28:	3c4f883a 	add	r7,r7,r17
 400dd2c:	003f1a06 	br	400d998 <__alt_data_end+0xfc00d998>
 400dd30:	b5bfff84 	addi	r22,r22,-2
 400dd34:	1c47883a 	add	r3,r3,r17
 400dd38:	003ebc06 	br	400d82c <__alt_data_end+0xfc00d82c>

0400dd3c <__umoddi3>:
 400dd3c:	defff304 	addi	sp,sp,-52
 400dd40:	df000b15 	stw	fp,44(sp)
 400dd44:	dc400415 	stw	r17,16(sp)
 400dd48:	dc000315 	stw	r16,12(sp)
 400dd4c:	dfc00c15 	stw	ra,48(sp)
 400dd50:	ddc00a15 	stw	r23,40(sp)
 400dd54:	dd800915 	stw	r22,36(sp)
 400dd58:	dd400815 	stw	r21,32(sp)
 400dd5c:	dd000715 	stw	r20,28(sp)
 400dd60:	dcc00615 	stw	r19,24(sp)
 400dd64:	dc800515 	stw	r18,20(sp)
 400dd68:	2021883a 	mov	r16,r4
 400dd6c:	2823883a 	mov	r17,r5
 400dd70:	2839883a 	mov	fp,r5
 400dd74:	3800401e 	bne	r7,zero,400de78 <__umoddi3+0x13c>
 400dd78:	3027883a 	mov	r19,r6
 400dd7c:	2029883a 	mov	r20,r4
 400dd80:	2980552e 	bgeu	r5,r6,400ded8 <__umoddi3+0x19c>
 400dd84:	00bfffd4 	movui	r2,65535
 400dd88:	1180a236 	bltu	r2,r6,400e014 <__umoddi3+0x2d8>
 400dd8c:	01003fc4 	movi	r4,255
 400dd90:	2189803a 	cmpltu	r4,r4,r6
 400dd94:	200890fa 	slli	r4,r4,3
 400dd98:	3104d83a 	srl	r2,r6,r4
 400dd9c:	00c10074 	movhi	r3,1025
 400dda0:	18c78744 	addi	r3,r3,7709
 400dda4:	1885883a 	add	r2,r3,r2
 400dda8:	10c00003 	ldbu	r3,0(r2)
 400ddac:	00800804 	movi	r2,32
 400ddb0:	1909883a 	add	r4,r3,r4
 400ddb4:	1125c83a 	sub	r18,r2,r4
 400ddb8:	90000526 	beq	r18,zero,400ddd0 <__umoddi3+0x94>
 400ddbc:	8ca2983a 	sll	r17,r17,r18
 400ddc0:	8108d83a 	srl	r4,r16,r4
 400ddc4:	34a6983a 	sll	r19,r6,r18
 400ddc8:	84a8983a 	sll	r20,r16,r18
 400ddcc:	2478b03a 	or	fp,r4,r17
 400ddd0:	982cd43a 	srli	r22,r19,16
 400ddd4:	e009883a 	mov	r4,fp
 400ddd8:	9dffffcc 	andi	r23,r19,65535
 400dddc:	b00b883a 	mov	r5,r22
 400dde0:	40049580 	call	4004958 <__umodsi3>
 400dde4:	b00b883a 	mov	r5,r22
 400dde8:	e009883a 	mov	r4,fp
 400ddec:	102b883a 	mov	r21,r2
 400ddf0:	40048f40 	call	40048f4 <__udivsi3>
 400ddf4:	100b883a 	mov	r5,r2
 400ddf8:	b809883a 	mov	r4,r23
 400ddfc:	40049b00 	call	40049b0 <__mulsi3>
 400de00:	a82a943a 	slli	r21,r21,16
 400de04:	a006d43a 	srli	r3,r20,16
 400de08:	1d46b03a 	or	r3,r3,r21
 400de0c:	1880032e 	bgeu	r3,r2,400de1c <__umoddi3+0xe0>
 400de10:	1cc7883a 	add	r3,r3,r19
 400de14:	1cc00136 	bltu	r3,r19,400de1c <__umoddi3+0xe0>
 400de18:	18813136 	bltu	r3,r2,400e2e0 <__umoddi3+0x5a4>
 400de1c:	18a1c83a 	sub	r16,r3,r2
 400de20:	b00b883a 	mov	r5,r22
 400de24:	8009883a 	mov	r4,r16
 400de28:	40049580 	call	4004958 <__umodsi3>
 400de2c:	b00b883a 	mov	r5,r22
 400de30:	8009883a 	mov	r4,r16
 400de34:	1023883a 	mov	r17,r2
 400de38:	40048f40 	call	40048f4 <__udivsi3>
 400de3c:	100b883a 	mov	r5,r2
 400de40:	b809883a 	mov	r4,r23
 400de44:	8822943a 	slli	r17,r17,16
 400de48:	40049b00 	call	40049b0 <__mulsi3>
 400de4c:	a0ffffcc 	andi	r3,r20,65535
 400de50:	1c46b03a 	or	r3,r3,r17
 400de54:	1880042e 	bgeu	r3,r2,400de68 <__umoddi3+0x12c>
 400de58:	1cc7883a 	add	r3,r3,r19
 400de5c:	1cc00236 	bltu	r3,r19,400de68 <__umoddi3+0x12c>
 400de60:	1880012e 	bgeu	r3,r2,400de68 <__umoddi3+0x12c>
 400de64:	1cc7883a 	add	r3,r3,r19
 400de68:	1885c83a 	sub	r2,r3,r2
 400de6c:	1484d83a 	srl	r2,r2,r18
 400de70:	0007883a 	mov	r3,zero
 400de74:	00005306 	br	400dfc4 <__umoddi3+0x288>
 400de78:	29c05036 	bltu	r5,r7,400dfbc <__umoddi3+0x280>
 400de7c:	00bfffd4 	movui	r2,65535
 400de80:	11c05c2e 	bgeu	r2,r7,400dff4 <__umoddi3+0x2b8>
 400de84:	00804034 	movhi	r2,256
 400de88:	10bfffc4 	addi	r2,r2,-1
 400de8c:	11c10636 	bltu	r2,r7,400e2a8 <__umoddi3+0x56c>
 400de90:	01000404 	movi	r4,16
 400de94:	3904d83a 	srl	r2,r7,r4
 400de98:	00c10074 	movhi	r3,1025
 400de9c:	18c78744 	addi	r3,r3,7709
 400dea0:	1885883a 	add	r2,r3,r2
 400dea4:	14c00003 	ldbu	r19,0(r2)
 400dea8:	00c00804 	movi	r3,32
 400deac:	9927883a 	add	r19,r19,r4
 400deb0:	1ce9c83a 	sub	r20,r3,r19
 400deb4:	a0005c1e 	bne	r20,zero,400e028 <__umoddi3+0x2ec>
 400deb8:	3c400136 	bltu	r7,r17,400dec0 <__umoddi3+0x184>
 400debc:	81810a36 	bltu	r16,r6,400e2e8 <__umoddi3+0x5ac>
 400dec0:	8185c83a 	sub	r2,r16,r6
 400dec4:	89e3c83a 	sub	r17,r17,r7
 400dec8:	8089803a 	cmpltu	r4,r16,r2
 400decc:	8939c83a 	sub	fp,r17,r4
 400ded0:	e007883a 	mov	r3,fp
 400ded4:	00003b06 	br	400dfc4 <__umoddi3+0x288>
 400ded8:	3000041e 	bne	r6,zero,400deec <__umoddi3+0x1b0>
 400dedc:	000b883a 	mov	r5,zero
 400dee0:	01000044 	movi	r4,1
 400dee4:	40048f40 	call	40048f4 <__udivsi3>
 400dee8:	1027883a 	mov	r19,r2
 400deec:	00bfffd4 	movui	r2,65535
 400def0:	14c0442e 	bgeu	r2,r19,400e004 <__umoddi3+0x2c8>
 400def4:	00804034 	movhi	r2,256
 400def8:	10bfffc4 	addi	r2,r2,-1
 400defc:	14c0ec36 	bltu	r2,r19,400e2b0 <__umoddi3+0x574>
 400df00:	00800404 	movi	r2,16
 400df04:	9886d83a 	srl	r3,r19,r2
 400df08:	01010074 	movhi	r4,1025
 400df0c:	21078744 	addi	r4,r4,7709
 400df10:	20c7883a 	add	r3,r4,r3
 400df14:	18c00003 	ldbu	r3,0(r3)
 400df18:	1887883a 	add	r3,r3,r2
 400df1c:	00800804 	movi	r2,32
 400df20:	10e5c83a 	sub	r18,r2,r3
 400df24:	9000ab1e 	bne	r18,zero,400e1d4 <__umoddi3+0x498>
 400df28:	982cd43a 	srli	r22,r19,16
 400df2c:	8ce3c83a 	sub	r17,r17,r19
 400df30:	9dffffcc 	andi	r23,r19,65535
 400df34:	b00b883a 	mov	r5,r22
 400df38:	8809883a 	mov	r4,r17
 400df3c:	40049580 	call	4004958 <__umodsi3>
 400df40:	b00b883a 	mov	r5,r22
 400df44:	8809883a 	mov	r4,r17
 400df48:	102b883a 	mov	r21,r2
 400df4c:	40048f40 	call	40048f4 <__udivsi3>
 400df50:	b80b883a 	mov	r5,r23
 400df54:	1009883a 	mov	r4,r2
 400df58:	40049b00 	call	40049b0 <__mulsi3>
 400df5c:	a82a943a 	slli	r21,r21,16
 400df60:	a006d43a 	srli	r3,r20,16
 400df64:	1d46b03a 	or	r3,r3,r21
 400df68:	1880042e 	bgeu	r3,r2,400df7c <__umoddi3+0x240>
 400df6c:	1cc7883a 	add	r3,r3,r19
 400df70:	1cc00236 	bltu	r3,r19,400df7c <__umoddi3+0x240>
 400df74:	1880012e 	bgeu	r3,r2,400df7c <__umoddi3+0x240>
 400df78:	1cc7883a 	add	r3,r3,r19
 400df7c:	18a1c83a 	sub	r16,r3,r2
 400df80:	b00b883a 	mov	r5,r22
 400df84:	8009883a 	mov	r4,r16
 400df88:	40049580 	call	4004958 <__umodsi3>
 400df8c:	1023883a 	mov	r17,r2
 400df90:	b00b883a 	mov	r5,r22
 400df94:	8009883a 	mov	r4,r16
 400df98:	40048f40 	call	40048f4 <__udivsi3>
 400df9c:	8822943a 	slli	r17,r17,16
 400dfa0:	b80b883a 	mov	r5,r23
 400dfa4:	1009883a 	mov	r4,r2
 400dfa8:	40049b00 	call	40049b0 <__mulsi3>
 400dfac:	a53fffcc 	andi	r20,r20,65535
 400dfb0:	a446b03a 	or	r3,r20,r17
 400dfb4:	18bfac2e 	bgeu	r3,r2,400de68 <__alt_data_end+0xfc00de68>
 400dfb8:	003fa706 	br	400de58 <__alt_data_end+0xfc00de58>
 400dfbc:	2005883a 	mov	r2,r4
 400dfc0:	2807883a 	mov	r3,r5
 400dfc4:	dfc00c17 	ldw	ra,48(sp)
 400dfc8:	df000b17 	ldw	fp,44(sp)
 400dfcc:	ddc00a17 	ldw	r23,40(sp)
 400dfd0:	dd800917 	ldw	r22,36(sp)
 400dfd4:	dd400817 	ldw	r21,32(sp)
 400dfd8:	dd000717 	ldw	r20,28(sp)
 400dfdc:	dcc00617 	ldw	r19,24(sp)
 400dfe0:	dc800517 	ldw	r18,20(sp)
 400dfe4:	dc400417 	ldw	r17,16(sp)
 400dfe8:	dc000317 	ldw	r16,12(sp)
 400dfec:	dec00d04 	addi	sp,sp,52
 400dff0:	f800283a 	ret
 400dff4:	04c03fc4 	movi	r19,255
 400dff8:	99c9803a 	cmpltu	r4,r19,r7
 400dffc:	200890fa 	slli	r4,r4,3
 400e000:	003fa406 	br	400de94 <__alt_data_end+0xfc00de94>
 400e004:	00803fc4 	movi	r2,255
 400e008:	14c5803a 	cmpltu	r2,r2,r19
 400e00c:	100490fa 	slli	r2,r2,3
 400e010:	003fbc06 	br	400df04 <__alt_data_end+0xfc00df04>
 400e014:	00804034 	movhi	r2,256
 400e018:	10bfffc4 	addi	r2,r2,-1
 400e01c:	1180a636 	bltu	r2,r6,400e2b8 <__umoddi3+0x57c>
 400e020:	01000404 	movi	r4,16
 400e024:	003f5c06 	br	400dd98 <__alt_data_end+0xfc00dd98>
 400e028:	3d0e983a 	sll	r7,r7,r20
 400e02c:	34ead83a 	srl	r21,r6,r19
 400e030:	8cc6d83a 	srl	r3,r17,r19
 400e034:	8d10983a 	sll	r8,r17,r20
 400e038:	3d6ab03a 	or	r21,r7,r21
 400e03c:	a82cd43a 	srli	r22,r21,16
 400e040:	84e2d83a 	srl	r17,r16,r19
 400e044:	1809883a 	mov	r4,r3
 400e048:	b00b883a 	mov	r5,r22
 400e04c:	8a22b03a 	or	r17,r17,r8
 400e050:	3524983a 	sll	r18,r6,r20
 400e054:	dc400015 	stw	r17,0(sp)
 400e058:	d8c00115 	stw	r3,4(sp)
 400e05c:	40049580 	call	4004958 <__umodsi3>
 400e060:	d8c00117 	ldw	r3,4(sp)
 400e064:	b00b883a 	mov	r5,r22
 400e068:	1039883a 	mov	fp,r2
 400e06c:	1809883a 	mov	r4,r3
 400e070:	40048f40 	call	40048f4 <__udivsi3>
 400e074:	adffffcc 	andi	r23,r21,65535
 400e078:	100b883a 	mov	r5,r2
 400e07c:	b809883a 	mov	r4,r23
 400e080:	1023883a 	mov	r17,r2
 400e084:	40049b00 	call	40049b0 <__mulsi3>
 400e088:	d9400017 	ldw	r5,0(sp)
 400e08c:	e008943a 	slli	r4,fp,16
 400e090:	8520983a 	sll	r16,r16,r20
 400e094:	2806d43a 	srli	r3,r5,16
 400e098:	1906b03a 	or	r3,r3,r4
 400e09c:	1880042e 	bgeu	r3,r2,400e0b0 <__umoddi3+0x374>
 400e0a0:	1d47883a 	add	r3,r3,r21
 400e0a4:	893fffc4 	addi	r4,r17,-1
 400e0a8:	1d40892e 	bgeu	r3,r21,400e2d0 <__umoddi3+0x594>
 400e0ac:	2023883a 	mov	r17,r4
 400e0b0:	18b9c83a 	sub	fp,r3,r2
 400e0b4:	b00b883a 	mov	r5,r22
 400e0b8:	e009883a 	mov	r4,fp
 400e0bc:	40049580 	call	4004958 <__umodsi3>
 400e0c0:	b00b883a 	mov	r5,r22
 400e0c4:	e009883a 	mov	r4,fp
 400e0c8:	d8800215 	stw	r2,8(sp)
 400e0cc:	40048f40 	call	40048f4 <__udivsi3>
 400e0d0:	100b883a 	mov	r5,r2
 400e0d4:	b809883a 	mov	r4,r23
 400e0d8:	102d883a 	mov	r22,r2
 400e0dc:	40049b00 	call	40049b0 <__mulsi3>
 400e0e0:	d9800217 	ldw	r6,8(sp)
 400e0e4:	d8c00017 	ldw	r3,0(sp)
 400e0e8:	300c943a 	slli	r6,r6,16
 400e0ec:	1a3fffcc 	andi	r8,r3,65535
 400e0f0:	4190b03a 	or	r8,r8,r6
 400e0f4:	4080042e 	bgeu	r8,r2,400e108 <__umoddi3+0x3cc>
 400e0f8:	4551883a 	add	r8,r8,r21
 400e0fc:	b0ffffc4 	addi	r3,r22,-1
 400e100:	45406f2e 	bgeu	r8,r21,400e2c0 <__umoddi3+0x584>
 400e104:	182d883a 	mov	r22,r3
 400e108:	880e943a 	slli	r7,r17,16
 400e10c:	9006d43a 	srli	r3,r18,16
 400e110:	91bfffcc 	andi	r6,r18,65535
 400e114:	3dacb03a 	or	r22,r7,r22
 400e118:	b02ed43a 	srli	r23,r22,16
 400e11c:	b5bfffcc 	andi	r22,r22,65535
 400e120:	300b883a 	mov	r5,r6
 400e124:	b009883a 	mov	r4,r22
 400e128:	40a3c83a 	sub	r17,r8,r2
 400e12c:	d8c00115 	stw	r3,4(sp)
 400e130:	d9800215 	stw	r6,8(sp)
 400e134:	40049b00 	call	40049b0 <__mulsi3>
 400e138:	d9800217 	ldw	r6,8(sp)
 400e13c:	b809883a 	mov	r4,r23
 400e140:	1039883a 	mov	fp,r2
 400e144:	300b883a 	mov	r5,r6
 400e148:	40049b00 	call	40049b0 <__mulsi3>
 400e14c:	d8c00117 	ldw	r3,4(sp)
 400e150:	b809883a 	mov	r4,r23
 400e154:	d8800215 	stw	r2,8(sp)
 400e158:	180b883a 	mov	r5,r3
 400e15c:	40049b00 	call	40049b0 <__mulsi3>
 400e160:	d8c00117 	ldw	r3,4(sp)
 400e164:	b009883a 	mov	r4,r22
 400e168:	102f883a 	mov	r23,r2
 400e16c:	180b883a 	mov	r5,r3
 400e170:	40049b00 	call	40049b0 <__mulsi3>
 400e174:	d9800217 	ldw	r6,8(sp)
 400e178:	e006d43a 	srli	r3,fp,16
 400e17c:	1185883a 	add	r2,r2,r6
 400e180:	1885883a 	add	r2,r3,r2
 400e184:	1180022e 	bgeu	r2,r6,400e190 <__umoddi3+0x454>
 400e188:	00c00074 	movhi	r3,1
 400e18c:	b8ef883a 	add	r23,r23,r3
 400e190:	1006d43a 	srli	r3,r2,16
 400e194:	1004943a 	slli	r2,r2,16
 400e198:	e73fffcc 	andi	fp,fp,65535
 400e19c:	1dc7883a 	add	r3,r3,r23
 400e1a0:	1739883a 	add	fp,r2,fp
 400e1a4:	88c03a36 	bltu	r17,r3,400e290 <__umoddi3+0x554>
 400e1a8:	88c05126 	beq	r17,r3,400e2f0 <__umoddi3+0x5b4>
 400e1ac:	88c9c83a 	sub	r4,r17,r3
 400e1b0:	e00f883a 	mov	r7,fp
 400e1b4:	81cfc83a 	sub	r7,r16,r7
 400e1b8:	81c7803a 	cmpltu	r3,r16,r7
 400e1bc:	20c7c83a 	sub	r3,r4,r3
 400e1c0:	1cc4983a 	sll	r2,r3,r19
 400e1c4:	3d0ed83a 	srl	r7,r7,r20
 400e1c8:	1d06d83a 	srl	r3,r3,r20
 400e1cc:	11c4b03a 	or	r2,r2,r7
 400e1d0:	003f7c06 	br	400dfc4 <__alt_data_end+0xfc00dfc4>
 400e1d4:	9ca6983a 	sll	r19,r19,r18
 400e1d8:	88f8d83a 	srl	fp,r17,r3
 400e1dc:	80c4d83a 	srl	r2,r16,r3
 400e1e0:	982cd43a 	srli	r22,r19,16
 400e1e4:	8ca2983a 	sll	r17,r17,r18
 400e1e8:	e009883a 	mov	r4,fp
 400e1ec:	b00b883a 	mov	r5,r22
 400e1f0:	146ab03a 	or	r21,r2,r17
 400e1f4:	40049580 	call	4004958 <__umodsi3>
 400e1f8:	b00b883a 	mov	r5,r22
 400e1fc:	e009883a 	mov	r4,fp
 400e200:	1029883a 	mov	r20,r2
 400e204:	9dffffcc 	andi	r23,r19,65535
 400e208:	40048f40 	call	40048f4 <__udivsi3>
 400e20c:	b809883a 	mov	r4,r23
 400e210:	100b883a 	mov	r5,r2
 400e214:	40049b00 	call	40049b0 <__mulsi3>
 400e218:	a008943a 	slli	r4,r20,16
 400e21c:	a806d43a 	srli	r3,r21,16
 400e220:	84a8983a 	sll	r20,r16,r18
 400e224:	1906b03a 	or	r3,r3,r4
 400e228:	1880042e 	bgeu	r3,r2,400e23c <__umoddi3+0x500>
 400e22c:	1cc7883a 	add	r3,r3,r19
 400e230:	1cc00236 	bltu	r3,r19,400e23c <__umoddi3+0x500>
 400e234:	1880012e 	bgeu	r3,r2,400e23c <__umoddi3+0x500>
 400e238:	1cc7883a 	add	r3,r3,r19
 400e23c:	18a3c83a 	sub	r17,r3,r2
 400e240:	b00b883a 	mov	r5,r22
 400e244:	8809883a 	mov	r4,r17
 400e248:	40049580 	call	4004958 <__umodsi3>
 400e24c:	b00b883a 	mov	r5,r22
 400e250:	8809883a 	mov	r4,r17
 400e254:	1021883a 	mov	r16,r2
 400e258:	40048f40 	call	40048f4 <__udivsi3>
 400e25c:	100b883a 	mov	r5,r2
 400e260:	b809883a 	mov	r4,r23
 400e264:	8020943a 	slli	r16,r16,16
 400e268:	40049b00 	call	40049b0 <__mulsi3>
 400e26c:	a8ffffcc 	andi	r3,r21,65535
 400e270:	1c06b03a 	or	r3,r3,r16
 400e274:	1880042e 	bgeu	r3,r2,400e288 <__umoddi3+0x54c>
 400e278:	1cc7883a 	add	r3,r3,r19
 400e27c:	1cc00236 	bltu	r3,r19,400e288 <__umoddi3+0x54c>
 400e280:	1880012e 	bgeu	r3,r2,400e288 <__umoddi3+0x54c>
 400e284:	1cc7883a 	add	r3,r3,r19
 400e288:	18a3c83a 	sub	r17,r3,r2
 400e28c:	003f2906 	br	400df34 <__alt_data_end+0xfc00df34>
 400e290:	e48fc83a 	sub	r7,fp,r18
 400e294:	1d49c83a 	sub	r4,r3,r21
 400e298:	e1f9803a 	cmpltu	fp,fp,r7
 400e29c:	2739c83a 	sub	fp,r4,fp
 400e2a0:	8f09c83a 	sub	r4,r17,fp
 400e2a4:	003fc306 	br	400e1b4 <__alt_data_end+0xfc00e1b4>
 400e2a8:	01000604 	movi	r4,24
 400e2ac:	003ef906 	br	400de94 <__alt_data_end+0xfc00de94>
 400e2b0:	00800604 	movi	r2,24
 400e2b4:	003f1306 	br	400df04 <__alt_data_end+0xfc00df04>
 400e2b8:	01000604 	movi	r4,24
 400e2bc:	003eb606 	br	400dd98 <__alt_data_end+0xfc00dd98>
 400e2c0:	40bf902e 	bgeu	r8,r2,400e104 <__alt_data_end+0xfc00e104>
 400e2c4:	b5bfff84 	addi	r22,r22,-2
 400e2c8:	4551883a 	add	r8,r8,r21
 400e2cc:	003f8e06 	br	400e108 <__alt_data_end+0xfc00e108>
 400e2d0:	18bf762e 	bgeu	r3,r2,400e0ac <__alt_data_end+0xfc00e0ac>
 400e2d4:	8c7fff84 	addi	r17,r17,-2
 400e2d8:	1d47883a 	add	r3,r3,r21
 400e2dc:	003f7406 	br	400e0b0 <__alt_data_end+0xfc00e0b0>
 400e2e0:	1cc7883a 	add	r3,r3,r19
 400e2e4:	003ecd06 	br	400de1c <__alt_data_end+0xfc00de1c>
 400e2e8:	8005883a 	mov	r2,r16
 400e2ec:	003ef806 	br	400ded0 <__alt_data_end+0xfc00ded0>
 400e2f0:	873fe736 	bltu	r16,fp,400e290 <__alt_data_end+0xfc00e290>
 400e2f4:	e00f883a 	mov	r7,fp
 400e2f8:	0009883a 	mov	r4,zero
 400e2fc:	003fad06 	br	400e1b4 <__alt_data_end+0xfc00e1b4>

0400e300 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400e300:	defffe04 	addi	sp,sp,-8
 400e304:	dfc00115 	stw	ra,4(sp)
 400e308:	df000015 	stw	fp,0(sp)
 400e30c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400e310:	d0a01717 	ldw	r2,-32676(gp)
 400e314:	10000326 	beq	r2,zero,400e324 <alt_get_errno+0x24>
 400e318:	d0a01717 	ldw	r2,-32676(gp)
 400e31c:	103ee83a 	callr	r2
 400e320:	00000106 	br	400e328 <alt_get_errno+0x28>
 400e324:	d0a75f04 	addi	r2,gp,-25220
}
 400e328:	e037883a 	mov	sp,fp
 400e32c:	dfc00117 	ldw	ra,4(sp)
 400e330:	df000017 	ldw	fp,0(sp)
 400e334:	dec00204 	addi	sp,sp,8
 400e338:	f800283a 	ret

0400e33c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400e33c:	defffb04 	addi	sp,sp,-20
 400e340:	dfc00415 	stw	ra,16(sp)
 400e344:	df000315 	stw	fp,12(sp)
 400e348:	df000304 	addi	fp,sp,12
 400e34c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400e350:	e0bfff17 	ldw	r2,-4(fp)
 400e354:	10000816 	blt	r2,zero,400e378 <close+0x3c>
 400e358:	01400304 	movi	r5,12
 400e35c:	e13fff17 	ldw	r4,-4(fp)
 400e360:	40049b00 	call	40049b0 <__mulsi3>
 400e364:	1007883a 	mov	r3,r2
 400e368:	00810074 	movhi	r2,1025
 400e36c:	108a6604 	addi	r2,r2,10648
 400e370:	1885883a 	add	r2,r3,r2
 400e374:	00000106 	br	400e37c <close+0x40>
 400e378:	0005883a 	mov	r2,zero
 400e37c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400e380:	e0bffd17 	ldw	r2,-12(fp)
 400e384:	10001926 	beq	r2,zero,400e3ec <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400e388:	e0bffd17 	ldw	r2,-12(fp)
 400e38c:	10800017 	ldw	r2,0(r2)
 400e390:	10800417 	ldw	r2,16(r2)
 400e394:	10000626 	beq	r2,zero,400e3b0 <close+0x74>
 400e398:	e0bffd17 	ldw	r2,-12(fp)
 400e39c:	10800017 	ldw	r2,0(r2)
 400e3a0:	10800417 	ldw	r2,16(r2)
 400e3a4:	e13ffd17 	ldw	r4,-12(fp)
 400e3a8:	103ee83a 	callr	r2
 400e3ac:	00000106 	br	400e3b4 <close+0x78>
 400e3b0:	0005883a 	mov	r2,zero
 400e3b4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400e3b8:	e13fff17 	ldw	r4,-4(fp)
 400e3bc:	400ed640 	call	400ed64 <alt_release_fd>
    if (rval < 0)
 400e3c0:	e0bffe17 	ldw	r2,-8(fp)
 400e3c4:	1000070e 	bge	r2,zero,400e3e4 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 400e3c8:	400e3000 	call	400e300 <alt_get_errno>
 400e3cc:	1007883a 	mov	r3,r2
 400e3d0:	e0bffe17 	ldw	r2,-8(fp)
 400e3d4:	0085c83a 	sub	r2,zero,r2
 400e3d8:	18800015 	stw	r2,0(r3)
      return -1;
 400e3dc:	00bfffc4 	movi	r2,-1
 400e3e0:	00000706 	br	400e400 <close+0xc4>
    }
    return 0;
 400e3e4:	0005883a 	mov	r2,zero
 400e3e8:	00000506 	br	400e400 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400e3ec:	400e3000 	call	400e300 <alt_get_errno>
 400e3f0:	1007883a 	mov	r3,r2
 400e3f4:	00801444 	movi	r2,81
 400e3f8:	18800015 	stw	r2,0(r3)
    return -1;
 400e3fc:	00bfffc4 	movi	r2,-1
  }
}
 400e400:	e037883a 	mov	sp,fp
 400e404:	dfc00117 	ldw	ra,4(sp)
 400e408:	df000017 	ldw	fp,0(sp)
 400e40c:	dec00204 	addi	sp,sp,8
 400e410:	f800283a 	ret

0400e414 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400e414:	defffc04 	addi	sp,sp,-16
 400e418:	df000315 	stw	fp,12(sp)
 400e41c:	df000304 	addi	fp,sp,12
 400e420:	e13ffd15 	stw	r4,-12(fp)
 400e424:	e17ffe15 	stw	r5,-8(fp)
 400e428:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400e42c:	e0bfff17 	ldw	r2,-4(fp)
}
 400e430:	e037883a 	mov	sp,fp
 400e434:	df000017 	ldw	fp,0(sp)
 400e438:	dec00104 	addi	sp,sp,4
 400e43c:	f800283a 	ret

0400e440 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 400e440:	defffd04 	addi	sp,sp,-12
 400e444:	df000215 	stw	fp,8(sp)
 400e448:	df000204 	addi	fp,sp,8
 400e44c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 400e450:	0001883a 	nop
 400e454:	e0bfff17 	ldw	r2,-4(fp)
 400e458:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 400e45c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 400e460:	10000226 	beq	r2,zero,400e46c <_exit+0x2c>
    ALT_SIM_FAIL();
 400e464:	002af070 	cmpltui	zero,zero,43969
 400e468:	00000106 	br	400e470 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 400e46c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 400e470:	003fff06 	br	400e470 <__alt_data_end+0xfc00e470>

0400e474 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400e474:	defffe04 	addi	sp,sp,-8
 400e478:	dfc00115 	stw	ra,4(sp)
 400e47c:	df000015 	stw	fp,0(sp)
 400e480:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400e484:	d0a01717 	ldw	r2,-32676(gp)
 400e488:	10000326 	beq	r2,zero,400e498 <alt_get_errno+0x24>
 400e48c:	d0a01717 	ldw	r2,-32676(gp)
 400e490:	103ee83a 	callr	r2
 400e494:	00000106 	br	400e49c <alt_get_errno+0x28>
 400e498:	d0a75f04 	addi	r2,gp,-25220
}
 400e49c:	e037883a 	mov	sp,fp
 400e4a0:	dfc00117 	ldw	ra,4(sp)
 400e4a4:	df000017 	ldw	fp,0(sp)
 400e4a8:	dec00204 	addi	sp,sp,8
 400e4ac:	f800283a 	ret

0400e4b0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400e4b0:	defffb04 	addi	sp,sp,-20
 400e4b4:	dfc00415 	stw	ra,16(sp)
 400e4b8:	df000315 	stw	fp,12(sp)
 400e4bc:	df000304 	addi	fp,sp,12
 400e4c0:	e13ffe15 	stw	r4,-8(fp)
 400e4c4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400e4c8:	e0bffe17 	ldw	r2,-8(fp)
 400e4cc:	10000816 	blt	r2,zero,400e4f0 <fstat+0x40>
 400e4d0:	01400304 	movi	r5,12
 400e4d4:	e13ffe17 	ldw	r4,-8(fp)
 400e4d8:	40049b00 	call	40049b0 <__mulsi3>
 400e4dc:	1007883a 	mov	r3,r2
 400e4e0:	00810074 	movhi	r2,1025
 400e4e4:	108a6604 	addi	r2,r2,10648
 400e4e8:	1885883a 	add	r2,r3,r2
 400e4ec:	00000106 	br	400e4f4 <fstat+0x44>
 400e4f0:	0005883a 	mov	r2,zero
 400e4f4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 400e4f8:	e0bffd17 	ldw	r2,-12(fp)
 400e4fc:	10001026 	beq	r2,zero,400e540 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400e500:	e0bffd17 	ldw	r2,-12(fp)
 400e504:	10800017 	ldw	r2,0(r2)
 400e508:	10800817 	ldw	r2,32(r2)
 400e50c:	10000726 	beq	r2,zero,400e52c <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 400e510:	e0bffd17 	ldw	r2,-12(fp)
 400e514:	10800017 	ldw	r2,0(r2)
 400e518:	10800817 	ldw	r2,32(r2)
 400e51c:	e17fff17 	ldw	r5,-4(fp)
 400e520:	e13ffd17 	ldw	r4,-12(fp)
 400e524:	103ee83a 	callr	r2
 400e528:	00000a06 	br	400e554 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400e52c:	e0bfff17 	ldw	r2,-4(fp)
 400e530:	00c80004 	movi	r3,8192
 400e534:	10c00115 	stw	r3,4(r2)
      return 0;
 400e538:	0005883a 	mov	r2,zero
 400e53c:	00000506 	br	400e554 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400e540:	400e4740 	call	400e474 <alt_get_errno>
 400e544:	1007883a 	mov	r3,r2
 400e548:	00801444 	movi	r2,81
 400e54c:	18800015 	stw	r2,0(r3)
    return -1;
 400e550:	00bfffc4 	movi	r2,-1
  }
}
 400e554:	e037883a 	mov	sp,fp
 400e558:	dfc00117 	ldw	ra,4(sp)
 400e55c:	df000017 	ldw	fp,0(sp)
 400e560:	dec00204 	addi	sp,sp,8
 400e564:	f800283a 	ret

0400e568 <getpid>:
 *
 * ALT_GETPID is mapped onto the getpid() system call in alt_syscall.h
 */
 
int ALT_GETPID (void)
{
 400e568:	deffff04 	addi	sp,sp,-4
 400e56c:	df000015 	stw	fp,0(sp)
 400e570:	d839883a 	mov	fp,sp
  return 0;
 400e574:	0005883a 	mov	r2,zero
}
 400e578:	e037883a 	mov	sp,fp
 400e57c:	df000017 	ldw	fp,0(sp)
 400e580:	dec00104 	addi	sp,sp,4
 400e584:	f800283a 	ret

0400e588 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 400e588:	defff004 	addi	sp,sp,-64
 400e58c:	df000f15 	stw	fp,60(sp)
 400e590:	df000f04 	addi	fp,sp,60
 400e594:	e13ffd15 	stw	r4,-12(fp)
 400e598:	e17ffe15 	stw	r5,-8(fp)
 400e59c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
 400e5a0:	00bffa84 	movi	r2,-22
 400e5a4:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 400e5a8:	e0bffd17 	ldw	r2,-12(fp)
 400e5ac:	10800828 	cmpgeui	r2,r2,32
 400e5b0:	1000501e 	bne	r2,zero,400e6f4 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e5b4:	0005303a 	rdctl	r2,status
 400e5b8:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e5bc:	e0fff617 	ldw	r3,-40(fp)
 400e5c0:	00bfff84 	movi	r2,-2
 400e5c4:	1884703a 	and	r2,r3,r2
 400e5c8:	1001703a 	wrctl	status,r2
  
  return context;
 400e5cc:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 400e5d0:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
 400e5d4:	008101b4 	movhi	r2,1030
 400e5d8:	1082d404 	addi	r2,r2,2896
 400e5dc:	e0fffd17 	ldw	r3,-12(fp)
 400e5e0:	180690fa 	slli	r3,r3,3
 400e5e4:	10c5883a 	add	r2,r2,r3
 400e5e8:	e0ffff17 	ldw	r3,-4(fp)
 400e5ec:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
 400e5f0:	008101b4 	movhi	r2,1030
 400e5f4:	1082d404 	addi	r2,r2,2896
 400e5f8:	e0fffd17 	ldw	r3,-12(fp)
 400e5fc:	180690fa 	slli	r3,r3,3
 400e600:	10c5883a 	add	r2,r2,r3
 400e604:	10800104 	addi	r2,r2,4
 400e608:	e0fffe17 	ldw	r3,-8(fp)
 400e60c:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 400e610:	e0bfff17 	ldw	r2,-4(fp)
 400e614:	10001926 	beq	r2,zero,400e67c <alt_irq_register+0xf4>
 400e618:	e0bffd17 	ldw	r2,-12(fp)
 400e61c:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e620:	0005303a 	rdctl	r2,status
 400e624:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e628:	e0fff717 	ldw	r3,-36(fp)
 400e62c:	00bfff84 	movi	r2,-2
 400e630:	1884703a 	and	r2,r3,r2
 400e634:	1001703a 	wrctl	status,r2
  
  return context;
 400e638:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400e63c:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 400e640:	00c00044 	movi	r3,1
 400e644:	e0bff217 	ldw	r2,-56(fp)
 400e648:	1884983a 	sll	r2,r3,r2
 400e64c:	1007883a 	mov	r3,r2
 400e650:	d0a76617 	ldw	r2,-25192(gp)
 400e654:	1884b03a 	or	r2,r3,r2
 400e658:	d0a76615 	stw	r2,-25192(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400e65c:	d0a76617 	ldw	r2,-25192(gp)
 400e660:	100170fa 	wrctl	ienable,r2
 400e664:	e0bff817 	ldw	r2,-32(fp)
 400e668:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e66c:	e0bff917 	ldw	r2,-28(fp)
 400e670:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400e674:	0005883a 	mov	r2,zero
 400e678:	00001906 	br	400e6e0 <alt_irq_register+0x158>
 400e67c:	e0bffd17 	ldw	r2,-12(fp)
 400e680:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e684:	0005303a 	rdctl	r2,status
 400e688:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e68c:	e0fffa17 	ldw	r3,-24(fp)
 400e690:	00bfff84 	movi	r2,-2
 400e694:	1884703a 	and	r2,r3,r2
 400e698:	1001703a 	wrctl	status,r2
  
  return context;
 400e69c:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400e6a0:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
 400e6a4:	00c00044 	movi	r3,1
 400e6a8:	e0bff417 	ldw	r2,-48(fp)
 400e6ac:	1884983a 	sll	r2,r3,r2
 400e6b0:	0084303a 	nor	r2,zero,r2
 400e6b4:	1007883a 	mov	r3,r2
 400e6b8:	d0a76617 	ldw	r2,-25192(gp)
 400e6bc:	1884703a 	and	r2,r3,r2
 400e6c0:	d0a76615 	stw	r2,-25192(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400e6c4:	d0a76617 	ldw	r2,-25192(gp)
 400e6c8:	100170fa 	wrctl	ienable,r2
 400e6cc:	e0bffb17 	ldw	r2,-20(fp)
 400e6d0:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e6d4:	e0bffc17 	ldw	r2,-16(fp)
 400e6d8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400e6dc:	0005883a 	mov	r2,zero
 400e6e0:	e0bff115 	stw	r2,-60(fp)
 400e6e4:	e0bff317 	ldw	r2,-52(fp)
 400e6e8:	e0bff515 	stw	r2,-44(fp)
 400e6ec:	e0bff517 	ldw	r2,-44(fp)
 400e6f0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 400e6f4:	e0bff117 	ldw	r2,-60(fp)
}
 400e6f8:	e037883a 	mov	sp,fp
 400e6fc:	df000017 	ldw	fp,0(sp)
 400e700:	dec00104 	addi	sp,sp,4
 400e704:	f800283a 	ret

0400e708 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400e708:	defffe04 	addi	sp,sp,-8
 400e70c:	dfc00115 	stw	ra,4(sp)
 400e710:	df000015 	stw	fp,0(sp)
 400e714:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400e718:	d0a01717 	ldw	r2,-32676(gp)
 400e71c:	10000326 	beq	r2,zero,400e72c <alt_get_errno+0x24>
 400e720:	d0a01717 	ldw	r2,-32676(gp)
 400e724:	103ee83a 	callr	r2
 400e728:	00000106 	br	400e730 <alt_get_errno+0x28>
 400e72c:	d0a75f04 	addi	r2,gp,-25220
}
 400e730:	e037883a 	mov	sp,fp
 400e734:	dfc00117 	ldw	ra,4(sp)
 400e738:	df000017 	ldw	fp,0(sp)
 400e73c:	dec00204 	addi	sp,sp,8
 400e740:	f800283a 	ret

0400e744 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400e744:	deffed04 	addi	sp,sp,-76
 400e748:	dfc01215 	stw	ra,72(sp)
 400e74c:	df001115 	stw	fp,68(sp)
 400e750:	df001104 	addi	fp,sp,68
 400e754:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400e758:	e0bfff17 	ldw	r2,-4(fp)
 400e75c:	10000816 	blt	r2,zero,400e780 <isatty+0x3c>
 400e760:	01400304 	movi	r5,12
 400e764:	e13fff17 	ldw	r4,-4(fp)
 400e768:	40049b00 	call	40049b0 <__mulsi3>
 400e76c:	1007883a 	mov	r3,r2
 400e770:	00810074 	movhi	r2,1025
 400e774:	108a6604 	addi	r2,r2,10648
 400e778:	1885883a 	add	r2,r3,r2
 400e77c:	00000106 	br	400e784 <isatty+0x40>
 400e780:	0005883a 	mov	r2,zero
 400e784:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400e788:	e0bfef17 	ldw	r2,-68(fp)
 400e78c:	10000e26 	beq	r2,zero,400e7c8 <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400e790:	e0bfef17 	ldw	r2,-68(fp)
 400e794:	10800017 	ldw	r2,0(r2)
 400e798:	10800817 	ldw	r2,32(r2)
 400e79c:	1000021e 	bne	r2,zero,400e7a8 <isatty+0x64>
    {
      return 1;
 400e7a0:	00800044 	movi	r2,1
 400e7a4:	00000d06 	br	400e7dc <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400e7a8:	e0bff004 	addi	r2,fp,-64
 400e7ac:	100b883a 	mov	r5,r2
 400e7b0:	e13fff17 	ldw	r4,-4(fp)
 400e7b4:	400e4b00 	call	400e4b0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400e7b8:	e0bff117 	ldw	r2,-60(fp)
 400e7bc:	10880020 	cmpeqi	r2,r2,8192
 400e7c0:	10803fcc 	andi	r2,r2,255
 400e7c4:	00000506 	br	400e7dc <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400e7c8:	400e7080 	call	400e708 <alt_get_errno>
 400e7cc:	1007883a 	mov	r3,r2
 400e7d0:	00801444 	movi	r2,81
 400e7d4:	18800015 	stw	r2,0(r3)
    return 0;
 400e7d8:	0005883a 	mov	r2,zero
  }
}
 400e7dc:	e037883a 	mov	sp,fp
 400e7e0:	dfc00117 	ldw	ra,4(sp)
 400e7e4:	df000017 	ldw	fp,0(sp)
 400e7e8:	dec00204 	addi	sp,sp,8
 400e7ec:	f800283a 	ret

0400e7f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400e7f0:	defffe04 	addi	sp,sp,-8
 400e7f4:	dfc00115 	stw	ra,4(sp)
 400e7f8:	df000015 	stw	fp,0(sp)
 400e7fc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400e800:	d0a01717 	ldw	r2,-32676(gp)
 400e804:	10000326 	beq	r2,zero,400e814 <alt_get_errno+0x24>
 400e808:	d0a01717 	ldw	r2,-32676(gp)
 400e80c:	103ee83a 	callr	r2
 400e810:	00000106 	br	400e818 <alt_get_errno+0x28>
 400e814:	d0a75f04 	addi	r2,gp,-25220
}
 400e818:	e037883a 	mov	sp,fp
 400e81c:	dfc00117 	ldw	ra,4(sp)
 400e820:	df000017 	ldw	fp,0(sp)
 400e824:	dec00204 	addi	sp,sp,8
 400e828:	f800283a 	ret

0400e82c <kill>:
 *
 * ALT_KILL is mapped onto the kill() system call in alt_syscall.h
 */

int ALT_KILL (int pid, int sig)
{
 400e82c:	defffb04 	addi	sp,sp,-20
 400e830:	dfc00415 	stw	ra,16(sp)
 400e834:	df000315 	stw	fp,12(sp)
 400e838:	df000304 	addi	fp,sp,12
 400e83c:	e13ffe15 	stw	r4,-8(fp)
 400e840:	e17fff15 	stw	r5,-4(fp)
  int status = 0;
 400e844:	e03ffd15 	stw	zero,-12(fp)

  if (pid <= 0)
 400e848:	e0bffe17 	ldw	r2,-8(fp)
 400e84c:	00802f16 	blt	zero,r2,400e90c <kill+0xe0>
  {
    switch (sig)
 400e850:	e0bfff17 	ldw	r2,-4(fp)
 400e854:	10800828 	cmpgeui	r2,r2,32
 400e858:	1000291e 	bne	r2,zero,400e900 <kill+0xd4>
 400e85c:	e0bfff17 	ldw	r2,-4(fp)
 400e860:	100690ba 	slli	r3,r2,2
 400e864:	00810074 	movhi	r2,1025
 400e868:	10ba1e04 	addi	r2,r2,-6024
 400e86c:	1885883a 	add	r2,r3,r2
 400e870:	10800017 	ldw	r2,0(r2)
 400e874:	1000683a 	jmp	r2
 400e878:	0400e920 	cmpeqi	r16,zero,932
 400e87c:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e880:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e884:	0400e8f8 	rdprs	r16,zero,931
 400e888:	0400e8f8 	rdprs	r16,zero,931
 400e88c:	0400e8f8 	rdprs	r16,zero,931
 400e890:	0400e8f8 	rdprs	r16,zero,931
 400e894:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e898:	0400e8f8 	rdprs	r16,zero,931
 400e89c:	0400e8f8 	rdprs	r16,zero,931
 400e8a0:	0400e8f8 	rdprs	r16,zero,931
 400e8a4:	0400e8f8 	rdprs	r16,zero,931
 400e8a8:	0400e8f8 	rdprs	r16,zero,931
 400e8ac:	0400e8f8 	rdprs	r16,zero,931
 400e8b0:	0400e8f8 	rdprs	r16,zero,931
 400e8b4:	0400e8f8 	rdprs	r16,zero,931
 400e8b8:	0400e920 	cmpeqi	r16,zero,932
 400e8bc:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8c0:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8c4:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8c8:	0400e920 	cmpeqi	r16,zero,932
 400e8cc:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8d0:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8d4:	0400e8f8 	rdprs	r16,zero,931
 400e8d8:	0400e8f8 	rdprs	r16,zero,931
 400e8dc:	0400e8f8 	rdprs	r16,zero,931
 400e8e0:	0400e8f8 	rdprs	r16,zero,931
 400e8e4:	0400e8f8 	rdprs	r16,zero,931
 400e8e8:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8ec:	0400e900 	call	400e90 <__alt_mem_sdram-0x3bff170>
 400e8f0:	0400e8f8 	rdprs	r16,zero,931
 400e8f4:	0400e8f8 	rdprs	r16,zero,931
       * The Posix standard defines the default behaviour for all these signals 
       * as being eqivalent to a call to _exit(). No mechanism is provided to 
       * change this behaviour.
       */

      _exit(0);
 400e8f8:	0009883a 	mov	r4,zero
 400e8fc:	400e4400 	call	400e440 <_exit>
      break;
    default:

      /* Tried to send an unsupported signal */

      status = EINVAL;
 400e900:	00800584 	movi	r2,22
 400e904:	e0bffd15 	stw	r2,-12(fp)
 400e908:	00000606 	br	400e924 <kill+0xf8>
    }
  }

  else if (pid > 0)
 400e90c:	e0bffe17 	ldw	r2,-8(fp)
 400e910:	0080040e 	bge	zero,r2,400e924 <kill+0xf8>
  {
    /* Attempted to signal a non-existant process */

    status = ESRCH;
 400e914:	008000c4 	movi	r2,3
 400e918:	e0bffd15 	stw	r2,-12(fp)
 400e91c:	00000106 	br	400e924 <kill+0xf8>
    {
    case 0:

      /* The null signal is used to check that a pid is valid. */

      break;
 400e920:	0001883a 	nop
    /* Attempted to signal a non-existant process */

    status = ESRCH;
  }

  if (status)
 400e924:	e0bffd17 	ldw	r2,-12(fp)
 400e928:	10000626 	beq	r2,zero,400e944 <kill+0x118>
  {
    ALT_ERRNO = status;
 400e92c:	400e7f00 	call	400e7f0 <alt_get_errno>
 400e930:	1007883a 	mov	r3,r2
 400e934:	e0bffd17 	ldw	r2,-12(fp)
 400e938:	18800015 	stw	r2,0(r3)
    return -1;
 400e93c:	00bfffc4 	movi	r2,-1
 400e940:	00000106 	br	400e948 <kill+0x11c>
  }

  return 0;
 400e944:	0005883a 	mov	r2,zero
}
 400e948:	e037883a 	mov	sp,fp
 400e94c:	dfc00117 	ldw	ra,4(sp)
 400e950:	df000017 	ldw	fp,0(sp)
 400e954:	dec00204 	addi	sp,sp,8
 400e958:	f800283a 	ret

0400e95c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400e95c:	defffc04 	addi	sp,sp,-16
 400e960:	df000315 	stw	fp,12(sp)
 400e964:	df000304 	addi	fp,sp,12
 400e968:	e13ffd15 	stw	r4,-12(fp)
 400e96c:	e17ffe15 	stw	r5,-8(fp)
 400e970:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400e974:	e0fffe17 	ldw	r3,-8(fp)
 400e978:	e0bffd17 	ldw	r2,-12(fp)
 400e97c:	18800c26 	beq	r3,r2,400e9b0 <alt_load_section+0x54>
  {
    while( to != end )
 400e980:	00000806 	br	400e9a4 <alt_load_section+0x48>
    {
      *to++ = *from++;
 400e984:	e0bffe17 	ldw	r2,-8(fp)
 400e988:	10c00104 	addi	r3,r2,4
 400e98c:	e0fffe15 	stw	r3,-8(fp)
 400e990:	e0fffd17 	ldw	r3,-12(fp)
 400e994:	19000104 	addi	r4,r3,4
 400e998:	e13ffd15 	stw	r4,-12(fp)
 400e99c:	18c00017 	ldw	r3,0(r3)
 400e9a0:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400e9a4:	e0fffe17 	ldw	r3,-8(fp)
 400e9a8:	e0bfff17 	ldw	r2,-4(fp)
 400e9ac:	18bff51e 	bne	r3,r2,400e984 <__alt_data_end+0xfc00e984>
    {
      *to++ = *from++;
    }
  }
}
 400e9b0:	0001883a 	nop
 400e9b4:	e037883a 	mov	sp,fp
 400e9b8:	df000017 	ldw	fp,0(sp)
 400e9bc:	dec00104 	addi	sp,sp,4
 400e9c0:	f800283a 	ret

0400e9c4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400e9c4:	defffe04 	addi	sp,sp,-8
 400e9c8:	dfc00115 	stw	ra,4(sp)
 400e9cc:	df000015 	stw	fp,0(sp)
 400e9d0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 400e9d4:	01810074 	movhi	r6,1025
 400e9d8:	318f4204 	addi	r6,r6,15624
 400e9dc:	01410074 	movhi	r5,1025
 400e9e0:	29480604 	addi	r5,r5,8216
 400e9e4:	01010074 	movhi	r4,1025
 400e9e8:	210f4204 	addi	r4,r4,15624
 400e9ec:	400e95c0 	call	400e95c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 400e9f0:	01810034 	movhi	r6,1024
 400e9f4:	31808c04 	addi	r6,r6,560
 400e9f8:	01410034 	movhi	r5,1024
 400e9fc:	29400804 	addi	r5,r5,32
 400ea00:	01010034 	movhi	r4,1024
 400ea04:	21000804 	addi	r4,r4,32
 400ea08:	400e95c0 	call	400e95c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400ea0c:	01810074 	movhi	r6,1025
 400ea10:	31880604 	addi	r6,r6,8216
 400ea14:	01410074 	movhi	r5,1025
 400ea18:	29466c04 	addi	r5,r5,6576
 400ea1c:	01010074 	movhi	r4,1025
 400ea20:	21066c04 	addi	r4,r4,6576
 400ea24:	400e95c0 	call	400e95c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400ea28:	401092c0 	call	401092c <alt_dcache_flush_all>
  alt_icache_flush_all();
 400ea2c:	4010aec0 	call	4010aec <alt_icache_flush_all>
}
 400ea30:	0001883a 	nop
 400ea34:	e037883a 	mov	sp,fp
 400ea38:	dfc00117 	ldw	ra,4(sp)
 400ea3c:	df000017 	ldw	fp,0(sp)
 400ea40:	dec00204 	addi	sp,sp,8
 400ea44:	f800283a 	ret

0400ea48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ea48:	defffe04 	addi	sp,sp,-8
 400ea4c:	dfc00115 	stw	ra,4(sp)
 400ea50:	df000015 	stw	fp,0(sp)
 400ea54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400ea58:	d0a01717 	ldw	r2,-32676(gp)
 400ea5c:	10000326 	beq	r2,zero,400ea6c <alt_get_errno+0x24>
 400ea60:	d0a01717 	ldw	r2,-32676(gp)
 400ea64:	103ee83a 	callr	r2
 400ea68:	00000106 	br	400ea70 <alt_get_errno+0x28>
 400ea6c:	d0a75f04 	addi	r2,gp,-25220
}
 400ea70:	e037883a 	mov	sp,fp
 400ea74:	dfc00117 	ldw	ra,4(sp)
 400ea78:	df000017 	ldw	fp,0(sp)
 400ea7c:	dec00204 	addi	sp,sp,8
 400ea80:	f800283a 	ret

0400ea84 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400ea84:	defff904 	addi	sp,sp,-28
 400ea88:	dfc00615 	stw	ra,24(sp)
 400ea8c:	df000515 	stw	fp,20(sp)
 400ea90:	df000504 	addi	fp,sp,20
 400ea94:	e13ffd15 	stw	r4,-12(fp)
 400ea98:	e17ffe15 	stw	r5,-8(fp)
 400ea9c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400eaa0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400eaa4:	e0bffd17 	ldw	r2,-12(fp)
 400eaa8:	10000816 	blt	r2,zero,400eacc <lseek+0x48>
 400eaac:	01400304 	movi	r5,12
 400eab0:	e13ffd17 	ldw	r4,-12(fp)
 400eab4:	40049b00 	call	40049b0 <__mulsi3>
 400eab8:	1007883a 	mov	r3,r2
 400eabc:	00810074 	movhi	r2,1025
 400eac0:	108a6604 	addi	r2,r2,10648
 400eac4:	1885883a 	add	r2,r3,r2
 400eac8:	00000106 	br	400ead0 <lseek+0x4c>
 400eacc:	0005883a 	mov	r2,zero
 400ead0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 400ead4:	e0bffc17 	ldw	r2,-16(fp)
 400ead8:	10001026 	beq	r2,zero,400eb1c <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400eadc:	e0bffc17 	ldw	r2,-16(fp)
 400eae0:	10800017 	ldw	r2,0(r2)
 400eae4:	10800717 	ldw	r2,28(r2)
 400eae8:	10000926 	beq	r2,zero,400eb10 <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400eaec:	e0bffc17 	ldw	r2,-16(fp)
 400eaf0:	10800017 	ldw	r2,0(r2)
 400eaf4:	10800717 	ldw	r2,28(r2)
 400eaf8:	e1bfff17 	ldw	r6,-4(fp)
 400eafc:	e17ffe17 	ldw	r5,-8(fp)
 400eb00:	e13ffc17 	ldw	r4,-16(fp)
 400eb04:	103ee83a 	callr	r2
 400eb08:	e0bffb15 	stw	r2,-20(fp)
 400eb0c:	00000506 	br	400eb24 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400eb10:	00bfde84 	movi	r2,-134
 400eb14:	e0bffb15 	stw	r2,-20(fp)
 400eb18:	00000206 	br	400eb24 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 400eb1c:	00bfebc4 	movi	r2,-81
 400eb20:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 400eb24:	e0bffb17 	ldw	r2,-20(fp)
 400eb28:	1000070e 	bge	r2,zero,400eb48 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 400eb2c:	400ea480 	call	400ea48 <alt_get_errno>
 400eb30:	1007883a 	mov	r3,r2
 400eb34:	e0bffb17 	ldw	r2,-20(fp)
 400eb38:	0085c83a 	sub	r2,zero,r2
 400eb3c:	18800015 	stw	r2,0(r3)
    rc = -1;
 400eb40:	00bfffc4 	movi	r2,-1
 400eb44:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 400eb48:	e0bffb17 	ldw	r2,-20(fp)
}
 400eb4c:	e037883a 	mov	sp,fp
 400eb50:	dfc00117 	ldw	ra,4(sp)
 400eb54:	df000017 	ldw	fp,0(sp)
 400eb58:	dec00204 	addi	sp,sp,8
 400eb5c:	f800283a 	ret

0400eb60 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400eb60:	defffd04 	addi	sp,sp,-12
 400eb64:	dfc00215 	stw	ra,8(sp)
 400eb68:	df000115 	stw	fp,4(sp)
 400eb6c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400eb70:	0009883a 	mov	r4,zero
 400eb74:	400f0380 	call	400f038 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 400eb78:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400eb7c:	400f0700 	call	400f070 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400eb80:	01810074 	movhi	r6,1025
 400eb84:	3187f304 	addi	r6,r6,8140
 400eb88:	01410074 	movhi	r5,1025
 400eb8c:	2947f304 	addi	r5,r5,8140
 400eb90:	01010074 	movhi	r4,1025
 400eb94:	2107f304 	addi	r4,r4,8140
 400eb98:	4010e900 	call	4010e90 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400eb9c:	4010a2c0 	call	4010a2c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400eba0:	01010074 	movhi	r4,1025
 400eba4:	2102a304 	addi	r4,r4,2700
 400eba8:	40116500 	call	4011650 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400ebac:	d0a76717 	ldw	r2,-25188(gp)
 400ebb0:	d0e76817 	ldw	r3,-25184(gp)
 400ebb4:	d1276917 	ldw	r4,-25180(gp)
 400ebb8:	200d883a 	mov	r6,r4
 400ebbc:	180b883a 	mov	r5,r3
 400ebc0:	1009883a 	mov	r4,r2
 400ebc4:	400404c0 	call	400404c <main>
 400ebc8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400ebcc:	01000044 	movi	r4,1
 400ebd0:	400e33c0 	call	400e33c <close>
  exit (result);
 400ebd4:	e13fff17 	ldw	r4,-4(fp)
 400ebd8:	40116640 	call	4011664 <exit>

0400ebdc <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400ebdc:	defffe04 	addi	sp,sp,-8
 400ebe0:	df000115 	stw	fp,4(sp)
 400ebe4:	df000104 	addi	fp,sp,4
 400ebe8:	e13fff15 	stw	r4,-4(fp)
}
 400ebec:	0001883a 	nop
 400ebf0:	e037883a 	mov	sp,fp
 400ebf4:	df000017 	ldw	fp,0(sp)
 400ebf8:	dec00104 	addi	sp,sp,4
 400ebfc:	f800283a 	ret

0400ec00 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400ec00:	defffe04 	addi	sp,sp,-8
 400ec04:	df000115 	stw	fp,4(sp)
 400ec08:	df000104 	addi	fp,sp,4
 400ec0c:	e13fff15 	stw	r4,-4(fp)
}
 400ec10:	0001883a 	nop
 400ec14:	e037883a 	mov	sp,fp
 400ec18:	df000017 	ldw	fp,0(sp)
 400ec1c:	dec00104 	addi	sp,sp,4
 400ec20:	f800283a 	ret

0400ec24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ec24:	defffe04 	addi	sp,sp,-8
 400ec28:	dfc00115 	stw	ra,4(sp)
 400ec2c:	df000015 	stw	fp,0(sp)
 400ec30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400ec34:	d0a01717 	ldw	r2,-32676(gp)
 400ec38:	10000326 	beq	r2,zero,400ec48 <alt_get_errno+0x24>
 400ec3c:	d0a01717 	ldw	r2,-32676(gp)
 400ec40:	103ee83a 	callr	r2
 400ec44:	00000106 	br	400ec4c <alt_get_errno+0x28>
 400ec48:	d0a75f04 	addi	r2,gp,-25220
}
 400ec4c:	e037883a 	mov	sp,fp
 400ec50:	dfc00117 	ldw	ra,4(sp)
 400ec54:	df000017 	ldw	fp,0(sp)
 400ec58:	dec00204 	addi	sp,sp,8
 400ec5c:	f800283a 	ret

0400ec60 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400ec60:	defff904 	addi	sp,sp,-28
 400ec64:	dfc00615 	stw	ra,24(sp)
 400ec68:	df000515 	stw	fp,20(sp)
 400ec6c:	df000504 	addi	fp,sp,20
 400ec70:	e13ffd15 	stw	r4,-12(fp)
 400ec74:	e17ffe15 	stw	r5,-8(fp)
 400ec78:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400ec7c:	e0bffd17 	ldw	r2,-12(fp)
 400ec80:	10000816 	blt	r2,zero,400eca4 <read+0x44>
 400ec84:	01400304 	movi	r5,12
 400ec88:	e13ffd17 	ldw	r4,-12(fp)
 400ec8c:	40049b00 	call	40049b0 <__mulsi3>
 400ec90:	1007883a 	mov	r3,r2
 400ec94:	00810074 	movhi	r2,1025
 400ec98:	108a6604 	addi	r2,r2,10648
 400ec9c:	1885883a 	add	r2,r3,r2
 400eca0:	00000106 	br	400eca8 <read+0x48>
 400eca4:	0005883a 	mov	r2,zero
 400eca8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400ecac:	e0bffb17 	ldw	r2,-20(fp)
 400ecb0:	10002226 	beq	r2,zero,400ed3c <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400ecb4:	e0bffb17 	ldw	r2,-20(fp)
 400ecb8:	10800217 	ldw	r2,8(r2)
 400ecbc:	108000cc 	andi	r2,r2,3
 400ecc0:	10800060 	cmpeqi	r2,r2,1
 400ecc4:	1000181e 	bne	r2,zero,400ed28 <read+0xc8>
        (fd->dev->read))
 400ecc8:	e0bffb17 	ldw	r2,-20(fp)
 400eccc:	10800017 	ldw	r2,0(r2)
 400ecd0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400ecd4:	10001426 	beq	r2,zero,400ed28 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400ecd8:	e0bffb17 	ldw	r2,-20(fp)
 400ecdc:	10800017 	ldw	r2,0(r2)
 400ece0:	10800517 	ldw	r2,20(r2)
 400ece4:	e0ffff17 	ldw	r3,-4(fp)
 400ece8:	180d883a 	mov	r6,r3
 400ecec:	e17ffe17 	ldw	r5,-8(fp)
 400ecf0:	e13ffb17 	ldw	r4,-20(fp)
 400ecf4:	103ee83a 	callr	r2
 400ecf8:	e0bffc15 	stw	r2,-16(fp)
 400ecfc:	e0bffc17 	ldw	r2,-16(fp)
 400ed00:	1000070e 	bge	r2,zero,400ed20 <read+0xc0>
        {
          ALT_ERRNO = -rval;
 400ed04:	400ec240 	call	400ec24 <alt_get_errno>
 400ed08:	1007883a 	mov	r3,r2
 400ed0c:	e0bffc17 	ldw	r2,-16(fp)
 400ed10:	0085c83a 	sub	r2,zero,r2
 400ed14:	18800015 	stw	r2,0(r3)
          return -1;
 400ed18:	00bfffc4 	movi	r2,-1
 400ed1c:	00000c06 	br	400ed50 <read+0xf0>
        }
        return rval;
 400ed20:	e0bffc17 	ldw	r2,-16(fp)
 400ed24:	00000a06 	br	400ed50 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400ed28:	400ec240 	call	400ec24 <alt_get_errno>
 400ed2c:	1007883a 	mov	r3,r2
 400ed30:	00800344 	movi	r2,13
 400ed34:	18800015 	stw	r2,0(r3)
 400ed38:	00000406 	br	400ed4c <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400ed3c:	400ec240 	call	400ec24 <alt_get_errno>
 400ed40:	1007883a 	mov	r3,r2
 400ed44:	00801444 	movi	r2,81
 400ed48:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400ed4c:	00bfffc4 	movi	r2,-1
}
 400ed50:	e037883a 	mov	sp,fp
 400ed54:	dfc00117 	ldw	ra,4(sp)
 400ed58:	df000017 	ldw	fp,0(sp)
 400ed5c:	dec00204 	addi	sp,sp,8
 400ed60:	f800283a 	ret

0400ed64 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400ed64:	defffc04 	addi	sp,sp,-16
 400ed68:	dfc00315 	stw	ra,12(sp)
 400ed6c:	df000215 	stw	fp,8(sp)
 400ed70:	dc000115 	stw	r16,4(sp)
 400ed74:	df000204 	addi	fp,sp,8
 400ed78:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 400ed7c:	e0bffe17 	ldw	r2,-8(fp)
 400ed80:	108000d0 	cmplti	r2,r2,3
 400ed84:	1000111e 	bne	r2,zero,400edcc <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 400ed88:	04010074 	movhi	r16,1025
 400ed8c:	840a6604 	addi	r16,r16,10648
 400ed90:	e0bffe17 	ldw	r2,-8(fp)
 400ed94:	01400304 	movi	r5,12
 400ed98:	1009883a 	mov	r4,r2
 400ed9c:	40049b00 	call	40049b0 <__mulsi3>
 400eda0:	8085883a 	add	r2,r16,r2
 400eda4:	10800204 	addi	r2,r2,8
 400eda8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400edac:	04010074 	movhi	r16,1025
 400edb0:	840a6604 	addi	r16,r16,10648
 400edb4:	e0bffe17 	ldw	r2,-8(fp)
 400edb8:	01400304 	movi	r5,12
 400edbc:	1009883a 	mov	r4,r2
 400edc0:	40049b00 	call	40049b0 <__mulsi3>
 400edc4:	8085883a 	add	r2,r16,r2
 400edc8:	10000015 	stw	zero,0(r2)
  }
}
 400edcc:	0001883a 	nop
 400edd0:	e6ffff04 	addi	sp,fp,-4
 400edd4:	dfc00217 	ldw	ra,8(sp)
 400edd8:	df000117 	ldw	fp,4(sp)
 400eddc:	dc000017 	ldw	r16,0(sp)
 400ede0:	dec00304 	addi	sp,sp,12
 400ede4:	f800283a 	ret

0400ede8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400ede8:	defff904 	addi	sp,sp,-28
 400edec:	df000615 	stw	fp,24(sp)
 400edf0:	df000604 	addi	fp,sp,24
 400edf4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400edf8:	0005303a 	rdctl	r2,status
 400edfc:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ee00:	e0fffe17 	ldw	r3,-8(fp)
 400ee04:	00bfff84 	movi	r2,-2
 400ee08:	1884703a 	and	r2,r3,r2
 400ee0c:	1001703a 	wrctl	status,r2
  
  return context;
 400ee10:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400ee14:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400ee18:	d0a01917 	ldw	r2,-32668(gp)
 400ee1c:	10c000c4 	addi	r3,r2,3
 400ee20:	00bfff04 	movi	r2,-4
 400ee24:	1884703a 	and	r2,r3,r2
 400ee28:	d0a01915 	stw	r2,-32668(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400ee2c:	d0e01917 	ldw	r3,-32668(gp)
 400ee30:	e0bfff17 	ldw	r2,-4(fp)
 400ee34:	1887883a 	add	r3,r3,r2
 400ee38:	00820034 	movhi	r2,2048
 400ee3c:	10800004 	addi	r2,r2,0
 400ee40:	10c0062e 	bgeu	r2,r3,400ee5c <sbrk+0x74>
 400ee44:	e0bffb17 	ldw	r2,-20(fp)
 400ee48:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ee4c:	e0bffa17 	ldw	r2,-24(fp)
 400ee50:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400ee54:	00bfffc4 	movi	r2,-1
 400ee58:	00000b06 	br	400ee88 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 400ee5c:	d0a01917 	ldw	r2,-32668(gp)
 400ee60:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400ee64:	d0e01917 	ldw	r3,-32668(gp)
 400ee68:	e0bfff17 	ldw	r2,-4(fp)
 400ee6c:	1885883a 	add	r2,r3,r2
 400ee70:	d0a01915 	stw	r2,-32668(gp)
 400ee74:	e0bffb17 	ldw	r2,-20(fp)
 400ee78:	e0bffc15 	stw	r2,-16(fp)
 400ee7c:	e0bffc17 	ldw	r2,-16(fp)
 400ee80:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400ee84:	e0bffd17 	ldw	r2,-12(fp)
} 
 400ee88:	e037883a 	mov	sp,fp
 400ee8c:	df000017 	ldw	fp,0(sp)
 400ee90:	dec00104 	addi	sp,sp,4
 400ee94:	f800283a 	ret

0400ee98 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 400ee98:	defffd04 	addi	sp,sp,-12
 400ee9c:	dfc00215 	stw	ra,8(sp)
 400eea0:	df000115 	stw	fp,4(sp)
 400eea4:	df000104 	addi	fp,sp,4
 400eea8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 400eeac:	e13fff17 	ldw	r4,-4(fp)
 400eeb0:	40107d40 	call	40107d4 <alt_busy_sleep>
}
 400eeb4:	e037883a 	mov	sp,fp
 400eeb8:	dfc00117 	ldw	ra,4(sp)
 400eebc:	df000017 	ldw	fp,0(sp)
 400eec0:	dec00204 	addi	sp,sp,8
 400eec4:	f800283a 	ret

0400eec8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400eec8:	defffe04 	addi	sp,sp,-8
 400eecc:	dfc00115 	stw	ra,4(sp)
 400eed0:	df000015 	stw	fp,0(sp)
 400eed4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400eed8:	d0a01717 	ldw	r2,-32676(gp)
 400eedc:	10000326 	beq	r2,zero,400eeec <alt_get_errno+0x24>
 400eee0:	d0a01717 	ldw	r2,-32676(gp)
 400eee4:	103ee83a 	callr	r2
 400eee8:	00000106 	br	400eef0 <alt_get_errno+0x28>
 400eeec:	d0a75f04 	addi	r2,gp,-25220
}
 400eef0:	e037883a 	mov	sp,fp
 400eef4:	dfc00117 	ldw	ra,4(sp)
 400eef8:	df000017 	ldw	fp,0(sp)
 400eefc:	dec00204 	addi	sp,sp,8
 400ef00:	f800283a 	ret

0400ef04 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400ef04:	defff904 	addi	sp,sp,-28
 400ef08:	dfc00615 	stw	ra,24(sp)
 400ef0c:	df000515 	stw	fp,20(sp)
 400ef10:	df000504 	addi	fp,sp,20
 400ef14:	e13ffd15 	stw	r4,-12(fp)
 400ef18:	e17ffe15 	stw	r5,-8(fp)
 400ef1c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400ef20:	e0bffd17 	ldw	r2,-12(fp)
 400ef24:	10000816 	blt	r2,zero,400ef48 <write+0x44>
 400ef28:	01400304 	movi	r5,12
 400ef2c:	e13ffd17 	ldw	r4,-12(fp)
 400ef30:	40049b00 	call	40049b0 <__mulsi3>
 400ef34:	1007883a 	mov	r3,r2
 400ef38:	00810074 	movhi	r2,1025
 400ef3c:	108a6604 	addi	r2,r2,10648
 400ef40:	1885883a 	add	r2,r3,r2
 400ef44:	00000106 	br	400ef4c <write+0x48>
 400ef48:	0005883a 	mov	r2,zero
 400ef4c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400ef50:	e0bffb17 	ldw	r2,-20(fp)
 400ef54:	10002126 	beq	r2,zero,400efdc <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400ef58:	e0bffb17 	ldw	r2,-20(fp)
 400ef5c:	10800217 	ldw	r2,8(r2)
 400ef60:	108000cc 	andi	r2,r2,3
 400ef64:	10001826 	beq	r2,zero,400efc8 <write+0xc4>
 400ef68:	e0bffb17 	ldw	r2,-20(fp)
 400ef6c:	10800017 	ldw	r2,0(r2)
 400ef70:	10800617 	ldw	r2,24(r2)
 400ef74:	10001426 	beq	r2,zero,400efc8 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400ef78:	e0bffb17 	ldw	r2,-20(fp)
 400ef7c:	10800017 	ldw	r2,0(r2)
 400ef80:	10800617 	ldw	r2,24(r2)
 400ef84:	e0ffff17 	ldw	r3,-4(fp)
 400ef88:	180d883a 	mov	r6,r3
 400ef8c:	e17ffe17 	ldw	r5,-8(fp)
 400ef90:	e13ffb17 	ldw	r4,-20(fp)
 400ef94:	103ee83a 	callr	r2
 400ef98:	e0bffc15 	stw	r2,-16(fp)
 400ef9c:	e0bffc17 	ldw	r2,-16(fp)
 400efa0:	1000070e 	bge	r2,zero,400efc0 <write+0xbc>
      {
        ALT_ERRNO = -rval;
 400efa4:	400eec80 	call	400eec8 <alt_get_errno>
 400efa8:	1007883a 	mov	r3,r2
 400efac:	e0bffc17 	ldw	r2,-16(fp)
 400efb0:	0085c83a 	sub	r2,zero,r2
 400efb4:	18800015 	stw	r2,0(r3)
        return -1;
 400efb8:	00bfffc4 	movi	r2,-1
 400efbc:	00000c06 	br	400eff0 <write+0xec>
      }
      return rval;
 400efc0:	e0bffc17 	ldw	r2,-16(fp)
 400efc4:	00000a06 	br	400eff0 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400efc8:	400eec80 	call	400eec8 <alt_get_errno>
 400efcc:	1007883a 	mov	r3,r2
 400efd0:	00800344 	movi	r2,13
 400efd4:	18800015 	stw	r2,0(r3)
 400efd8:	00000406 	br	400efec <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400efdc:	400eec80 	call	400eec8 <alt_get_errno>
 400efe0:	1007883a 	mov	r3,r2
 400efe4:	00801444 	movi	r2,81
 400efe8:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400efec:	00bfffc4 	movi	r2,-1
}
 400eff0:	e037883a 	mov	sp,fp
 400eff4:	dfc00117 	ldw	ra,4(sp)
 400eff8:	df000017 	ldw	fp,0(sp)
 400effc:	dec00204 	addi	sp,sp,8
 400f000:	f800283a 	ret

0400f004 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400f004:	defffd04 	addi	sp,sp,-12
 400f008:	dfc00215 	stw	ra,8(sp)
 400f00c:	df000115 	stw	fp,4(sp)
 400f010:	df000104 	addi	fp,sp,4
 400f014:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400f018:	d1601404 	addi	r5,gp,-32688
 400f01c:	e13fff17 	ldw	r4,-4(fp)
 400f020:	40109880 	call	4010988 <alt_dev_llist_insert>
}
 400f024:	e037883a 	mov	sp,fp
 400f028:	dfc00117 	ldw	ra,4(sp)
 400f02c:	df000017 	ldw	fp,0(sp)
 400f030:	dec00204 	addi	sp,sp,8
 400f034:	f800283a 	ret

0400f038 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400f038:	defffd04 	addi	sp,sp,-12
 400f03c:	dfc00215 	stw	ra,8(sp)
 400f040:	df000115 	stw	fp,4(sp)
 400f044:	df000104 	addi	fp,sp,4
 400f048:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
 400f04c:	40113340 	call	4011334 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400f050:	00800044 	movi	r2,1
 400f054:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400f058:	0001883a 	nop
 400f05c:	e037883a 	mov	sp,fp
 400f060:	dfc00117 	ldw	ra,4(sp)
 400f064:	df000017 	ldw	fp,0(sp)
 400f068:	dec00204 	addi	sp,sp,8
 400f06c:	f800283a 	ret

0400f070 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400f070:	defffd04 	addi	sp,sp,-12
 400f074:	dfc00215 	stw	ra,8(sp)
 400f078:	df000115 	stw	fp,4(sp)
 400f07c:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 400f080:	000d883a 	mov	r6,zero
 400f084:	000b883a 	mov	r5,zero
 400f088:	01010074 	movhi	r4,1025
 400f08c:	210ad004 	addi	r4,r4,11072
 400f090:	400f4cc0 	call	400f4cc <altera_avalon_jtag_uart_init>
 400f094:	01010074 	movhi	r4,1025
 400f098:	210ac604 	addi	r4,r4,11032
 400f09c:	400f0040 	call	400f004 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( BLE_UART, ble_uart);
 400f0a0:	01800044 	movi	r6,1
 400f0a4:	000b883a 	mov	r5,zero
 400f0a8:	01010074 	movhi	r4,1025
 400f0ac:	210ee804 	addi	r4,r4,15264
 400f0b0:	400fee00 	call	400fee0 <altera_avalon_uart_init>
 400f0b4:	01010074 	movhi	r4,1025
 400f0b8:	210ede04 	addi	r4,r4,15224
 400f0bc:	400f0040 	call	400f004 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_DMA_CONTROLLER_INIT ( VIDEO_DMA_CONTROLLER, video_dma_controller);
 400f0c0:	00810074 	movhi	r2,1025
 400f0c4:	108f0f04 	addi	r2,r2,15420
 400f0c8:	10800a17 	ldw	r2,40(r2)
 400f0cc:	10800017 	ldw	r2,0(r2)
 400f0d0:	1007883a 	mov	r3,r2
 400f0d4:	00810074 	movhi	r2,1025
 400f0d8:	108f0f04 	addi	r2,r2,15420
 400f0dc:	10c00b15 	stw	r3,44(r2)
 400f0e0:	00810074 	movhi	r2,1025
 400f0e4:	108f0f04 	addi	r2,r2,15420
 400f0e8:	10800a17 	ldw	r2,40(r2)
 400f0ec:	10800104 	addi	r2,r2,4
 400f0f0:	10800017 	ldw	r2,0(r2)
 400f0f4:	1007883a 	mov	r3,r2
 400f0f8:	00810074 	movhi	r2,1025
 400f0fc:	108f0f04 	addi	r2,r2,15420
 400f100:	10c00c15 	stw	r3,48(r2)
 400f104:	00810074 	movhi	r2,1025
 400f108:	108f0f04 	addi	r2,r2,15420
 400f10c:	10800a17 	ldw	r2,40(r2)
 400f110:	10800204 	addi	r2,r2,8
 400f114:	10800017 	ldw	r2,0(r2)
 400f118:	10ffffcc 	andi	r3,r2,65535
 400f11c:	00810074 	movhi	r2,1025
 400f120:	108f0f04 	addi	r2,r2,15420
 400f124:	10c01115 	stw	r3,68(r2)
 400f128:	00810074 	movhi	r2,1025
 400f12c:	108f0f04 	addi	r2,r2,15420
 400f130:	10800a17 	ldw	r2,40(r2)
 400f134:	10800204 	addi	r2,r2,8
 400f138:	10800017 	ldw	r2,0(r2)
 400f13c:	1006d43a 	srli	r3,r2,16
 400f140:	00810074 	movhi	r2,1025
 400f144:	108f0f04 	addi	r2,r2,15420
 400f148:	10c01215 	stw	r3,72(r2)
 400f14c:	00810074 	movhi	r2,1025
 400f150:	108f0f04 	addi	r2,r2,15420
 400f154:	10800a17 	ldw	r2,40(r2)
 400f158:	10800304 	addi	r2,r2,12
 400f15c:	10800017 	ldw	r2,0(r2)
 400f160:	1005d07a 	srai	r2,r2,1
 400f164:	10c0004c 	andi	r3,r2,1
 400f168:	00810074 	movhi	r2,1025
 400f16c:	108f0f04 	addi	r2,r2,15420
 400f170:	10c00d15 	stw	r3,52(r2)
 400f174:	00810074 	movhi	r2,1025
 400f178:	108f0f04 	addi	r2,r2,15420
 400f17c:	10800a17 	ldw	r2,40(r2)
 400f180:	10800304 	addi	r2,r2,12
 400f184:	10800017 	ldw	r2,0(r2)
 400f188:	1005d23a 	srai	r2,r2,8
 400f18c:	108003cc 	andi	r2,r2,15
 400f190:	10800044 	addi	r2,r2,1
 400f194:	1007883a 	mov	r3,r2
 400f198:	00810074 	movhi	r2,1025
 400f19c:	108f0f04 	addi	r2,r2,15420
 400f1a0:	10c00e15 	stw	r3,56(r2)
 400f1a4:	00810074 	movhi	r2,1025
 400f1a8:	108f0f04 	addi	r2,r2,15420
 400f1ac:	10800a17 	ldw	r2,40(r2)
 400f1b0:	10800304 	addi	r2,r2,12
 400f1b4:	10800017 	ldw	r2,0(r2)
 400f1b8:	1005d1ba 	srai	r2,r2,6
 400f1bc:	108000cc 	andi	r2,r2,3
 400f1c0:	10800044 	addi	r2,r2,1
 400f1c4:	1007883a 	mov	r3,r2
 400f1c8:	00810074 	movhi	r2,1025
 400f1cc:	108f0f04 	addi	r2,r2,15420
 400f1d0:	10c00f15 	stw	r3,60(r2)
 400f1d4:	00810074 	movhi	r2,1025
 400f1d8:	108f0f04 	addi	r2,r2,15420
 400f1dc:	10800e17 	ldw	r2,56(r2)
 400f1e0:	1007883a 	mov	r3,r2
 400f1e4:	00810074 	movhi	r2,1025
 400f1e8:	108f0f04 	addi	r2,r2,15420
 400f1ec:	10800f17 	ldw	r2,60(r2)
 400f1f0:	100b883a 	mov	r5,r2
 400f1f4:	1809883a 	mov	r4,r3
 400f1f8:	40049b00 	call	40049b0 <__mulsi3>
 400f1fc:	e0bfff05 	stb	r2,-4(fp)
 400f200:	e0bfff03 	ldbu	r2,-4(fp)
 400f204:	10800268 	cmpgeui	r2,r2,9
 400f208:	1000051e 	bne	r2,zero,400f220 <alt_sys_init+0x1b0>
 400f20c:	00810074 	movhi	r2,1025
 400f210:	108f0f04 	addi	r2,r2,15420
 400f214:	00c00044 	movi	r3,1
 400f218:	10c01015 	stw	r3,64(r2)
 400f21c:	00000c06 	br	400f250 <alt_sys_init+0x1e0>
 400f220:	e0bfff03 	ldbu	r2,-4(fp)
 400f224:	10800468 	cmpgeui	r2,r2,17
 400f228:	1000051e 	bne	r2,zero,400f240 <alt_sys_init+0x1d0>
 400f22c:	00810074 	movhi	r2,1025
 400f230:	108f0f04 	addi	r2,r2,15420
 400f234:	00c00084 	movi	r3,2
 400f238:	10c01015 	stw	r3,64(r2)
 400f23c:	00000406 	br	400f250 <alt_sys_init+0x1e0>
 400f240:	00810074 	movhi	r2,1025
 400f244:	108f0f04 	addi	r2,r2,15420
 400f248:	00c00104 	movi	r3,4
 400f24c:	10c01015 	stw	r3,64(r2)
 400f250:	00810074 	movhi	r2,1025
 400f254:	108f0f04 	addi	r2,r2,15420
 400f258:	10800a17 	ldw	r2,40(r2)
 400f25c:	10800304 	addi	r2,r2,12
 400f260:	10800017 	ldw	r2,0(r2)
 400f264:	1005d43a 	srai	r2,r2,16
 400f268:	e0bfff45 	stb	r2,-3(fp)
 400f26c:	00810074 	movhi	r2,1025
 400f270:	108f0f04 	addi	r2,r2,15420
 400f274:	10800a17 	ldw	r2,40(r2)
 400f278:	10800304 	addi	r2,r2,12
 400f27c:	10800017 	ldw	r2,0(r2)
 400f280:	1004d63a 	srli	r2,r2,24
 400f284:	e0bfff85 	stb	r2,-2(fp)
 400f288:	00810074 	movhi	r2,1025
 400f28c:	108f0f04 	addi	r2,r2,15420
 400f290:	10801017 	ldw	r2,64(r2)
 400f294:	10800058 	cmpnei	r2,r2,1
 400f298:	1000041e 	bne	r2,zero,400f2ac <alt_sys_init+0x23c>
 400f29c:	00810074 	movhi	r2,1025
 400f2a0:	108f0f04 	addi	r2,r2,15420
 400f2a4:	10001315 	stw	zero,76(r2)
 400f2a8:	00000e06 	br	400f2e4 <alt_sys_init+0x274>
 400f2ac:	00810074 	movhi	r2,1025
 400f2b0:	108f0f04 	addi	r2,r2,15420
 400f2b4:	10801017 	ldw	r2,64(r2)
 400f2b8:	10800098 	cmpnei	r2,r2,2
 400f2bc:	1000051e 	bne	r2,zero,400f2d4 <alt_sys_init+0x264>
 400f2c0:	00810074 	movhi	r2,1025
 400f2c4:	108f0f04 	addi	r2,r2,15420
 400f2c8:	00c00044 	movi	r3,1
 400f2cc:	10c01315 	stw	r3,76(r2)
 400f2d0:	00000406 	br	400f2e4 <alt_sys_init+0x274>
 400f2d4:	00810074 	movhi	r2,1025
 400f2d8:	108f0f04 	addi	r2,r2,15420
 400f2dc:	00c00084 	movi	r3,2
 400f2e0:	10c01315 	stw	r3,76(r2)
 400f2e4:	e0bfff43 	ldbu	r2,-3(fp)
 400f2e8:	00c00804 	movi	r3,32
 400f2ec:	1885c83a 	sub	r2,r3,r2
 400f2f0:	00ffffc4 	movi	r3,-1
 400f2f4:	1886d83a 	srl	r3,r3,r2
 400f2f8:	00810074 	movhi	r2,1025
 400f2fc:	108f0f04 	addi	r2,r2,15420
 400f300:	10c01415 	stw	r3,80(r2)
 400f304:	e0ffff43 	ldbu	r3,-3(fp)
 400f308:	00810074 	movhi	r2,1025
 400f30c:	108f0f04 	addi	r2,r2,15420
 400f310:	10801317 	ldw	r2,76(r2)
 400f314:	1887883a 	add	r3,r3,r2
 400f318:	00810074 	movhi	r2,1025
 400f31c:	108f0f04 	addi	r2,r2,15420
 400f320:	10c01515 	stw	r3,84(r2)
 400f324:	e0bfff83 	ldbu	r2,-2(fp)
 400f328:	00c00804 	movi	r3,32
 400f32c:	1885c83a 	sub	r2,r3,r2
 400f330:	00ffffc4 	movi	r3,-1
 400f334:	1886d83a 	srl	r3,r3,r2
 400f338:	00810074 	movhi	r2,1025
 400f33c:	108f0f04 	addi	r2,r2,15420
 400f340:	10c01615 	stw	r3,88(r2)
 400f344:	01010074 	movhi	r4,1025
 400f348:	210f0f04 	addi	r4,r4,15420
 400f34c:	400f0040 	call	400f004 <alt_dev_reg>
}
 400f350:	0001883a 	nop
 400f354:	e037883a 	mov	sp,fp
 400f358:	dfc00117 	ldw	ra,4(sp)
 400f35c:	df000017 	ldw	fp,0(sp)
 400f360:	dec00204 	addi	sp,sp,8
 400f364:	f800283a 	ret

0400f368 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400f368:	defffa04 	addi	sp,sp,-24
 400f36c:	dfc00515 	stw	ra,20(sp)
 400f370:	df000415 	stw	fp,16(sp)
 400f374:	df000404 	addi	fp,sp,16
 400f378:	e13ffd15 	stw	r4,-12(fp)
 400f37c:	e17ffe15 	stw	r5,-8(fp)
 400f380:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f384:	e0bffd17 	ldw	r2,-12(fp)
 400f388:	10800017 	ldw	r2,0(r2)
 400f38c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400f390:	e0bffc17 	ldw	r2,-16(fp)
 400f394:	10c00a04 	addi	r3,r2,40
 400f398:	e0bffd17 	ldw	r2,-12(fp)
 400f39c:	10800217 	ldw	r2,8(r2)
 400f3a0:	100f883a 	mov	r7,r2
 400f3a4:	e1bfff17 	ldw	r6,-4(fp)
 400f3a8:	e17ffe17 	ldw	r5,-8(fp)
 400f3ac:	1809883a 	mov	r4,r3
 400f3b0:	400f9900 	call	400f990 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 400f3b4:	e037883a 	mov	sp,fp
 400f3b8:	dfc00117 	ldw	ra,4(sp)
 400f3bc:	df000017 	ldw	fp,0(sp)
 400f3c0:	dec00204 	addi	sp,sp,8
 400f3c4:	f800283a 	ret

0400f3c8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400f3c8:	defffa04 	addi	sp,sp,-24
 400f3cc:	dfc00515 	stw	ra,20(sp)
 400f3d0:	df000415 	stw	fp,16(sp)
 400f3d4:	df000404 	addi	fp,sp,16
 400f3d8:	e13ffd15 	stw	r4,-12(fp)
 400f3dc:	e17ffe15 	stw	r5,-8(fp)
 400f3e0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f3e4:	e0bffd17 	ldw	r2,-12(fp)
 400f3e8:	10800017 	ldw	r2,0(r2)
 400f3ec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400f3f0:	e0bffc17 	ldw	r2,-16(fp)
 400f3f4:	10c00a04 	addi	r3,r2,40
 400f3f8:	e0bffd17 	ldw	r2,-12(fp)
 400f3fc:	10800217 	ldw	r2,8(r2)
 400f400:	100f883a 	mov	r7,r2
 400f404:	e1bfff17 	ldw	r6,-4(fp)
 400f408:	e17ffe17 	ldw	r5,-8(fp)
 400f40c:	1809883a 	mov	r4,r3
 400f410:	400fbac0 	call	400fbac <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 400f414:	e037883a 	mov	sp,fp
 400f418:	dfc00117 	ldw	ra,4(sp)
 400f41c:	df000017 	ldw	fp,0(sp)
 400f420:	dec00204 	addi	sp,sp,8
 400f424:	f800283a 	ret

0400f428 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 400f428:	defffc04 	addi	sp,sp,-16
 400f42c:	dfc00315 	stw	ra,12(sp)
 400f430:	df000215 	stw	fp,8(sp)
 400f434:	df000204 	addi	fp,sp,8
 400f438:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f43c:	e0bfff17 	ldw	r2,-4(fp)
 400f440:	10800017 	ldw	r2,0(r2)
 400f444:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 400f448:	e0bffe17 	ldw	r2,-8(fp)
 400f44c:	10c00a04 	addi	r3,r2,40
 400f450:	e0bfff17 	ldw	r2,-4(fp)
 400f454:	10800217 	ldw	r2,8(r2)
 400f458:	100b883a 	mov	r5,r2
 400f45c:	1809883a 	mov	r4,r3
 400f460:	400f8380 	call	400f838 <altera_avalon_jtag_uart_close>
}
 400f464:	e037883a 	mov	sp,fp
 400f468:	dfc00117 	ldw	ra,4(sp)
 400f46c:	df000017 	ldw	fp,0(sp)
 400f470:	dec00204 	addi	sp,sp,8
 400f474:	f800283a 	ret

0400f478 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 400f478:	defffa04 	addi	sp,sp,-24
 400f47c:	dfc00515 	stw	ra,20(sp)
 400f480:	df000415 	stw	fp,16(sp)
 400f484:	df000404 	addi	fp,sp,16
 400f488:	e13ffd15 	stw	r4,-12(fp)
 400f48c:	e17ffe15 	stw	r5,-8(fp)
 400f490:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 400f494:	e0bffd17 	ldw	r2,-12(fp)
 400f498:	10800017 	ldw	r2,0(r2)
 400f49c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400f4a0:	e0bffc17 	ldw	r2,-16(fp)
 400f4a4:	10800a04 	addi	r2,r2,40
 400f4a8:	e1bfff17 	ldw	r6,-4(fp)
 400f4ac:	e17ffe17 	ldw	r5,-8(fp)
 400f4b0:	1009883a 	mov	r4,r2
 400f4b4:	400f8a00 	call	400f8a0 <altera_avalon_jtag_uart_ioctl>
}
 400f4b8:	e037883a 	mov	sp,fp
 400f4bc:	dfc00117 	ldw	ra,4(sp)
 400f4c0:	df000017 	ldw	fp,0(sp)
 400f4c4:	dec00204 	addi	sp,sp,8
 400f4c8:	f800283a 	ret

0400f4cc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 400f4cc:	defffa04 	addi	sp,sp,-24
 400f4d0:	dfc00515 	stw	ra,20(sp)
 400f4d4:	df000415 	stw	fp,16(sp)
 400f4d8:	df000404 	addi	fp,sp,16
 400f4dc:	e13ffd15 	stw	r4,-12(fp)
 400f4e0:	e17ffe15 	stw	r5,-8(fp)
 400f4e4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400f4e8:	e0bffd17 	ldw	r2,-12(fp)
 400f4ec:	00c00044 	movi	r3,1
 400f4f0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 400f4f4:	e0bffd17 	ldw	r2,-12(fp)
 400f4f8:	10800017 	ldw	r2,0(r2)
 400f4fc:	10800104 	addi	r2,r2,4
 400f500:	1007883a 	mov	r3,r2
 400f504:	e0bffd17 	ldw	r2,-12(fp)
 400f508:	10800817 	ldw	r2,32(r2)
 400f50c:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400f510:	e0bffe17 	ldw	r2,-8(fp)
 400f514:	e0ffff17 	ldw	r3,-4(fp)
 400f518:	d8000015 	stw	zero,0(sp)
 400f51c:	e1fffd17 	ldw	r7,-12(fp)
 400f520:	01810074 	movhi	r6,1025
 400f524:	31bd6304 	addi	r6,r6,-2676
 400f528:	180b883a 	mov	r5,r3
 400f52c:	1009883a 	mov	r4,r2
 400f530:	4010b0c0 	call	4010b0c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 400f534:	e0bffd17 	ldw	r2,-12(fp)
 400f538:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 400f53c:	e0bffd17 	ldw	r2,-12(fp)
 400f540:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400f544:	d0e76a17 	ldw	r3,-25176(gp)
 400f548:	e1fffd17 	ldw	r7,-12(fp)
 400f54c:	01810074 	movhi	r6,1025
 400f550:	31bde604 	addi	r6,r6,-2152
 400f554:	180b883a 	mov	r5,r3
 400f558:	1009883a 	mov	r4,r2
 400f55c:	40106a80 	call	40106a8 <alt_alarm_start>
 400f560:	1000040e 	bge	r2,zero,400f574 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 400f564:	e0fffd17 	ldw	r3,-12(fp)
 400f568:	00a00034 	movhi	r2,32768
 400f56c:	10bfffc4 	addi	r2,r2,-1
 400f570:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 400f574:	0001883a 	nop
 400f578:	e037883a 	mov	sp,fp
 400f57c:	dfc00117 	ldw	ra,4(sp)
 400f580:	df000017 	ldw	fp,0(sp)
 400f584:	dec00204 	addi	sp,sp,8
 400f588:	f800283a 	ret

0400f58c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 400f58c:	defff804 	addi	sp,sp,-32
 400f590:	df000715 	stw	fp,28(sp)
 400f594:	df000704 	addi	fp,sp,28
 400f598:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 400f59c:	e0bfff17 	ldw	r2,-4(fp)
 400f5a0:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 400f5a4:	e0bffb17 	ldw	r2,-20(fp)
 400f5a8:	10800017 	ldw	r2,0(r2)
 400f5ac:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400f5b0:	e0bffc17 	ldw	r2,-16(fp)
 400f5b4:	10800104 	addi	r2,r2,4
 400f5b8:	10800037 	ldwio	r2,0(r2)
 400f5bc:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400f5c0:	e0bffd17 	ldw	r2,-12(fp)
 400f5c4:	1080c00c 	andi	r2,r2,768
 400f5c8:	10006d26 	beq	r2,zero,400f780 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400f5cc:	e0bffd17 	ldw	r2,-12(fp)
 400f5d0:	1080400c 	andi	r2,r2,256
 400f5d4:	10003526 	beq	r2,zero,400f6ac <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400f5d8:	00800074 	movhi	r2,1
 400f5dc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400f5e0:	e0bffb17 	ldw	r2,-20(fp)
 400f5e4:	10800a17 	ldw	r2,40(r2)
 400f5e8:	10800044 	addi	r2,r2,1
 400f5ec:	1081ffcc 	andi	r2,r2,2047
 400f5f0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 400f5f4:	e0bffb17 	ldw	r2,-20(fp)
 400f5f8:	10c00b17 	ldw	r3,44(r2)
 400f5fc:	e0bffe17 	ldw	r2,-8(fp)
 400f600:	18801526 	beq	r3,r2,400f658 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 400f604:	e0bffc17 	ldw	r2,-16(fp)
 400f608:	10800037 	ldwio	r2,0(r2)
 400f60c:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400f610:	e0bff917 	ldw	r2,-28(fp)
 400f614:	10a0000c 	andi	r2,r2,32768
 400f618:	10001126 	beq	r2,zero,400f660 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 400f61c:	e0bffb17 	ldw	r2,-20(fp)
 400f620:	10800a17 	ldw	r2,40(r2)
 400f624:	e0fff917 	ldw	r3,-28(fp)
 400f628:	1809883a 	mov	r4,r3
 400f62c:	e0fffb17 	ldw	r3,-20(fp)
 400f630:	1885883a 	add	r2,r3,r2
 400f634:	10800e04 	addi	r2,r2,56
 400f638:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400f63c:	e0bffb17 	ldw	r2,-20(fp)
 400f640:	10800a17 	ldw	r2,40(r2)
 400f644:	10800044 	addi	r2,r2,1
 400f648:	10c1ffcc 	andi	r3,r2,2047
 400f64c:	e0bffb17 	ldw	r2,-20(fp)
 400f650:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 400f654:	003fe206 	br	400f5e0 <__alt_data_end+0xfc00f5e0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 400f658:	0001883a 	nop
 400f65c:	00000106 	br	400f664 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 400f660:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 400f664:	e0bff917 	ldw	r2,-28(fp)
 400f668:	10bfffec 	andhi	r2,r2,65535
 400f66c:	10000f26 	beq	r2,zero,400f6ac <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400f670:	e0bffb17 	ldw	r2,-20(fp)
 400f674:	10c00817 	ldw	r3,32(r2)
 400f678:	00bfff84 	movi	r2,-2
 400f67c:	1886703a 	and	r3,r3,r2
 400f680:	e0bffb17 	ldw	r2,-20(fp)
 400f684:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 400f688:	e0bffc17 	ldw	r2,-16(fp)
 400f68c:	10800104 	addi	r2,r2,4
 400f690:	1007883a 	mov	r3,r2
 400f694:	e0bffb17 	ldw	r2,-20(fp)
 400f698:	10800817 	ldw	r2,32(r2)
 400f69c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400f6a0:	e0bffc17 	ldw	r2,-16(fp)
 400f6a4:	10800104 	addi	r2,r2,4
 400f6a8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 400f6ac:	e0bffd17 	ldw	r2,-12(fp)
 400f6b0:	1080800c 	andi	r2,r2,512
 400f6b4:	103fbe26 	beq	r2,zero,400f5b0 <__alt_data_end+0xfc00f5b0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 400f6b8:	e0bffd17 	ldw	r2,-12(fp)
 400f6bc:	1004d43a 	srli	r2,r2,16
 400f6c0:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 400f6c4:	00001406 	br	400f718 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400f6c8:	e0bffc17 	ldw	r2,-16(fp)
 400f6cc:	e0fffb17 	ldw	r3,-20(fp)
 400f6d0:	18c00d17 	ldw	r3,52(r3)
 400f6d4:	e13ffb17 	ldw	r4,-20(fp)
 400f6d8:	20c7883a 	add	r3,r4,r3
 400f6dc:	18c20e04 	addi	r3,r3,2104
 400f6e0:	18c00003 	ldbu	r3,0(r3)
 400f6e4:	18c03fcc 	andi	r3,r3,255
 400f6e8:	18c0201c 	xori	r3,r3,128
 400f6ec:	18ffe004 	addi	r3,r3,-128
 400f6f0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400f6f4:	e0bffb17 	ldw	r2,-20(fp)
 400f6f8:	10800d17 	ldw	r2,52(r2)
 400f6fc:	10800044 	addi	r2,r2,1
 400f700:	10c1ffcc 	andi	r3,r2,2047
 400f704:	e0bffb17 	ldw	r2,-20(fp)
 400f708:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400f70c:	e0bffa17 	ldw	r2,-24(fp)
 400f710:	10bfffc4 	addi	r2,r2,-1
 400f714:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400f718:	e0bffa17 	ldw	r2,-24(fp)
 400f71c:	10000526 	beq	r2,zero,400f734 <altera_avalon_jtag_uart_irq+0x1a8>
 400f720:	e0bffb17 	ldw	r2,-20(fp)
 400f724:	10c00d17 	ldw	r3,52(r2)
 400f728:	e0bffb17 	ldw	r2,-20(fp)
 400f72c:	10800c17 	ldw	r2,48(r2)
 400f730:	18bfe51e 	bne	r3,r2,400f6c8 <__alt_data_end+0xfc00f6c8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 400f734:	e0bffa17 	ldw	r2,-24(fp)
 400f738:	103f9d26 	beq	r2,zero,400f5b0 <__alt_data_end+0xfc00f5b0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400f73c:	e0bffb17 	ldw	r2,-20(fp)
 400f740:	10c00817 	ldw	r3,32(r2)
 400f744:	00bfff44 	movi	r2,-3
 400f748:	1886703a 	and	r3,r3,r2
 400f74c:	e0bffb17 	ldw	r2,-20(fp)
 400f750:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400f754:	e0bffb17 	ldw	r2,-20(fp)
 400f758:	10800017 	ldw	r2,0(r2)
 400f75c:	10800104 	addi	r2,r2,4
 400f760:	1007883a 	mov	r3,r2
 400f764:	e0bffb17 	ldw	r2,-20(fp)
 400f768:	10800817 	ldw	r2,32(r2)
 400f76c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400f770:	e0bffc17 	ldw	r2,-16(fp)
 400f774:	10800104 	addi	r2,r2,4
 400f778:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 400f77c:	003f8c06 	br	400f5b0 <__alt_data_end+0xfc00f5b0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 400f780:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 400f784:	0001883a 	nop
 400f788:	e037883a 	mov	sp,fp
 400f78c:	df000017 	ldw	fp,0(sp)
 400f790:	dec00104 	addi	sp,sp,4
 400f794:	f800283a 	ret

0400f798 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400f798:	defff804 	addi	sp,sp,-32
 400f79c:	df000715 	stw	fp,28(sp)
 400f7a0:	df000704 	addi	fp,sp,28
 400f7a4:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400f7a8:	e0bffb17 	ldw	r2,-20(fp)
 400f7ac:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400f7b0:	e0bff917 	ldw	r2,-28(fp)
 400f7b4:	10800017 	ldw	r2,0(r2)
 400f7b8:	10800104 	addi	r2,r2,4
 400f7bc:	10800037 	ldwio	r2,0(r2)
 400f7c0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 400f7c4:	e0bffa17 	ldw	r2,-24(fp)
 400f7c8:	1081000c 	andi	r2,r2,1024
 400f7cc:	10000b26 	beq	r2,zero,400f7fc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400f7d0:	e0bff917 	ldw	r2,-28(fp)
 400f7d4:	10800017 	ldw	r2,0(r2)
 400f7d8:	10800104 	addi	r2,r2,4
 400f7dc:	1007883a 	mov	r3,r2
 400f7e0:	e0bff917 	ldw	r2,-28(fp)
 400f7e4:	10800817 	ldw	r2,32(r2)
 400f7e8:	10810014 	ori	r2,r2,1024
 400f7ec:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 400f7f0:	e0bff917 	ldw	r2,-28(fp)
 400f7f4:	10000915 	stw	zero,36(r2)
 400f7f8:	00000a06 	br	400f824 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 400f7fc:	e0bff917 	ldw	r2,-28(fp)
 400f800:	10c00917 	ldw	r3,36(r2)
 400f804:	00a00034 	movhi	r2,32768
 400f808:	10bfff04 	addi	r2,r2,-4
 400f80c:	10c00536 	bltu	r2,r3,400f824 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 400f810:	e0bff917 	ldw	r2,-28(fp)
 400f814:	10800917 	ldw	r2,36(r2)
 400f818:	10c00044 	addi	r3,r2,1
 400f81c:	e0bff917 	ldw	r2,-28(fp)
 400f820:	10c00915 	stw	r3,36(r2)
 400f824:	d0a76a17 	ldw	r2,-25176(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400f828:	e037883a 	mov	sp,fp
 400f82c:	df000017 	ldw	fp,0(sp)
 400f830:	dec00104 	addi	sp,sp,4
 400f834:	f800283a 	ret

0400f838 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400f838:	defffd04 	addi	sp,sp,-12
 400f83c:	df000215 	stw	fp,8(sp)
 400f840:	df000204 	addi	fp,sp,8
 400f844:	e13ffe15 	stw	r4,-8(fp)
 400f848:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400f84c:	00000506 	br	400f864 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 400f850:	e0bfff17 	ldw	r2,-4(fp)
 400f854:	1090000c 	andi	r2,r2,16384
 400f858:	10000226 	beq	r2,zero,400f864 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 400f85c:	00bffd44 	movi	r2,-11
 400f860:	00000b06 	br	400f890 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400f864:	e0bffe17 	ldw	r2,-8(fp)
 400f868:	10c00d17 	ldw	r3,52(r2)
 400f86c:	e0bffe17 	ldw	r2,-8(fp)
 400f870:	10800c17 	ldw	r2,48(r2)
 400f874:	18800526 	beq	r3,r2,400f88c <altera_avalon_jtag_uart_close+0x54>
 400f878:	e0bffe17 	ldw	r2,-8(fp)
 400f87c:	10c00917 	ldw	r3,36(r2)
 400f880:	e0bffe17 	ldw	r2,-8(fp)
 400f884:	10800117 	ldw	r2,4(r2)
 400f888:	18bff136 	bltu	r3,r2,400f850 <__alt_data_end+0xfc00f850>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400f88c:	0005883a 	mov	r2,zero
}
 400f890:	e037883a 	mov	sp,fp
 400f894:	df000017 	ldw	fp,0(sp)
 400f898:	dec00104 	addi	sp,sp,4
 400f89c:	f800283a 	ret

0400f8a0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 400f8a0:	defffa04 	addi	sp,sp,-24
 400f8a4:	df000515 	stw	fp,20(sp)
 400f8a8:	df000504 	addi	fp,sp,20
 400f8ac:	e13ffd15 	stw	r4,-12(fp)
 400f8b0:	e17ffe15 	stw	r5,-8(fp)
 400f8b4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 400f8b8:	00bff9c4 	movi	r2,-25
 400f8bc:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 400f8c0:	e0bffe17 	ldw	r2,-8(fp)
 400f8c4:	10da8060 	cmpeqi	r3,r2,27137
 400f8c8:	1800031e 	bne	r3,zero,400f8d8 <altera_avalon_jtag_uart_ioctl+0x38>
 400f8cc:	109a80a0 	cmpeqi	r2,r2,27138
 400f8d0:	1000181e 	bne	r2,zero,400f934 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 400f8d4:	00002906 	br	400f97c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400f8d8:	e0bffd17 	ldw	r2,-12(fp)
 400f8dc:	10c00117 	ldw	r3,4(r2)
 400f8e0:	00a00034 	movhi	r2,32768
 400f8e4:	10bfffc4 	addi	r2,r2,-1
 400f8e8:	18802126 	beq	r3,r2,400f970 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 400f8ec:	e0bfff17 	ldw	r2,-4(fp)
 400f8f0:	10800017 	ldw	r2,0(r2)
 400f8f4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400f8f8:	e0bffc17 	ldw	r2,-16(fp)
 400f8fc:	10800090 	cmplti	r2,r2,2
 400f900:	1000061e 	bne	r2,zero,400f91c <altera_avalon_jtag_uart_ioctl+0x7c>
 400f904:	e0fffc17 	ldw	r3,-16(fp)
 400f908:	00a00034 	movhi	r2,32768
 400f90c:	10bfffc4 	addi	r2,r2,-1
 400f910:	18800226 	beq	r3,r2,400f91c <altera_avalon_jtag_uart_ioctl+0x7c>
 400f914:	e0bffc17 	ldw	r2,-16(fp)
 400f918:	00000206 	br	400f924 <altera_avalon_jtag_uart_ioctl+0x84>
 400f91c:	00a00034 	movhi	r2,32768
 400f920:	10bfff84 	addi	r2,r2,-2
 400f924:	e0fffd17 	ldw	r3,-12(fp)
 400f928:	18800115 	stw	r2,4(r3)
      rc = 0;
 400f92c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400f930:	00000f06 	br	400f970 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400f934:	e0bffd17 	ldw	r2,-12(fp)
 400f938:	10c00117 	ldw	r3,4(r2)
 400f93c:	00a00034 	movhi	r2,32768
 400f940:	10bfffc4 	addi	r2,r2,-1
 400f944:	18800c26 	beq	r3,r2,400f978 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400f948:	e0bffd17 	ldw	r2,-12(fp)
 400f94c:	10c00917 	ldw	r3,36(r2)
 400f950:	e0bffd17 	ldw	r2,-12(fp)
 400f954:	10800117 	ldw	r2,4(r2)
 400f958:	1885803a 	cmpltu	r2,r3,r2
 400f95c:	10c03fcc 	andi	r3,r2,255
 400f960:	e0bfff17 	ldw	r2,-4(fp)
 400f964:	10c00015 	stw	r3,0(r2)
      rc = 0;
 400f968:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400f96c:	00000206 	br	400f978 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 400f970:	0001883a 	nop
 400f974:	00000106 	br	400f97c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 400f978:	0001883a 	nop

  default:
    break;
  }

  return rc;
 400f97c:	e0bffb17 	ldw	r2,-20(fp)
}
 400f980:	e037883a 	mov	sp,fp
 400f984:	df000017 	ldw	fp,0(sp)
 400f988:	dec00104 	addi	sp,sp,4
 400f98c:	f800283a 	ret

0400f990 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 400f990:	defff304 	addi	sp,sp,-52
 400f994:	dfc00c15 	stw	ra,48(sp)
 400f998:	df000b15 	stw	fp,44(sp)
 400f99c:	df000b04 	addi	fp,sp,44
 400f9a0:	e13ffc15 	stw	r4,-16(fp)
 400f9a4:	e17ffd15 	stw	r5,-12(fp)
 400f9a8:	e1bffe15 	stw	r6,-8(fp)
 400f9ac:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 400f9b0:	e0bffd17 	ldw	r2,-12(fp)
 400f9b4:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400f9b8:	00004706 	br	400fad8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 400f9bc:	e0bffc17 	ldw	r2,-16(fp)
 400f9c0:	10800a17 	ldw	r2,40(r2)
 400f9c4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400f9c8:	e0bffc17 	ldw	r2,-16(fp)
 400f9cc:	10800b17 	ldw	r2,44(r2)
 400f9d0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 400f9d4:	e0fff717 	ldw	r3,-36(fp)
 400f9d8:	e0bff817 	ldw	r2,-32(fp)
 400f9dc:	18800536 	bltu	r3,r2,400f9f4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 400f9e0:	e0fff717 	ldw	r3,-36(fp)
 400f9e4:	e0bff817 	ldw	r2,-32(fp)
 400f9e8:	1885c83a 	sub	r2,r3,r2
 400f9ec:	e0bff615 	stw	r2,-40(fp)
 400f9f0:	00000406 	br	400fa04 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 400f9f4:	00c20004 	movi	r3,2048
 400f9f8:	e0bff817 	ldw	r2,-32(fp)
 400f9fc:	1885c83a 	sub	r2,r3,r2
 400fa00:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400fa04:	e0bff617 	ldw	r2,-40(fp)
 400fa08:	10001e26 	beq	r2,zero,400fa84 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 400fa0c:	e0fffe17 	ldw	r3,-8(fp)
 400fa10:	e0bff617 	ldw	r2,-40(fp)
 400fa14:	1880022e 	bgeu	r3,r2,400fa20 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 400fa18:	e0bffe17 	ldw	r2,-8(fp)
 400fa1c:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 400fa20:	e0bffc17 	ldw	r2,-16(fp)
 400fa24:	10c00e04 	addi	r3,r2,56
 400fa28:	e0bff817 	ldw	r2,-32(fp)
 400fa2c:	1885883a 	add	r2,r3,r2
 400fa30:	e1bff617 	ldw	r6,-40(fp)
 400fa34:	100b883a 	mov	r5,r2
 400fa38:	e13ff517 	ldw	r4,-44(fp)
 400fa3c:	4008ab80 	call	4008ab8 <memcpy>
      ptr   += n;
 400fa40:	e0fff517 	ldw	r3,-44(fp)
 400fa44:	e0bff617 	ldw	r2,-40(fp)
 400fa48:	1885883a 	add	r2,r3,r2
 400fa4c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 400fa50:	e0fffe17 	ldw	r3,-8(fp)
 400fa54:	e0bff617 	ldw	r2,-40(fp)
 400fa58:	1885c83a 	sub	r2,r3,r2
 400fa5c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fa60:	e0fff817 	ldw	r3,-32(fp)
 400fa64:	e0bff617 	ldw	r2,-40(fp)
 400fa68:	1885883a 	add	r2,r3,r2
 400fa6c:	10c1ffcc 	andi	r3,r2,2047
 400fa70:	e0bffc17 	ldw	r2,-16(fp)
 400fa74:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 400fa78:	e0bffe17 	ldw	r2,-8(fp)
 400fa7c:	00bfcf16 	blt	zero,r2,400f9bc <__alt_data_end+0xfc00f9bc>
 400fa80:	00000106 	br	400fa88 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 400fa84:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 400fa88:	e0fff517 	ldw	r3,-44(fp)
 400fa8c:	e0bffd17 	ldw	r2,-12(fp)
 400fa90:	1880141e 	bne	r3,r2,400fae4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400fa94:	e0bfff17 	ldw	r2,-4(fp)
 400fa98:	1090000c 	andi	r2,r2,16384
 400fa9c:	1000131e 	bne	r2,zero,400faec <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 400faa0:	0001883a 	nop
 400faa4:	e0bffc17 	ldw	r2,-16(fp)
 400faa8:	10c00a17 	ldw	r3,40(r2)
 400faac:	e0bff717 	ldw	r2,-36(fp)
 400fab0:	1880051e 	bne	r3,r2,400fac8 <altera_avalon_jtag_uart_read+0x138>
 400fab4:	e0bffc17 	ldw	r2,-16(fp)
 400fab8:	10c00917 	ldw	r3,36(r2)
 400fabc:	e0bffc17 	ldw	r2,-16(fp)
 400fac0:	10800117 	ldw	r2,4(r2)
 400fac4:	18bff736 	bltu	r3,r2,400faa4 <__alt_data_end+0xfc00faa4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 400fac8:	e0bffc17 	ldw	r2,-16(fp)
 400facc:	10c00a17 	ldw	r3,40(r2)
 400fad0:	e0bff717 	ldw	r2,-36(fp)
 400fad4:	18800726 	beq	r3,r2,400faf4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400fad8:	e0bffe17 	ldw	r2,-8(fp)
 400fadc:	00bfb716 	blt	zero,r2,400f9bc <__alt_data_end+0xfc00f9bc>
 400fae0:	00000506 	br	400faf8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 400fae4:	0001883a 	nop
 400fae8:	00000306 	br	400faf8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 400faec:	0001883a 	nop
 400faf0:	00000106 	br	400faf8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 400faf4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400faf8:	e0fff517 	ldw	r3,-44(fp)
 400fafc:	e0bffd17 	ldw	r2,-12(fp)
 400fb00:	18801826 	beq	r3,r2,400fb64 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400fb04:	0005303a 	rdctl	r2,status
 400fb08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400fb0c:	e0fffb17 	ldw	r3,-20(fp)
 400fb10:	00bfff84 	movi	r2,-2
 400fb14:	1884703a 	and	r2,r3,r2
 400fb18:	1001703a 	wrctl	status,r2
  
  return context;
 400fb1c:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 400fb20:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400fb24:	e0bffc17 	ldw	r2,-16(fp)
 400fb28:	10800817 	ldw	r2,32(r2)
 400fb2c:	10c00054 	ori	r3,r2,1
 400fb30:	e0bffc17 	ldw	r2,-16(fp)
 400fb34:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400fb38:	e0bffc17 	ldw	r2,-16(fp)
 400fb3c:	10800017 	ldw	r2,0(r2)
 400fb40:	10800104 	addi	r2,r2,4
 400fb44:	1007883a 	mov	r3,r2
 400fb48:	e0bffc17 	ldw	r2,-16(fp)
 400fb4c:	10800817 	ldw	r2,32(r2)
 400fb50:	18800035 	stwio	r2,0(r3)
 400fb54:	e0bffa17 	ldw	r2,-24(fp)
 400fb58:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400fb5c:	e0bff917 	ldw	r2,-28(fp)
 400fb60:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400fb64:	e0fff517 	ldw	r3,-44(fp)
 400fb68:	e0bffd17 	ldw	r2,-12(fp)
 400fb6c:	18800426 	beq	r3,r2,400fb80 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 400fb70:	e0fff517 	ldw	r3,-44(fp)
 400fb74:	e0bffd17 	ldw	r2,-12(fp)
 400fb78:	1885c83a 	sub	r2,r3,r2
 400fb7c:	00000606 	br	400fb98 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 400fb80:	e0bfff17 	ldw	r2,-4(fp)
 400fb84:	1090000c 	andi	r2,r2,16384
 400fb88:	10000226 	beq	r2,zero,400fb94 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 400fb8c:	00bffd44 	movi	r2,-11
 400fb90:	00000106 	br	400fb98 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 400fb94:	00bffec4 	movi	r2,-5
}
 400fb98:	e037883a 	mov	sp,fp
 400fb9c:	dfc00117 	ldw	ra,4(sp)
 400fba0:	df000017 	ldw	fp,0(sp)
 400fba4:	dec00204 	addi	sp,sp,8
 400fba8:	f800283a 	ret

0400fbac <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 400fbac:	defff304 	addi	sp,sp,-52
 400fbb0:	dfc00c15 	stw	ra,48(sp)
 400fbb4:	df000b15 	stw	fp,44(sp)
 400fbb8:	df000b04 	addi	fp,sp,44
 400fbbc:	e13ffc15 	stw	r4,-16(fp)
 400fbc0:	e17ffd15 	stw	r5,-12(fp)
 400fbc4:	e1bffe15 	stw	r6,-8(fp)
 400fbc8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 400fbcc:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 400fbd0:	e0bffd17 	ldw	r2,-12(fp)
 400fbd4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400fbd8:	00003706 	br	400fcb8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 400fbdc:	e0bffc17 	ldw	r2,-16(fp)
 400fbe0:	10800c17 	ldw	r2,48(r2)
 400fbe4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 400fbe8:	e0bffc17 	ldw	r2,-16(fp)
 400fbec:	10800d17 	ldw	r2,52(r2)
 400fbf0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 400fbf4:	e0fff917 	ldw	r3,-28(fp)
 400fbf8:	e0bff517 	ldw	r2,-44(fp)
 400fbfc:	1880062e 	bgeu	r3,r2,400fc18 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 400fc00:	e0fff517 	ldw	r3,-44(fp)
 400fc04:	e0bff917 	ldw	r2,-28(fp)
 400fc08:	1885c83a 	sub	r2,r3,r2
 400fc0c:	10bfffc4 	addi	r2,r2,-1
 400fc10:	e0bff615 	stw	r2,-40(fp)
 400fc14:	00000b06 	br	400fc44 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 400fc18:	e0bff517 	ldw	r2,-44(fp)
 400fc1c:	10000526 	beq	r2,zero,400fc34 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 400fc20:	00c20004 	movi	r3,2048
 400fc24:	e0bff917 	ldw	r2,-28(fp)
 400fc28:	1885c83a 	sub	r2,r3,r2
 400fc2c:	e0bff615 	stw	r2,-40(fp)
 400fc30:	00000406 	br	400fc44 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 400fc34:	00c1ffc4 	movi	r3,2047
 400fc38:	e0bff917 	ldw	r2,-28(fp)
 400fc3c:	1885c83a 	sub	r2,r3,r2
 400fc40:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400fc44:	e0bff617 	ldw	r2,-40(fp)
 400fc48:	10001e26 	beq	r2,zero,400fcc4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 400fc4c:	e0fffe17 	ldw	r3,-8(fp)
 400fc50:	e0bff617 	ldw	r2,-40(fp)
 400fc54:	1880022e 	bgeu	r3,r2,400fc60 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 400fc58:	e0bffe17 	ldw	r2,-8(fp)
 400fc5c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 400fc60:	e0bffc17 	ldw	r2,-16(fp)
 400fc64:	10c20e04 	addi	r3,r2,2104
 400fc68:	e0bff917 	ldw	r2,-28(fp)
 400fc6c:	1885883a 	add	r2,r3,r2
 400fc70:	e1bff617 	ldw	r6,-40(fp)
 400fc74:	e17ffd17 	ldw	r5,-12(fp)
 400fc78:	1009883a 	mov	r4,r2
 400fc7c:	4008ab80 	call	4008ab8 <memcpy>
      ptr   += n;
 400fc80:	e0fffd17 	ldw	r3,-12(fp)
 400fc84:	e0bff617 	ldw	r2,-40(fp)
 400fc88:	1885883a 	add	r2,r3,r2
 400fc8c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 400fc90:	e0fffe17 	ldw	r3,-8(fp)
 400fc94:	e0bff617 	ldw	r2,-40(fp)
 400fc98:	1885c83a 	sub	r2,r3,r2
 400fc9c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fca0:	e0fff917 	ldw	r3,-28(fp)
 400fca4:	e0bff617 	ldw	r2,-40(fp)
 400fca8:	1885883a 	add	r2,r3,r2
 400fcac:	10c1ffcc 	andi	r3,r2,2047
 400fcb0:	e0bffc17 	ldw	r2,-16(fp)
 400fcb4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400fcb8:	e0bffe17 	ldw	r2,-8(fp)
 400fcbc:	00bfc716 	blt	zero,r2,400fbdc <__alt_data_end+0xfc00fbdc>
 400fcc0:	00000106 	br	400fcc8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 400fcc4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400fcc8:	0005303a 	rdctl	r2,status
 400fccc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400fcd0:	e0fffb17 	ldw	r3,-20(fp)
 400fcd4:	00bfff84 	movi	r2,-2
 400fcd8:	1884703a 	and	r2,r3,r2
 400fcdc:	1001703a 	wrctl	status,r2
  
  return context;
 400fce0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 400fce4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400fce8:	e0bffc17 	ldw	r2,-16(fp)
 400fcec:	10800817 	ldw	r2,32(r2)
 400fcf0:	10c00094 	ori	r3,r2,2
 400fcf4:	e0bffc17 	ldw	r2,-16(fp)
 400fcf8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400fcfc:	e0bffc17 	ldw	r2,-16(fp)
 400fd00:	10800017 	ldw	r2,0(r2)
 400fd04:	10800104 	addi	r2,r2,4
 400fd08:	1007883a 	mov	r3,r2
 400fd0c:	e0bffc17 	ldw	r2,-16(fp)
 400fd10:	10800817 	ldw	r2,32(r2)
 400fd14:	18800035 	stwio	r2,0(r3)
 400fd18:	e0bffa17 	ldw	r2,-24(fp)
 400fd1c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400fd20:	e0bff817 	ldw	r2,-32(fp)
 400fd24:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 400fd28:	e0bffe17 	ldw	r2,-8(fp)
 400fd2c:	0080100e 	bge	zero,r2,400fd70 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 400fd30:	e0bfff17 	ldw	r2,-4(fp)
 400fd34:	1090000c 	andi	r2,r2,16384
 400fd38:	1000101e 	bne	r2,zero,400fd7c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 400fd3c:	0001883a 	nop
 400fd40:	e0bffc17 	ldw	r2,-16(fp)
 400fd44:	10c00d17 	ldw	r3,52(r2)
 400fd48:	e0bff517 	ldw	r2,-44(fp)
 400fd4c:	1880051e 	bne	r3,r2,400fd64 <altera_avalon_jtag_uart_write+0x1b8>
 400fd50:	e0bffc17 	ldw	r2,-16(fp)
 400fd54:	10c00917 	ldw	r3,36(r2)
 400fd58:	e0bffc17 	ldw	r2,-16(fp)
 400fd5c:	10800117 	ldw	r2,4(r2)
 400fd60:	18bff736 	bltu	r3,r2,400fd40 <__alt_data_end+0xfc00fd40>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 400fd64:	e0bffc17 	ldw	r2,-16(fp)
 400fd68:	10800917 	ldw	r2,36(r2)
 400fd6c:	1000051e 	bne	r2,zero,400fd84 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 400fd70:	e0bffe17 	ldw	r2,-8(fp)
 400fd74:	00bfd016 	blt	zero,r2,400fcb8 <__alt_data_end+0xfc00fcb8>
 400fd78:	00000306 	br	400fd88 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 400fd7c:	0001883a 	nop
 400fd80:	00000106 	br	400fd88 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 400fd84:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 400fd88:	e0fffd17 	ldw	r3,-12(fp)
 400fd8c:	e0bff717 	ldw	r2,-36(fp)
 400fd90:	18800426 	beq	r3,r2,400fda4 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 400fd94:	e0fffd17 	ldw	r3,-12(fp)
 400fd98:	e0bff717 	ldw	r2,-36(fp)
 400fd9c:	1885c83a 	sub	r2,r3,r2
 400fda0:	00000606 	br	400fdbc <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 400fda4:	e0bfff17 	ldw	r2,-4(fp)
 400fda8:	1090000c 	andi	r2,r2,16384
 400fdac:	10000226 	beq	r2,zero,400fdb8 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 400fdb0:	00bffd44 	movi	r2,-11
 400fdb4:	00000106 	br	400fdbc <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 400fdb8:	00bffec4 	movi	r2,-5
}
 400fdbc:	e037883a 	mov	sp,fp
 400fdc0:	dfc00117 	ldw	ra,4(sp)
 400fdc4:	df000017 	ldw	fp,0(sp)
 400fdc8:	dec00204 	addi	sp,sp,8
 400fdcc:	f800283a 	ret

0400fdd0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400fdd0:	defffa04 	addi	sp,sp,-24
 400fdd4:	dfc00515 	stw	ra,20(sp)
 400fdd8:	df000415 	stw	fp,16(sp)
 400fddc:	df000404 	addi	fp,sp,16
 400fde0:	e13ffd15 	stw	r4,-12(fp)
 400fde4:	e17ffe15 	stw	r5,-8(fp)
 400fde8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400fdec:	e0bffd17 	ldw	r2,-12(fp)
 400fdf0:	10800017 	ldw	r2,0(r2)
 400fdf4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 400fdf8:	e0bffc17 	ldw	r2,-16(fp)
 400fdfc:	10c00a04 	addi	r3,r2,40
 400fe00:	e0bffd17 	ldw	r2,-12(fp)
 400fe04:	10800217 	ldw	r2,8(r2)
 400fe08:	100f883a 	mov	r7,r2
 400fe0c:	e1bfff17 	ldw	r6,-4(fp)
 400fe10:	e17ffe17 	ldw	r5,-8(fp)
 400fe14:	1809883a 	mov	r4,r3
 400fe18:	40102e40 	call	40102e4 <altera_avalon_uart_read>
      fd->fd_flags);
}
 400fe1c:	e037883a 	mov	sp,fp
 400fe20:	dfc00117 	ldw	ra,4(sp)
 400fe24:	df000017 	ldw	fp,0(sp)
 400fe28:	dec00204 	addi	sp,sp,8
 400fe2c:	f800283a 	ret

0400fe30 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400fe30:	defffa04 	addi	sp,sp,-24
 400fe34:	dfc00515 	stw	ra,20(sp)
 400fe38:	df000415 	stw	fp,16(sp)
 400fe3c:	df000404 	addi	fp,sp,16
 400fe40:	e13ffd15 	stw	r4,-12(fp)
 400fe44:	e17ffe15 	stw	r5,-8(fp)
 400fe48:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400fe4c:	e0bffd17 	ldw	r2,-12(fp)
 400fe50:	10800017 	ldw	r2,0(r2)
 400fe54:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 400fe58:	e0bffc17 	ldw	r2,-16(fp)
 400fe5c:	10c00a04 	addi	r3,r2,40
 400fe60:	e0bffd17 	ldw	r2,-12(fp)
 400fe64:	10800217 	ldw	r2,8(r2)
 400fe68:	100f883a 	mov	r7,r2
 400fe6c:	e1bfff17 	ldw	r6,-4(fp)
 400fe70:	e17ffe17 	ldw	r5,-8(fp)
 400fe74:	1809883a 	mov	r4,r3
 400fe78:	40104fc0 	call	40104fc <altera_avalon_uart_write>
      fd->fd_flags);
}
 400fe7c:	e037883a 	mov	sp,fp
 400fe80:	dfc00117 	ldw	ra,4(sp)
 400fe84:	df000017 	ldw	fp,0(sp)
 400fe88:	dec00204 	addi	sp,sp,8
 400fe8c:	f800283a 	ret

0400fe90 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 400fe90:	defffc04 	addi	sp,sp,-16
 400fe94:	dfc00315 	stw	ra,12(sp)
 400fe98:	df000215 	stw	fp,8(sp)
 400fe9c:	df000204 	addi	fp,sp,8
 400fea0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 400fea4:	e0bfff17 	ldw	r2,-4(fp)
 400fea8:	10800017 	ldw	r2,0(r2)
 400feac:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 400feb0:	e0bffe17 	ldw	r2,-8(fp)
 400feb4:	10c00a04 	addi	r3,r2,40
 400feb8:	e0bfff17 	ldw	r2,-4(fp)
 400febc:	10800217 	ldw	r2,8(r2)
 400fec0:	100b883a 	mov	r5,r2
 400fec4:	1809883a 	mov	r4,r3
 400fec8:	40102540 	call	4010254 <altera_avalon_uart_close>
}
 400fecc:	e037883a 	mov	sp,fp
 400fed0:	dfc00117 	ldw	ra,4(sp)
 400fed4:	df000017 	ldw	fp,0(sp)
 400fed8:	dec00204 	addi	sp,sp,8
 400fedc:	f800283a 	ret

0400fee0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 400fee0:	defff804 	addi	sp,sp,-32
 400fee4:	dfc00715 	stw	ra,28(sp)
 400fee8:	df000615 	stw	fp,24(sp)
 400feec:	df000604 	addi	fp,sp,24
 400fef0:	e13ffd15 	stw	r4,-12(fp)
 400fef4:	e17ffe15 	stw	r5,-8(fp)
 400fef8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
 400fefc:	e0bffd17 	ldw	r2,-12(fp)
 400ff00:	10800017 	ldw	r2,0(r2)
 400ff04:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 400ff08:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 400ff0c:	1000041e 	bne	r2,zero,400ff20 <altera_avalon_uart_init+0x40>
 400ff10:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 400ff14:	1000021e 	bne	r2,zero,400ff20 <altera_avalon_uart_init+0x40>
 400ff18:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 400ff1c:	10000226 	beq	r2,zero,400ff28 <altera_avalon_uart_init+0x48>
 400ff20:	00800044 	movi	r2,1
 400ff24:	00000106 	br	400ff2c <altera_avalon_uart_init+0x4c>
 400ff28:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 400ff2c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 400ff30:	e0bffc17 	ldw	r2,-16(fp)
 400ff34:	10000f1e 	bne	r2,zero,400ff74 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 400ff38:	e0bffd17 	ldw	r2,-12(fp)
 400ff3c:	00c32004 	movi	r3,3200
 400ff40:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 400ff44:	e0bffb17 	ldw	r2,-20(fp)
 400ff48:	10800304 	addi	r2,r2,12
 400ff4c:	e0fffd17 	ldw	r3,-12(fp)
 400ff50:	18c00117 	ldw	r3,4(r3)
 400ff54:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 400ff58:	d8000015 	stw	zero,0(sp)
 400ff5c:	e1fffd17 	ldw	r7,-12(fp)
 400ff60:	01810074 	movhi	r6,1025
 400ff64:	31bfe304 	addi	r6,r6,-116
 400ff68:	e17fff17 	ldw	r5,-4(fp)
 400ff6c:	e13ffe17 	ldw	r4,-8(fp)
 400ff70:	4010b0c0 	call	4010b0c <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 400ff74:	0001883a 	nop
 400ff78:	e037883a 	mov	sp,fp
 400ff7c:	dfc00117 	ldw	ra,4(sp)
 400ff80:	df000017 	ldw	fp,0(sp)
 400ff84:	dec00204 	addi	sp,sp,8
 400ff88:	f800283a 	ret

0400ff8c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 400ff8c:	defffa04 	addi	sp,sp,-24
 400ff90:	dfc00515 	stw	ra,20(sp)
 400ff94:	df000415 	stw	fp,16(sp)
 400ff98:	df000404 	addi	fp,sp,16
 400ff9c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 400ffa0:	e0bfff17 	ldw	r2,-4(fp)
 400ffa4:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
 400ffa8:	e0bffc17 	ldw	r2,-16(fp)
 400ffac:	10800017 	ldw	r2,0(r2)
 400ffb0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 400ffb4:	e0bffd17 	ldw	r2,-12(fp)
 400ffb8:	10800204 	addi	r2,r2,8
 400ffbc:	10800037 	ldwio	r2,0(r2)
 400ffc0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 400ffc4:	e0bffd17 	ldw	r2,-12(fp)
 400ffc8:	10800204 	addi	r2,r2,8
 400ffcc:	0007883a 	mov	r3,zero
 400ffd0:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 400ffd4:	e0bffd17 	ldw	r2,-12(fp)
 400ffd8:	10800204 	addi	r2,r2,8
 400ffdc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 400ffe0:	e0bffe17 	ldw	r2,-8(fp)
 400ffe4:	1080200c 	andi	r2,r2,128
 400ffe8:	10000326 	beq	r2,zero,400fff8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 400ffec:	e17ffe17 	ldw	r5,-8(fp)
 400fff0:	e13ffc17 	ldw	r4,-16(fp)
 400fff4:	40100280 	call	4010028 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 400fff8:	e0bffe17 	ldw	r2,-8(fp)
 400fffc:	1081100c 	andi	r2,r2,1088
 4010000:	10000326 	beq	r2,zero,4010010 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 4010004:	e17ffe17 	ldw	r5,-8(fp)
 4010008:	e13ffc17 	ldw	r4,-16(fp)
 401000c:	401010c0 	call	401010c <altera_avalon_uart_txirq>
  }
  

}
 4010010:	0001883a 	nop
 4010014:	e037883a 	mov	sp,fp
 4010018:	dfc00117 	ldw	ra,4(sp)
 401001c:	df000017 	ldw	fp,0(sp)
 4010020:	dec00204 	addi	sp,sp,8
 4010024:	f800283a 	ret

04010028 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4010028:	defffc04 	addi	sp,sp,-16
 401002c:	df000315 	stw	fp,12(sp)
 4010030:	df000304 	addi	fp,sp,12
 4010034:	e13ffe15 	stw	r4,-8(fp)
 4010038:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 401003c:	e0bfff17 	ldw	r2,-4(fp)
 4010040:	108000cc 	andi	r2,r2,3
 4010044:	10002c1e 	bne	r2,zero,40100f8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 4010048:	e0bffe17 	ldw	r2,-8(fp)
 401004c:	10800317 	ldw	r2,12(r2)
 4010050:	e0bffe17 	ldw	r2,-8(fp)
 4010054:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010058:	e0bffe17 	ldw	r2,-8(fp)
 401005c:	10800317 	ldw	r2,12(r2)
 4010060:	10800044 	addi	r2,r2,1
 4010064:	10800fcc 	andi	r2,r2,63
 4010068:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 401006c:	e0bffe17 	ldw	r2,-8(fp)
 4010070:	10800317 	ldw	r2,12(r2)
 4010074:	e0fffe17 	ldw	r3,-8(fp)
 4010078:	18c00017 	ldw	r3,0(r3)
 401007c:	18c00037 	ldwio	r3,0(r3)
 4010080:	1809883a 	mov	r4,r3
 4010084:	e0fffe17 	ldw	r3,-8(fp)
 4010088:	1885883a 	add	r2,r3,r2
 401008c:	10800704 	addi	r2,r2,28
 4010090:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
 4010094:	e0bffe17 	ldw	r2,-8(fp)
 4010098:	e0fffd17 	ldw	r3,-12(fp)
 401009c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 40100a0:	e0bffe17 	ldw	r2,-8(fp)
 40100a4:	10800317 	ldw	r2,12(r2)
 40100a8:	10800044 	addi	r2,r2,1
 40100ac:	10800fcc 	andi	r2,r2,63
 40100b0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 40100b4:	e0bffe17 	ldw	r2,-8(fp)
 40100b8:	10c00217 	ldw	r3,8(r2)
 40100bc:	e0bffd17 	ldw	r2,-12(fp)
 40100c0:	18800e1e 	bne	r3,r2,40100fc <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 40100c4:	e0bffe17 	ldw	r2,-8(fp)
 40100c8:	10c00117 	ldw	r3,4(r2)
 40100cc:	00bfdfc4 	movi	r2,-129
 40100d0:	1886703a 	and	r3,r3,r2
 40100d4:	e0bffe17 	ldw	r2,-8(fp)
 40100d8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 40100dc:	e0bffe17 	ldw	r2,-8(fp)
 40100e0:	10800017 	ldw	r2,0(r2)
 40100e4:	10800304 	addi	r2,r2,12
 40100e8:	e0fffe17 	ldw	r3,-8(fp)
 40100ec:	18c00117 	ldw	r3,4(r3)
 40100f0:	10c00035 	stwio	r3,0(r2)
 40100f4:	00000106 	br	40100fc <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
 40100f8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
 40100fc:	e037883a 	mov	sp,fp
 4010100:	df000017 	ldw	fp,0(sp)
 4010104:	dec00104 	addi	sp,sp,4
 4010108:	f800283a 	ret

0401010c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 401010c:	defffb04 	addi	sp,sp,-20
 4010110:	df000415 	stw	fp,16(sp)
 4010114:	df000404 	addi	fp,sp,16
 4010118:	e13ffc15 	stw	r4,-16(fp)
 401011c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 4010120:	e0bffc17 	ldw	r2,-16(fp)
 4010124:	10c00417 	ldw	r3,16(r2)
 4010128:	e0bffc17 	ldw	r2,-16(fp)
 401012c:	10800517 	ldw	r2,20(r2)
 4010130:	18803226 	beq	r3,r2,40101fc <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4010134:	e0bffc17 	ldw	r2,-16(fp)
 4010138:	10800617 	ldw	r2,24(r2)
 401013c:	1080008c 	andi	r2,r2,2
 4010140:	10000326 	beq	r2,zero,4010150 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4010144:	e0bffd17 	ldw	r2,-12(fp)
 4010148:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 401014c:	10001d26 	beq	r2,zero,40101c4 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 4010150:	e0bffc17 	ldw	r2,-16(fp)
 4010154:	10800417 	ldw	r2,16(r2)
 4010158:	e0bffc17 	ldw	r2,-16(fp)
 401015c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 4010160:	e0bffc17 	ldw	r2,-16(fp)
 4010164:	10800017 	ldw	r2,0(r2)
 4010168:	10800104 	addi	r2,r2,4
 401016c:	e0fffc17 	ldw	r3,-16(fp)
 4010170:	18c00417 	ldw	r3,16(r3)
 4010174:	e13ffc17 	ldw	r4,-16(fp)
 4010178:	20c7883a 	add	r3,r4,r3
 401017c:	18c01704 	addi	r3,r3,92
 4010180:	18c00003 	ldbu	r3,0(r3)
 4010184:	18c03fcc 	andi	r3,r3,255
 4010188:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 401018c:	e0bffc17 	ldw	r2,-16(fp)
 4010190:	10800417 	ldw	r2,16(r2)
 4010194:	10800044 	addi	r2,r2,1
 4010198:	e0fffc17 	ldw	r3,-16(fp)
 401019c:	18800415 	stw	r2,16(r3)
 40101a0:	10c00fcc 	andi	r3,r2,63
 40101a4:	e0bffc17 	ldw	r2,-16(fp)
 40101a8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 40101ac:	e0bffc17 	ldw	r2,-16(fp)
 40101b0:	10800117 	ldw	r2,4(r2)
 40101b4:	10c01014 	ori	r3,r2,64
 40101b8:	e0bffc17 	ldw	r2,-16(fp)
 40101bc:	10c00115 	stw	r3,4(r2)
 40101c0:	00000e06 	br	40101fc <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 40101c4:	e0bffc17 	ldw	r2,-16(fp)
 40101c8:	10800017 	ldw	r2,0(r2)
 40101cc:	10800204 	addi	r2,r2,8
 40101d0:	10800037 	ldwio	r2,0(r2)
 40101d4:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 40101d8:	e0bffd17 	ldw	r2,-12(fp)
 40101dc:	1082000c 	andi	r2,r2,2048
 40101e0:	1000061e 	bne	r2,zero,40101fc <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 40101e4:	e0bffc17 	ldw	r2,-16(fp)
 40101e8:	10c00117 	ldw	r3,4(r2)
 40101ec:	00bfefc4 	movi	r2,-65
 40101f0:	1886703a 	and	r3,r3,r2
 40101f4:	e0bffc17 	ldw	r2,-16(fp)
 40101f8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 40101fc:	e0bffc17 	ldw	r2,-16(fp)
 4010200:	10c00417 	ldw	r3,16(r2)
 4010204:	e0bffc17 	ldw	r2,-16(fp)
 4010208:	10800517 	ldw	r2,20(r2)
 401020c:	1880061e 	bne	r3,r2,4010228 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010210:	e0bffc17 	ldw	r2,-16(fp)
 4010214:	10c00117 	ldw	r3,4(r2)
 4010218:	00beefc4 	movi	r2,-1089
 401021c:	1886703a 	and	r3,r3,r2
 4010220:	e0bffc17 	ldw	r2,-16(fp)
 4010224:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010228:	e0bffc17 	ldw	r2,-16(fp)
 401022c:	10800017 	ldw	r2,0(r2)
 4010230:	10800304 	addi	r2,r2,12
 4010234:	e0fffc17 	ldw	r3,-16(fp)
 4010238:	18c00117 	ldw	r3,4(r3)
 401023c:	10c00035 	stwio	r3,0(r2)
}
 4010240:	0001883a 	nop
 4010244:	e037883a 	mov	sp,fp
 4010248:	df000017 	ldw	fp,0(sp)
 401024c:	dec00104 	addi	sp,sp,4
 4010250:	f800283a 	ret

04010254 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 4010254:	defffd04 	addi	sp,sp,-12
 4010258:	df000215 	stw	fp,8(sp)
 401025c:	df000204 	addi	fp,sp,8
 4010260:	e13ffe15 	stw	r4,-8(fp)
 4010264:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4010268:	00000506 	br	4010280 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 401026c:	e0bfff17 	ldw	r2,-4(fp)
 4010270:	1090000c 	andi	r2,r2,16384
 4010274:	10000226 	beq	r2,zero,4010280 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4010278:	00bffd44 	movi	r2,-11
 401027c:	00000606 	br	4010298 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4010280:	e0bffe17 	ldw	r2,-8(fp)
 4010284:	10c00417 	ldw	r3,16(r2)
 4010288:	e0bffe17 	ldw	r2,-8(fp)
 401028c:	10800517 	ldw	r2,20(r2)
 4010290:	18bff61e 	bne	r3,r2,401026c <__alt_data_end+0xfc01026c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4010294:	0005883a 	mov	r2,zero
}
 4010298:	e037883a 	mov	sp,fp
 401029c:	df000017 	ldw	fp,0(sp)
 40102a0:	dec00104 	addi	sp,sp,4
 40102a4:	f800283a 	ret

040102a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40102a8:	defffe04 	addi	sp,sp,-8
 40102ac:	dfc00115 	stw	ra,4(sp)
 40102b0:	df000015 	stw	fp,0(sp)
 40102b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40102b8:	d0a01717 	ldw	r2,-32676(gp)
 40102bc:	10000326 	beq	r2,zero,40102cc <alt_get_errno+0x24>
 40102c0:	d0a01717 	ldw	r2,-32676(gp)
 40102c4:	103ee83a 	callr	r2
 40102c8:	00000106 	br	40102d0 <alt_get_errno+0x28>
 40102cc:	d0a75f04 	addi	r2,gp,-25220
}
 40102d0:	e037883a 	mov	sp,fp
 40102d4:	dfc00117 	ldw	ra,4(sp)
 40102d8:	df000017 	ldw	fp,0(sp)
 40102dc:	dec00204 	addi	sp,sp,8
 40102e0:	f800283a 	ret

040102e4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 40102e4:	defff204 	addi	sp,sp,-56
 40102e8:	dfc00d15 	stw	ra,52(sp)
 40102ec:	df000c15 	stw	fp,48(sp)
 40102f0:	df000c04 	addi	fp,sp,48
 40102f4:	e13ffc15 	stw	r4,-16(fp)
 40102f8:	e17ffd15 	stw	r5,-12(fp)
 40102fc:	e1bffe15 	stw	r6,-8(fp)
 4010300:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
 4010304:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
 4010308:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 401030c:	e0bfff17 	ldw	r2,-4(fp)
 4010310:	1090000c 	andi	r2,r2,16384
 4010314:	1005003a 	cmpeq	r2,r2,zero
 4010318:	10803fcc 	andi	r2,r2,255
 401031c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4010320:	00001306 	br	4010370 <altera_avalon_uart_read+0x8c>
    {
      count++;
 4010324:	e0bff517 	ldw	r2,-44(fp)
 4010328:	10800044 	addi	r2,r2,1
 401032c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 4010330:	e0bffd17 	ldw	r2,-12(fp)
 4010334:	10c00044 	addi	r3,r2,1
 4010338:	e0fffd15 	stw	r3,-12(fp)
 401033c:	e0fffc17 	ldw	r3,-16(fp)
 4010340:	18c00217 	ldw	r3,8(r3)
 4010344:	e13ffc17 	ldw	r4,-16(fp)
 4010348:	20c7883a 	add	r3,r4,r3
 401034c:	18c00704 	addi	r3,r3,28
 4010350:	18c00003 	ldbu	r3,0(r3)
 4010354:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
 4010358:	e0bffc17 	ldw	r2,-16(fp)
 401035c:	10800217 	ldw	r2,8(r2)
 4010360:	10800044 	addi	r2,r2,1
 4010364:	10c00fcc 	andi	r3,r2,63
 4010368:	e0bffc17 	ldw	r2,-16(fp)
 401036c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4010370:	e0fff517 	ldw	r3,-44(fp)
 4010374:	e0bffe17 	ldw	r2,-8(fp)
 4010378:	1880050e 	bge	r3,r2,4010390 <altera_avalon_uart_read+0xac>
 401037c:	e0bffc17 	ldw	r2,-16(fp)
 4010380:	10c00217 	ldw	r3,8(r2)
 4010384:	e0bffc17 	ldw	r2,-16(fp)
 4010388:	10800317 	ldw	r2,12(r2)
 401038c:	18bfe51e 	bne	r3,r2,4010324 <__alt_data_end+0xfc010324>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 4010390:	e0bff517 	ldw	r2,-44(fp)
 4010394:	1000251e 	bne	r2,zero,401042c <altera_avalon_uart_read+0x148>
 4010398:	e0bffc17 	ldw	r2,-16(fp)
 401039c:	10c00217 	ldw	r3,8(r2)
 40103a0:	e0bffc17 	ldw	r2,-16(fp)
 40103a4:	10800317 	ldw	r2,12(r2)
 40103a8:	1880201e 	bne	r3,r2,401042c <altera_avalon_uart_read+0x148>
    {
      if (!block)
 40103ac:	e0bff617 	ldw	r2,-40(fp)
 40103b0:	1000071e 	bne	r2,zero,40103d0 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 40103b4:	40102a80 	call	40102a8 <alt_get_errno>
 40103b8:	1007883a 	mov	r3,r2
 40103bc:	008002c4 	movi	r2,11
 40103c0:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
 40103c4:	00800044 	movi	r2,1
 40103c8:	e0bff405 	stb	r2,-48(fp)
        break;
 40103cc:	00001b06 	br	401043c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40103d0:	0005303a 	rdctl	r2,status
 40103d4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40103d8:	e0fff917 	ldw	r3,-28(fp)
 40103dc:	00bfff84 	movi	r2,-2
 40103e0:	1884703a 	and	r2,r3,r2
 40103e4:	1001703a 	wrctl	status,r2
  
  return context;
 40103e8:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 40103ec:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 40103f0:	e0bffc17 	ldw	r2,-16(fp)
 40103f4:	10800117 	ldw	r2,4(r2)
 40103f8:	10c02014 	ori	r3,r2,128
 40103fc:	e0bffc17 	ldw	r2,-16(fp)
 4010400:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010404:	e0bffc17 	ldw	r2,-16(fp)
 4010408:	10800017 	ldw	r2,0(r2)
 401040c:	10800304 	addi	r2,r2,12
 4010410:	e0fffc17 	ldw	r3,-16(fp)
 4010414:	18c00117 	ldw	r3,4(r3)
 4010418:	10c00035 	stwio	r3,0(r2)
 401041c:	e0bff817 	ldw	r2,-32(fp)
 4010420:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010424:	e0bffa17 	ldw	r2,-24(fp)
 4010428:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 401042c:	e0bff517 	ldw	r2,-44(fp)
 4010430:	1000021e 	bne	r2,zero,401043c <altera_avalon_uart_read+0x158>
 4010434:	e0bffe17 	ldw	r2,-8(fp)
 4010438:	103fcd1e 	bne	r2,zero,4010370 <__alt_data_end+0xfc010370>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401043c:	0005303a 	rdctl	r2,status
 4010440:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010444:	e0fffb17 	ldw	r3,-20(fp)
 4010448:	00bfff84 	movi	r2,-2
 401044c:	1884703a 	and	r2,r3,r2
 4010450:	1001703a 	wrctl	status,r2
  
  return context;
 4010454:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 4010458:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 401045c:	e0bffc17 	ldw	r2,-16(fp)
 4010460:	10800117 	ldw	r2,4(r2)
 4010464:	10c02014 	ori	r3,r2,128
 4010468:	e0bffc17 	ldw	r2,-16(fp)
 401046c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010470:	e0bffc17 	ldw	r2,-16(fp)
 4010474:	10800017 	ldw	r2,0(r2)
 4010478:	10800304 	addi	r2,r2,12
 401047c:	e0fffc17 	ldw	r3,-16(fp)
 4010480:	18c00117 	ldw	r3,4(r3)
 4010484:	10c00035 	stwio	r3,0(r2)
 4010488:	e0bff817 	ldw	r2,-32(fp)
 401048c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010490:	e0bff717 	ldw	r2,-36(fp)
 4010494:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 4010498:	e0bff403 	ldbu	r2,-48(fp)
 401049c:	10000226 	beq	r2,zero,40104a8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
 40104a0:	00bffd44 	movi	r2,-11
 40104a4:	00000106 	br	40104ac <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
 40104a8:	e0bff517 	ldw	r2,-44(fp)
  }
}
 40104ac:	e037883a 	mov	sp,fp
 40104b0:	dfc00117 	ldw	ra,4(sp)
 40104b4:	df000017 	ldw	fp,0(sp)
 40104b8:	dec00204 	addi	sp,sp,8
 40104bc:	f800283a 	ret

040104c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40104c0:	defffe04 	addi	sp,sp,-8
 40104c4:	dfc00115 	stw	ra,4(sp)
 40104c8:	df000015 	stw	fp,0(sp)
 40104cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40104d0:	d0a01717 	ldw	r2,-32676(gp)
 40104d4:	10000326 	beq	r2,zero,40104e4 <alt_get_errno+0x24>
 40104d8:	d0a01717 	ldw	r2,-32676(gp)
 40104dc:	103ee83a 	callr	r2
 40104e0:	00000106 	br	40104e8 <alt_get_errno+0x28>
 40104e4:	d0a75f04 	addi	r2,gp,-25220
}
 40104e8:	e037883a 	mov	sp,fp
 40104ec:	dfc00117 	ldw	ra,4(sp)
 40104f0:	df000017 	ldw	fp,0(sp)
 40104f4:	dec00204 	addi	sp,sp,8
 40104f8:	f800283a 	ret

040104fc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 40104fc:	defff204 	addi	sp,sp,-56
 4010500:	dfc00d15 	stw	ra,52(sp)
 4010504:	df000c15 	stw	fp,48(sp)
 4010508:	df000c04 	addi	fp,sp,48
 401050c:	e13ffc15 	stw	r4,-16(fp)
 4010510:	e17ffd15 	stw	r5,-12(fp)
 4010514:	e1bffe15 	stw	r6,-8(fp)
 4010518:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 401051c:	e0bffe17 	ldw	r2,-8(fp)
 4010520:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 4010524:	e0bfff17 	ldw	r2,-4(fp)
 4010528:	1090000c 	andi	r2,r2,16384
 401052c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010530:	00003c06 	br	4010624 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010534:	e0bffc17 	ldw	r2,-16(fp)
 4010538:	10800517 	ldw	r2,20(r2)
 401053c:	10800044 	addi	r2,r2,1
 4010540:	10800fcc 	andi	r2,r2,63
 4010544:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 4010548:	e0bffc17 	ldw	r2,-16(fp)
 401054c:	10c00417 	ldw	r3,16(r2)
 4010550:	e0bff717 	ldw	r2,-36(fp)
 4010554:	1880221e 	bne	r3,r2,40105e0 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
 4010558:	e0bff517 	ldw	r2,-44(fp)
 401055c:	10000526 	beq	r2,zero,4010574 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 4010560:	40104c00 	call	40104c0 <alt_get_errno>
 4010564:	1007883a 	mov	r3,r2
 4010568:	008002c4 	movi	r2,11
 401056c:	18800015 	stw	r2,0(r3)
        break;
 4010570:	00002e06 	br	401062c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010574:	0005303a 	rdctl	r2,status
 4010578:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401057c:	e0fff917 	ldw	r3,-28(fp)
 4010580:	00bfff84 	movi	r2,-2
 4010584:	1884703a 	and	r2,r3,r2
 4010588:	1001703a 	wrctl	status,r2
  
  return context;
 401058c:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 4010590:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010594:	e0bffc17 	ldw	r2,-16(fp)
 4010598:	10800117 	ldw	r2,4(r2)
 401059c:	10c11014 	ori	r3,r2,1088
 40105a0:	e0bffc17 	ldw	r2,-16(fp)
 40105a4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40105a8:	e0bffc17 	ldw	r2,-16(fp)
 40105ac:	10800017 	ldw	r2,0(r2)
 40105b0:	10800304 	addi	r2,r2,12
 40105b4:	e0fffc17 	ldw	r3,-16(fp)
 40105b8:	18c00117 	ldw	r3,4(r3)
 40105bc:	10c00035 	stwio	r3,0(r2)
 40105c0:	e0bff817 	ldw	r2,-32(fp)
 40105c4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40105c8:	e0bff617 	ldw	r2,-40(fp)
 40105cc:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 40105d0:	e0bffc17 	ldw	r2,-16(fp)
 40105d4:	10c00417 	ldw	r3,16(r2)
 40105d8:	e0bff717 	ldw	r2,-36(fp)
 40105dc:	18bffc26 	beq	r3,r2,40105d0 <__alt_data_end+0xfc0105d0>
      }
    }

    count--;
 40105e0:	e0bff417 	ldw	r2,-48(fp)
 40105e4:	10bfffc4 	addi	r2,r2,-1
 40105e8:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 40105ec:	e0bffc17 	ldw	r2,-16(fp)
 40105f0:	10c00517 	ldw	r3,20(r2)
 40105f4:	e0bffd17 	ldw	r2,-12(fp)
 40105f8:	11000044 	addi	r4,r2,1
 40105fc:	e13ffd15 	stw	r4,-12(fp)
 4010600:	10800003 	ldbu	r2,0(r2)
 4010604:	1009883a 	mov	r4,r2
 4010608:	e0bffc17 	ldw	r2,-16(fp)
 401060c:	10c5883a 	add	r2,r2,r3
 4010610:	10801704 	addi	r2,r2,92
 4010614:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
 4010618:	e0bffc17 	ldw	r2,-16(fp)
 401061c:	e0fff717 	ldw	r3,-36(fp)
 4010620:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010624:	e0bff417 	ldw	r2,-48(fp)
 4010628:	103fc21e 	bne	r2,zero,4010534 <__alt_data_end+0xfc010534>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401062c:	0005303a 	rdctl	r2,status
 4010630:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010634:	e0fffb17 	ldw	r3,-20(fp)
 4010638:	00bfff84 	movi	r2,-2
 401063c:	1884703a 	and	r2,r3,r2
 4010640:	1001703a 	wrctl	status,r2
  
  return context;
 4010644:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 4010648:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 401064c:	e0bffc17 	ldw	r2,-16(fp)
 4010650:	10800117 	ldw	r2,4(r2)
 4010654:	10c11014 	ori	r3,r2,1088
 4010658:	e0bffc17 	ldw	r2,-16(fp)
 401065c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010660:	e0bffc17 	ldw	r2,-16(fp)
 4010664:	10800017 	ldw	r2,0(r2)
 4010668:	10800304 	addi	r2,r2,12
 401066c:	e0fffc17 	ldw	r3,-16(fp)
 4010670:	18c00117 	ldw	r3,4(r3)
 4010674:	10c00035 	stwio	r3,0(r2)
 4010678:	e0bff817 	ldw	r2,-32(fp)
 401067c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010680:	e0bffa17 	ldw	r2,-24(fp)
 4010684:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 4010688:	e0fffe17 	ldw	r3,-8(fp)
 401068c:	e0bff417 	ldw	r2,-48(fp)
 4010690:	1885c83a 	sub	r2,r3,r2
}
 4010694:	e037883a 	mov	sp,fp
 4010698:	dfc00117 	ldw	ra,4(sp)
 401069c:	df000017 	ldw	fp,0(sp)
 40106a0:	dec00204 	addi	sp,sp,8
 40106a4:	f800283a 	ret

040106a8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 40106a8:	defff504 	addi	sp,sp,-44
 40106ac:	df000a15 	stw	fp,40(sp)
 40106b0:	df000a04 	addi	fp,sp,40
 40106b4:	e13ffc15 	stw	r4,-16(fp)
 40106b8:	e17ffd15 	stw	r5,-12(fp)
 40106bc:	e1bffe15 	stw	r6,-8(fp)
 40106c0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 40106c4:	e03ff615 	stw	zero,-40(fp)
 40106c8:	d0a76a17 	ldw	r2,-25176(gp)
  
  if (alt_ticks_per_second ())
 40106cc:	10003c26 	beq	r2,zero,40107c0 <alt_alarm_start+0x118>
  {
    if (alarm)
 40106d0:	e0bffc17 	ldw	r2,-16(fp)
 40106d4:	10003826 	beq	r2,zero,40107b8 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 40106d8:	e0bffc17 	ldw	r2,-16(fp)
 40106dc:	e0fffe17 	ldw	r3,-8(fp)
 40106e0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 40106e4:	e0bffc17 	ldw	r2,-16(fp)
 40106e8:	e0ffff17 	ldw	r3,-4(fp)
 40106ec:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40106f0:	0005303a 	rdctl	r2,status
 40106f4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40106f8:	e0fff917 	ldw	r3,-28(fp)
 40106fc:	00bfff84 	movi	r2,-2
 4010700:	1884703a 	and	r2,r3,r2
 4010704:	1001703a 	wrctl	status,r2
  
  return context;
 4010708:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 401070c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4010710:	d0a76b17 	ldw	r2,-25172(gp)
      
      current_nticks = alt_nticks();
 4010714:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4010718:	e0fffd17 	ldw	r3,-12(fp)
 401071c:	e0bff617 	ldw	r2,-40(fp)
 4010720:	1885883a 	add	r2,r3,r2
 4010724:	10c00044 	addi	r3,r2,1
 4010728:	e0bffc17 	ldw	r2,-16(fp)
 401072c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4010730:	e0bffc17 	ldw	r2,-16(fp)
 4010734:	10c00217 	ldw	r3,8(r2)
 4010738:	e0bff617 	ldw	r2,-40(fp)
 401073c:	1880042e 	bgeu	r3,r2,4010750 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4010740:	e0bffc17 	ldw	r2,-16(fp)
 4010744:	00c00044 	movi	r3,1
 4010748:	10c00405 	stb	r3,16(r2)
 401074c:	00000206 	br	4010758 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4010750:	e0bffc17 	ldw	r2,-16(fp)
 4010754:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4010758:	e0bffc17 	ldw	r2,-16(fp)
 401075c:	d0e01a04 	addi	r3,gp,-32664
 4010760:	e0fffa15 	stw	r3,-24(fp)
 4010764:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4010768:	e0bffb17 	ldw	r2,-20(fp)
 401076c:	e0fffa17 	ldw	r3,-24(fp)
 4010770:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4010774:	e0bffa17 	ldw	r2,-24(fp)
 4010778:	10c00017 	ldw	r3,0(r2)
 401077c:	e0bffb17 	ldw	r2,-20(fp)
 4010780:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4010784:	e0bffa17 	ldw	r2,-24(fp)
 4010788:	10800017 	ldw	r2,0(r2)
 401078c:	e0fffb17 	ldw	r3,-20(fp)
 4010790:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4010794:	e0bffa17 	ldw	r2,-24(fp)
 4010798:	e0fffb17 	ldw	r3,-20(fp)
 401079c:	10c00015 	stw	r3,0(r2)
 40107a0:	e0bff817 	ldw	r2,-32(fp)
 40107a4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40107a8:	e0bff717 	ldw	r2,-36(fp)
 40107ac:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 40107b0:	0005883a 	mov	r2,zero
 40107b4:	00000306 	br	40107c4 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 40107b8:	00bffa84 	movi	r2,-22
 40107bc:	00000106 	br	40107c4 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 40107c0:	00bfde84 	movi	r2,-134
  }
}
 40107c4:	e037883a 	mov	sp,fp
 40107c8:	df000017 	ldw	fp,0(sp)
 40107cc:	dec00104 	addi	sp,sp,4
 40107d0:	f800283a 	ret

040107d4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 40107d4:	defffa04 	addi	sp,sp,-24
 40107d8:	dfc00515 	stw	ra,20(sp)
 40107dc:	df000415 	stw	fp,16(sp)
 40107e0:	df000404 	addi	fp,sp,16
 40107e4:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 40107e8:	00800244 	movi	r2,9
 40107ec:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 40107f0:	014003f4 	movhi	r5,15
 40107f4:	29509004 	addi	r5,r5,16960
 40107f8:	e13ffd17 	ldw	r4,-12(fp)
 40107fc:	40049b00 	call	40049b0 <__mulsi3>
 4010800:	100b883a 	mov	r5,r2
 4010804:	01017db4 	movhi	r4,1526
 4010808:	21384004 	addi	r4,r4,-7936
 401080c:	40048f40 	call	40048f4 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4010810:	100b883a 	mov	r5,r2
 4010814:	01200034 	movhi	r4,32768
 4010818:	213fffc4 	addi	r4,r4,-1
 401081c:	40048f40 	call	40048f4 <__udivsi3>
 4010820:	100b883a 	mov	r5,r2
 4010824:	e13fff17 	ldw	r4,-4(fp)
 4010828:	40048f40 	call	40048f4 <__udivsi3>
 401082c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4010830:	e0bffe17 	ldw	r2,-8(fp)
 4010834:	10002a26 	beq	r2,zero,40108e0 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 4010838:	e03ffc15 	stw	zero,-16(fp)
 401083c:	00001706 	br	401089c <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4010840:	00a00034 	movhi	r2,32768
 4010844:	10bfffc4 	addi	r2,r2,-1
 4010848:	10bfffc4 	addi	r2,r2,-1
 401084c:	103ffe1e 	bne	r2,zero,4010848 <__alt_data_end+0xfc010848>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 4010850:	014003f4 	movhi	r5,15
 4010854:	29509004 	addi	r5,r5,16960
 4010858:	e13ffd17 	ldw	r4,-12(fp)
 401085c:	40049b00 	call	40049b0 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4010860:	100b883a 	mov	r5,r2
 4010864:	01017db4 	movhi	r4,1526
 4010868:	21384004 	addi	r4,r4,-7936
 401086c:	40048f40 	call	40048f4 <__udivsi3>
 4010870:	100b883a 	mov	r5,r2
 4010874:	01200034 	movhi	r4,32768
 4010878:	213fffc4 	addi	r4,r4,-1
 401087c:	40048f40 	call	40048f4 <__udivsi3>
 4010880:	1007883a 	mov	r3,r2
 4010884:	e0bfff17 	ldw	r2,-4(fp)
 4010888:	10c5c83a 	sub	r2,r2,r3
 401088c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4010890:	e0bffc17 	ldw	r2,-16(fp)
 4010894:	10800044 	addi	r2,r2,1
 4010898:	e0bffc15 	stw	r2,-16(fp)
 401089c:	e0fffc17 	ldw	r3,-16(fp)
 40108a0:	e0bffe17 	ldw	r2,-8(fp)
 40108a4:	18bfe616 	blt	r3,r2,4010840 <__alt_data_end+0xfc010840>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 40108a8:	014003f4 	movhi	r5,15
 40108ac:	29509004 	addi	r5,r5,16960
 40108b0:	e13ffd17 	ldw	r4,-12(fp)
 40108b4:	40049b00 	call	40049b0 <__mulsi3>
 40108b8:	100b883a 	mov	r5,r2
 40108bc:	01017db4 	movhi	r4,1526
 40108c0:	21384004 	addi	r4,r4,-7936
 40108c4:	40048f40 	call	40048f4 <__udivsi3>
 40108c8:	e17fff17 	ldw	r5,-4(fp)
 40108cc:	1009883a 	mov	r4,r2
 40108d0:	40049b00 	call	40049b0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 40108d4:	10bfffc4 	addi	r2,r2,-1
 40108d8:	103ffe1e 	bne	r2,zero,40108d4 <__alt_data_end+0xfc0108d4>
 40108dc:	00000d06 	br	4010914 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 40108e0:	014003f4 	movhi	r5,15
 40108e4:	29509004 	addi	r5,r5,16960
 40108e8:	e13ffd17 	ldw	r4,-12(fp)
 40108ec:	40049b00 	call	40049b0 <__mulsi3>
 40108f0:	100b883a 	mov	r5,r2
 40108f4:	01017db4 	movhi	r4,1526
 40108f8:	21384004 	addi	r4,r4,-7936
 40108fc:	40048f40 	call	40048f4 <__udivsi3>
 4010900:	e17fff17 	ldw	r5,-4(fp)
 4010904:	1009883a 	mov	r4,r2
 4010908:	40049b00 	call	40049b0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 401090c:	10bfffc4 	addi	r2,r2,-1
 4010910:	00bffe16 	blt	zero,r2,401090c <__alt_data_end+0xfc01090c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4010914:	0005883a 	mov	r2,zero
}
 4010918:	e037883a 	mov	sp,fp
 401091c:	dfc00117 	ldw	ra,4(sp)
 4010920:	df000017 	ldw	fp,0(sp)
 4010924:	dec00204 	addi	sp,sp,8
 4010928:	f800283a 	ret

0401092c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 401092c:	deffff04 	addi	sp,sp,-4
 4010930:	df000015 	stw	fp,0(sp)
 4010934:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4010938:	0001883a 	nop
 401093c:	e037883a 	mov	sp,fp
 4010940:	df000017 	ldw	fp,0(sp)
 4010944:	dec00104 	addi	sp,sp,4
 4010948:	f800283a 	ret

0401094c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401094c:	defffe04 	addi	sp,sp,-8
 4010950:	dfc00115 	stw	ra,4(sp)
 4010954:	df000015 	stw	fp,0(sp)
 4010958:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 401095c:	d0a01717 	ldw	r2,-32676(gp)
 4010960:	10000326 	beq	r2,zero,4010970 <alt_get_errno+0x24>
 4010964:	d0a01717 	ldw	r2,-32676(gp)
 4010968:	103ee83a 	callr	r2
 401096c:	00000106 	br	4010974 <alt_get_errno+0x28>
 4010970:	d0a75f04 	addi	r2,gp,-25220
}
 4010974:	e037883a 	mov	sp,fp
 4010978:	dfc00117 	ldw	ra,4(sp)
 401097c:	df000017 	ldw	fp,0(sp)
 4010980:	dec00204 	addi	sp,sp,8
 4010984:	f800283a 	ret

04010988 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4010988:	defffa04 	addi	sp,sp,-24
 401098c:	dfc00515 	stw	ra,20(sp)
 4010990:	df000415 	stw	fp,16(sp)
 4010994:	df000404 	addi	fp,sp,16
 4010998:	e13ffe15 	stw	r4,-8(fp)
 401099c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 40109a0:	e0bffe17 	ldw	r2,-8(fp)
 40109a4:	10000326 	beq	r2,zero,40109b4 <alt_dev_llist_insert+0x2c>
 40109a8:	e0bffe17 	ldw	r2,-8(fp)
 40109ac:	10800217 	ldw	r2,8(r2)
 40109b0:	1000061e 	bne	r2,zero,40109cc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 40109b4:	401094c0 	call	401094c <alt_get_errno>
 40109b8:	1007883a 	mov	r3,r2
 40109bc:	00800584 	movi	r2,22
 40109c0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 40109c4:	00bffa84 	movi	r2,-22
 40109c8:	00001306 	br	4010a18 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 40109cc:	e0bffe17 	ldw	r2,-8(fp)
 40109d0:	e0ffff17 	ldw	r3,-4(fp)
 40109d4:	e0fffc15 	stw	r3,-16(fp)
 40109d8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40109dc:	e0bffd17 	ldw	r2,-12(fp)
 40109e0:	e0fffc17 	ldw	r3,-16(fp)
 40109e4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40109e8:	e0bffc17 	ldw	r2,-16(fp)
 40109ec:	10c00017 	ldw	r3,0(r2)
 40109f0:	e0bffd17 	ldw	r2,-12(fp)
 40109f4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40109f8:	e0bffc17 	ldw	r2,-16(fp)
 40109fc:	10800017 	ldw	r2,0(r2)
 4010a00:	e0fffd17 	ldw	r3,-12(fp)
 4010a04:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4010a08:	e0bffc17 	ldw	r2,-16(fp)
 4010a0c:	e0fffd17 	ldw	r3,-12(fp)
 4010a10:	10c00015 	stw	r3,0(r2)

  return 0;  
 4010a14:	0005883a 	mov	r2,zero
}
 4010a18:	e037883a 	mov	sp,fp
 4010a1c:	dfc00117 	ldw	ra,4(sp)
 4010a20:	df000017 	ldw	fp,0(sp)
 4010a24:	dec00204 	addi	sp,sp,8
 4010a28:	f800283a 	ret

04010a2c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4010a2c:	defffd04 	addi	sp,sp,-12
 4010a30:	dfc00215 	stw	ra,8(sp)
 4010a34:	df000115 	stw	fp,4(sp)
 4010a38:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4010a3c:	00810074 	movhi	r2,1025
 4010a40:	10866b04 	addi	r2,r2,6572
 4010a44:	e0bfff15 	stw	r2,-4(fp)
 4010a48:	00000606 	br	4010a64 <_do_ctors+0x38>
        (*ctor) (); 
 4010a4c:	e0bfff17 	ldw	r2,-4(fp)
 4010a50:	10800017 	ldw	r2,0(r2)
 4010a54:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4010a58:	e0bfff17 	ldw	r2,-4(fp)
 4010a5c:	10bfff04 	addi	r2,r2,-4
 4010a60:	e0bfff15 	stw	r2,-4(fp)
 4010a64:	e0ffff17 	ldw	r3,-4(fp)
 4010a68:	00810074 	movhi	r2,1025
 4010a6c:	10866c04 	addi	r2,r2,6576
 4010a70:	18bff62e 	bgeu	r3,r2,4010a4c <__alt_data_end+0xfc010a4c>
        (*ctor) (); 
}
 4010a74:	0001883a 	nop
 4010a78:	e037883a 	mov	sp,fp
 4010a7c:	dfc00117 	ldw	ra,4(sp)
 4010a80:	df000017 	ldw	fp,0(sp)
 4010a84:	dec00204 	addi	sp,sp,8
 4010a88:	f800283a 	ret

04010a8c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4010a8c:	defffd04 	addi	sp,sp,-12
 4010a90:	dfc00215 	stw	ra,8(sp)
 4010a94:	df000115 	stw	fp,4(sp)
 4010a98:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4010a9c:	00810074 	movhi	r2,1025
 4010aa0:	10866b04 	addi	r2,r2,6572
 4010aa4:	e0bfff15 	stw	r2,-4(fp)
 4010aa8:	00000606 	br	4010ac4 <_do_dtors+0x38>
        (*dtor) (); 
 4010aac:	e0bfff17 	ldw	r2,-4(fp)
 4010ab0:	10800017 	ldw	r2,0(r2)
 4010ab4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4010ab8:	e0bfff17 	ldw	r2,-4(fp)
 4010abc:	10bfff04 	addi	r2,r2,-4
 4010ac0:	e0bfff15 	stw	r2,-4(fp)
 4010ac4:	e0ffff17 	ldw	r3,-4(fp)
 4010ac8:	00810074 	movhi	r2,1025
 4010acc:	10866c04 	addi	r2,r2,6576
 4010ad0:	18bff62e 	bgeu	r3,r2,4010aac <__alt_data_end+0xfc010aac>
        (*dtor) (); 
}
 4010ad4:	0001883a 	nop
 4010ad8:	e037883a 	mov	sp,fp
 4010adc:	dfc00117 	ldw	ra,4(sp)
 4010ae0:	df000017 	ldw	fp,0(sp)
 4010ae4:	dec00204 	addi	sp,sp,8
 4010ae8:	f800283a 	ret

04010aec <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4010aec:	deffff04 	addi	sp,sp,-4
 4010af0:	df000015 	stw	fp,0(sp)
 4010af4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4010af8:	0001883a 	nop
 4010afc:	e037883a 	mov	sp,fp
 4010b00:	df000017 	ldw	fp,0(sp)
 4010b04:	dec00104 	addi	sp,sp,4
 4010b08:	f800283a 	ret

04010b0c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4010b0c:	defff904 	addi	sp,sp,-28
 4010b10:	dfc00615 	stw	ra,24(sp)
 4010b14:	df000515 	stw	fp,20(sp)
 4010b18:	df000504 	addi	fp,sp,20
 4010b1c:	e13ffc15 	stw	r4,-16(fp)
 4010b20:	e17ffd15 	stw	r5,-12(fp)
 4010b24:	e1bffe15 	stw	r6,-8(fp)
 4010b28:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4010b2c:	e0800217 	ldw	r2,8(fp)
 4010b30:	d8800015 	stw	r2,0(sp)
 4010b34:	e1ffff17 	ldw	r7,-4(fp)
 4010b38:	e1bffe17 	ldw	r6,-8(fp)
 4010b3c:	e17ffd17 	ldw	r5,-12(fp)
 4010b40:	e13ffc17 	ldw	r4,-16(fp)
 4010b44:	4010cbc0 	call	4010cbc <alt_iic_isr_register>
}  
 4010b48:	e037883a 	mov	sp,fp
 4010b4c:	dfc00117 	ldw	ra,4(sp)
 4010b50:	df000017 	ldw	fp,0(sp)
 4010b54:	dec00204 	addi	sp,sp,8
 4010b58:	f800283a 	ret

04010b5c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4010b5c:	defff904 	addi	sp,sp,-28
 4010b60:	df000615 	stw	fp,24(sp)
 4010b64:	df000604 	addi	fp,sp,24
 4010b68:	e13ffe15 	stw	r4,-8(fp)
 4010b6c:	e17fff15 	stw	r5,-4(fp)
 4010b70:	e0bfff17 	ldw	r2,-4(fp)
 4010b74:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010b78:	0005303a 	rdctl	r2,status
 4010b7c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010b80:	e0fffb17 	ldw	r3,-20(fp)
 4010b84:	00bfff84 	movi	r2,-2
 4010b88:	1884703a 	and	r2,r3,r2
 4010b8c:	1001703a 	wrctl	status,r2
  
  return context;
 4010b90:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4010b94:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4010b98:	00c00044 	movi	r3,1
 4010b9c:	e0bffa17 	ldw	r2,-24(fp)
 4010ba0:	1884983a 	sll	r2,r3,r2
 4010ba4:	1007883a 	mov	r3,r2
 4010ba8:	d0a76617 	ldw	r2,-25192(gp)
 4010bac:	1884b03a 	or	r2,r3,r2
 4010bb0:	d0a76615 	stw	r2,-25192(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4010bb4:	d0a76617 	ldw	r2,-25192(gp)
 4010bb8:	100170fa 	wrctl	ienable,r2
 4010bbc:	e0bffc17 	ldw	r2,-16(fp)
 4010bc0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010bc4:	e0bffd17 	ldw	r2,-12(fp)
 4010bc8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4010bcc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4010bd0:	0001883a 	nop
}
 4010bd4:	e037883a 	mov	sp,fp
 4010bd8:	df000017 	ldw	fp,0(sp)
 4010bdc:	dec00104 	addi	sp,sp,4
 4010be0:	f800283a 	ret

04010be4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4010be4:	defff904 	addi	sp,sp,-28
 4010be8:	df000615 	stw	fp,24(sp)
 4010bec:	df000604 	addi	fp,sp,24
 4010bf0:	e13ffe15 	stw	r4,-8(fp)
 4010bf4:	e17fff15 	stw	r5,-4(fp)
 4010bf8:	e0bfff17 	ldw	r2,-4(fp)
 4010bfc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010c00:	0005303a 	rdctl	r2,status
 4010c04:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010c08:	e0fffb17 	ldw	r3,-20(fp)
 4010c0c:	00bfff84 	movi	r2,-2
 4010c10:	1884703a 	and	r2,r3,r2
 4010c14:	1001703a 	wrctl	status,r2
  
  return context;
 4010c18:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4010c1c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4010c20:	00c00044 	movi	r3,1
 4010c24:	e0bffa17 	ldw	r2,-24(fp)
 4010c28:	1884983a 	sll	r2,r3,r2
 4010c2c:	0084303a 	nor	r2,zero,r2
 4010c30:	1007883a 	mov	r3,r2
 4010c34:	d0a76617 	ldw	r2,-25192(gp)
 4010c38:	1884703a 	and	r2,r3,r2
 4010c3c:	d0a76615 	stw	r2,-25192(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4010c40:	d0a76617 	ldw	r2,-25192(gp)
 4010c44:	100170fa 	wrctl	ienable,r2
 4010c48:	e0bffc17 	ldw	r2,-16(fp)
 4010c4c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010c50:	e0bffd17 	ldw	r2,-12(fp)
 4010c54:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4010c58:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 4010c5c:	0001883a 	nop
}
 4010c60:	e037883a 	mov	sp,fp
 4010c64:	df000017 	ldw	fp,0(sp)
 4010c68:	dec00104 	addi	sp,sp,4
 4010c6c:	f800283a 	ret

04010c70 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4010c70:	defffc04 	addi	sp,sp,-16
 4010c74:	df000315 	stw	fp,12(sp)
 4010c78:	df000304 	addi	fp,sp,12
 4010c7c:	e13ffe15 	stw	r4,-8(fp)
 4010c80:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4010c84:	000530fa 	rdctl	r2,ienable
 4010c88:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4010c8c:	00c00044 	movi	r3,1
 4010c90:	e0bfff17 	ldw	r2,-4(fp)
 4010c94:	1884983a 	sll	r2,r3,r2
 4010c98:	1007883a 	mov	r3,r2
 4010c9c:	e0bffd17 	ldw	r2,-12(fp)
 4010ca0:	1884703a 	and	r2,r3,r2
 4010ca4:	1004c03a 	cmpne	r2,r2,zero
 4010ca8:	10803fcc 	andi	r2,r2,255
}
 4010cac:	e037883a 	mov	sp,fp
 4010cb0:	df000017 	ldw	fp,0(sp)
 4010cb4:	dec00104 	addi	sp,sp,4
 4010cb8:	f800283a 	ret

04010cbc <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4010cbc:	defff504 	addi	sp,sp,-44
 4010cc0:	dfc00a15 	stw	ra,40(sp)
 4010cc4:	df000915 	stw	fp,36(sp)
 4010cc8:	df000904 	addi	fp,sp,36
 4010ccc:	e13ffc15 	stw	r4,-16(fp)
 4010cd0:	e17ffd15 	stw	r5,-12(fp)
 4010cd4:	e1bffe15 	stw	r6,-8(fp)
 4010cd8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4010cdc:	00bffa84 	movi	r2,-22
 4010ce0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4010ce4:	e0bffd17 	ldw	r2,-12(fp)
 4010ce8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4010cec:	e0bff817 	ldw	r2,-32(fp)
 4010cf0:	10800808 	cmpgei	r2,r2,32
 4010cf4:	1000271e 	bne	r2,zero,4010d94 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010cf8:	0005303a 	rdctl	r2,status
 4010cfc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010d00:	e0fffb17 	ldw	r3,-20(fp)
 4010d04:	00bfff84 	movi	r2,-2
 4010d08:	1884703a 	and	r2,r3,r2
 4010d0c:	1001703a 	wrctl	status,r2
  
  return context;
 4010d10:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4010d14:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4010d18:	008101b4 	movhi	r2,1030
 4010d1c:	1082d404 	addi	r2,r2,2896
 4010d20:	e0fff817 	ldw	r3,-32(fp)
 4010d24:	180690fa 	slli	r3,r3,3
 4010d28:	10c5883a 	add	r2,r2,r3
 4010d2c:	e0fffe17 	ldw	r3,-8(fp)
 4010d30:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 4010d34:	008101b4 	movhi	r2,1030
 4010d38:	1082d404 	addi	r2,r2,2896
 4010d3c:	e0fff817 	ldw	r3,-32(fp)
 4010d40:	180690fa 	slli	r3,r3,3
 4010d44:	10c5883a 	add	r2,r2,r3
 4010d48:	10800104 	addi	r2,r2,4
 4010d4c:	e0ffff17 	ldw	r3,-4(fp)
 4010d50:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4010d54:	e0bffe17 	ldw	r2,-8(fp)
 4010d58:	10000526 	beq	r2,zero,4010d70 <alt_iic_isr_register+0xb4>
 4010d5c:	e0bff817 	ldw	r2,-32(fp)
 4010d60:	100b883a 	mov	r5,r2
 4010d64:	e13ffc17 	ldw	r4,-16(fp)
 4010d68:	4010b5c0 	call	4010b5c <alt_ic_irq_enable>
 4010d6c:	00000406 	br	4010d80 <alt_iic_isr_register+0xc4>
 4010d70:	e0bff817 	ldw	r2,-32(fp)
 4010d74:	100b883a 	mov	r5,r2
 4010d78:	e13ffc17 	ldw	r4,-16(fp)
 4010d7c:	4010be40 	call	4010be4 <alt_ic_irq_disable>
 4010d80:	e0bff715 	stw	r2,-36(fp)
 4010d84:	e0bffa17 	ldw	r2,-24(fp)
 4010d88:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010d8c:	e0bff917 	ldw	r2,-28(fp)
 4010d90:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4010d94:	e0bff717 	ldw	r2,-36(fp)
}
 4010d98:	e037883a 	mov	sp,fp
 4010d9c:	dfc00117 	ldw	ra,4(sp)
 4010da0:	df000017 	ldw	fp,0(sp)
 4010da4:	dec00204 	addi	sp,sp,8
 4010da8:	f800283a 	ret

04010dac <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4010dac:	defff804 	addi	sp,sp,-32
 4010db0:	dfc00715 	stw	ra,28(sp)
 4010db4:	df000615 	stw	fp,24(sp)
 4010db8:	dc000515 	stw	r16,20(sp)
 4010dbc:	df000604 	addi	fp,sp,24
 4010dc0:	e13ffb15 	stw	r4,-20(fp)
 4010dc4:	e17ffc15 	stw	r5,-16(fp)
 4010dc8:	e1bffd15 	stw	r6,-12(fp)
 4010dcc:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4010dd0:	e1bffe17 	ldw	r6,-8(fp)
 4010dd4:	e17ffd17 	ldw	r5,-12(fp)
 4010dd8:	e13ffc17 	ldw	r4,-16(fp)
 4010ddc:	40110340 	call	4011034 <open>
 4010de0:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 4010de4:	e0bffa17 	ldw	r2,-24(fp)
 4010de8:	10002216 	blt	r2,zero,4010e74 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 4010dec:	04010074 	movhi	r16,1025
 4010df0:	840a6604 	addi	r16,r16,10648
 4010df4:	e0bffa17 	ldw	r2,-24(fp)
 4010df8:	01400304 	movi	r5,12
 4010dfc:	1009883a 	mov	r4,r2
 4010e00:	40049b00 	call	40049b0 <__mulsi3>
 4010e04:	8085883a 	add	r2,r16,r2
 4010e08:	10c00017 	ldw	r3,0(r2)
 4010e0c:	e0bffb17 	ldw	r2,-20(fp)
 4010e10:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4010e14:	04010074 	movhi	r16,1025
 4010e18:	840a6604 	addi	r16,r16,10648
 4010e1c:	e0bffa17 	ldw	r2,-24(fp)
 4010e20:	01400304 	movi	r5,12
 4010e24:	1009883a 	mov	r4,r2
 4010e28:	40049b00 	call	40049b0 <__mulsi3>
 4010e2c:	8085883a 	add	r2,r16,r2
 4010e30:	10800104 	addi	r2,r2,4
 4010e34:	10c00017 	ldw	r3,0(r2)
 4010e38:	e0bffb17 	ldw	r2,-20(fp)
 4010e3c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4010e40:	04010074 	movhi	r16,1025
 4010e44:	840a6604 	addi	r16,r16,10648
 4010e48:	e0bffa17 	ldw	r2,-24(fp)
 4010e4c:	01400304 	movi	r5,12
 4010e50:	1009883a 	mov	r4,r2
 4010e54:	40049b00 	call	40049b0 <__mulsi3>
 4010e58:	8085883a 	add	r2,r16,r2
 4010e5c:	10800204 	addi	r2,r2,8
 4010e60:	10c00017 	ldw	r3,0(r2)
 4010e64:	e0bffb17 	ldw	r2,-20(fp)
 4010e68:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4010e6c:	e13ffa17 	ldw	r4,-24(fp)
 4010e70:	400ed640 	call	400ed64 <alt_release_fd>
  }
} 
 4010e74:	0001883a 	nop
 4010e78:	e6ffff04 	addi	sp,fp,-4
 4010e7c:	dfc00217 	ldw	ra,8(sp)
 4010e80:	df000117 	ldw	fp,4(sp)
 4010e84:	dc000017 	ldw	r16,0(sp)
 4010e88:	dec00304 	addi	sp,sp,12
 4010e8c:	f800283a 	ret

04010e90 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4010e90:	defffb04 	addi	sp,sp,-20
 4010e94:	dfc00415 	stw	ra,16(sp)
 4010e98:	df000315 	stw	fp,12(sp)
 4010e9c:	df000304 	addi	fp,sp,12
 4010ea0:	e13ffd15 	stw	r4,-12(fp)
 4010ea4:	e17ffe15 	stw	r5,-8(fp)
 4010ea8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4010eac:	01c07fc4 	movi	r7,511
 4010eb0:	01800044 	movi	r6,1
 4010eb4:	e17ffd17 	ldw	r5,-12(fp)
 4010eb8:	01010074 	movhi	r4,1025
 4010ebc:	210a6904 	addi	r4,r4,10660
 4010ec0:	4010dac0 	call	4010dac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4010ec4:	01c07fc4 	movi	r7,511
 4010ec8:	000d883a 	mov	r6,zero
 4010ecc:	e17ffe17 	ldw	r5,-8(fp)
 4010ed0:	01010074 	movhi	r4,1025
 4010ed4:	210a6604 	addi	r4,r4,10648
 4010ed8:	4010dac0 	call	4010dac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4010edc:	01c07fc4 	movi	r7,511
 4010ee0:	01800044 	movi	r6,1
 4010ee4:	e17fff17 	ldw	r5,-4(fp)
 4010ee8:	01010074 	movhi	r4,1025
 4010eec:	210a6c04 	addi	r4,r4,10672
 4010ef0:	4010dac0 	call	4010dac <alt_open_fd>
}  
 4010ef4:	0001883a 	nop
 4010ef8:	e037883a 	mov	sp,fp
 4010efc:	dfc00117 	ldw	ra,4(sp)
 4010f00:	df000017 	ldw	fp,0(sp)
 4010f04:	dec00204 	addi	sp,sp,8
 4010f08:	f800283a 	ret

04010f0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010f0c:	defffe04 	addi	sp,sp,-8
 4010f10:	dfc00115 	stw	ra,4(sp)
 4010f14:	df000015 	stw	fp,0(sp)
 4010f18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010f1c:	d0a01717 	ldw	r2,-32676(gp)
 4010f20:	10000326 	beq	r2,zero,4010f30 <alt_get_errno+0x24>
 4010f24:	d0a01717 	ldw	r2,-32676(gp)
 4010f28:	103ee83a 	callr	r2
 4010f2c:	00000106 	br	4010f34 <alt_get_errno+0x28>
 4010f30:	d0a75f04 	addi	r2,gp,-25220
}
 4010f34:	e037883a 	mov	sp,fp
 4010f38:	dfc00117 	ldw	ra,4(sp)
 4010f3c:	df000017 	ldw	fp,0(sp)
 4010f40:	dec00204 	addi	sp,sp,8
 4010f44:	f800283a 	ret

04010f48 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4010f48:	defffb04 	addi	sp,sp,-20
 4010f4c:	dfc00415 	stw	ra,16(sp)
 4010f50:	df000315 	stw	fp,12(sp)
 4010f54:	dc000215 	stw	r16,8(sp)
 4010f58:	df000304 	addi	fp,sp,12
 4010f5c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4010f60:	e0bffe17 	ldw	r2,-8(fp)
 4010f64:	10800217 	ldw	r2,8(r2)
 4010f68:	10d00034 	orhi	r3,r2,16384
 4010f6c:	e0bffe17 	ldw	r2,-8(fp)
 4010f70:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4010f74:	e03ffd15 	stw	zero,-12(fp)
 4010f78:	00002306 	br	4011008 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4010f7c:	04010074 	movhi	r16,1025
 4010f80:	840a6604 	addi	r16,r16,10648
 4010f84:	e0bffd17 	ldw	r2,-12(fp)
 4010f88:	01400304 	movi	r5,12
 4010f8c:	1009883a 	mov	r4,r2
 4010f90:	40049b00 	call	40049b0 <__mulsi3>
 4010f94:	8085883a 	add	r2,r16,r2
 4010f98:	10c00017 	ldw	r3,0(r2)
 4010f9c:	e0bffe17 	ldw	r2,-8(fp)
 4010fa0:	10800017 	ldw	r2,0(r2)
 4010fa4:	1880151e 	bne	r3,r2,4010ffc <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4010fa8:	04010074 	movhi	r16,1025
 4010fac:	840a6604 	addi	r16,r16,10648
 4010fb0:	e0bffd17 	ldw	r2,-12(fp)
 4010fb4:	01400304 	movi	r5,12
 4010fb8:	1009883a 	mov	r4,r2
 4010fbc:	40049b00 	call	40049b0 <__mulsi3>
 4010fc0:	8085883a 	add	r2,r16,r2
 4010fc4:	10800204 	addi	r2,r2,8
 4010fc8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4010fcc:	10000b0e 	bge	r2,zero,4010ffc <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4010fd0:	01400304 	movi	r5,12
 4010fd4:	e13ffd17 	ldw	r4,-12(fp)
 4010fd8:	40049b00 	call	40049b0 <__mulsi3>
 4010fdc:	1007883a 	mov	r3,r2
 4010fe0:	00810074 	movhi	r2,1025
 4010fe4:	108a6604 	addi	r2,r2,10648
 4010fe8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4010fec:	e0bffe17 	ldw	r2,-8(fp)
 4010ff0:	18800226 	beq	r3,r2,4010ffc <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4010ff4:	00bffcc4 	movi	r2,-13
 4010ff8:	00000806 	br	401101c <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4010ffc:	e0bffd17 	ldw	r2,-12(fp)
 4011000:	10800044 	addi	r2,r2,1
 4011004:	e0bffd15 	stw	r2,-12(fp)
 4011008:	d0a01617 	ldw	r2,-32680(gp)
 401100c:	1007883a 	mov	r3,r2
 4011010:	e0bffd17 	ldw	r2,-12(fp)
 4011014:	18bfd92e 	bgeu	r3,r2,4010f7c <__alt_data_end+0xfc010f7c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4011018:	0005883a 	mov	r2,zero
}
 401101c:	e6ffff04 	addi	sp,fp,-4
 4011020:	dfc00217 	ldw	ra,8(sp)
 4011024:	df000117 	ldw	fp,4(sp)
 4011028:	dc000017 	ldw	r16,0(sp)
 401102c:	dec00304 	addi	sp,sp,12
 4011030:	f800283a 	ret

04011034 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4011034:	defff604 	addi	sp,sp,-40
 4011038:	dfc00915 	stw	ra,36(sp)
 401103c:	df000815 	stw	fp,32(sp)
 4011040:	df000804 	addi	fp,sp,32
 4011044:	e13ffd15 	stw	r4,-12(fp)
 4011048:	e17ffe15 	stw	r5,-8(fp)
 401104c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4011050:	00bfffc4 	movi	r2,-1
 4011054:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4011058:	00bffb44 	movi	r2,-19
 401105c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4011060:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4011064:	d1601404 	addi	r5,gp,-32688
 4011068:	e13ffd17 	ldw	r4,-12(fp)
 401106c:	40113580 	call	4011358 <alt_find_dev>
 4011070:	e0bff815 	stw	r2,-32(fp)
 4011074:	e0bff817 	ldw	r2,-32(fp)
 4011078:	1000051e 	bne	r2,zero,4011090 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 401107c:	e13ffd17 	ldw	r4,-12(fp)
 4011080:	40113e80 	call	40113e8 <alt_find_file>
 4011084:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4011088:	00800044 	movi	r2,1
 401108c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4011090:	e0bff817 	ldw	r2,-32(fp)
 4011094:	10002b26 	beq	r2,zero,4011144 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4011098:	e13ff817 	ldw	r4,-32(fp)
 401109c:	40114f00 	call	40114f0 <alt_get_fd>
 40110a0:	e0bff915 	stw	r2,-28(fp)
 40110a4:	e0bff917 	ldw	r2,-28(fp)
 40110a8:	1000030e 	bge	r2,zero,40110b8 <open+0x84>
    {
      status = index;
 40110ac:	e0bff917 	ldw	r2,-28(fp)
 40110b0:	e0bffa15 	stw	r2,-24(fp)
 40110b4:	00002506 	br	401114c <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 40110b8:	01400304 	movi	r5,12
 40110bc:	e13ff917 	ldw	r4,-28(fp)
 40110c0:	40049b00 	call	40049b0 <__mulsi3>
 40110c4:	1007883a 	mov	r3,r2
 40110c8:	00810074 	movhi	r2,1025
 40110cc:	108a6604 	addi	r2,r2,10648
 40110d0:	1885883a 	add	r2,r3,r2
 40110d4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 40110d8:	e0fffe17 	ldw	r3,-8(fp)
 40110dc:	00900034 	movhi	r2,16384
 40110e0:	10bfffc4 	addi	r2,r2,-1
 40110e4:	1886703a 	and	r3,r3,r2
 40110e8:	e0bffc17 	ldw	r2,-16(fp)
 40110ec:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 40110f0:	e0bffb17 	ldw	r2,-20(fp)
 40110f4:	1000051e 	bne	r2,zero,401110c <open+0xd8>
 40110f8:	e13ffc17 	ldw	r4,-16(fp)
 40110fc:	4010f480 	call	4010f48 <alt_file_locked>
 4011100:	e0bffa15 	stw	r2,-24(fp)
 4011104:	e0bffa17 	ldw	r2,-24(fp)
 4011108:	10001016 	blt	r2,zero,401114c <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 401110c:	e0bff817 	ldw	r2,-32(fp)
 4011110:	10800317 	ldw	r2,12(r2)
 4011114:	10000826 	beq	r2,zero,4011138 <open+0x104>
 4011118:	e0bff817 	ldw	r2,-32(fp)
 401111c:	10800317 	ldw	r2,12(r2)
 4011120:	e1ffff17 	ldw	r7,-4(fp)
 4011124:	e1bffe17 	ldw	r6,-8(fp)
 4011128:	e17ffd17 	ldw	r5,-12(fp)
 401112c:	e13ffc17 	ldw	r4,-16(fp)
 4011130:	103ee83a 	callr	r2
 4011134:	00000106 	br	401113c <open+0x108>
 4011138:	0005883a 	mov	r2,zero
 401113c:	e0bffa15 	stw	r2,-24(fp)
 4011140:	00000206 	br	401114c <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4011144:	00bffb44 	movi	r2,-19
 4011148:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 401114c:	e0bffa17 	ldw	r2,-24(fp)
 4011150:	1000090e 	bge	r2,zero,4011178 <open+0x144>
  {
    alt_release_fd (index);  
 4011154:	e13ff917 	ldw	r4,-28(fp)
 4011158:	400ed640 	call	400ed64 <alt_release_fd>
    ALT_ERRNO = -status;
 401115c:	4010f0c0 	call	4010f0c <alt_get_errno>
 4011160:	1007883a 	mov	r3,r2
 4011164:	e0bffa17 	ldw	r2,-24(fp)
 4011168:	0085c83a 	sub	r2,zero,r2
 401116c:	18800015 	stw	r2,0(r3)
    return -1;
 4011170:	00bfffc4 	movi	r2,-1
 4011174:	00000106 	br	401117c <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 4011178:	e0bff917 	ldw	r2,-28(fp)
}
 401117c:	e037883a 	mov	sp,fp
 4011180:	dfc00117 	ldw	ra,4(sp)
 4011184:	df000017 	ldw	fp,0(sp)
 4011188:	dec00204 	addi	sp,sp,8
 401118c:	f800283a 	ret

04011190 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4011190:	defffa04 	addi	sp,sp,-24
 4011194:	df000515 	stw	fp,20(sp)
 4011198:	df000504 	addi	fp,sp,20
 401119c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40111a0:	0005303a 	rdctl	r2,status
 40111a4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40111a8:	e0fffc17 	ldw	r3,-16(fp)
 40111ac:	00bfff84 	movi	r2,-2
 40111b0:	1884703a 	and	r2,r3,r2
 40111b4:	1001703a 	wrctl	status,r2
  
  return context;
 40111b8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 40111bc:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 40111c0:	e0bfff17 	ldw	r2,-4(fp)
 40111c4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 40111c8:	e0bffd17 	ldw	r2,-12(fp)
 40111cc:	10800017 	ldw	r2,0(r2)
 40111d0:	e0fffd17 	ldw	r3,-12(fp)
 40111d4:	18c00117 	ldw	r3,4(r3)
 40111d8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 40111dc:	e0bffd17 	ldw	r2,-12(fp)
 40111e0:	10800117 	ldw	r2,4(r2)
 40111e4:	e0fffd17 	ldw	r3,-12(fp)
 40111e8:	18c00017 	ldw	r3,0(r3)
 40111ec:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 40111f0:	e0bffd17 	ldw	r2,-12(fp)
 40111f4:	e0fffd17 	ldw	r3,-12(fp)
 40111f8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 40111fc:	e0bffd17 	ldw	r2,-12(fp)
 4011200:	e0fffd17 	ldw	r3,-12(fp)
 4011204:	10c00015 	stw	r3,0(r2)
 4011208:	e0bffb17 	ldw	r2,-20(fp)
 401120c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011210:	e0bffe17 	ldw	r2,-8(fp)
 4011214:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4011218:	0001883a 	nop
 401121c:	e037883a 	mov	sp,fp
 4011220:	df000017 	ldw	fp,0(sp)
 4011224:	dec00104 	addi	sp,sp,4
 4011228:	f800283a 	ret

0401122c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 401122c:	defffb04 	addi	sp,sp,-20
 4011230:	dfc00415 	stw	ra,16(sp)
 4011234:	df000315 	stw	fp,12(sp)
 4011238:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 401123c:	d0a01a17 	ldw	r2,-32664(gp)
 4011240:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4011244:	d0a76b17 	ldw	r2,-25172(gp)
 4011248:	10800044 	addi	r2,r2,1
 401124c:	d0a76b15 	stw	r2,-25172(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011250:	00002e06 	br	401130c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4011254:	e0bffd17 	ldw	r2,-12(fp)
 4011258:	10800017 	ldw	r2,0(r2)
 401125c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4011260:	e0bffd17 	ldw	r2,-12(fp)
 4011264:	10800403 	ldbu	r2,16(r2)
 4011268:	10803fcc 	andi	r2,r2,255
 401126c:	10000426 	beq	r2,zero,4011280 <alt_tick+0x54>
 4011270:	d0a76b17 	ldw	r2,-25172(gp)
 4011274:	1000021e 	bne	r2,zero,4011280 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4011278:	e0bffd17 	ldw	r2,-12(fp)
 401127c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4011280:	e0bffd17 	ldw	r2,-12(fp)
 4011284:	10800217 	ldw	r2,8(r2)
 4011288:	d0e76b17 	ldw	r3,-25172(gp)
 401128c:	18801d36 	bltu	r3,r2,4011304 <alt_tick+0xd8>
 4011290:	e0bffd17 	ldw	r2,-12(fp)
 4011294:	10800403 	ldbu	r2,16(r2)
 4011298:	10803fcc 	andi	r2,r2,255
 401129c:	1000191e 	bne	r2,zero,4011304 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 40112a0:	e0bffd17 	ldw	r2,-12(fp)
 40112a4:	10800317 	ldw	r2,12(r2)
 40112a8:	e0fffd17 	ldw	r3,-12(fp)
 40112ac:	18c00517 	ldw	r3,20(r3)
 40112b0:	1809883a 	mov	r4,r3
 40112b4:	103ee83a 	callr	r2
 40112b8:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 40112bc:	e0bfff17 	ldw	r2,-4(fp)
 40112c0:	1000031e 	bne	r2,zero,40112d0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 40112c4:	e13ffd17 	ldw	r4,-12(fp)
 40112c8:	40111900 	call	4011190 <alt_alarm_stop>
 40112cc:	00000d06 	br	4011304 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 40112d0:	e0bffd17 	ldw	r2,-12(fp)
 40112d4:	10c00217 	ldw	r3,8(r2)
 40112d8:	e0bfff17 	ldw	r2,-4(fp)
 40112dc:	1887883a 	add	r3,r3,r2
 40112e0:	e0bffd17 	ldw	r2,-12(fp)
 40112e4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 40112e8:	e0bffd17 	ldw	r2,-12(fp)
 40112ec:	10c00217 	ldw	r3,8(r2)
 40112f0:	d0a76b17 	ldw	r2,-25172(gp)
 40112f4:	1880032e 	bgeu	r3,r2,4011304 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 40112f8:	e0bffd17 	ldw	r2,-12(fp)
 40112fc:	00c00044 	movi	r3,1
 4011300:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4011304:	e0bffe17 	ldw	r2,-8(fp)
 4011308:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 401130c:	e0fffd17 	ldw	r3,-12(fp)
 4011310:	d0a01a04 	addi	r2,gp,-32664
 4011314:	18bfcf1e 	bne	r3,r2,4011254 <__alt_data_end+0xfc011254>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4011318:	0001883a 	nop
}
 401131c:	0001883a 	nop
 4011320:	e037883a 	mov	sp,fp
 4011324:	dfc00117 	ldw	ra,4(sp)
 4011328:	df000017 	ldw	fp,0(sp)
 401132c:	dec00204 	addi	sp,sp,8
 4011330:	f800283a 	ret

04011334 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4011334:	deffff04 	addi	sp,sp,-4
 4011338:	df000015 	stw	fp,0(sp)
 401133c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4011340:	000170fa 	wrctl	ienable,zero
}
 4011344:	0001883a 	nop
 4011348:	e037883a 	mov	sp,fp
 401134c:	df000017 	ldw	fp,0(sp)
 4011350:	dec00104 	addi	sp,sp,4
 4011354:	f800283a 	ret

04011358 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4011358:	defffa04 	addi	sp,sp,-24
 401135c:	dfc00515 	stw	ra,20(sp)
 4011360:	df000415 	stw	fp,16(sp)
 4011364:	df000404 	addi	fp,sp,16
 4011368:	e13ffe15 	stw	r4,-8(fp)
 401136c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4011370:	e0bfff17 	ldw	r2,-4(fp)
 4011374:	10800017 	ldw	r2,0(r2)
 4011378:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 401137c:	e13ffe17 	ldw	r4,-8(fp)
 4011380:	400d0400 	call	400d040 <strlen>
 4011384:	10800044 	addi	r2,r2,1
 4011388:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 401138c:	00000d06 	br	40113c4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4011390:	e0bffc17 	ldw	r2,-16(fp)
 4011394:	10800217 	ldw	r2,8(r2)
 4011398:	e0fffd17 	ldw	r3,-12(fp)
 401139c:	180d883a 	mov	r6,r3
 40113a0:	e17ffe17 	ldw	r5,-8(fp)
 40113a4:	1009883a 	mov	r4,r2
 40113a8:	401169c0 	call	401169c <memcmp>
 40113ac:	1000021e 	bne	r2,zero,40113b8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 40113b0:	e0bffc17 	ldw	r2,-16(fp)
 40113b4:	00000706 	br	40113d4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 40113b8:	e0bffc17 	ldw	r2,-16(fp)
 40113bc:	10800017 	ldw	r2,0(r2)
 40113c0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40113c4:	e0fffc17 	ldw	r3,-16(fp)
 40113c8:	e0bfff17 	ldw	r2,-4(fp)
 40113cc:	18bff01e 	bne	r3,r2,4011390 <__alt_data_end+0xfc011390>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 40113d0:	0005883a 	mov	r2,zero
}
 40113d4:	e037883a 	mov	sp,fp
 40113d8:	dfc00117 	ldw	ra,4(sp)
 40113dc:	df000017 	ldw	fp,0(sp)
 40113e0:	dec00204 	addi	sp,sp,8
 40113e4:	f800283a 	ret

040113e8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 40113e8:	defffb04 	addi	sp,sp,-20
 40113ec:	dfc00415 	stw	ra,16(sp)
 40113f0:	df000315 	stw	fp,12(sp)
 40113f4:	df000304 	addi	fp,sp,12
 40113f8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 40113fc:	d0a01217 	ldw	r2,-32696(gp)
 4011400:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4011404:	00003106 	br	40114cc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4011408:	e0bffd17 	ldw	r2,-12(fp)
 401140c:	10800217 	ldw	r2,8(r2)
 4011410:	1009883a 	mov	r4,r2
 4011414:	400d0400 	call	400d040 <strlen>
 4011418:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 401141c:	e0bffd17 	ldw	r2,-12(fp)
 4011420:	10c00217 	ldw	r3,8(r2)
 4011424:	e0bffe17 	ldw	r2,-8(fp)
 4011428:	10bfffc4 	addi	r2,r2,-1
 401142c:	1885883a 	add	r2,r3,r2
 4011430:	10800003 	ldbu	r2,0(r2)
 4011434:	10803fcc 	andi	r2,r2,255
 4011438:	1080201c 	xori	r2,r2,128
 401143c:	10bfe004 	addi	r2,r2,-128
 4011440:	10800bd8 	cmpnei	r2,r2,47
 4011444:	1000031e 	bne	r2,zero,4011454 <alt_find_file+0x6c>
    {
      len -= 1;
 4011448:	e0bffe17 	ldw	r2,-8(fp)
 401144c:	10bfffc4 	addi	r2,r2,-1
 4011450:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4011454:	e0bffe17 	ldw	r2,-8(fp)
 4011458:	e0ffff17 	ldw	r3,-4(fp)
 401145c:	1885883a 	add	r2,r3,r2
 4011460:	10800003 	ldbu	r2,0(r2)
 4011464:	10803fcc 	andi	r2,r2,255
 4011468:	1080201c 	xori	r2,r2,128
 401146c:	10bfe004 	addi	r2,r2,-128
 4011470:	10800be0 	cmpeqi	r2,r2,47
 4011474:	1000081e 	bne	r2,zero,4011498 <alt_find_file+0xb0>
 4011478:	e0bffe17 	ldw	r2,-8(fp)
 401147c:	e0ffff17 	ldw	r3,-4(fp)
 4011480:	1885883a 	add	r2,r3,r2
 4011484:	10800003 	ldbu	r2,0(r2)
 4011488:	10803fcc 	andi	r2,r2,255
 401148c:	1080201c 	xori	r2,r2,128
 4011490:	10bfe004 	addi	r2,r2,-128
 4011494:	10000a1e 	bne	r2,zero,40114c0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4011498:	e0bffd17 	ldw	r2,-12(fp)
 401149c:	10800217 	ldw	r2,8(r2)
 40114a0:	e0fffe17 	ldw	r3,-8(fp)
 40114a4:	180d883a 	mov	r6,r3
 40114a8:	e17fff17 	ldw	r5,-4(fp)
 40114ac:	1009883a 	mov	r4,r2
 40114b0:	401169c0 	call	401169c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40114b4:	1000021e 	bne	r2,zero,40114c0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 40114b8:	e0bffd17 	ldw	r2,-12(fp)
 40114bc:	00000706 	br	40114dc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 40114c0:	e0bffd17 	ldw	r2,-12(fp)
 40114c4:	10800017 	ldw	r2,0(r2)
 40114c8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 40114cc:	e0fffd17 	ldw	r3,-12(fp)
 40114d0:	d0a01204 	addi	r2,gp,-32696
 40114d4:	18bfcc1e 	bne	r3,r2,4011408 <__alt_data_end+0xfc011408>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 40114d8:	0005883a 	mov	r2,zero
}
 40114dc:	e037883a 	mov	sp,fp
 40114e0:	dfc00117 	ldw	ra,4(sp)
 40114e4:	df000017 	ldw	fp,0(sp)
 40114e8:	dec00204 	addi	sp,sp,8
 40114ec:	f800283a 	ret

040114f0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 40114f0:	defffa04 	addi	sp,sp,-24
 40114f4:	dfc00515 	stw	ra,20(sp)
 40114f8:	df000415 	stw	fp,16(sp)
 40114fc:	dc000315 	stw	r16,12(sp)
 4011500:	df000404 	addi	fp,sp,16
 4011504:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 4011508:	00bffa04 	movi	r2,-24
 401150c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011510:	e03ffc15 	stw	zero,-16(fp)
 4011514:	00001d06 	br	401158c <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 4011518:	04010074 	movhi	r16,1025
 401151c:	840a6604 	addi	r16,r16,10648
 4011520:	e0bffc17 	ldw	r2,-16(fp)
 4011524:	01400304 	movi	r5,12
 4011528:	1009883a 	mov	r4,r2
 401152c:	40049b00 	call	40049b0 <__mulsi3>
 4011530:	8085883a 	add	r2,r16,r2
 4011534:	10800017 	ldw	r2,0(r2)
 4011538:	1000111e 	bne	r2,zero,4011580 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 401153c:	04010074 	movhi	r16,1025
 4011540:	840a6604 	addi	r16,r16,10648
 4011544:	e0bffc17 	ldw	r2,-16(fp)
 4011548:	01400304 	movi	r5,12
 401154c:	1009883a 	mov	r4,r2
 4011550:	40049b00 	call	40049b0 <__mulsi3>
 4011554:	8085883a 	add	r2,r16,r2
 4011558:	e0fffe17 	ldw	r3,-8(fp)
 401155c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4011560:	d0e01617 	ldw	r3,-32680(gp)
 4011564:	e0bffc17 	ldw	r2,-16(fp)
 4011568:	1880020e 	bge	r3,r2,4011574 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 401156c:	e0bffc17 	ldw	r2,-16(fp)
 4011570:	d0a01615 	stw	r2,-32680(gp)
      }
      rc = i;
 4011574:	e0bffc17 	ldw	r2,-16(fp)
 4011578:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 401157c:	00000606 	br	4011598 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011580:	e0bffc17 	ldw	r2,-16(fp)
 4011584:	10800044 	addi	r2,r2,1
 4011588:	e0bffc15 	stw	r2,-16(fp)
 401158c:	e0bffc17 	ldw	r2,-16(fp)
 4011590:	10800810 	cmplti	r2,r2,32
 4011594:	103fe01e 	bne	r2,zero,4011518 <__alt_data_end+0xfc011518>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4011598:	e0bffd17 	ldw	r2,-12(fp)
}
 401159c:	e6ffff04 	addi	sp,fp,-4
 40115a0:	dfc00217 	ldw	ra,8(sp)
 40115a4:	df000117 	ldw	fp,4(sp)
 40115a8:	dc000017 	ldw	r16,0(sp)
 40115ac:	dec00304 	addi	sp,sp,12
 40115b0:	f800283a 	ret

040115b4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 40115b4:	defffe04 	addi	sp,sp,-8
 40115b8:	df000115 	stw	fp,4(sp)
 40115bc:	df000104 	addi	fp,sp,4
 40115c0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 40115c4:	e0bfff17 	ldw	r2,-4(fp)
 40115c8:	10bffe84 	addi	r2,r2,-6
 40115cc:	10c00428 	cmpgeui	r3,r2,16
 40115d0:	18001a1e 	bne	r3,zero,401163c <alt_exception_cause_generated_bad_addr+0x88>
 40115d4:	100690ba 	slli	r3,r2,2
 40115d8:	00810074 	movhi	r2,1025
 40115dc:	10857b04 	addi	r2,r2,5612
 40115e0:	1885883a 	add	r2,r3,r2
 40115e4:	10800017 	ldw	r2,0(r2)
 40115e8:	1000683a 	jmp	r2
 40115ec:	0401162c 	andhi	r16,zero,1112
 40115f0:	0401162c 	andhi	r16,zero,1112
 40115f4:	0401163c 	xorhi	r16,zero,1112
 40115f8:	0401163c 	xorhi	r16,zero,1112
 40115fc:	0401163c 	xorhi	r16,zero,1112
 4011600:	0401162c 	andhi	r16,zero,1112
 4011604:	04011634 	movhi	r16,1112
 4011608:	0401163c 	xorhi	r16,zero,1112
 401160c:	0401162c 	andhi	r16,zero,1112
 4011610:	0401162c 	andhi	r16,zero,1112
 4011614:	0401163c 	xorhi	r16,zero,1112
 4011618:	0401162c 	andhi	r16,zero,1112
 401161c:	04011634 	movhi	r16,1112
 4011620:	0401163c 	xorhi	r16,zero,1112
 4011624:	0401163c 	xorhi	r16,zero,1112
 4011628:	0401162c 	andhi	r16,zero,1112
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 401162c:	00800044 	movi	r2,1
 4011630:	00000306 	br	4011640 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4011634:	0005883a 	mov	r2,zero
 4011638:	00000106 	br	4011640 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 401163c:	0005883a 	mov	r2,zero
  }
}
 4011640:	e037883a 	mov	sp,fp
 4011644:	df000017 	ldw	fp,0(sp)
 4011648:	dec00104 	addi	sp,sp,4
 401164c:	f800283a 	ret

04011650 <atexit>:
 4011650:	200b883a 	mov	r5,r4
 4011654:	000f883a 	mov	r7,zero
 4011658:	000d883a 	mov	r6,zero
 401165c:	0009883a 	mov	r4,zero
 4011660:	40117181 	jmpi	4011718 <__register_exitproc>

04011664 <exit>:
 4011664:	defffe04 	addi	sp,sp,-8
 4011668:	000b883a 	mov	r5,zero
 401166c:	dc000015 	stw	r16,0(sp)
 4011670:	dfc00115 	stw	ra,4(sp)
 4011674:	2021883a 	mov	r16,r4
 4011678:	40118300 	call	4011830 <__call_exitprocs>
 401167c:	00810074 	movhi	r2,1025
 4011680:	108f3204 	addi	r2,r2,15560
 4011684:	11000017 	ldw	r4,0(r2)
 4011688:	20800f17 	ldw	r2,60(r4)
 401168c:	10000126 	beq	r2,zero,4011694 <exit+0x30>
 4011690:	103ee83a 	callr	r2
 4011694:	8009883a 	mov	r4,r16
 4011698:	400e4400 	call	400e440 <_exit>

0401169c <memcmp>:
 401169c:	01c000c4 	movi	r7,3
 40116a0:	3980192e 	bgeu	r7,r6,4011708 <memcmp+0x6c>
 40116a4:	2144b03a 	or	r2,r4,r5
 40116a8:	11c4703a 	and	r2,r2,r7
 40116ac:	10000f26 	beq	r2,zero,40116ec <memcmp+0x50>
 40116b0:	20800003 	ldbu	r2,0(r4)
 40116b4:	28c00003 	ldbu	r3,0(r5)
 40116b8:	10c0151e 	bne	r2,r3,4011710 <memcmp+0x74>
 40116bc:	31bfff84 	addi	r6,r6,-2
 40116c0:	01ffffc4 	movi	r7,-1
 40116c4:	00000406 	br	40116d8 <memcmp+0x3c>
 40116c8:	20800003 	ldbu	r2,0(r4)
 40116cc:	28c00003 	ldbu	r3,0(r5)
 40116d0:	31bfffc4 	addi	r6,r6,-1
 40116d4:	10c00e1e 	bne	r2,r3,4011710 <memcmp+0x74>
 40116d8:	21000044 	addi	r4,r4,1
 40116dc:	29400044 	addi	r5,r5,1
 40116e0:	31fff91e 	bne	r6,r7,40116c8 <__alt_data_end+0xfc0116c8>
 40116e4:	0005883a 	mov	r2,zero
 40116e8:	f800283a 	ret
 40116ec:	20c00017 	ldw	r3,0(r4)
 40116f0:	28800017 	ldw	r2,0(r5)
 40116f4:	18bfee1e 	bne	r3,r2,40116b0 <__alt_data_end+0xfc0116b0>
 40116f8:	31bfff04 	addi	r6,r6,-4
 40116fc:	21000104 	addi	r4,r4,4
 4011700:	29400104 	addi	r5,r5,4
 4011704:	39bff936 	bltu	r7,r6,40116ec <__alt_data_end+0xfc0116ec>
 4011708:	303fe91e 	bne	r6,zero,40116b0 <__alt_data_end+0xfc0116b0>
 401170c:	003ff506 	br	40116e4 <__alt_data_end+0xfc0116e4>
 4011710:	10c5c83a 	sub	r2,r2,r3
 4011714:	f800283a 	ret

04011718 <__register_exitproc>:
 4011718:	defffa04 	addi	sp,sp,-24
 401171c:	dc000315 	stw	r16,12(sp)
 4011720:	04010074 	movhi	r16,1025
 4011724:	840f3204 	addi	r16,r16,15560
 4011728:	80c00017 	ldw	r3,0(r16)
 401172c:	dc400415 	stw	r17,16(sp)
 4011730:	dfc00515 	stw	ra,20(sp)
 4011734:	18805217 	ldw	r2,328(r3)
 4011738:	2023883a 	mov	r17,r4
 401173c:	10003726 	beq	r2,zero,401181c <__register_exitproc+0x104>
 4011740:	10c00117 	ldw	r3,4(r2)
 4011744:	010007c4 	movi	r4,31
 4011748:	20c00e16 	blt	r4,r3,4011784 <__register_exitproc+0x6c>
 401174c:	1a000044 	addi	r8,r3,1
 4011750:	8800221e 	bne	r17,zero,40117dc <__register_exitproc+0xc4>
 4011754:	18c00084 	addi	r3,r3,2
 4011758:	18c7883a 	add	r3,r3,r3
 401175c:	18c7883a 	add	r3,r3,r3
 4011760:	12000115 	stw	r8,4(r2)
 4011764:	10c7883a 	add	r3,r2,r3
 4011768:	19400015 	stw	r5,0(r3)
 401176c:	0005883a 	mov	r2,zero
 4011770:	dfc00517 	ldw	ra,20(sp)
 4011774:	dc400417 	ldw	r17,16(sp)
 4011778:	dc000317 	ldw	r16,12(sp)
 401177c:	dec00604 	addi	sp,sp,24
 4011780:	f800283a 	ret
 4011784:	00800034 	movhi	r2,0
 4011788:	10800004 	addi	r2,r2,0
 401178c:	10002626 	beq	r2,zero,4011828 <__register_exitproc+0x110>
 4011790:	01006404 	movi	r4,400
 4011794:	d9400015 	stw	r5,0(sp)
 4011798:	d9800115 	stw	r6,4(sp)
 401179c:	d9c00215 	stw	r7,8(sp)
 40117a0:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 40117a4:	d9400017 	ldw	r5,0(sp)
 40117a8:	d9800117 	ldw	r6,4(sp)
 40117ac:	d9c00217 	ldw	r7,8(sp)
 40117b0:	10001d26 	beq	r2,zero,4011828 <__register_exitproc+0x110>
 40117b4:	81000017 	ldw	r4,0(r16)
 40117b8:	10000115 	stw	zero,4(r2)
 40117bc:	02000044 	movi	r8,1
 40117c0:	22405217 	ldw	r9,328(r4)
 40117c4:	0007883a 	mov	r3,zero
 40117c8:	12400015 	stw	r9,0(r2)
 40117cc:	20805215 	stw	r2,328(r4)
 40117d0:	10006215 	stw	zero,392(r2)
 40117d4:	10006315 	stw	zero,396(r2)
 40117d8:	883fde26 	beq	r17,zero,4011754 <__alt_data_end+0xfc011754>
 40117dc:	18c9883a 	add	r4,r3,r3
 40117e0:	2109883a 	add	r4,r4,r4
 40117e4:	1109883a 	add	r4,r2,r4
 40117e8:	21802215 	stw	r6,136(r4)
 40117ec:	01800044 	movi	r6,1
 40117f0:	12406217 	ldw	r9,392(r2)
 40117f4:	30cc983a 	sll	r6,r6,r3
 40117f8:	4992b03a 	or	r9,r9,r6
 40117fc:	12406215 	stw	r9,392(r2)
 4011800:	21c04215 	stw	r7,264(r4)
 4011804:	01000084 	movi	r4,2
 4011808:	893fd21e 	bne	r17,r4,4011754 <__alt_data_end+0xfc011754>
 401180c:	11006317 	ldw	r4,396(r2)
 4011810:	218cb03a 	or	r6,r4,r6
 4011814:	11806315 	stw	r6,396(r2)
 4011818:	003fce06 	br	4011754 <__alt_data_end+0xfc011754>
 401181c:	18805304 	addi	r2,r3,332
 4011820:	18805215 	stw	r2,328(r3)
 4011824:	003fc606 	br	4011740 <__alt_data_end+0xfc011740>
 4011828:	00bfffc4 	movi	r2,-1
 401182c:	003fd006 	br	4011770 <__alt_data_end+0xfc011770>

04011830 <__call_exitprocs>:
 4011830:	defff504 	addi	sp,sp,-44
 4011834:	df000915 	stw	fp,36(sp)
 4011838:	dd400615 	stw	r21,24(sp)
 401183c:	dc800315 	stw	r18,12(sp)
 4011840:	dfc00a15 	stw	ra,40(sp)
 4011844:	ddc00815 	stw	r23,32(sp)
 4011848:	dd800715 	stw	r22,28(sp)
 401184c:	dd000515 	stw	r20,20(sp)
 4011850:	dcc00415 	stw	r19,16(sp)
 4011854:	dc400215 	stw	r17,8(sp)
 4011858:	dc000115 	stw	r16,4(sp)
 401185c:	d9000015 	stw	r4,0(sp)
 4011860:	2839883a 	mov	fp,r5
 4011864:	04800044 	movi	r18,1
 4011868:	057fffc4 	movi	r21,-1
 401186c:	00810074 	movhi	r2,1025
 4011870:	108f3204 	addi	r2,r2,15560
 4011874:	12000017 	ldw	r8,0(r2)
 4011878:	45005217 	ldw	r20,328(r8)
 401187c:	44c05204 	addi	r19,r8,328
 4011880:	a0001c26 	beq	r20,zero,40118f4 <__call_exitprocs+0xc4>
 4011884:	a0800117 	ldw	r2,4(r20)
 4011888:	15ffffc4 	addi	r23,r2,-1
 401188c:	b8000d16 	blt	r23,zero,40118c4 <__call_exitprocs+0x94>
 4011890:	14000044 	addi	r16,r2,1
 4011894:	8421883a 	add	r16,r16,r16
 4011898:	8421883a 	add	r16,r16,r16
 401189c:	84402004 	addi	r17,r16,128
 40118a0:	a463883a 	add	r17,r20,r17
 40118a4:	a421883a 	add	r16,r20,r16
 40118a8:	e0001e26 	beq	fp,zero,4011924 <__call_exitprocs+0xf4>
 40118ac:	80804017 	ldw	r2,256(r16)
 40118b0:	e0801c26 	beq	fp,r2,4011924 <__call_exitprocs+0xf4>
 40118b4:	bdffffc4 	addi	r23,r23,-1
 40118b8:	843fff04 	addi	r16,r16,-4
 40118bc:	8c7fff04 	addi	r17,r17,-4
 40118c0:	bd7ff91e 	bne	r23,r21,40118a8 <__alt_data_end+0xfc0118a8>
 40118c4:	00800034 	movhi	r2,0
 40118c8:	10800004 	addi	r2,r2,0
 40118cc:	10000926 	beq	r2,zero,40118f4 <__call_exitprocs+0xc4>
 40118d0:	a0800117 	ldw	r2,4(r20)
 40118d4:	1000301e 	bne	r2,zero,4011998 <__call_exitprocs+0x168>
 40118d8:	a0800017 	ldw	r2,0(r20)
 40118dc:	10003226 	beq	r2,zero,40119a8 <__call_exitprocs+0x178>
 40118e0:	a009883a 	mov	r4,r20
 40118e4:	98800015 	stw	r2,0(r19)
 40118e8:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 40118ec:	9d000017 	ldw	r20,0(r19)
 40118f0:	a03fe41e 	bne	r20,zero,4011884 <__alt_data_end+0xfc011884>
 40118f4:	dfc00a17 	ldw	ra,40(sp)
 40118f8:	df000917 	ldw	fp,36(sp)
 40118fc:	ddc00817 	ldw	r23,32(sp)
 4011900:	dd800717 	ldw	r22,28(sp)
 4011904:	dd400617 	ldw	r21,24(sp)
 4011908:	dd000517 	ldw	r20,20(sp)
 401190c:	dcc00417 	ldw	r19,16(sp)
 4011910:	dc800317 	ldw	r18,12(sp)
 4011914:	dc400217 	ldw	r17,8(sp)
 4011918:	dc000117 	ldw	r16,4(sp)
 401191c:	dec00b04 	addi	sp,sp,44
 4011920:	f800283a 	ret
 4011924:	a0800117 	ldw	r2,4(r20)
 4011928:	80c00017 	ldw	r3,0(r16)
 401192c:	10bfffc4 	addi	r2,r2,-1
 4011930:	15c01426 	beq	r2,r23,4011984 <__call_exitprocs+0x154>
 4011934:	80000015 	stw	zero,0(r16)
 4011938:	183fde26 	beq	r3,zero,40118b4 <__alt_data_end+0xfc0118b4>
 401193c:	95c8983a 	sll	r4,r18,r23
 4011940:	a0806217 	ldw	r2,392(r20)
 4011944:	a5800117 	ldw	r22,4(r20)
 4011948:	2084703a 	and	r2,r4,r2
 401194c:	10000b26 	beq	r2,zero,401197c <__call_exitprocs+0x14c>
 4011950:	a0806317 	ldw	r2,396(r20)
 4011954:	2088703a 	and	r4,r4,r2
 4011958:	20000c1e 	bne	r4,zero,401198c <__call_exitprocs+0x15c>
 401195c:	89400017 	ldw	r5,0(r17)
 4011960:	d9000017 	ldw	r4,0(sp)
 4011964:	183ee83a 	callr	r3
 4011968:	a0800117 	ldw	r2,4(r20)
 401196c:	15bfbf1e 	bne	r2,r22,401186c <__alt_data_end+0xfc01186c>
 4011970:	98800017 	ldw	r2,0(r19)
 4011974:	153fcf26 	beq	r2,r20,40118b4 <__alt_data_end+0xfc0118b4>
 4011978:	003fbc06 	br	401186c <__alt_data_end+0xfc01186c>
 401197c:	183ee83a 	callr	r3
 4011980:	003ff906 	br	4011968 <__alt_data_end+0xfc011968>
 4011984:	a5c00115 	stw	r23,4(r20)
 4011988:	003feb06 	br	4011938 <__alt_data_end+0xfc011938>
 401198c:	89000017 	ldw	r4,0(r17)
 4011990:	183ee83a 	callr	r3
 4011994:	003ff406 	br	4011968 <__alt_data_end+0xfc011968>
 4011998:	a0800017 	ldw	r2,0(r20)
 401199c:	a027883a 	mov	r19,r20
 40119a0:	1029883a 	mov	r20,r2
 40119a4:	003fb606 	br	4011880 <__alt_data_end+0xfc011880>
 40119a8:	0005883a 	mov	r2,zero
 40119ac:	003ffb06 	br	401199c <__alt_data_end+0xfc01199c>
