Flow report for designA
Sun Sep 29 12:34:41 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Sun Sep 29 12:34:41 2019       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; designA                                     ;
; Top-level Entity Name           ; designA                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4 / 32,070 ( < 1 % )                        ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 15 / 457 ( 3 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/28/2019 12:02:12 ;
; Main task         ; Compilation         ;
; Revision Name     ; designA             ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 180725259616630.156969013203764 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:11     ; 1.0                     ; 5075 MB             ; 00:00:24                           ;
; Fitter                    ; 00:00:37     ; 1.0                     ; 6720 MB             ; 00:01:01                           ;
; Assembler                 ; 00:00:09     ; 1.0                     ; 5037 MB             ; 00:00:07                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 5333 MB             ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4945 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4923 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4932 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4923 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4932 MB             ; 00:00:01                           ;
; Total                     ; 00:01:09     ; --                      ; --                  ; 00:01:41                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-ISBEP7I  ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off designA -c designA
quartus_fit --read_settings_files=off --write_settings_files=off designA -c designA
quartus_asm --read_settings_files=off --write_settings_files=off designA -c designA
quartus_sta designA -c designA
quartus_eda --read_settings_files=off --write_settings_files=off designA -c designA
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off designA -c designA --vector_source=C:/ECE-380LAB/Lab5_PreLab/designA/Waveform1.vwf --testbench_file=C:/ECE-380LAB/Lab5_PreLab/designA/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/ECE-380LAB/Lab5_PreLab/designA/simulation/qsim/ designA -c designA
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off designA -c designA --vector_source=C:/ECE-380LAB/Lab5_PreLab/designA/Waveform1.vwf --testbench_file=C:/ECE-380LAB/Lab5_PreLab/designA/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/ECE-380LAB/Lab5_PreLab/designA/simulation/qsim/ designA -c designA



