{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719039303892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719039303892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 14:55:03 2024 " "Processing started: Sat Jun 22 14:55:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719039303892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719039303892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719039303892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719039304114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_fouradder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_fouradder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fourAdder " "Found entity 1: tb_fourAdder" {  } { { "simulation/tb/tb_fourAdder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_fourAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_birth.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_birth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_birth " "Found entity 1: tb_birth" {  } { { "simulation/tb/tb_birth.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_birth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/birthday.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/birthday.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bir " "Found entity 1: bir" {  } { { "design/BirthDay.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/BirthDay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_student_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_student_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_student_id " "Found entity 1: tb_student_id" {  } { { "simulation/tb/tb_student_id.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_student_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/studentid.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/studentid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StudentID " "Found entity 1: StudentID" {  } { { "design/StudentID.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/StudentID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_digit " "Found entity 1: unit_digit" {  } { { "design/unit.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/unit_digit_mod6.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/unit_digit_mod6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_digit_mod6 " "Found entity 1: unit_digit_mod6" {  } { { "design/unit_digit_mod6.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/unit_digit_mod6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "design/clock.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rgy_combination.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rgy_combination.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGY_combination " "Found entity 1: RGY_combination" {  } { { "design/RGY_combination.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/RGY_combination.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_trafficlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_trafficlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_trafficlight " "Found entity 1: testbench_trafficlight" {  } { { "simulation/tb/testbench_trafficlight.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_trafficlight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/trafficlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/trafficlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trafficlight " "Found entity 1: trafficlight" {  } { { "design/trafficlight.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/trafficlight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dff_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/dff_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pos_sync " "Found entity 1: dff_pos_sync" {  } { { "design/dff_pos.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/dff_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_4bit_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_4bit_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_4bit_count " "Found entity 1: testbench_4bit_count" {  } { { "simulation/tb/testbench_4bit_count.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_4bit_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/4bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/4bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fbit_count " "Found entity 1: Fbit_count" {  } { { "design/4bit_counter.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/4bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/freg_div_23.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/freg_div_23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freg_div_23 " "Found entity 1: freg_div_23" {  } { { "design/freg_div_23.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/freg_div_23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fourbitcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fourbitcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbitcount " "Found entity 1: Fourbitcount" {  } { { "design/Fourbitcount.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/Fourbitcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_fourbitsount.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_fourbitsount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Fourbitsount " "Found entity 1: testbench_Fourbitsount" {  } { { "simulation/tb/testbench_Fourbitsount.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_Fourbitsount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_3bitcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_3bitcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_3bitcount " "Found entity 1: testbench_3bitcount" {  } { { "simulation/tb/testbench_3bitcount.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_3bitcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/3bit_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/3bit_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_count " "Found entity 1: bit_count" {  } { { "design/3bit_count.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/3bit_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_sevensegdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_sevensegdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SevenSegDecoder " "Found entity 1: testbench_SevenSegDecoder" {  } { { "simulation/tb/testbench_SevenSegDecoder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_SevenSegDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_bcdadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_bcdadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_BCDadder " "Found entity 1: testbench_BCDadder" {  } { { "simulation/tb/testbench_BCDadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_BCDadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/bcdadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/bcdadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Found entity 1: BCDadder" {  } { { "design/BCDadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/BCDadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sevenandtwosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sevenandtwosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenAndTwosub " "Found entity 1: SevenAndTwosub" {  } { { "design/SevenAndTwosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/SevenAndTwosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_sevenandtwosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_sevenandtwosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SevenAndTwosub " "Found entity 1: testbench_SevenAndTwosub" {  } { { "simulation/tb/testbench_SevenAndTwosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_SevenAndTwosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_fadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_fadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_fadder " "Found entity 1: testbench_fadder" {  } { { "simulation/tb/testbench_fadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_fadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_twosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_twosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_twosub " "Found entity 1: testbench_twosub" {  } { { "simulation/tb/testbench_twosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_twosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sevensegdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sevensegdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDecoder " "Found entity 1: SevenDecoder" {  } { { "design/SevenSegDecoder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/SevenSegDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA_1B " "Found entity 1: FA_1B" {  } { { "design/fadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/fadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fouradder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fouradder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fouradder " "Found entity 1: fouradder" {  } { { "design/fouradder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/fouradder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tree2eightDecoder " "Found entity 1: tree2eightDecoder" {  } { { "design/mult.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk mcu.sv(9) " "Verilog HDL Declaration information at mcu.sv(9): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "design/mcu.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mcu.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1719039304191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sele.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sele.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sele " "Found entity 1: sele" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/twosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/twosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twosub " "Found entity 1: twosub" {  } { { "design/twosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/twosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_clock " "Found entity 1: testbench_clock" {  } { { "simulation/tb/testbench_clock.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719039304195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719039304195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y testbench_3bitcount.sv(9) " "Verilog HDL Implicit Net warning at testbench_3bitcount.sv(9): created implicit net for \"y\"" {  } { { "simulation/tb/testbench_3bitcount.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_3bitcount.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719039304196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X9 sele.sv(21) " "Verilog HDL Implicit Net warning at sele.sv(21): created implicit net for \"X9\"" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719039304196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X10 sele.sv(22) " "Verilog HDL Implicit Net warning at sele.sv(22): created implicit net for \"X10\"" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719039304196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin twosub.sv(11) " "Verilog HDL Implicit Net warning at twosub.sv(11): created implicit net for \"Cin\"" {  } { { "design/twosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/twosub.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719039304196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_fourAdder " "Elaborating entity \"tb_fourAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719039304218 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_fourAdder.sv(19) " "Verilog HDL warning at tb_fourAdder.sv(19): ignoring unsupported system task" {  } { { "simulation/tb/tb_fourAdder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_fourAdder.sv" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1719039304219 "|tb_fourAdder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_fourAdder.sv(23) " "Verilog HDL warning at tb_fourAdder.sv(23): ignoring unsupported system task" {  } { { "simulation/tb/tb_fourAdder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_fourAdder.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1719039304219 "|tb_fourAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fouradder fouradder:fa " "Elaborating entity \"fouradder\" for hierarchy \"fouradder:fa\"" {  } { { "simulation/tb/tb_fourAdder.sv" "fa" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_fourAdder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719039304227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_1B fouradder:fa\|FA_1B:FA_1 " "Elaborating entity \"FA_1B\" for hierarchy \"fouradder:fa\|FA_1B:FA_1\"" {  } { { "design/fouradder.sv" "FA_1" { Text "C:/Users/jihut/Downloads/de0_empty/design/fouradder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719039304234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihut/Downloads/de0_empty/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/jihut/Downloads/de0_empty/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1719039304289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719039304298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 14:55:04 2024 " "Processing ended: Sat Jun 22 14:55:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719039304298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719039304298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719039304298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719039304298 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus II Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719039304870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719039305285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719039305285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 14:55:05 2024 " "Processing started: Sat Jun 22 14:55:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719039305285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719039305285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719039305285 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim mcu mcu " "Quartus(args): --rtl_sim mcu mcu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1719039305285 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1719039305362 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1719039305428 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1719039305429 ""}
{ "Warning" "0" "" "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1719039305476 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/jihut/Downloads/de0_empty/simulation/modelsim/mcu_run_msim_rtl_verilog.do" {  } { { "C:/Users/jihut/Downloads/de0_empty/simulation/modelsim/mcu_run_msim_rtl_verilog.do" "0" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/jihut/Downloads/de0_empty/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1719039305486 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1719039305487 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1719039305714 ""}
