#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Thu Nov 18 09:37:09 2021
# Process ID: 23451
# Current directory: /home/jmz8rm/tidenet/sim
# Command line: vivado lenet1_minimal.xpr
# Log file: /home/jmz8rm/tidenet/sim/vivado.log
# Journal file: /home/jmz8rm/tidenet/sim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project lenet1_minimal.xpr
update_compile_order -fileset sources_1
reset_run conv1_bm_ram_synth_1
launch_runs conv1_bm_ram_synth_1
wait_on_run conv1_bm_ram_synth_1
reset_run conv2_bm_ram_synth_1
launch_runs conv2_bm_ram_synth_1
wait_on_run conv2_bm_ram_synth_1
reset_run ip1_bm_ram_synth_1
launch_runs ip1_bm_ram_synth_1
wait_on_run ip1_bm_ram_synth_1
synth_design -rtl -name rtl_1
close_project
create_project caravel_mapping /home/jmz8rm/tidenet/sim/caravel_mapping -part xc7vx485tffg1157-1
add_files -scan_for_includes {/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ddr_read_delay.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_max.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_ave.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bus512ton.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/vector_muladd.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr4.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/conv1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/addr3.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/passthrough.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busnto512.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/fraction_table.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/model.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bit_trunc.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_b.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2_a.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/pool2_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/bn_bias_relu.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multiplier.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/ip1_layer.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/controller_v2.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/acc_addr.sv /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/interlayer_sync_fifo.v /home/jmz8rm/tidenet/verilog/rtl/user_proj_example/busm2n.v}
import_files -force
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
open_bd_design {/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_project
open_project /home/jmz8rm/tidenet/sim/lenet1_minimal.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_project
open_project /home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
open_bd_design {/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/bd/design_1/design_1.bd}
