// Seed: 1531992593
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = 1;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 ();
  wor id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
  assign id_1 = 1 - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    begin
      begin
        begin
          @(*) begin
            id_4 <= (id_6);
            do $display(1); while (id_5);
          end : id_8
        end
        begin
          #1 id_7 <= id_1;
        end
        id_7 <= id_3;
      end
    end
  end
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_9 = 'b0;
  assign id_1 = 1;
  assign id_7 = 1;
  reg id_10;
  module_2(
      id_10, id_6, id_10, id_10, id_9, id_1, id_10
  );
  always begin
    begin
      begin
        #1 id_4 <= 1;
        id_4 = id_10;
        id_2[$&&1 : 1] <= 1'h0;
      end
      id_1 <= 1;
    end
    id_8 <= #1 id_5;
    id_1 = 1;
  end
endmodule
