strict digraph "compose( ,  )" {
	node [label="\N"];
	"34:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822fd850>",
		fillcolor=cadetblue,
		label="34:BS
out = { in[31:16], 16'h0100 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822fd850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_30:AL"	 [def_var="['out']",
		label="Leaf_30:AL"];
	"34:BS" -> "Leaf_30:AL"	 [cond="[]",
		lineno=None];
	"30:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd282298e10>",
		clk_sens=False,
		fillcolor=gold,
		label="30:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in', 'byte_num']"];
	"31:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd2822e59d0>",
		fillcolor=linen,
		label="31:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"30:AL" -> "31:CS"	 [cond="[]",
		lineno=None];
	"32:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd2822ef090>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822922d0>",
		fillcolor=cadetblue,
		label="32:BS
out = 32'h1000000;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822922d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:CA" -> "32:BS"	 [cond="[]",
		lineno=None];
	"34:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd2822eb710>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:CA" -> "34:BS"	 [cond="[]",
		lineno=None];
	"31:CS" -> "32:CA"	 [cond="['byte_num']",
		label=byte_num,
		lineno=31];
	"31:CS" -> "34:CA"	 [cond="['byte_num']",
		label=byte_num,
		lineno=31];
	"33:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd2822e1850>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:CS" -> "33:CA"	 [cond="['byte_num']",
		label=byte_num,
		lineno=31];
	"35:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd284076a50>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:CS" -> "35:CA"	 [cond="['byte_num']",
		label=byte_num,
		lineno=31];
	"32:BS" -> "Leaf_30:AL"	 [cond="[]",
		lineno=None];
	"33:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e1d90>",
		fillcolor=cadetblue,
		label="33:BS
out = { in[31:24], 24'h010000 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e1d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:CA" -> "33:BS"	 [cond="[]",
		lineno=None];
	"35:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e5490>",
		fillcolor=cadetblue,
		label="35:BS
out = { in[31:8], 8'h01 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e5490>]",
		style=filled,
		typ=BlockingSubstitution];
	"35:CA" -> "35:BS"	 [cond="[]",
		lineno=None];
	"33:BS" -> "Leaf_30:AL"	 [cond="[]",
		lineno=None];
	"35:BS" -> "Leaf_30:AL"	 [cond="[]",
		lineno=None];
}
