Classic Timing Analyzer report for registrador
Thu Oct 25 10:32:26 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                           ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.443 ns    ; iSW[3]            ; flipflopT:bit3|QB ; --         ; iKEY[0]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.310 ns   ; flipflopT:bit1|QB ; oHEX0_D[0]        ; iKEY[0]    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.573 ns   ; iSW[4]            ; flipflopT:bit4|QB ; --         ; iKEY[0]  ; 0            ;
; Total number of failed paths ;       ;               ;             ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iKEY[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+--------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                ; To Clock ;
+-------+--------------+------------+--------+-------------------+----------+
; N/A   ; None         ; 3.443 ns   ; iSW[3] ; flipflopT:bit3|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.345 ns   ; iSW[1] ; flipflopT:bit1|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.095 ns   ; iSW[2] ; flipflopT:bit2|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.037 ns   ; iSW[5] ; flipflopT:bit5|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.021 ns   ; iSW[6] ; flipflopT:bit6|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.015 ns   ; iSW[0] ; flipflopT:bit0|QB ; iKEY[0]  ;
; N/A   ; None         ; 2.976 ns   ; iSW[7] ; flipflopT:bit7|QB ; iKEY[0]  ;
; N/A   ; None         ; 2.803 ns   ; iSW[4] ; flipflopT:bit4|QB ; iKEY[0]  ;
+-------+--------------+------------+--------+-------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+-------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To         ; From Clock ;
+-------+--------------+------------+-------------------+------------+------------+
; N/A   ; None         ; 12.310 ns  ; flipflopT:bit1|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 12.247 ns  ; flipflopT:bit1|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 12.125 ns  ; flipflopT:bit3|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 12.038 ns  ; flipflopT:bit3|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.907 ns  ; flipflopT:bit0|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.842 ns  ; flipflopT:bit2|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 11.779 ns  ; flipflopT:bit2|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.674 ns  ; flipflopT:bit0|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 11.198 ns  ; flipflopT:bit1|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.017 ns  ; flipflopT:bit1|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 11.015 ns  ; flipflopT:bit3|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.858 ns  ; flipflopT:bit0|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.818 ns  ; flipflopT:bit3|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 10.771 ns  ; flipflopT:bit0|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.762 ns  ; flipflopT:bit1|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.730 ns  ; flipflopT:bit2|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.697 ns  ; flipflopT:bit0|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 10.652 ns  ; flipflopT:bit0|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.633 ns  ; flipflopT:bit3|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.573 ns  ; flipflopT:bit2|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 10.509 ns  ; flipflopT:bit3|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.349 ns  ; flipflopT:bit2|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.328 ns  ; flipflopT:bit2|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.180 ns  ; flipflopT:bit1|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 9.888 ns   ; flipflopT:bit6|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.823 ns   ; flipflopT:bit5|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.713 ns   ; flipflopT:bit0|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.683 ns   ; flipflopT:bit1|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.578 ns   ; flipflopT:bit7|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.414 ns   ; flipflopT:bit4|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.413 ns   ; flipflopT:bit2|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.348 ns   ; flipflopT:bit4|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.244 ns   ; flipflopT:bit3|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.123 ns   ; flipflopT:bit5|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.067 ns   ; flipflopT:bit4|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.967 ns   ; flipflopT:bit6|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.955 ns   ; flipflopT:bit4|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.952 ns   ; flipflopT:bit6|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.942 ns   ; flipflopT:bit4|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.871 ns   ; flipflopT:bit5|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.852 ns   ; flipflopT:bit6|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 8.792 ns   ; flipflopT:bit5|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.691 ns   ; flipflopT:bit7|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 8.670 ns   ; flipflopT:bit6|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.658 ns   ; flipflopT:bit7|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.652 ns   ; flipflopT:bit4|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.640 ns   ; flipflopT:bit7|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.599 ns   ; flipflopT:bit7|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.496 ns   ; flipflopT:bit5|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.483 ns   ; flipflopT:bit5|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.440 ns   ; flipflopT:bit6|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.439 ns   ; flipflopT:bit6|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 8.419 ns   ; flipflopT:bit4|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 8.361 ns   ; flipflopT:bit7|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.266 ns   ; flipflopT:bit5|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 8.131 ns   ; flipflopT:bit7|QB ; oHEX1_D[5] ; iKEY[0]    ;
+-------+--------------+------------+-------------------+------------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+--------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                ; To Clock ;
+---------------+-------------+-----------+--------+-------------------+----------+
; N/A           ; None        ; -2.573 ns ; iSW[4] ; flipflopT:bit4|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.746 ns ; iSW[7] ; flipflopT:bit7|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.785 ns ; iSW[0] ; flipflopT:bit0|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.791 ns ; iSW[6] ; flipflopT:bit6|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.807 ns ; iSW[5] ; flipflopT:bit5|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.865 ns ; iSW[2] ; flipflopT:bit2|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.115 ns ; iSW[1] ; flipflopT:bit1|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.213 ns ; iSW[3] ; flipflopT:bit3|QB ; iKEY[0]  ;
+---------------+-------------+-----------+--------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 25 10:32:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registrador -c registrador --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iKEY[0]" is an undefined clock
Info: No valid register-to-register data paths exist for clock "iKEY[0]"
Info: tsu for register "flipflopT:bit3|QB" (data pin = "iSW[3]", clock pin = "iKEY[0]") is 3.443 ns
    Info: + Longest pin to register delay is 7.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW[3]'
        Info: 2: + IC(5.997 ns) + CELL(0.366 ns) = 7.215 ns; Loc. = LCFF_X67_Y4_N19; Fanout = 7; REG Node = 'flipflopT:bit3|QB'
        Info: Total cell delay = 1.218 ns ( 16.88 % )
        Info: Total interconnect delay = 5.997 ns ( 83.12 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "iKEY[0]" to destination register is 3.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N19; Fanout = 7; REG Node = 'flipflopT:bit3|QB'
        Info: Total cell delay = 1.379 ns ( 36.91 % )
        Info: Total interconnect delay = 2.357 ns ( 63.09 % )
Info: tco from clock "iKEY[0]" to destination pin "oHEX0_D[0]" through register "flipflopT:bit1|QB" is 12.310 ns
    Info: + Longest clock path from clock "iKEY[0]" to source register is 3.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N31; Fanout = 7; REG Node = 'flipflopT:bit1|QB'
        Info: Total cell delay = 1.379 ns ( 36.91 % )
        Info: Total interconnect delay = 2.357 ns ( 63.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y4_N31; Fanout = 7; REG Node = 'flipflopT:bit1|QB'
        Info: 2: + IC(0.522 ns) + CELL(0.437 ns) = 0.959 ns; Loc. = LCCOMB_X67_Y4_N24; Fanout = 1; COMB Node = 'BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0'
        Info: 3: + IC(4.597 ns) + CELL(2.768 ns) = 8.324 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D[0]'
        Info: Total cell delay = 3.205 ns ( 38.50 % )
        Info: Total interconnect delay = 5.119 ns ( 61.50 % )
Info: th for register "flipflopT:bit4|QB" (data pin = "iSW[4]", clock pin = "iKEY[0]") is -2.573 ns
    Info: + Longest clock path from clock "iKEY[0]" to destination register is 3.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N23; Fanout = 7; REG Node = 'flipflopT:bit4|QB'
        Info: Total cell delay = 1.379 ns ( 36.91 % )
        Info: Total interconnect delay = 2.357 ns ( 63.09 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 1; PIN Node = 'iSW[4]'
        Info: 2: + IC(5.377 ns) + CELL(0.366 ns) = 6.575 ns; Loc. = LCFF_X67_Y4_N23; Fanout = 7; REG Node = 'flipflopT:bit4|QB'
        Info: Total cell delay = 1.198 ns ( 18.22 % )
        Info: Total interconnect delay = 5.377 ns ( 81.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Oct 25 10:32:26 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


