
stm32_lanza_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6c8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000088c  0800b808  0800b808  0000c808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c094  0800c094  0000d094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c09c  0800c09c  0000d09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c0a0  0800c0a0  0000d0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d4  20000008  0800c0a4  0000e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000410  200001dc  0800c278  0000e1dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200005ec  0800c278  0000e5ec  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b145  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000036eb  00000000  00000000  00029351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a90  00000000  00000000  0002ca40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000144a  00000000  00000000  0002e4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00026163  00000000  00000000  0002f91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001adc6  00000000  00000000  00055a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f0357  00000000  00000000  00070843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00160b9a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000081e0  00000000  00000000  00160be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  00168dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800b7f0 	.word	0x0800b7f0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	0800b7f0 	.word	0x0800b7f0

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b988 	b.w	8000e80 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	468e      	mov	lr, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14a      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d962      	bls.n	8000c64 <__udivmoddi4+0xdc>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	b14e      	cbz	r6, 8000bb8 <__udivmoddi4+0x30>
 8000ba4:	f1c6 0320 	rsb	r3, r6, #32
 8000ba8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	40b7      	lsls	r7, r6
 8000bb2:	ea43 0808 	orr.w	r8, r3, r8
 8000bb6:	40b4      	lsls	r4, r6
 8000bb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc4:	0c23      	lsrs	r3, r4, #16
 8000bc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bce:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x62>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bdc:	f080 80ea 	bcs.w	8000db4 <__udivmoddi4+0x22c>
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f240 80e7 	bls.w	8000db4 <__udivmoddi4+0x22c>
 8000be6:	3902      	subs	r1, #2
 8000be8:	443b      	add	r3, r7
 8000bea:	1a9a      	subs	r2, r3, r2
 8000bec:	b2a3      	uxth	r3, r4
 8000bee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bfe:	459c      	cmp	ip, r3
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c08:	f080 80d6 	bcs.w	8000db8 <__udivmoddi4+0x230>
 8000c0c:	459c      	cmp	ip, r3
 8000c0e:	f240 80d3 	bls.w	8000db8 <__udivmoddi4+0x230>
 8000c12:	443b      	add	r3, r7
 8000c14:	3802      	subs	r0, #2
 8000c16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c1a:	eba3 030c 	sub.w	r3, r3, ip
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11d      	cbz	r5, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40f3      	lsrs	r3, r6
 8000c24:	2200      	movs	r2, #0
 8000c26:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d905      	bls.n	8000c3e <__udivmoddi4+0xb6>
 8000c32:	b10d      	cbz	r5, 8000c38 <__udivmoddi4+0xb0>
 8000c34:	e9c5 0100 	strd	r0, r1, [r5]
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	e7f5      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c3e:	fab3 f183 	clz	r1, r3
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d146      	bne.n	8000cd4 <__udivmoddi4+0x14c>
 8000c46:	4573      	cmp	r3, lr
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xc8>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 8105 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4690      	mov	r8, r2
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e5      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000c5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c62:	e7e2      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f000 8090 	beq.w	8000d8a <__udivmoddi4+0x202>
 8000c6a:	fab2 f682 	clz	r6, r2
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	f040 80a4 	bne.w	8000dbc <__udivmoddi4+0x234>
 8000c74:	1a8a      	subs	r2, r1, r2
 8000c76:	0c03      	lsrs	r3, r0, #16
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	b2bc      	uxth	r4, r7
 8000c80:	2101      	movs	r1, #1
 8000c82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x11e>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x11c>
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	f200 80e0 	bhi.w	8000e64 <__udivmoddi4+0x2dc>
 8000ca4:	46c4      	mov	ip, r8
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cb4:	fb02 f404 	mul.w	r4, r2, r4
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x144>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x142>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f200 80ca 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cd2:	e7a5      	b.n	8000c20 <__udivmoddi4+0x98>
 8000cd4:	f1c1 0620 	rsb	r6, r1, #32
 8000cd8:	408b      	lsls	r3, r1
 8000cda:	fa22 f706 	lsr.w	r7, r2, r6
 8000cde:	431f      	orrs	r7, r3
 8000ce0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ce4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	fa1f fc87 	uxth.w	ip, r7
 8000cfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cfe:	0c1c      	lsrs	r4, r3, #16
 8000d00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1a0>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d1a:	f080 809c 	bcs.w	8000e56 <__udivmoddi4+0x2ce>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f240 8099 	bls.w	8000e56 <__udivmoddi4+0x2ce>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	fa1f fe83 	uxth.w	lr, r3
 8000d30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d34:	fb09 4413 	mls	r4, r9, r3, r4
 8000d38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x1ce>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d4a:	f080 8082 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d4e:	45a4      	cmp	ip, r4
 8000d50:	d97f      	bls.n	8000e52 <__udivmoddi4+0x2ca>
 8000d52:	3b02      	subs	r3, #2
 8000d54:	443c      	add	r4, r7
 8000d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d5a:	eba4 040c 	sub.w	r4, r4, ip
 8000d5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d62:	4564      	cmp	r4, ip
 8000d64:	4673      	mov	r3, lr
 8000d66:	46e1      	mov	r9, ip
 8000d68:	d362      	bcc.n	8000e30 <__udivmoddi4+0x2a8>
 8000d6a:	d05f      	beq.n	8000e2c <__udivmoddi4+0x2a4>
 8000d6c:	b15d      	cbz	r5, 8000d86 <__udivmoddi4+0x1fe>
 8000d6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d72:	eb64 0409 	sbc.w	r4, r4, r9
 8000d76:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	40cc      	lsrs	r4, r1
 8000d82:	e9c5 6400 	strd	r6, r4, [r5]
 8000d86:	2100      	movs	r1, #0
 8000d88:	e74f      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000d8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d8e:	0c01      	lsrs	r1, r0, #16
 8000d90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d94:	b280      	uxth	r0, r0
 8000d96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4638      	mov	r0, r7
 8000d9e:	463c      	mov	r4, r7
 8000da0:	46b8      	mov	r8, r7
 8000da2:	46be      	mov	lr, r7
 8000da4:	2620      	movs	r6, #32
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	eba2 0208 	sub.w	r2, r2, r8
 8000dae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000db2:	e766      	b.n	8000c82 <__udivmoddi4+0xfa>
 8000db4:	4601      	mov	r1, r0
 8000db6:	e718      	b.n	8000bea <__udivmoddi4+0x62>
 8000db8:	4610      	mov	r0, r2
 8000dba:	e72c      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000dbc:	f1c6 0220 	rsb	r2, r6, #32
 8000dc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000dc4:	40b7      	lsls	r7, r6
 8000dc6:	40b1      	lsls	r1, r6
 8000dc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd6:	b2bc      	uxth	r4, r7
 8000dd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ddc:	0c11      	lsrs	r1, r2, #16
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb08 f904 	mul.w	r9, r8, r4
 8000de6:	40b0      	lsls	r0, r6
 8000de8:	4589      	cmp	r9, r1
 8000dea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dee:	b280      	uxth	r0, r0
 8000df0:	d93e      	bls.n	8000e70 <__udivmoddi4+0x2e8>
 8000df2:	1879      	adds	r1, r7, r1
 8000df4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df8:	d201      	bcs.n	8000dfe <__udivmoddi4+0x276>
 8000dfa:	4589      	cmp	r9, r1
 8000dfc:	d81f      	bhi.n	8000e3e <__udivmoddi4+0x2b6>
 8000dfe:	eba1 0109 	sub.w	r1, r1, r9
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e14:	4542      	cmp	r2, r8
 8000e16:	d229      	bcs.n	8000e6c <__udivmoddi4+0x2e4>
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e1e:	d2c4      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d2c2      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e24:	f1a9 0102 	sub.w	r1, r9, #2
 8000e28:	443a      	add	r2, r7
 8000e2a:	e7be      	b.n	8000daa <__udivmoddi4+0x222>
 8000e2c:	45f0      	cmp	r8, lr
 8000e2e:	d29d      	bcs.n	8000d6c <__udivmoddi4+0x1e4>
 8000e30:	ebbe 0302 	subs.w	r3, lr, r2
 8000e34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e38:	3801      	subs	r0, #1
 8000e3a:	46e1      	mov	r9, ip
 8000e3c:	e796      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e3e:	eba7 0909 	sub.w	r9, r7, r9
 8000e42:	4449      	add	r1, r9
 8000e44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4c:	fb09 f804 	mul.w	r8, r9, r4
 8000e50:	e7db      	b.n	8000e0a <__udivmoddi4+0x282>
 8000e52:	4673      	mov	r3, lr
 8000e54:	e77f      	b.n	8000d56 <__udivmoddi4+0x1ce>
 8000e56:	4650      	mov	r0, sl
 8000e58:	e766      	b.n	8000d28 <__udivmoddi4+0x1a0>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e6fd      	b.n	8000c5a <__udivmoddi4+0xd2>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3a02      	subs	r2, #2
 8000e62:	e733      	b.n	8000ccc <__udivmoddi4+0x144>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	443b      	add	r3, r7
 8000e6a:	e71c      	b.n	8000ca6 <__udivmoddi4+0x11e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	e79c      	b.n	8000daa <__udivmoddi4+0x222>
 8000e70:	eba1 0109 	sub.w	r1, r1, r9
 8000e74:	46c4      	mov	ip, r8
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	e7c4      	b.n	8000e0a <__udivmoddi4+0x282>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <setup>:

SEN0308_t sen;
uint16_t rawMoisture;
uint8_t soilMoisture_perc;

void setup() {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	I2C_bus_scan();
 8000e88:	f000 fae8 	bl	800145c <I2C_bus_scan>

	// TSL2591
	tsl.hi2c = &hi2c1;
 8000e8c:	4b37      	ldr	r3, [pc, #220]	@ (8000f6c <setup+0xe8>)
 8000e8e:	4a38      	ldr	r2, [pc, #224]	@ (8000f70 <setup+0xec>)
 8000e90:	601a      	str	r2, [r3, #0]
	tsl.gain = TSL2591_GAIN_LOW;
 8000e92:	4b36      	ldr	r3, [pc, #216]	@ (8000f6c <setup+0xe8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	711a      	strb	r2, [r3, #4]
	tsl.integrationTime = TSL2591_INTEGRATION_200MS;
 8000e98:	4b34      	ldr	r3, [pc, #208]	@ (8000f6c <setup+0xe8>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	715a      	strb	r2, [r3, #5]
	if (TSL2591_Init(&tsl) == HAL_OK) printf("TSL2591 inicializado correctamente\r\n");
 8000e9e:	4833      	ldr	r0, [pc, #204]	@ (8000f6c <setup+0xe8>)
 8000ea0:	f007 fc0f 	bl	80086c2 <TSL2591_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d103      	bne.n	8000eb2 <setup+0x2e>
 8000eaa:	4832      	ldr	r0, [pc, #200]	@ (8000f74 <setup+0xf0>)
 8000eac:	f008 fad2 	bl	8009454 <puts>
 8000eb0:	e002      	b.n	8000eb8 <setup+0x34>
	else printf("TSL2591 no inicializado\r\n");
 8000eb2:	4831      	ldr	r0, [pc, #196]	@ (8000f78 <setup+0xf4>)
 8000eb4:	f008 face 	bl	8009454 <puts>

	// INA3221
	ina.hi2c = &hi2c1;
 8000eb8:	4b30      	ldr	r3, [pc, #192]	@ (8000f7c <setup+0xf8>)
 8000eba:	4a2d      	ldr	r2, [pc, #180]	@ (8000f70 <setup+0xec>)
 8000ebc:	601a      	str	r2, [r3, #0]
	ina.shuntResistance[0] = 0.1f;
 8000ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <setup+0xf8>)
 8000ec0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f80 <setup+0xfc>)
 8000ec2:	605a      	str	r2, [r3, #4]
	ina.shuntResistance[1] = 0.1f;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f7c <setup+0xf8>)
 8000ec6:	4a2e      	ldr	r2, [pc, #184]	@ (8000f80 <setup+0xfc>)
 8000ec8:	609a      	str	r2, [r3, #8]
	ina.shuntResistance[2] = 0.1f;
 8000eca:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <setup+0xf8>)
 8000ecc:	4a2c      	ldr	r2, [pc, #176]	@ (8000f80 <setup+0xfc>)
 8000ece:	60da      	str	r2, [r3, #12]
	ina.averagingMode = INA3221_AVG_64;
 8000ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <setup+0xf8>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	741a      	strb	r2, [r3, #16]
	ina.convTimeBus = INA3221_CT_1100us;
 8000ed6:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <setup+0xf8>)
 8000ed8:	2204      	movs	r2, #4
 8000eda:	749a      	strb	r2, [r3, #18]
	ina.convTimeShunt = INA3221_CT_1100us;
 8000edc:	4b27      	ldr	r3, [pc, #156]	@ (8000f7c <setup+0xf8>)
 8000ede:	2204      	movs	r2, #4
 8000ee0:	745a      	strb	r2, [r3, #17]
	ina.operatingMode = INA3221_MODE_SHUNT_BUS_CONTINUOUS;
 8000ee2:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <setup+0xf8>)
 8000ee4:	2207      	movs	r2, #7
 8000ee6:	74da      	strb	r2, [r3, #19]
	if (INA3221_Init(&ina) == HAL_OK) printf("INA3221 inicializado correctamente\r\n");
 8000ee8:	4824      	ldr	r0, [pc, #144]	@ (8000f7c <setup+0xf8>)
 8000eea:	f006 ff55 	bl	8007d98 <INA3221_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <setup+0x78>
 8000ef4:	4823      	ldr	r0, [pc, #140]	@ (8000f84 <setup+0x100>)
 8000ef6:	f008 faad 	bl	8009454 <puts>
 8000efa:	e002      	b.n	8000f02 <setup+0x7e>
	else printf("INA3221 no inicializado\r\n");
 8000efc:	4822      	ldr	r0, [pc, #136]	@ (8000f88 <setup+0x104>)
 8000efe:	f008 faa9 	bl	8009454 <puts>

	// SHT3x
	sht.hi2c = &hi2c1;
 8000f02:	4b22      	ldr	r3, [pc, #136]	@ (8000f8c <setup+0x108>)
 8000f04:	4a1a      	ldr	r2, [pc, #104]	@ (8000f70 <setup+0xec>)
 8000f06:	601a      	str	r2, [r3, #0]
	sht.clockStretch = SHT3X_NOSTRETCH;
 8000f08:	4b20      	ldr	r3, [pc, #128]	@ (8000f8c <setup+0x108>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	715a      	strb	r2, [r3, #5]
	sht.repeatability = SHT3X_REPEAT_MED;
 8000f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <setup+0x108>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	711a      	strb	r2, [r3, #4]
	if (SHT3X_Init(&sht) == HAL_OK) printf("SHT3x inicializado correctamente\r\n");
 8000f14:	481d      	ldr	r0, [pc, #116]	@ (8000f8c <setup+0x108>)
 8000f16:	f007 f96b 	bl	80081f0 <SHT3X_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d103      	bne.n	8000f28 <setup+0xa4>
 8000f20:	481b      	ldr	r0, [pc, #108]	@ (8000f90 <setup+0x10c>)
 8000f22:	f008 fa97 	bl	8009454 <puts>
 8000f26:	e002      	b.n	8000f2e <setup+0xaa>
	else printf("SHT3x no inicializado\r\n");
 8000f28:	481a      	ldr	r0, [pc, #104]	@ (8000f94 <setup+0x110>)
 8000f2a:	f008 fa93 	bl	8009454 <puts>
	SHT3X_Heater(&sht, SHT3X_HEATER_OFF);
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4816      	ldr	r0, [pc, #88]	@ (8000f8c <setup+0x108>)
 8000f32:	f007 fb6d 	bl	8008610 <SHT3X_Heater>

	// SEN0308
	sen.hadc = &hadc1;
 8000f36:	4b18      	ldr	r3, [pc, #96]	@ (8000f98 <setup+0x114>)
 8000f38:	4a18      	ldr	r2, [pc, #96]	@ (8000f9c <setup+0x118>)
 8000f3a:	601a      	str	r2, [r3, #0]
	sen.airRaw = 3620;
 8000f3c:	4b16      	ldr	r3, [pc, #88]	@ (8000f98 <setup+0x114>)
 8000f3e:	f640 6224 	movw	r2, #3620	@ 0xe24
 8000f42:	809a      	strh	r2, [r3, #4]
	sen.waterRaw = 520;
 8000f44:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <setup+0x114>)
 8000f46:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8000f4a:	80da      	strh	r2, [r3, #6]
	if (SEN0308_Init(&sen) == HAL_OK) printf("SEN0308 inicializado correctamente\r\n");
 8000f4c:	4812      	ldr	r0, [pc, #72]	@ (8000f98 <setup+0x114>)
 8000f4e:	f006 ffef 	bl	8007f30 <SEN0308_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d103      	bne.n	8000f60 <setup+0xdc>
 8000f58:	4811      	ldr	r0, [pc, #68]	@ (8000fa0 <setup+0x11c>)
 8000f5a:	f008 fa7b 	bl	8009454 <puts>
	else printf("SEN0308 no inicializado\r\n");

	//printHeaderCSV();
}
 8000f5e:	e002      	b.n	8000f66 <setup+0xe2>
	else printf("SEN0308 no inicializado\r\n");
 8000f60:	4810      	ldr	r0, [pc, #64]	@ (8000fa4 <setup+0x120>)
 8000f62:	f008 fa77 	bl	8009454 <puts>
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000214 	.word	0x20000214
 8000f70:	200002f8 	.word	0x200002f8
 8000f74:	0800b808 	.word	0x0800b808
 8000f78:	0800b82c 	.word	0x0800b82c
 8000f7c:	20000228 	.word	0x20000228
 8000f80:	3dcccccd 	.word	0x3dcccccd
 8000f84:	0800b848 	.word	0x0800b848
 8000f88:	0800b86c 	.word	0x0800b86c
 8000f8c:	2000026c 	.word	0x2000026c
 8000f90:	0800b888 	.word	0x0800b888
 8000f94:	0800b8ac 	.word	0x0800b8ac
 8000f98:	20000288 	.word	0x20000288
 8000f9c:	20000294 	.word	0x20000294
 8000fa0:	0800b8c4 	.word	0x0800b8c4
 8000fa4:	0800b8e8 	.word	0x0800b8e8

08000fa8 <loop>:

void loop() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
	if (HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN) != HAL_OK) printf("Error al leer la hora\r\n");
 8000fae:	2200      	movs	r2, #0
 8000fb0:	4984      	ldr	r1, [pc, #528]	@ (80011c4 <loop+0x21c>)
 8000fb2:	4885      	ldr	r0, [pc, #532]	@ (80011c8 <loop+0x220>)
 8000fb4:	f005 fe71 	bl	8006c9a <HAL_RTC_GetTime>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <loop+0x1c>
 8000fbe:	4883      	ldr	r0, [pc, #524]	@ (80011cc <loop+0x224>)
 8000fc0:	f008 fa48 	bl	8009454 <puts>
	if (HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN) != HAL_OK) printf("Error al leer la fecha\r\n");
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	4982      	ldr	r1, [pc, #520]	@ (80011d0 <loop+0x228>)
 8000fc8:	487f      	ldr	r0, [pc, #508]	@ (80011c8 <loop+0x220>)
 8000fca:	f005 ff4d 	bl	8006e68 <HAL_RTC_GetDate>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d002      	beq.n	8000fda <loop+0x32>
 8000fd4:	487f      	ldr	r0, [pc, #508]	@ (80011d4 <loop+0x22c>)
 8000fd6:	f008 fa3d 	bl	8009454 <puts>

	if (TSL2591_ReadChannels(&tsl, &full, &ir) == HAL_OK) {
 8000fda:	4a7f      	ldr	r2, [pc, #508]	@ (80011d8 <loop+0x230>)
 8000fdc:	497f      	ldr	r1, [pc, #508]	@ (80011dc <loop+0x234>)
 8000fde:	4880      	ldr	r0, [pc, #512]	@ (80011e0 <loop+0x238>)
 8000fe0:	f007 fb9f 	bl	8008722 <TSL2591_ReadChannels>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d119      	bne.n	800101e <loop+0x76>
		lux = TSL2591_CalculateLux(&tsl, full, ir);
 8000fea:	4b7c      	ldr	r3, [pc, #496]	@ (80011dc <loop+0x234>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	4a7a      	ldr	r2, [pc, #488]	@ (80011d8 <loop+0x230>)
 8000ff0:	8812      	ldrh	r2, [r2, #0]
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	487a      	ldr	r0, [pc, #488]	@ (80011e0 <loop+0x238>)
 8000ff6:	f007 fbc3 	bl	8008780 <TSL2591_CalculateLux>
 8000ffa:	eef0 7a40 	vmov.f32	s15, s0
 8000ffe:	4b79      	ldr	r3, [pc, #484]	@ (80011e4 <loop+0x23c>)
 8001000:	edc3 7a00 	vstr	s15, [r3]
		irradiance_Wm2 = TSL2591_CalculateIrradiance(lux);
 8001004:	4b77      	ldr	r3, [pc, #476]	@ (80011e4 <loop+0x23c>)
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	eeb0 0a67 	vmov.f32	s0, s15
 800100e:	f007 fc8b 	bl	8008928 <TSL2591_CalculateIrradiance>
 8001012:	eef0 7a40 	vmov.f32	s15, s0
 8001016:	4b74      	ldr	r3, [pc, #464]	@ (80011e8 <loop+0x240>)
 8001018:	edc3 7a00 	vstr	s15, [r3]
 800101c:	e002      	b.n	8001024 <loop+0x7c>
	}
	else printf("Error al leer el TSL2591\r\n\r\n");
 800101e:	4873      	ldr	r0, [pc, #460]	@ (80011ec <loop+0x244>)
 8001020:	f008 fa18 	bl	8009454 <puts>

	for (int ch = 0; ch < 3; ++ch) {
 8001024:	2300      	movs	r3, #0
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	e04a      	b.n	80010c0 <loop+0x118>
		if (INA3221_ReadVoltage(&ina, ch+1, &busVoltage_V[ch], &shuntVoltage_V[ch]) == HAL_OK) {
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	3301      	adds	r3, #1
 8001030:	b2d9      	uxtb	r1, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4a6e      	ldr	r2, [pc, #440]	@ (80011f0 <loop+0x248>)
 8001038:	441a      	add	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	486d      	ldr	r0, [pc, #436]	@ (80011f4 <loop+0x24c>)
 8001040:	4403      	add	r3, r0
 8001042:	486d      	ldr	r0, [pc, #436]	@ (80011f8 <loop+0x250>)
 8001044:	f006 fed4 	bl	8007df0 <INA3221_ReadVoltage>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d132      	bne.n	80010b4 <loop+0x10c>
			current_mA[ch] = INA3221_CalculateCurrent_mA(&ina, ch+1, shuntVoltage_V[ch]);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	b2db      	uxtb	r3, r3
 8001052:	3301      	adds	r3, #1
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4967      	ldr	r1, [pc, #412]	@ (80011f4 <loop+0x24c>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	440b      	add	r3, r1
 800105e:	edd3 7a00 	vldr	s15, [r3]
 8001062:	eeb0 0a67 	vmov.f32	s0, s15
 8001066:	4611      	mov	r1, r2
 8001068:	4863      	ldr	r0, [pc, #396]	@ (80011f8 <loop+0x250>)
 800106a:	f006 ff2b 	bl	8007ec4 <INA3221_CalculateCurrent_mA>
 800106e:	eef0 7a40 	vmov.f32	s15, s0
 8001072:	4a62      	ldr	r2, [pc, #392]	@ (80011fc <loop+0x254>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	edc3 7a00 	vstr	s15, [r3]
			power_mW[ch] = INA3221_CalculatePower_mW(busVoltage_V[ch], current_mA[ch]);
 800107e:	4a5c      	ldr	r2, [pc, #368]	@ (80011f0 <loop+0x248>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	4413      	add	r3, r2
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	4a5c      	ldr	r2, [pc, #368]	@ (80011fc <loop+0x254>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	4413      	add	r3, r2
 8001092:	ed93 7a00 	vldr	s14, [r3]
 8001096:	eef0 0a47 	vmov.f32	s1, s14
 800109a:	eeb0 0a67 	vmov.f32	s0, s15
 800109e:	f006 ff33 	bl	8007f08 <INA3221_CalculatePower_mW>
 80010a2:	eef0 7a40 	vmov.f32	s15, s0
 80010a6:	4a56      	ldr	r2, [pc, #344]	@ (8001200 <loop+0x258>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	edc3 7a00 	vstr	s15, [r3]
 80010b2:	e002      	b.n	80010ba <loop+0x112>
		}
		else printf("Error al leer el INA3221\r\n\r\n");
 80010b4:	4853      	ldr	r0, [pc, #332]	@ (8001204 <loop+0x25c>)
 80010b6:	f008 f9cd 	bl	8009454 <puts>
	for (int ch = 0; ch < 3; ++ch) {
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3301      	adds	r3, #1
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	ddb1      	ble.n	800102a <loop+0x82>
	}

	for (int s = 0; s < 3; ++s) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	603b      	str	r3, [r7, #0]
 80010ca:	e013      	b.n	80010f4 <loop+0x14c>
		status[s] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3 << s);
 80010cc:	2208      	movs	r2, #8
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010dc:	f002 fcdc 	bl	8003a98 <HAL_GPIO_ReadPin>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4619      	mov	r1, r3
 80010e4:	4a48      	ldr	r2, [pc, #288]	@ (8001208 <loop+0x260>)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	4413      	add	r3, r2
 80010ea:	460a      	mov	r2, r1
 80010ec:	701a      	strb	r2, [r3, #0]
	for (int s = 0; s < 3; ++s) {
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	3301      	adds	r3, #1
 80010f2:	603b      	str	r3, [r7, #0]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	dde8      	ble.n	80010cc <loop+0x124>
	}

	if (SHT3X_ReadSingleShot(&sht, &airTemp_C, &airHummidity_perc) == HAL_OK) {
 80010fa:	4a44      	ldr	r2, [pc, #272]	@ (800120c <loop+0x264>)
 80010fc:	4944      	ldr	r1, [pc, #272]	@ (8001210 <loop+0x268>)
 80010fe:	4845      	ldr	r0, [pc, #276]	@ (8001214 <loop+0x26c>)
 8001100:	f007 f8fc 	bl	80082fc <SHT3X_ReadSingleShot>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d135      	bne.n	8001176 <loop+0x1ce>
		dewPoint_C[0] = airTemp_C - (100 - airHummidity_perc)/5;
 800110a:	4b41      	ldr	r3, [pc, #260]	@ (8001210 <loop+0x268>)
 800110c:	ed93 7a00 	vldr	s14, [r3]
 8001110:	4b3e      	ldr	r3, [pc, #248]	@ (800120c <loop+0x264>)
 8001112:	edd3 7a00 	vldr	s15, [r3]
 8001116:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001218 <loop+0x270>
 800111a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800111e:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8001122:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001126:	ee77 7a67 	vsub.f32	s15, s14, s15
 800112a:	4b3c      	ldr	r3, [pc, #240]	@ (800121c <loop+0x274>)
 800112c:	edc3 7a00 	vstr	s15, [r3]
		dewPoint_C[1] = SHT3X_CalculateDewpoint_Simple(airTemp_C, airHummidity_perc);
 8001130:	4b37      	ldr	r3, [pc, #220]	@ (8001210 <loop+0x268>)
 8001132:	edd3 7a00 	vldr	s15, [r3]
 8001136:	4b35      	ldr	r3, [pc, #212]	@ (800120c <loop+0x264>)
 8001138:	ed93 7a00 	vldr	s14, [r3]
 800113c:	eef0 0a47 	vmov.f32	s1, s14
 8001140:	eeb0 0a67 	vmov.f32	s0, s15
 8001144:	f007 f93c 	bl	80083c0 <SHT3X_CalculateDewpoint_Simple>
 8001148:	eef0 7a40 	vmov.f32	s15, s0
 800114c:	4b33      	ldr	r3, [pc, #204]	@ (800121c <loop+0x274>)
 800114e:	edc3 7a01 	vstr	s15, [r3, #4]
		dewPoint_C[2] = SHT3X_CalculateDewpoint(airTemp_C, airHummidity_perc);
 8001152:	4b2f      	ldr	r3, [pc, #188]	@ (8001210 <loop+0x268>)
 8001154:	edd3 7a00 	vldr	s15, [r3]
 8001158:	4b2c      	ldr	r3, [pc, #176]	@ (800120c <loop+0x264>)
 800115a:	ed93 7a00 	vldr	s14, [r3]
 800115e:	eef0 0a47 	vmov.f32	s1, s14
 8001162:	eeb0 0a67 	vmov.f32	s0, s15
 8001166:	f007 f989 	bl	800847c <SHT3X_CalculateDewpoint>
 800116a:	eef0 7a40 	vmov.f32	s15, s0
 800116e:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <loop+0x274>)
 8001170:	edc3 7a02 	vstr	s15, [r3, #8]
 8001174:	e002      	b.n	800117c <loop+0x1d4>
	}
	else printf("Error al leer el SHT3x\r\n\r\n");
 8001176:	482a      	ldr	r0, [pc, #168]	@ (8001220 <loop+0x278>)
 8001178:	f008 f96c 	bl	8009454 <puts>

	if (SEN0308_ReadRawAvg(&sen, &rawMoisture, 10) == HAL_OK) {
 800117c:	220a      	movs	r2, #10
 800117e:	4929      	ldr	r1, [pc, #164]	@ (8001224 <loop+0x27c>)
 8001180:	4829      	ldr	r0, [pc, #164]	@ (8001228 <loop+0x280>)
 8001182:	f006 ff18 	bl	8007fb6 <SEN0308_ReadRawAvg>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10a      	bne.n	80011a2 <loop+0x1fa>
		soilMoisture_perc = SEN0308_CalculateRelative(&sen, rawMoisture);
 800118c:	4b25      	ldr	r3, [pc, #148]	@ (8001224 <loop+0x27c>)
 800118e:	881b      	ldrh	r3, [r3, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	4825      	ldr	r0, [pc, #148]	@ (8001228 <loop+0x280>)
 8001194:	f006 ff4a 	bl	800802c <SEN0308_CalculateRelative>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b23      	ldr	r3, [pc, #140]	@ (800122c <loop+0x284>)
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	e002      	b.n	80011a8 <loop+0x200>
	}
	else printf("Error al leer el SEN0308\r\n\r\n");
 80011a2:	4823      	ldr	r0, [pc, #140]	@ (8001230 <loop+0x288>)
 80011a4:	f008 f956 	bl	8009454 <puts>

	printData();
 80011a8:	f000 f846 	bl	8001238 <printData>
	//printDataCSV();

	HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 80011ac:	2120      	movs	r1, #32
 80011ae:	4821      	ldr	r0, [pc, #132]	@ (8001234 <loop+0x28c>)
 80011b0:	f002 fca2 	bl	8003af8 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 80011b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b8:	f001 f816 	bl	80021e8 <HAL_Delay>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200001f8 	.word	0x200001f8
 80011c8:	20000474 	.word	0x20000474
 80011cc:	0800b904 	.word	0x0800b904
 80011d0:	2000020c 	.word	0x2000020c
 80011d4:	0800b91c 	.word	0x0800b91c
 80011d8:	2000021e 	.word	0x2000021e
 80011dc:	2000021c 	.word	0x2000021c
 80011e0:	20000214 	.word	0x20000214
 80011e4:	20000220 	.word	0x20000220
 80011e8:	20000224 	.word	0x20000224
 80011ec:	0800b934 	.word	0x0800b934
 80011f0:	2000023c 	.word	0x2000023c
 80011f4:	20000248 	.word	0x20000248
 80011f8:	20000228 	.word	0x20000228
 80011fc:	20000254 	.word	0x20000254
 8001200:	20000260 	.word	0x20000260
 8001204:	0800b950 	.word	0x0800b950
 8001208:	20000210 	.word	0x20000210
 800120c:	20000278 	.word	0x20000278
 8001210:	20000274 	.word	0x20000274
 8001214:	2000026c 	.word	0x2000026c
 8001218:	42c80000 	.word	0x42c80000
 800121c:	2000027c 	.word	0x2000027c
 8001220:	0800b96c 	.word	0x0800b96c
 8001224:	20000290 	.word	0x20000290
 8001228:	20000288 	.word	0x20000288
 800122c:	20000292 	.word	0x20000292
 8001230:	0800b988 	.word	0x0800b988
 8001234:	48000400 	.word	0x48000400

08001238 <printData>:

void printData() {
 8001238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800123c:	b08d      	sub	sp, #52	@ 0x34
 800123e:	af08      	add	r7, sp, #32
	printf("%02d:%02d:%02d - %02d/%02d/20%02d\r\n", time.Hours, time.Minutes, time.Seconds, date.Date, date.Month, date.Year);
 8001240:	4b6e      	ldr	r3, [pc, #440]	@ (80013fc <printData+0x1c4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	4b6d      	ldr	r3, [pc, #436]	@ (80013fc <printData+0x1c4>)
 8001248:	785b      	ldrb	r3, [r3, #1]
 800124a:	461c      	mov	r4, r3
 800124c:	4b6b      	ldr	r3, [pc, #428]	@ (80013fc <printData+0x1c4>)
 800124e:	789b      	ldrb	r3, [r3, #2]
 8001250:	461d      	mov	r5, r3
 8001252:	4b6b      	ldr	r3, [pc, #428]	@ (8001400 <printData+0x1c8>)
 8001254:	789b      	ldrb	r3, [r3, #2]
 8001256:	461a      	mov	r2, r3
 8001258:	4b69      	ldr	r3, [pc, #420]	@ (8001400 <printData+0x1c8>)
 800125a:	785b      	ldrb	r3, [r3, #1]
 800125c:	4619      	mov	r1, r3
 800125e:	4b68      	ldr	r3, [pc, #416]	@ (8001400 <printData+0x1c8>)
 8001260:	78db      	ldrb	r3, [r3, #3]
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	9101      	str	r1, [sp, #4]
 8001266:	9200      	str	r2, [sp, #0]
 8001268:	462b      	mov	r3, r5
 800126a:	4622      	mov	r2, r4
 800126c:	4601      	mov	r1, r0
 800126e:	4865      	ldr	r0, [pc, #404]	@ (8001404 <printData+0x1cc>)
 8001270:	f008 f888 	bl	8009384 <iprintf>

	printf("\r\n");
 8001274:	4864      	ldr	r0, [pc, #400]	@ (8001408 <printData+0x1d0>)
 8001276:	f008 f8ed 	bl	8009454 <puts>

	printf("Status[0]: %u, Status[1]: %u, Status[2]: %u\r\n", status[0], status[1], status[2]);
 800127a:	4b64      	ldr	r3, [pc, #400]	@ (800140c <printData+0x1d4>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	4619      	mov	r1, r3
 8001280:	4b62      	ldr	r3, [pc, #392]	@ (800140c <printData+0x1d4>)
 8001282:	785b      	ldrb	r3, [r3, #1]
 8001284:	461a      	mov	r2, r3
 8001286:	4b61      	ldr	r3, [pc, #388]	@ (800140c <printData+0x1d4>)
 8001288:	789b      	ldrb	r3, [r3, #2]
 800128a:	4861      	ldr	r0, [pc, #388]	@ (8001410 <printData+0x1d8>)
 800128c:	f008 f87a 	bl	8009384 <iprintf>

	printf("\r\n");
 8001290:	485d      	ldr	r0, [pc, #372]	@ (8001408 <printData+0x1d0>)
 8001292:	f008 f8df 	bl	8009454 <puts>

	printf("Total: %u, Visible: %u, Infrared: %u, Lux: %.2f, Irradiance: %.2f\r\n", full, full-ir, ir, lux, irradiance_Wm2);
 8001296:	4b5f      	ldr	r3, [pc, #380]	@ (8001414 <printData+0x1dc>)
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	4698      	mov	r8, r3
 800129c:	4b5d      	ldr	r3, [pc, #372]	@ (8001414 <printData+0x1dc>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001418 <printData+0x1e0>)
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	1ad6      	subs	r6, r2, r3
 80012a8:	4b5b      	ldr	r3, [pc, #364]	@ (8001418 <printData+0x1e0>)
 80012aa:	881b      	ldrh	r3, [r3, #0]
 80012ac:	4699      	mov	r9, r3
 80012ae:	4b5b      	ldr	r3, [pc, #364]	@ (800141c <printData+0x1e4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f920 	bl	80004f8 <__aeabi_f2d>
 80012b8:	4604      	mov	r4, r0
 80012ba:	460d      	mov	r5, r1
 80012bc:	4b58      	ldr	r3, [pc, #352]	@ (8001420 <printData+0x1e8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f919 	bl	80004f8 <__aeabi_f2d>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012ce:	e9cd 4500 	strd	r4, r5, [sp]
 80012d2:	464b      	mov	r3, r9
 80012d4:	4632      	mov	r2, r6
 80012d6:	4641      	mov	r1, r8
 80012d8:	4852      	ldr	r0, [pc, #328]	@ (8001424 <printData+0x1ec>)
 80012da:	f008 f853 	bl	8009384 <iprintf>

	printf("\r\n");
 80012de:	484a      	ldr	r0, [pc, #296]	@ (8001408 <printData+0x1d0>)
 80012e0:	f008 f8b8 	bl	8009454 <puts>

	for (int ch = 0; ch < 3; ++ch) {
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	e03e      	b.n	8001368 <printData+0x130>
		printf("CH%d: Bus Voltage: %.3f V, Shunt Voltage: %.2f mV, Current: %.2f mA, Power: %.2f mW\r\n",
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	1c5e      	adds	r6, r3, #1
				ch+1, busVoltage_V[ch], shuntVoltage_V[ch]*1000, current_mA[ch], power_mW[ch]);
 80012ee:	4a4e      	ldr	r2, [pc, #312]	@ (8001428 <printData+0x1f0>)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	681b      	ldr	r3, [r3, #0]
		printf("CH%d: Bus Voltage: %.3f V, Shunt Voltage: %.2f mV, Current: %.2f mA, Power: %.2f mW\r\n",
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f8fd 	bl	80004f8 <__aeabi_f2d>
 80012fe:	4682      	mov	sl, r0
 8001300:	468b      	mov	fp, r1
				ch+1, busVoltage_V[ch], shuntVoltage_V[ch]*1000, current_mA[ch], power_mW[ch]);
 8001302:	4a4a      	ldr	r2, [pc, #296]	@ (800142c <printData+0x1f4>)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001430 <printData+0x1f8>
 8001312:	ee67 7a87 	vmul.f32	s15, s15, s14
		printf("CH%d: Bus Voltage: %.3f V, Shunt Voltage: %.2f mV, Current: %.2f mA, Power: %.2f mW\r\n",
 8001316:	ee17 0a90 	vmov	r0, s15
 800131a:	f7ff f8ed 	bl	80004f8 <__aeabi_f2d>
 800131e:	4604      	mov	r4, r0
 8001320:	460d      	mov	r5, r1
				ch+1, busVoltage_V[ch], shuntVoltage_V[ch]*1000, current_mA[ch], power_mW[ch]);
 8001322:	4a44      	ldr	r2, [pc, #272]	@ (8001434 <printData+0x1fc>)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	681b      	ldr	r3, [r3, #0]
		printf("CH%d: Bus Voltage: %.3f V, Shunt Voltage: %.2f mV, Current: %.2f mA, Power: %.2f mW\r\n",
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8e3 	bl	80004f8 <__aeabi_f2d>
 8001332:	4680      	mov	r8, r0
 8001334:	4689      	mov	r9, r1
				ch+1, busVoltage_V[ch], shuntVoltage_V[ch]*1000, current_mA[ch], power_mW[ch]);
 8001336:	4a40      	ldr	r2, [pc, #256]	@ (8001438 <printData+0x200>)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	681b      	ldr	r3, [r3, #0]
		printf("CH%d: Bus Voltage: %.3f V, Shunt Voltage: %.2f mV, Current: %.2f mA, Power: %.2f mW\r\n",
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f8d9 	bl	80004f8 <__aeabi_f2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800134e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001352:	e9cd 4500 	strd	r4, r5, [sp]
 8001356:	4652      	mov	r2, sl
 8001358:	465b      	mov	r3, fp
 800135a:	4631      	mov	r1, r6
 800135c:	4837      	ldr	r0, [pc, #220]	@ (800143c <printData+0x204>)
 800135e:	f008 f811 	bl	8009384 <iprintf>
	for (int ch = 0; ch < 3; ++ch) {
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b02      	cmp	r3, #2
 800136c:	ddbd      	ble.n	80012ea <printData+0xb2>
	}

	printf("\r\n");
 800136e:	4826      	ldr	r0, [pc, #152]	@ (8001408 <printData+0x1d0>)
 8001370:	f008 f870 	bl	8009454 <puts>

	printf("Air Temperature: %.2fC, Air Hummidity: %.2f\%%, Dew point: %.2fC | %.2fC | %.2fC\r\n", airTemp_C, airHummidity_perc, dewPoint_C[0],dewPoint_C[1],dewPoint_C[2]);
 8001374:	4b32      	ldr	r3, [pc, #200]	@ (8001440 <printData+0x208>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f8bd 	bl	80004f8 <__aeabi_f2d>
 800137e:	e9c7 0100 	strd	r0, r1, [r7]
 8001382:	4b30      	ldr	r3, [pc, #192]	@ (8001444 <printData+0x20c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f8b6 	bl	80004f8 <__aeabi_f2d>
 800138c:	4604      	mov	r4, r0
 800138e:	460d      	mov	r5, r1
 8001390:	4b2d      	ldr	r3, [pc, #180]	@ (8001448 <printData+0x210>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f8af 	bl	80004f8 <__aeabi_f2d>
 800139a:	4680      	mov	r8, r0
 800139c:	4689      	mov	r9, r1
 800139e:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <printData+0x210>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f8a8 	bl	80004f8 <__aeabi_f2d>
 80013a8:	4682      	mov	sl, r0
 80013aa:	468b      	mov	fp, r1
 80013ac:	4b26      	ldr	r3, [pc, #152]	@ (8001448 <printData+0x210>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f8a1 	bl	80004f8 <__aeabi_f2d>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013be:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80013c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80013c6:	e9cd 4500 	strd	r4, r5, [sp]
 80013ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013ce:	481f      	ldr	r0, [pc, #124]	@ (800144c <printData+0x214>)
 80013d0:	f007 ffd8 	bl	8009384 <iprintf>

	printf("\r\n");
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <printData+0x1d0>)
 80013d6:	f008 f83d 	bl	8009454 <puts>

	printf("Raw Moisture: %u, Relative Moisture: %u\%%\r\n", rawMoisture, soilMoisture_perc);
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <printData+0x218>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	4619      	mov	r1, r3
 80013e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001454 <printData+0x21c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	481c      	ldr	r0, [pc, #112]	@ (8001458 <printData+0x220>)
 80013e8:	f007 ffcc 	bl	8009384 <iprintf>

	printf("\r\n");
 80013ec:	4806      	ldr	r0, [pc, #24]	@ (8001408 <printData+0x1d0>)
 80013ee:	f008 f831 	bl	8009454 <puts>
}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013fc:	200001f8 	.word	0x200001f8
 8001400:	2000020c 	.word	0x2000020c
 8001404:	0800b9a4 	.word	0x0800b9a4
 8001408:	0800b9c8 	.word	0x0800b9c8
 800140c:	20000210 	.word	0x20000210
 8001410:	0800b9cc 	.word	0x0800b9cc
 8001414:	2000021c 	.word	0x2000021c
 8001418:	2000021e 	.word	0x2000021e
 800141c:	20000220 	.word	0x20000220
 8001420:	20000224 	.word	0x20000224
 8001424:	0800b9fc 	.word	0x0800b9fc
 8001428:	2000023c 	.word	0x2000023c
 800142c:	20000248 	.word	0x20000248
 8001430:	447a0000 	.word	0x447a0000
 8001434:	20000254 	.word	0x20000254
 8001438:	20000260 	.word	0x20000260
 800143c:	0800ba40 	.word	0x0800ba40
 8001440:	20000274 	.word	0x20000274
 8001444:	20000278 	.word	0x20000278
 8001448:	2000027c 	.word	0x2000027c
 800144c:	0800ba98 	.word	0x0800ba98
 8001450:	20000290 	.word	0x20000290
 8001454:	20000292 	.word	0x20000292
 8001458:	0800baf4 	.word	0x0800baf4

0800145c <I2C_bus_scan>:
	printf(",%u,%u,%.2f,%.2f", full, ir, lux, irradiance_Wm2);

	printf("\r\n");
}

void I2C_bus_scan() {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 128; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	e023      	b.n	80014b0 <I2C_bus_scan+0x54>
		if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK) printf("%2x ", i);
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	b29b      	uxth	r3, r3
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	b299      	uxth	r1, r3
 8001470:	2305      	movs	r3, #5
 8001472:	2203      	movs	r2, #3
 8001474:	4814      	ldr	r0, [pc, #80]	@ (80014c8 <I2C_bus_scan+0x6c>)
 8001476:	f003 f831 	bl	80044dc <HAL_I2C_IsDeviceReady>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d105      	bne.n	800148c <I2C_bus_scan+0x30>
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4619      	mov	r1, r3
 8001484:	4811      	ldr	r0, [pc, #68]	@ (80014cc <I2C_bus_scan+0x70>)
 8001486:	f007 ff7d 	bl	8009384 <iprintf>
 800148a:	e002      	b.n	8001492 <I2C_bus_scan+0x36>
		else printf("-- ");
 800148c:	4810      	ldr	r0, [pc, #64]	@ (80014d0 <I2C_bus_scan+0x74>)
 800148e:	f007 ff79 	bl	8009384 <iprintf>

		if (i > 0 && (i + 1) % 16 == 0) printf("\r\n");
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d008      	beq.n	80014aa <I2C_bus_scan+0x4e>
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	3301      	adds	r3, #1
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <I2C_bus_scan+0x4e>
 80014a4:	480b      	ldr	r0, [pc, #44]	@ (80014d4 <I2C_bus_scan+0x78>)
 80014a6:	f007 ffd5 	bl	8009454 <puts>
	for (uint8_t i = 0; i < 128; i++) {
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	3301      	adds	r3, #1
 80014ae:	71fb      	strb	r3, [r7, #7]
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	dad7      	bge.n	8001468 <I2C_bus_scan+0xc>
	}

	printf("\r\n");
 80014b8:	4806      	ldr	r0, [pc, #24]	@ (80014d4 <I2C_bus_scan+0x78>)
 80014ba:	f007 ffcb 	bl	8009454 <puts>
}
 80014be:	bf00      	nop
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200002f8 	.word	0x200002f8
 80014cc:	0800bc04 	.word	0x0800bc04
 80014d0:	0800bc0c 	.word	0x0800bc0c
 80014d4:	0800b9c8 	.word	0x0800b9c8

080014d8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80014e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014e8:	f023 0218 	bic.w	r2, r3, #24
 80014ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800150c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001510:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001512:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4313      	orrs	r3, r2
 800151a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800151c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001520:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4013      	ands	r3, r2
 8001526:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001528:	68fb      	ldr	r3, [r7, #12]
}
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Overwritten function to allow printf() via UART
int _write(int file, char *ptr, int len) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	b29a      	uxth	r2, r3
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	4804      	ldr	r0, [pc, #16]	@ (8001560 <_write+0x28>)
 8001550:	f005 fe0a 	bl	8007168 <HAL_UART_Transmit>
    return len;
 8001554:	687b      	ldr	r3, [r7, #4]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200003e0 	.word	0x200003e0

08001564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001568:	f000 fdb8 	bl	80020dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800156c:	f000 f814 	bl	8001598 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001570:	f000 f888 	bl	8001684 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001574:	f000 fa3e 	bl	80019f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001578:	f000 f906 	bl	8001788 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800157c:	f000 f990 	bl	80018a0 <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 8001580:	f000 f942 	bl	8001808 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 8001584:	f000 f9d8 	bl	8001938 <MX_RTC_Init>
  MX_ADC1_Init();
 8001588:	f000 f89a 	bl	80016c0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  setup();
 800158c:	f7ff fc7a 	bl	8000e84 <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop();
 8001590:	f7ff fd0a 	bl	8000fa8 <loop>
 8001594:	e7fc      	b.n	8001590 <main+0x2c>
	...

08001598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b09a      	sub	sp, #104	@ 0x68
 800159c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159e:	f107 0320 	add.w	r3, r7, #32
 80015a2:	2248      	movs	r2, #72	@ 0x48
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f008 f834 	bl	8009614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	611a      	str	r2, [r3, #16]
 80015ba:	615a      	str	r2, [r3, #20]
 80015bc:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 80015be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015cc:	f043 0310 	orr.w	r3, r3, #16
 80015d0:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80015d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f023 0303 	bic.w	r3, r3, #3
 80015dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80015e6:	f003 fc65 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80015ea:	2010      	movs	r0, #16
 80015ec:	f7ff ff74 	bl	80014d8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f0:	4b23      	ldr	r3, [pc, #140]	@ (8001680 <SystemClock_Config+0xe8>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015f8:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <SystemClock_Config+0xe8>)
 80015fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <SystemClock_Config+0xe8>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001608:	603b      	str	r3, [r7, #0]
 800160a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800160c:	2327      	movs	r3, #39	@ 0x27
 800160e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001610:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001616:	2301      	movs	r3, #1
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800161a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001620:	2301      	movs	r3, #1
 8001622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001624:	2340      	movs	r3, #64	@ 0x40
 8001626:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001628:	2300      	movs	r3, #0
 800162a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800162c:	23a0      	movs	r3, #160	@ 0xa0
 800162e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001630:	2300      	movs	r3, #0
 8001632:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001634:	f107 0320 	add.w	r3, r7, #32
 8001638:	4618      	mov	r0, r3
 800163a:	f003 ffcf 	bl	80055dc <HAL_RCC_OscConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001644:	f000 fa2a 	bl	8001a9c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001648:	236f      	movs	r3, #111	@ 0x6f
 800164a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	2101      	movs	r1, #1
 8001668:	4618      	mov	r0, r3
 800166a:	f004 fb2b 	bl	8005cc4 <HAL_RCC_ClockConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8001674:	f000 fa12 	bl	8001a9c <Error_Handler>
  }
}
 8001678:	bf00      	nop
 800167a:	3768      	adds	r7, #104	@ 0x68
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	58000400 	.word	0x58000400

08001684 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b094      	sub	sp, #80	@ 0x50
 8001688:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800168a:	463b      	mov	r3, r7
 800168c:	2250      	movs	r2, #80	@ 0x50
 800168e:	2100      	movs	r1, #0
 8001690:	4618      	mov	r0, r3
 8001692:	f007 ffbf 	bl	8009614 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001696:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800169a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800169c:	2300      	movs	r3, #0
 800169e:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016a4:	463b      	mov	r3, r7
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 ff49 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80016b2:	f000 f9f3 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80016b6:	bf00      	nop
 80016b8:	3750      	adds	r7, #80	@ 0x50
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016c6:	463b      	mov	r3, r7
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
 80016d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016d6:	4b29      	ldr	r3, [pc, #164]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016d8:	4a29      	ldr	r2, [pc, #164]	@ (8001780 <MX_ADC1_Init+0xc0>)
 80016da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016dc:	4b27      	ldr	r3, [pc, #156]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016de:	2200      	movs	r2, #0
 80016e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016e2:	4b26      	ldr	r3, [pc, #152]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016e8:	4b24      	ldr	r3, [pc, #144]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016ee:	4b23      	ldr	r3, [pc, #140]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016f4:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016f6:	2204      	movs	r2, #4
 80016f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <MX_ADC1_Init+0xbc>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001700:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001702:	2200      	movs	r2, #0
 8001704:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001706:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001708:	2201      	movs	r2, #1
 800170a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <MX_ADC1_Init+0xbc>)
 800170e:	2200      	movs	r2, #0
 8001710:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001716:	2200      	movs	r2, #0
 8001718:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800171a:	4b18      	ldr	r3, [pc, #96]	@ (800177c <MX_ADC1_Init+0xbc>)
 800171c:	2200      	movs	r2, #0
 800171e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001720:	4b16      	ldr	r3, [pc, #88]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_ADC1_Init+0xbc>)
 800172a:	2200      	movs	r2, #0
 800172c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001730:	2200      	movs	r2, #0
 8001732:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001736:	4811      	ldr	r0, [pc, #68]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001738:	f000 ff90 	bl	800265c <HAL_ADC_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001742:	f000 f9ab 	bl	8001a9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001746:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <MX_ADC1_Init+0xc4>)
 8001748:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800174a:	2306      	movs	r3, #6
 800174c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800174e:	2304      	movs	r3, #4
 8001750:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001752:	237f      	movs	r3, #127	@ 0x7f
 8001754:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001756:	2304      	movs	r3, #4
 8001758:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800175e:	463b      	mov	r3, r7
 8001760:	4619      	mov	r1, r3
 8001762:	4806      	ldr	r0, [pc, #24]	@ (800177c <MX_ADC1_Init+0xbc>)
 8001764:	f001 f9e8 	bl	8002b38 <HAL_ADC_ConfigChannel>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800176e:	f000 f995 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000294 	.word	0x20000294
 8001780:	50040000 	.word	0x50040000
 8001784:	14f00020 	.word	0x14f00020

08001788 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800178c:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <MX_I2C1_Init+0x74>)
 800178e:	4a1c      	ldr	r2, [pc, #112]	@ (8001800 <MX_I2C1_Init+0x78>)
 8001790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001792:	4b1a      	ldr	r3, [pc, #104]	@ (80017fc <MX_I2C1_Init+0x74>)
 8001794:	4a1b      	ldr	r2, [pc, #108]	@ (8001804 <MX_I2C1_Init+0x7c>)
 8001796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001798:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <MX_I2C1_Init+0x74>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800179e:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a4:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017aa:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017b0:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017be:	2200      	movs	r2, #0
 80017c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017c2:	480e      	ldr	r0, [pc, #56]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017c4:	f002 f9b2 	bl	8003b2c <HAL_I2C_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ce:	f000 f965 	bl	8001a9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017d2:	2100      	movs	r1, #0
 80017d4:	4809      	ldr	r0, [pc, #36]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017d6:	f003 fad5 	bl	8004d84 <HAL_I2CEx_ConfigAnalogFilter>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017e0:	f000 f95c 	bl	8001a9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017e4:	2100      	movs	r1, #0
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017e8:	f003 fb17 	bl	8004e1a <HAL_I2CEx_ConfigDigitalFilter>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017f2:	f000 f953 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200002f8 	.word	0x200002f8
 8001800:	40005400 	.word	0x40005400
 8001804:	00b07cb4 	.word	0x00b07cb4

08001808 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800180c:	4b22      	ldr	r3, [pc, #136]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 800180e:	4a23      	ldr	r2, [pc, #140]	@ (800189c <MX_LPUART1_UART_Init+0x94>)
 8001810:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001812:	4b21      	ldr	r3, [pc, #132]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001814:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001818:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800181a:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001820:	4b1d      	ldr	r3, [pc, #116]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001826:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800182c:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 800182e:	220c      	movs	r2, #12
 8001830:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001832:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 800183a:	2200      	movs	r2, #0
 800183c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001840:	2200      	movs	r2, #0
 8001842:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001846:	2200      	movs	r2, #0
 8001848:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800184a:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 800184c:	2200      	movs	r2, #0
 800184e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001850:	4811      	ldr	r0, [pc, #68]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001852:	f005 fc39 	bl	80070c8 <HAL_UART_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800185c:	f000 f91e 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001860:	2100      	movs	r1, #0
 8001862:	480d      	ldr	r0, [pc, #52]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001864:	f006 f98e 	bl	8007b84 <HAL_UARTEx_SetTxFifoThreshold>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800186e:	f000 f915 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001872:	2100      	movs	r1, #0
 8001874:	4808      	ldr	r0, [pc, #32]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001876:	f006 f9c3 	bl	8007c00 <HAL_UARTEx_SetRxFifoThreshold>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001880:	f000 f90c 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <MX_LPUART1_UART_Init+0x90>)
 8001886:	f006 f944 	bl	8007b12 <HAL_UARTEx_DisableFifoMode>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001890:	f000 f904 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000034c 	.word	0x2000034c
 800189c:	40008000 	.word	0x40008000

080018a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018a4:	4b22      	ldr	r3, [pc, #136]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018a6:	4a23      	ldr	r2, [pc, #140]	@ (8001934 <MX_USART1_UART_Init+0x94>)
 80018a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018aa:	4b21      	ldr	r3, [pc, #132]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018be:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ca:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d0:	4b17      	ldr	r3, [pc, #92]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018d8:	2200      	movs	r2, #0
 80018da:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018dc:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018de:	2200      	movs	r2, #0
 80018e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018e8:	4811      	ldr	r0, [pc, #68]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018ea:	f005 fbed 	bl	80070c8 <HAL_UART_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80018f4:	f000 f8d2 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018f8:	2100      	movs	r1, #0
 80018fa:	480d      	ldr	r0, [pc, #52]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 80018fc:	f006 f942 	bl	8007b84 <HAL_UARTEx_SetTxFifoThreshold>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001906:	f000 f8c9 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800190a:	2100      	movs	r1, #0
 800190c:	4808      	ldr	r0, [pc, #32]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 800190e:	f006 f977 	bl	8007c00 <HAL_UARTEx_SetRxFifoThreshold>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001918:	f000 f8c0 	bl	8001a9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800191c:	4804      	ldr	r0, [pc, #16]	@ (8001930 <MX_USART1_UART_Init+0x90>)
 800191e:	f006 f8f8 	bl	8007b12 <HAL_UARTEx_DisableFifoMode>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001928:	f000 f8b8 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200003e0 	.word	0x200003e0
 8001934:	40013800 	.word	0x40013800

08001938 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800194c:	2300      	movs	r3, #0
 800194e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001950:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001952:	4a27      	ldr	r2, [pc, #156]	@ (80019f0 <MX_RTC_Init+0xb8>)
 8001954:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001956:	4b25      	ldr	r3, [pc, #148]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800195c:	4b23      	ldr	r3, [pc, #140]	@ (80019ec <MX_RTC_Init+0xb4>)
 800195e:	227f      	movs	r2, #127	@ 0x7f
 8001960:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001962:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001964:	22ff      	movs	r2, #255	@ 0xff
 8001966:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001968:	4b20      	ldr	r3, [pc, #128]	@ (80019ec <MX_RTC_Init+0xb4>)
 800196a:	2200      	movs	r2, #0
 800196c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800196e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800197a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <MX_RTC_Init+0xb4>)
 800197c:	2200      	movs	r2, #0
 800197e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001980:	481a      	ldr	r0, [pc, #104]	@ (80019ec <MX_RTC_Init+0xb4>)
 8001982:	f005 f863 	bl	8006a4c <HAL_RTC_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800198c:	f000 f886 	bl	8001a9c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001990:	2300      	movs	r3, #0
 8001992:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001994:	2300      	movs	r3, #0
 8001996:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001998:	2300      	movs	r3, #0
 800199a:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2201      	movs	r2, #1
 80019ac:	4619      	mov	r1, r3
 80019ae:	480f      	ldr	r0, [pc, #60]	@ (80019ec <MX_RTC_Init+0xb4>)
 80019b0:	f005 f8d4 	bl	8006b5c <HAL_RTC_SetTime>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_RTC_Init+0x86>
  {
    Error_Handler();
 80019ba:	f000 f86f 	bl	8001a9c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80019be:	2301      	movs	r3, #1
 80019c0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80019c2:	2301      	movs	r3, #1
 80019c4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80019c6:	2301      	movs	r3, #1
 80019c8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80019ce:	463b      	mov	r3, r7
 80019d0:	2201      	movs	r2, #1
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	@ (80019ec <MX_RTC_Init+0xb4>)
 80019d6:	f005 f9be 	bl	8006d56 <HAL_RTC_SetDate>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 80019e0:	f000 f85c 	bl	8001a9c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000474 	.word	0x20000474
 80019f0:	40002800 	.word	0x40002800

080019f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a08:	2004      	movs	r0, #4
 8001a0a:	f7ff fd7b 	bl	8001504 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f7ff fd78 	bl	8001504 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a14:	2001      	movs	r0, #1
 8001a16:	f7ff fd75 	bl	8001504 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1a:	2008      	movs	r0, #8
 8001a1c:	f7ff fd72 	bl	8001504 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2123      	movs	r1, #35	@ 0x23
 8001a24:	481a      	ldr	r0, [pc, #104]	@ (8001a90 <MX_GPIO_Init+0x9c>)
 8001a26:	f002 f84f 	bl	8003ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a2a:	2338      	movs	r3, #56	@ 0x38
 8001a2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a3e:	f001 febb 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a42:	2310      	movs	r3, #16
 8001a44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	4619      	mov	r1, r3
 8001a52:	4810      	ldr	r0, [pc, #64]	@ (8001a94 <MX_GPIO_Init+0xa0>)
 8001a54:	f001 feb0 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8001a58:	2323      	movs	r3, #35	@ 0x23
 8001a5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	2300      	movs	r3, #0
 8001a66:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4808      	ldr	r0, [pc, #32]	@ (8001a90 <MX_GPIO_Init+0x9c>)
 8001a6e:	f001 fea3 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001a72:	2303      	movs	r3, #3
 8001a74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	4619      	mov	r1, r3
 8001a82:	4805      	ldr	r0, [pc, #20]	@ (8001a98 <MX_GPIO_Init+0xa4>)
 8001a84:	f001 fe98 	bl	80037b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a88:	bf00      	nop
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	48000400 	.word	0x48000400
 8001a94:	48000800 	.word	0x48000800
 8001a98:	48000c00 	.word	0x48000c00

08001a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa0:	b672      	cpsid	i
}
 8001aa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa4:	bf00      	nop
 8001aa6:	e7fd      	b.n	8001aa4 <Error_Handler+0x8>

08001aa8 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001aac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001abc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_AHB2_GRP1_EnableClock>:
{
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ad8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ae6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4013      	ands	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b20:	68fb      	ldr	r3, [r7, #12]
}
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b085      	sub	sp, #20
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001b36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b52:	68fb      	ldr	r3, [r7, #12]
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b6c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b7c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4013      	ands	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b84:	68fb      	ldr	r3, [r7, #12]
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b09c      	sub	sp, #112	@ 0x70
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bb8:	f107 030c 	add.w	r3, r7, #12
 8001bbc:	2250      	movs	r2, #80	@ 0x50
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f007 fd27 	bl	8009614 <memset>
  if(hadc->Instance==ADC1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1c      	ldr	r2, [pc, #112]	@ (8001c3c <HAL_ADC_MspInit+0x9c>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d131      	bne.n	8001c34 <HAL_ADC_MspInit+0x94>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bd4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 8;
 8001bd6:	2308      	movs	r3, #8
 8001bd8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001bda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bde:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001be0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001be4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001be6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001bea:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8001bec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001bf0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001bf2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f004 fc9e 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001c08:	f7ff ff48 	bl	8001a9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c0c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c10:	f7ff ff5b 	bl	8001aca <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff ff58 	bl	8001aca <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c30:	f001 fdc2 	bl	80037b8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c34:	bf00      	nop
 8001c36:	3770      	adds	r7, #112	@ 0x70
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	50040000 	.word	0x50040000

08001c40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b09c      	sub	sp, #112	@ 0x70
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c58:	f107 030c 	add.w	r3, r7, #12
 8001c5c:	2250      	movs	r2, #80	@ 0x50
 8001c5e:	2100      	movs	r1, #0
 8001c60:	4618      	mov	r0, r3
 8001c62:	f007 fcd7 	bl	8009614 <memset>
  if(hi2c->Instance==I2C1)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a17      	ldr	r2, [pc, #92]	@ (8001cc8 <HAL_I2C_MspInit+0x88>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d126      	bne.n	8001cbe <HAL_I2C_MspInit+0x7e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c70:	2304      	movs	r3, #4
 8001c72:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c74:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f004 fc5d 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001c8a:	f7ff ff07 	bl	8001a9c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8e:	2002      	movs	r0, #2
 8001c90:	f7ff ff1b 	bl	8001aca <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c94:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9a:	2312      	movs	r3, #18
 8001c9c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4806      	ldr	r0, [pc, #24]	@ (8001ccc <HAL_I2C_MspInit+0x8c>)
 8001cb2:	f001 fd81 	bl	80037b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb6:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001cba:	f7ff ff1f 	bl	8001afc <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cbe:	bf00      	nop
 8001cc0:	3770      	adds	r7, #112	@ 0x70
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40005400 	.word	0x40005400
 8001ccc:	48000400 	.word	0x48000400

08001cd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b09c      	sub	sp, #112	@ 0x70
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	2250      	movs	r2, #80	@ 0x50
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f007 fc8f 	bl	8009614 <memset>
  if(huart->Instance==LPUART1)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a2b      	ldr	r2, [pc, #172]	@ (8001da8 <HAL_UART_MspInit+0xd8>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d124      	bne.n	8001d4a <HAL_UART_MspInit+0x7a>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001d00:	2302      	movs	r3, #2
 8001d02:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d08:	f107 030c 	add.w	r3, r7, #12
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f004 fc16 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d18:	f7ff fec0 	bl	8001a9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7ff ff06 	bl	8001b2e <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d22:	2004      	movs	r0, #4
 8001d24:	f7ff fed1 	bl	8001aca <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001d38:	2308      	movs	r3, #8
 8001d3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d3c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d40:	4619      	mov	r1, r3
 8001d42:	481a      	ldr	r0, [pc, #104]	@ (8001dac <HAL_UART_MspInit+0xdc>)
 8001d44:	f001 fd38 	bl	80037b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d48:	e029      	b.n	8001d9e <HAL_UART_MspInit+0xce>
  else if(huart->Instance==USART1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a18      	ldr	r2, [pc, #96]	@ (8001db0 <HAL_UART_MspInit+0xe0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d124      	bne.n	8001d9e <HAL_UART_MspInit+0xce>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d54:	2301      	movs	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d5c:	f107 030c 	add.w	r3, r7, #12
 8001d60:	4618      	mov	r0, r3
 8001d62:	f004 fbec 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_UART_MspInit+0xa0>
      Error_Handler();
 8001d6c:	f7ff fe96 	bl	8001a9c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d70:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001d74:	f7ff fef4 	bl	8001b60 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f7ff fea6 	bl	8001aca <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001d7e:	23c0      	movs	r3, #192	@ 0xc0
 8001d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d8e:	2307      	movs	r3, #7
 8001d90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d92:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d96:	4619      	mov	r1, r3
 8001d98:	4806      	ldr	r0, [pc, #24]	@ (8001db4 <HAL_UART_MspInit+0xe4>)
 8001d9a:	f001 fd0d 	bl	80037b8 <HAL_GPIO_Init>
}
 8001d9e:	bf00      	nop
 8001da0:	3770      	adds	r7, #112	@ 0x70
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40008000 	.word	0x40008000
 8001dac:	48000800 	.word	0x48000800
 8001db0:	40013800 	.word	0x40013800
 8001db4:	48000400 	.word	0x48000400

08001db8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b096      	sub	sp, #88	@ 0x58
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dc0:	f107 0308 	add.w	r3, r7, #8
 8001dc4:	2250      	movs	r2, #80	@ 0x50
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f007 fc23 	bl	8009614 <memset>
  if(hrtc->Instance==RTC)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001e0c <HAL_RTC_MspInit+0x54>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d115      	bne.n	8001e04 <HAL_RTC_MspInit+0x4c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001dd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ddc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001dde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001de2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001de4:	f107 0308 	add.w	r3, r7, #8
 8001de8:	4618      	mov	r0, r3
 8001dea:	f004 fba8 	bl	800653e <HAL_RCCEx_PeriphCLKConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001df4:	f7ff fe52 	bl	8001a9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001df8:	f7ff fe56 	bl	8001aa8 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001dfc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001e00:	f7ff fe7c 	bl	8001afc <LL_APB1_GRP1_EnableClock>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001e04:	bf00      	nop
 8001e06:	3758      	adds	r7, #88	@ 0x58
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40002800 	.word	0x40002800

08001e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <NMI_Handler+0x4>

08001e18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <MemManage_Handler+0x4>

08001e28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <BusFault_Handler+0x4>

08001e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <UsageFault_Handler+0x4>

08001e38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e66:	f000 f993 	bl	8002190 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  return 1;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <_kill>:

int _kill(int pid, int sig)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e88:	f007 fc16 	bl	80096b8 <__errno>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2216      	movs	r2, #22
 8001e90:	601a      	str	r2, [r3, #0]
  return -1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <_exit>:

void _exit (int status)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ea6:	f04f 31ff 	mov.w	r1, #4294967295
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffe7 	bl	8001e7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <_exit+0x12>

08001eb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e00a      	b.n	8001edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec6:	f3af 8000 	nop.w
 8001eca:	4601      	mov	r1, r0
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	60ba      	str	r2, [r7, #8]
 8001ed2:	b2ca      	uxtb	r2, r1
 8001ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf0      	blt.n	8001ec6 <_read+0x12>
  }

  return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_close>:
  }
  return len;
}

int _close(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f16:	605a      	str	r2, [r3, #4]
  return 0;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <_isatty>:

int _isatty(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	@ (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	@ (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f007 fb96 	bl	80096b8 <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	@ (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	@ (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20030000 	.word	0x20030000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	20000498 	.word	0x20000498
 8001fc0:	200005f0 	.word	0x200005f0

08001fc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001fc8:	4b24      	ldr	r3, [pc, #144]	@ (800205c <SystemInit+0x98>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fce:	4a23      	ldr	r2, [pc, #140]	@ (800205c <SystemInit+0x98>)
 8001fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001fd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fec:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001ff0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001ff2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ffc:	4b18      	ldr	r3, [pc, #96]	@ (8002060 <SystemInit+0x9c>)
 8001ffe:	4013      	ands	r3, r2
 8002000:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800200a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800200e:	f023 0305 	bic.w	r3, r3, #5
 8002012:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800201a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800201e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002022:	f023 0301 	bic.w	r3, r3, #1
 8002026:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800202a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800202e:	4a0d      	ldr	r2, [pc, #52]	@ (8002064 <SystemInit+0xa0>)
 8002030:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002036:	4a0b      	ldr	r2, [pc, #44]	@ (8002064 <SystemInit+0xa0>)
 8002038:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800203a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002044:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002048:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800204a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	e000ed00 	.word	0xe000ed00
 8002060:	faf6fefb 	.word	0xfaf6fefb
 8002064:	22041000 	.word	0x22041000

08002068 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002068:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800206a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800206c:	3304      	adds	r3, #4

0800206e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800206e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002070:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002072:	d3f9      	bcc.n	8002068 <CopyDataInit>
  bx lr
 8002074:	4770      	bx	lr

08002076 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002076:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002078:	3004      	adds	r0, #4

0800207a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800207a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800207c:	d3fb      	bcc.n	8002076 <FillZerobss>
  bx lr
 800207e:	4770      	bx	lr

08002080 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002080:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002082:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002084:	f7ff ff9e 	bl	8001fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002088:	480b      	ldr	r0, [pc, #44]	@ (80020b8 <LoopForever+0x6>)
 800208a:	490c      	ldr	r1, [pc, #48]	@ (80020bc <LoopForever+0xa>)
 800208c:	4a0c      	ldr	r2, [pc, #48]	@ (80020c0 <LoopForever+0xe>)
 800208e:	2300      	movs	r3, #0
 8002090:	f7ff ffed 	bl	800206e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002094:	480b      	ldr	r0, [pc, #44]	@ (80020c4 <LoopForever+0x12>)
 8002096:	490c      	ldr	r1, [pc, #48]	@ (80020c8 <LoopForever+0x16>)
 8002098:	4a0c      	ldr	r2, [pc, #48]	@ (80020cc <LoopForever+0x1a>)
 800209a:	2300      	movs	r3, #0
 800209c:	f7ff ffe7 	bl	800206e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80020a0:	480b      	ldr	r0, [pc, #44]	@ (80020d0 <LoopForever+0x1e>)
 80020a2:	490c      	ldr	r1, [pc, #48]	@ (80020d4 <LoopForever+0x22>)
 80020a4:	2300      	movs	r3, #0
 80020a6:	f7ff ffe8 	bl	800207a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80020aa:	f007 fb0b 	bl	80096c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80020ae:	f7ff fa59 	bl	8001564 <main>

080020b2 <LoopForever>:

LoopForever:
  b LoopForever
 80020b2:	e7fe      	b.n	80020b2 <LoopForever>
  ldr   r0, =_estack
 80020b4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80020b8:	20000008 	.word	0x20000008
 80020bc:	200001dc 	.word	0x200001dc
 80020c0:	0800c0a4 	.word	0x0800c0a4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80020c4:	20030000 	.word	0x20030000
 80020c8:	20030000 	.word	0x20030000
 80020cc:	0800c278 	.word	0x0800c278
  INIT_BSS _sbss, _ebss
 80020d0:	200001dc 	.word	0x200001dc
 80020d4:	200005ec 	.word	0x200005ec

080020d8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020d8:	e7fe      	b.n	80020d8 <ADC1_IRQHandler>
	...

080020dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <HAL_Init+0x3c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002118 <HAL_Init+0x3c>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f2:	2003      	movs	r0, #3
 80020f4:	f001 fb2e 	bl	8003754 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020f8:	2000      	movs	r0, #0
 80020fa:	f000 f80f 	bl	800211c <HAL_InitTick>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	71fb      	strb	r3, [r7, #7]
 8002108:	e001      	b.n	800210e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800210a:	f7ff fd42 	bl	8001b92 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800210e:	79fb      	ldrb	r3, [r7, #7]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	58004000 	.word	0x58004000

0800211c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002128:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <HAL_InitTick+0x6c>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d024      	beq.n	800217a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002130:	f003 ff74 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8002134:	4602      	mov	r2, r0
 8002136:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <HAL_InitTick+0x6c>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	4619      	mov	r1, r3
 800213c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002140:	fbb3 f3f1 	udiv	r3, r3, r1
 8002144:	fbb2 f3f3 	udiv	r3, r2, r3
 8002148:	4618      	mov	r0, r3
 800214a:	f001 fb28 	bl	800379e <HAL_SYSTICK_Config>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10f      	bne.n	8002174 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b0f      	cmp	r3, #15
 8002158:	d809      	bhi.n	800216e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215a:	2200      	movs	r2, #0
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	f04f 30ff 	mov.w	r0, #4294967295
 8002162:	f001 fb02 	bl	800376a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002166:	4a09      	ldr	r2, [pc, #36]	@ (800218c <HAL_InitTick+0x70>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6013      	str	r3, [r2, #0]
 800216c:	e007      	b.n	800217e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	73fb      	strb	r3, [r7, #15]
 8002172:	e004      	b.n	800217e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	73fb      	strb	r3, [r7, #15]
 8002178:	e001      	b.n	800217e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800217e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000010 	.word	0x20000010
 800218c:	2000000c 	.word	0x2000000c

08002190 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002194:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_IncTick+0x20>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	461a      	mov	r2, r3
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_IncTick+0x24>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	4a04      	ldr	r2, [pc, #16]	@ (80021b4 <HAL_IncTick+0x24>)
 80021a2:	6013      	str	r3, [r2, #0]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000010 	.word	0x20000010
 80021b4:	2000049c 	.word	0x2000049c

080021b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return uwTick;
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <HAL_GetTick+0x14>)
 80021be:	681b      	ldr	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	2000049c 	.word	0x2000049c

080021d0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <HAL_GetTickPrio+0x14>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	2000000c 	.word	0x2000000c

080021e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021f0:	f7ff ffe2 	bl	80021b8 <HAL_GetTick>
 80021f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002200:	d005      	beq.n	800220e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002202:	4b0a      	ldr	r3, [pc, #40]	@ (800222c <HAL_Delay+0x44>)
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4413      	add	r3, r2
 800220c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800220e:	bf00      	nop
 8002210:	f7ff ffd2 	bl	80021b8 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	429a      	cmp	r2, r3
 800221e:	d8f7      	bhi.n	8002210 <HAL_Delay+0x28>
  {
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000010 	.word	0x20000010

08002230 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	431a      	orrs	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	609a      	str	r2, [r3, #8]
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002298:	b480      	push	{r7}
 800229a:	b087      	sub	sp, #28
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	3360      	adds	r3, #96	@ 0x60
 80022aa:	461a      	mov	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4b08      	ldr	r3, [pc, #32]	@ (80022dc <LL_ADC_SetOffset+0x44>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	4313      	orrs	r3, r2
 80022c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022d0:	bf00      	nop
 80022d2:	371c      	adds	r7, #28
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	03fff000 	.word	0x03fff000

080022e0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3360      	adds	r3, #96	@ 0x60
 80022ee:	461a      	mov	r2, r3
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3360      	adds	r3, #96	@ 0x60
 800231c:	461a      	mov	r2, r3
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	431a      	orrs	r2, r3
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002336:	bf00      	nop
 8002338:	371c      	adds	r7, #28
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800235a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	3330      	adds	r3, #48	@ 0x30
 8002378:	461a      	mov	r2, r3
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	0a1b      	lsrs	r3, r3, #8
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	4413      	add	r3, r2
 8002386:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f003 031f 	and.w	r3, r3, #31
 8002392:	211f      	movs	r1, #31
 8002394:	fa01 f303 	lsl.w	r3, r1, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	401a      	ands	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	0e9b      	lsrs	r3, r3, #26
 80023a0:	f003 011f 	and.w	r1, r3, #31
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	fa01 f303 	lsl.w	r3, r1, r3
 80023ae:	431a      	orrs	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	3314      	adds	r3, #20
 80023d0:	461a      	mov	r2, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	0e5b      	lsrs	r3, r3, #25
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	4413      	add	r3, r2
 80023de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	0d1b      	lsrs	r3, r3, #20
 80023e8:	f003 031f 	and.w	r3, r3, #31
 80023ec:	2107      	movs	r1, #7
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	401a      	ands	r2, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	0d1b      	lsrs	r3, r3, #20
 80023fa:	f003 031f 	and.w	r3, r3, #31
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	fa01 f303 	lsl.w	r3, r1, r3
 8002404:	431a      	orrs	r2, r3
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800240a:	bf00      	nop
 800240c:	371c      	adds	r7, #28
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
	...

08002418 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002430:	43db      	mvns	r3, r3
 8002432:	401a      	ands	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f003 0318 	and.w	r3, r3, #24
 800243a:	4908      	ldr	r1, [pc, #32]	@ (800245c <LL_ADC_SetChannelSingleDiff+0x44>)
 800243c:	40d9      	lsrs	r1, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	400b      	ands	r3, r1
 8002442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002446:	431a      	orrs	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800244e:	bf00      	nop
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	0007ffff 	.word	0x0007ffff

08002460 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002470:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6093      	str	r3, [r2, #8]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002494:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002498:	d101      	bne.n	800249e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80024bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024e8:	d101      	bne.n	80024ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024ea:	2301      	movs	r3, #1
 80024ec:	e000      	b.n	80024f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800250c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002510:	f043 0201 	orr.w	r2, r3, #1
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002534:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002538:	f043 0202 	orr.w	r2, r3, #2
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <LL_ADC_IsEnabled+0x18>
 8002560:	2301      	movs	r3, #1
 8002562:	e000      	b.n	8002566 <LL_ADC_IsEnabled+0x1a>
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b02      	cmp	r3, #2
 8002584:	d101      	bne.n	800258a <LL_ADC_IsDisableOngoing+0x18>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <LL_ADC_IsDisableOngoing+0x1a>
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025ac:	f043 0204 	orr.w	r2, r3, #4
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d4:	f043 0210 	orr.w	r2, r3, #16
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d101      	bne.n	8002600 <LL_ADC_REG_IsConversionOngoing+0x18>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800261e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002622:	f043 0220 	orr.w	r2, r3, #32
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b08      	cmp	r3, #8
 8002648:	d101      	bne.n	800264e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002664:	2300      	movs	r3, #0
 8002666:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002668:	2300      	movs	r3, #0
 800266a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800266c:	2300      	movs	r3, #0
 800266e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e12e      	b.n	80028d8 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff fa89 	bl	8001ba0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff feef 	bl	8002484 <LL_ADC_IsDeepPowerDownEnabled>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d004      	beq.n	80026b6 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fed5 	bl	8002460 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff0a 	bl	80024d4 <LL_ADC_IsInternalRegulatorEnabled>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d115      	bne.n	80026f2 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff feee 	bl	80024ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026d0:	4b83      	ldr	r3, [pc, #524]	@ (80028e0 <HAL_ADC_Init+0x284>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	099b      	lsrs	r3, r3, #6
 80026d6:	4a83      	ldr	r2, [pc, #524]	@ (80028e4 <HAL_ADC_Init+0x288>)
 80026d8:	fba2 2303 	umull	r2, r3, r2, r3
 80026dc:	099b      	lsrs	r3, r3, #6
 80026de:	3301      	adds	r3, #1
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026e4:	e002      	b.n	80026ec <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	3b01      	subs	r3, #1
 80026ea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f9      	bne.n	80026e6 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff feec 	bl	80024d4 <LL_ADC_IsInternalRegulatorEnabled>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10d      	bne.n	800271e <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002706:	f043 0210 	orr.w	r2, r3, #16
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff ff60 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 8002728:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	2b00      	cmp	r3, #0
 8002734:	f040 80c7 	bne.w	80028c6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 80c3 	bne.w	80028c6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002744:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002748:	f043 0202 	orr.w	r2, r3, #2
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fef9 	bl	800254c <LL_ADC_IsEnabled>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10b      	bne.n	8002778 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002760:	4861      	ldr	r0, [pc, #388]	@ (80028e8 <HAL_ADC_Init+0x28c>)
 8002762:	f7ff fef3 	bl	800254c <LL_ADC_IsEnabled>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d105      	bne.n	8002778 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	4619      	mov	r1, r3
 8002772:	485e      	ldr	r0, [pc, #376]	@ (80028ec <HAL_ADC_Init+0x290>)
 8002774:	f7ff fd5c 	bl	8002230 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	7e5b      	ldrb	r3, [r3, #25]
 800277c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002782:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002788:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800278e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002796:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002798:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4313      	orrs	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d106      	bne.n	80027b8 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ae:	3b01      	subs	r3, #1
 80027b0:	045b      	lsls	r3, r3, #17
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d009      	beq.n	80027d4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027cc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68da      	ldr	r2, [r3, #12]
 80027da:	4b45      	ldr	r3, [pc, #276]	@ (80028f0 <HAL_ADC_Init+0x294>)
 80027dc:	4013      	ands	r3, r2
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6812      	ldr	r2, [r2, #0]
 80027e2:	69b9      	ldr	r1, [r7, #24]
 80027e4:	430b      	orrs	r3, r1
 80027e6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fefb 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 80027f2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff ff1c 	bl	8002636 <LL_ADC_INJ_IsConversionOngoing>
 80027fe:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d13d      	bne.n	8002882 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d13a      	bne.n	8002882 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002810:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002818:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002828:	f023 0302 	bic.w	r3, r3, #2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	69b9      	ldr	r1, [r7, #24]
 8002832:	430b      	orrs	r3, r1
 8002834:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800283c:	2b01      	cmp	r3, #1
 800283e:	d118      	bne.n	8002872 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800284a:	f023 0304 	bic.w	r3, r3, #4
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002856:	4311      	orrs	r1, r2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800285c:	4311      	orrs	r1, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002862:	430a      	orrs	r2, r1
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	611a      	str	r2, [r3, #16]
 8002870:	e007      	b.n	8002882 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0201 	bic.w	r2, r2, #1
 8002880:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d10c      	bne.n	80028a4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	f023 010f 	bic.w	r1, r3, #15
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	1e5a      	subs	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80028a2:	e007      	b.n	80028b4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 020f 	bic.w	r2, r2, #15
 80028b2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b8:	f023 0303 	bic.w	r3, r3, #3
 80028bc:	f043 0201 	orr.w	r2, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80028c4:	e007      	b.n	80028d6 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ca:	f043 0210 	orr.w	r2, r3, #16
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3720      	adds	r7, #32
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000008 	.word	0x20000008
 80028e4:	053e2d63 	.word	0x053e2d63
 80028e8:	50040000 	.word	0x50040000
 80028ec:	50040300 	.word	0x50040300
 80028f0:	fff0c007 	.word	0xfff0c007

080028f4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fe71 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d140      	bne.n	800298e <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_ADC_Start+0x26>
 8002916:	2302      	movs	r3, #2
 8002918:	e03c      	b.n	8002994 <HAL_ADC_Start+0xa0>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 fd8a 	bl	800343c <ADC_Enable>
 8002928:	4603      	mov	r3, r0
 800292a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d128      	bne.n	8002984 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002936:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800294e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002952:	d106      	bne.n	8002962 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002958:	f023 0206 	bic.w	r2, r3, #6
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002960:	e002      	b.n	8002968 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	221c      	movs	r2, #28
 800296e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fe0b 	bl	8002598 <LL_ADC_REG_StartConversion>
 8002982:	e006      	b.n	8002992 <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800298c:	e001      	b.n	8002992 <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800298e:	2302      	movs	r3, #2
 8002990:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d101      	bne.n	80029b2 <HAL_ADC_Stop+0x16>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e023      	b.n	80029fa <HAL_ADC_Stop+0x5e>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80029ba:	2103      	movs	r1, #3
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f000 fc81 	bl	80032c4 <ADC_ConversionStop>
 80029c2:	4603      	mov	r3, r0
 80029c4:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d111      	bne.n	80029f0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fdaf 	bl	8003530 <ADC_Disable>
 80029d2:	4603      	mov	r3, r0
 80029d4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d109      	bne.n	80029f0 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029e4:	f023 0301 	bic.w	r3, r3, #1
 80029e8:	f043 0201 	orr.w	r2, r3, #1
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b084      	sub	sp, #16
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	2b08      	cmp	r3, #8
 8002a12:	d102      	bne.n	8002a1a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002a14:	2308      	movs	r3, #8
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	e010      	b.n	8002a3c <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d007      	beq.n	8002a38 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	f043 0220 	orr.w	r2, r3, #32
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e06d      	b.n	8002b14 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002a38:	2304      	movs	r3, #4
 8002a3a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a3c:	f7ff fbbc 	bl	80021b8 <HAL_GetTick>
 8002a40:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a42:	e021      	b.n	8002a88 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4a:	d01d      	beq.n	8002a88 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002a4c:	f7ff fbb4 	bl	80021b8 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d302      	bcc.n	8002a62 <HAL_ADC_PollForConversion+0x60>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d112      	bne.n	8002a88 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10b      	bne.n	8002a88 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a74:	f043 0204 	orr.w	r2, r3, #4
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e045      	b.n	8002b14 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0d6      	beq.n	8002a44 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fc4b 	bl	8002342 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d01c      	beq.n	8002aec <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	7e5b      	ldrb	r3, [r3, #25]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d111      	bne.n	8002aec <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002acc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d105      	bne.n	8002aec <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ae4:	f043 0201 	orr.w	r2, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d104      	bne.n	8002afc <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2208      	movs	r2, #8
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	e00a      	b.n	8002b12 <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d103      	bne.n	8002b12 <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	220c      	movs	r2, #12
 8002b10:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
	...

08002b38 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b0b6      	sub	sp, #216	@ 0xd8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x22>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e39f      	b.n	800329a <HAL_ADC_ConfigChannel+0x762>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fd3e 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f040 8384 	bne.w	800327c <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6818      	ldr	r0, [r3, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	6859      	ldr	r1, [r3, #4]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	f7ff fbf1 	bl	8002368 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fd2c 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 8002b90:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fd4c 	bl	8002636 <LL_ADC_INJ_IsConversionOngoing>
 8002b9e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ba2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f040 81a6 	bne.w	8002ef8 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f040 81a1 	bne.w	8002ef8 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6819      	ldr	r1, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	f7ff fbfc 	bl	80023c0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	08db      	lsrs	r3, r3, #3
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d00a      	beq.n	8002c00 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	6919      	ldr	r1, [r3, #16]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002bfa:	f7ff fb4d 	bl	8002298 <LL_ADC_SetOffset>
 8002bfe:	e17b      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2100      	movs	r1, #0
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fb6a 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10a      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0xf4>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fb5f 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002c22:	4603      	mov	r3, r0
 8002c24:	0e9b      	lsrs	r3, r3, #26
 8002c26:	f003 021f 	and.w	r2, r3, #31
 8002c2a:	e01e      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x132>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fb54 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c42:	fa93 f3a3 	rbit	r3, r3
 8002c46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e004      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8002c5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	461a      	mov	r2, r3
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d105      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x14a>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	0e9b      	lsrs	r3, r3, #26
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	e018      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x17c>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002c8e:	fa93 f3a3 	rbit	r3, r3
 8002c92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002c9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	e004      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8002caa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d106      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fb23 	bl	800230c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2101      	movs	r1, #1
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fb07 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10a      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x1ba>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fafc 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	0e9b      	lsrs	r3, r3, #26
 8002cec:	f003 021f 	and.w	r2, r3, #31
 8002cf0:	e01e      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x1f8>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff faf1 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d08:	fa93 f3a3 	rbit	r3, r3
 8002d0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8002d20:	2320      	movs	r3, #32
 8002d22:	e004      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8002d24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d28:	fab3 f383 	clz	r3, r3
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x210>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	0e9b      	lsrs	r3, r3, #26
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	e018      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x242>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002d5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	e004      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8002d70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d74:	fab3 f383 	clz	r3, r3
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d106      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2200      	movs	r2, #0
 8002d84:	2101      	movs	r1, #1
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fac0 	bl	800230c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2102      	movs	r1, #2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff faa4 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10a      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x280>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2102      	movs	r1, #2
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fa99 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002dae:	4603      	mov	r3, r0
 8002db0:	0e9b      	lsrs	r3, r3, #26
 8002db2:	f003 021f 	and.w	r2, r3, #31
 8002db6:	e01e      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x2be>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2102      	movs	r1, #2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fa8e 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dce:	fa93 f3a3 	rbit	r3, r3
 8002dd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002dde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8002de6:	2320      	movs	r3, #32
 8002de8:	e004      	b.n	8002df4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002dea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dee:	fab3 f383 	clz	r3, r3
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	461a      	mov	r2, r3
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d105      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x2d6>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	0e9b      	lsrs	r3, r3, #26
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	e016      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x304>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8002e2e:	2320      	movs	r3, #32
 8002e30:	e004      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8002e32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d106      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2200      	movs	r2, #0
 8002e46:	2102      	movs	r1, #2
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fa5f 	bl	800230c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2103      	movs	r1, #3
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fa43 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10a      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x342>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2103      	movs	r1, #3
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fa38 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	0e9b      	lsrs	r3, r3, #26
 8002e74:	f003 021f 	and.w	r2, r3, #31
 8002e78:	e017      	b.n	8002eaa <HAL_ADC_ConfigChannel+0x372>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2103      	movs	r1, #3
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fa2d 	bl	80022e0 <LL_ADC_GetOffsetChannel>
 8002e86:	4603      	mov	r3, r0
 8002e88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e8c:	fa93 f3a3 	rbit	r3, r3
 8002e90:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002e92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e94:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002e96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	e003      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8002ea0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ea2:	fab3 f383 	clz	r3, r3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d105      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x38a>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	0e9b      	lsrs	r3, r3, #26
 8002ebc:	f003 031f 	and.w	r3, r3, #31
 8002ec0:	e011      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0x3ae>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002ed0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ed2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002ed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8002eda:	2320      	movs	r3, #32
 8002edc:	e003      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8002ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ee0:	fab3 f383 	clz	r3, r3
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d106      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2103      	movs	r1, #3
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff fa0a 	bl	800230c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff fb25 	bl	800254c <LL_ADC_IsEnabled>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f040 81c2 	bne.w	800328e <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6819      	ldr	r1, [r3, #0]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	461a      	mov	r2, r3
 8002f18:	f7ff fa7e 	bl	8002418 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	4a8e      	ldr	r2, [pc, #568]	@ (800315c <HAL_ADC_ConfigChannel+0x624>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	f040 8130 	bne.w	8003188 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10b      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x418>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0e9b      	lsrs	r3, r3, #26
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f003 031f 	and.w	r3, r3, #31
 8002f44:	2b09      	cmp	r3, #9
 8002f46:	bf94      	ite	ls
 8002f48:	2301      	movls	r3, #1
 8002f4a:	2300      	movhi	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e019      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x44c>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f58:	fa93 f3a3 	rbit	r3, r3
 8002f5c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002f5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f60:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002f62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8002f68:	2320      	movs	r3, #32
 8002f6a:	e003      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8002f6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f6e:	fab3 f383 	clz	r3, r3
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	3301      	adds	r3, #1
 8002f76:	f003 031f 	and.w	r3, r3, #31
 8002f7a:	2b09      	cmp	r3, #9
 8002f7c:	bf94      	ite	ls
 8002f7e:	2301      	movls	r3, #1
 8002f80:	2300      	movhi	r3, #0
 8002f82:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d079      	beq.n	800307c <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d107      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x46c>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	0e9b      	lsrs	r3, r3, #26
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	069b      	lsls	r3, r3, #26
 8002f9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fa2:	e015      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x498>
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002faa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fac:	fa93 f3a3 	rbit	r3, r3
 8002fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fb4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002fbc:	2320      	movs	r3, #32
 8002fbe:	e003      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002fc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fc2:	fab3 f383 	clz	r3, r3
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	069b      	lsls	r3, r3, #26
 8002fcc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d109      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x4b8>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	0e9b      	lsrs	r3, r3, #26
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f003 031f 	and.w	r3, r3, #31
 8002fe8:	2101      	movs	r1, #1
 8002fea:	fa01 f303 	lsl.w	r3, r1, r3
 8002fee:	e017      	b.n	8003020 <HAL_ADC_ConfigChannel+0x4e8>
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ff8:	fa93 f3a3 	rbit	r3, r3
 8002ffc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003008:	2320      	movs	r3, #32
 800300a:	e003      	b.n	8003014 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800300c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800300e:	fab3 f383 	clz	r3, r3
 8003012:	b2db      	uxtb	r3, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	2101      	movs	r1, #1
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	ea42 0103 	orr.w	r1, r2, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10a      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x50e>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0e9b      	lsrs	r3, r3, #26
 8003036:	3301      	adds	r3, #1
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	051b      	lsls	r3, r3, #20
 8003044:	e018      	b.n	8003078 <HAL_ADC_ConfigChannel+0x540>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800304e:	fa93 f3a3 	rbit	r3, r3
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800305e:	2320      	movs	r3, #32
 8003060:	e003      	b.n	800306a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003064:	fab3 f383 	clz	r3, r3
 8003068:	b2db      	uxtb	r3, r3
 800306a:	3301      	adds	r3, #1
 800306c:	f003 021f 	and.w	r2, r3, #31
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003078:	430b      	orrs	r3, r1
 800307a:	e080      	b.n	800317e <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003084:	2b00      	cmp	r3, #0
 8003086:	d107      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x560>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	0e9b      	lsrs	r3, r3, #26
 800308e:	3301      	adds	r3, #1
 8003090:	069b      	lsls	r3, r3, #26
 8003092:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003096:	e015      	b.n	80030c4 <HAL_ADC_ConfigChannel+0x58c>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a0:	fa93 f3a3 	rbit	r3, r3
 80030a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80030a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80030aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 80030b0:	2320      	movs	r3, #32
 80030b2:	e003      	b.n	80030bc <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 80030b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030b6:	fab3 f383 	clz	r3, r3
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	3301      	adds	r3, #1
 80030be:	069b      	lsls	r3, r3, #26
 80030c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d109      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x5ac>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	0e9b      	lsrs	r3, r3, #26
 80030d6:	3301      	adds	r3, #1
 80030d8:	f003 031f 	and.w	r3, r3, #31
 80030dc:	2101      	movs	r1, #1
 80030de:	fa01 f303 	lsl.w	r3, r1, r3
 80030e2:	e017      	b.n	8003114 <HAL_ADC_ConfigChannel+0x5dc>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	fa93 f3a3 	rbit	r3, r3
 80030f0:	61fb      	str	r3, [r7, #28]
  return result;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 80030fc:	2320      	movs	r3, #32
 80030fe:	e003      	b.n	8003108 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003102:	fab3 f383 	clz	r3, r3
 8003106:	b2db      	uxtb	r3, r3
 8003108:	3301      	adds	r3, #1
 800310a:	f003 031f 	and.w	r3, r3, #31
 800310e:	2101      	movs	r1, #1
 8003110:	fa01 f303 	lsl.w	r3, r1, r3
 8003114:	ea42 0103 	orr.w	r1, r2, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10d      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x608>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	0e9b      	lsrs	r3, r3, #26
 800312a:	3301      	adds	r3, #1
 800312c:	f003 021f 	and.w	r2, r3, #31
 8003130:	4613      	mov	r3, r2
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4413      	add	r3, r2
 8003136:	3b1e      	subs	r3, #30
 8003138:	051b      	lsls	r3, r3, #20
 800313a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800313e:	e01d      	b.n	800317c <HAL_ADC_ConfigChannel+0x644>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	613b      	str	r3, [r7, #16]
  return result;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d103      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003158:	2320      	movs	r3, #32
 800315a:	e005      	b.n	8003168 <HAL_ADC_ConfigChannel+0x630>
 800315c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	fab3 f383 	clz	r3, r3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f003 021f 	and.w	r2, r3, #31
 800316e:	4613      	mov	r3, r2
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	4413      	add	r3, r2
 8003174:	3b1e      	subs	r3, #30
 8003176:	051b      	lsls	r3, r3, #20
 8003178:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800317c:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003182:	4619      	mov	r1, r3
 8003184:	f7ff f91c 	bl	80023c0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b45      	ldr	r3, [pc, #276]	@ (80032a4 <HAL_ADC_ConfigChannel+0x76c>)
 800318e:	4013      	ands	r3, r2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d07c      	beq.n	800328e <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003194:	4844      	ldr	r0, [pc, #272]	@ (80032a8 <HAL_ADC_ConfigChannel+0x770>)
 8003196:	f7ff f871 	bl	800227c <LL_ADC_GetCommonPathInternalCh>
 800319a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800319e:	4843      	ldr	r0, [pc, #268]	@ (80032ac <HAL_ADC_ConfigChannel+0x774>)
 80031a0:	f7ff f9d4 	bl	800254c <LL_ADC_IsEnabled>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d15e      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a40      	ldr	r2, [pc, #256]	@ (80032b0 <HAL_ADC_ConfigChannel+0x778>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d127      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x6cc>
 80031b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d121      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a39      	ldr	r2, [pc, #228]	@ (80032ac <HAL_ADC_ConfigChannel+0x774>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d161      	bne.n	800328e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80031ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80031d2:	4619      	mov	r1, r3
 80031d4:	4834      	ldr	r0, [pc, #208]	@ (80032a8 <HAL_ADC_ConfigChannel+0x770>)
 80031d6:	f7ff f83e 	bl	8002256 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031da:	4b36      	ldr	r3, [pc, #216]	@ (80032b4 <HAL_ADC_ConfigChannel+0x77c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	099b      	lsrs	r3, r3, #6
 80031e0:	4a35      	ldr	r2, [pc, #212]	@ (80032b8 <HAL_ADC_ConfigChannel+0x780>)
 80031e2:	fba2 2303 	umull	r2, r3, r2, r3
 80031e6:	099b      	lsrs	r3, r3, #6
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	4613      	mov	r3, r2
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80031f4:	e002      	b.n	80031fc <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f9      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003202:	e044      	b.n	800328e <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2c      	ldr	r2, [pc, #176]	@ (80032bc <HAL_ADC_ConfigChannel+0x784>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d113      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x6fe>
 800320e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003212:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10d      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a23      	ldr	r2, [pc, #140]	@ (80032ac <HAL_ADC_ConfigChannel+0x774>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d134      	bne.n	800328e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003224:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003228:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800322c:	4619      	mov	r1, r3
 800322e:	481e      	ldr	r0, [pc, #120]	@ (80032a8 <HAL_ADC_ConfigChannel+0x770>)
 8003230:	f7ff f811 	bl	8002256 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003234:	e02b      	b.n	800328e <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a21      	ldr	r2, [pc, #132]	@ (80032c0 <HAL_ADC_ConfigChannel+0x788>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d126      	bne.n	800328e <HAL_ADC_ConfigChannel+0x756>
 8003240:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003244:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d120      	bne.n	800328e <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a16      	ldr	r2, [pc, #88]	@ (80032ac <HAL_ADC_ConfigChannel+0x774>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d11b      	bne.n	800328e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003256:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800325a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800325e:	4619      	mov	r1, r3
 8003260:	4811      	ldr	r0, [pc, #68]	@ (80032a8 <HAL_ADC_ConfigChannel+0x770>)
 8003262:	f7fe fff8 	bl	8002256 <LL_ADC_SetCommonPathInternalCh>
 8003266:	e012      	b.n	800328e <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800327a:	e008      	b.n	800328e <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003280:	f043 0220 	orr.w	r2, r3, #32
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003296:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800329a:	4618      	mov	r0, r3
 800329c:	37d8      	adds	r7, #216	@ 0xd8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	80080000 	.word	0x80080000
 80032a8:	50040300 	.word	0x50040300
 80032ac:	50040000 	.word	0x50040000
 80032b0:	c7520000 	.word	0xc7520000
 80032b4:	20000008 	.word	0x20000008
 80032b8:	053e2d63 	.word	0x053e2d63
 80032bc:	cb840000 	.word	0xcb840000
 80032c0:	80000001 	.word	0x80000001

080032c4 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff f984 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 80032e0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff f9a5 	bl	8002636 <LL_ADC_INJ_IsConversionOngoing>
 80032ec:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d103      	bne.n	80032fc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8098 	beq.w	800342c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d02a      	beq.n	8003360 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	7e5b      	ldrb	r3, [r3, #25]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d126      	bne.n	8003360 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	7e1b      	ldrb	r3, [r3, #24]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d122      	bne.n	8003360 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800331a:	2301      	movs	r3, #1
 800331c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800331e:	e014      	b.n	800334a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	4a45      	ldr	r2, [pc, #276]	@ (8003438 <ADC_ConversionStop+0x174>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d90d      	bls.n	8003344 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332c:	f043 0210 	orr.w	r2, r3, #16
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003338:	f043 0201 	orr.w	r2, r3, #1
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e074      	b.n	800342e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	3301      	adds	r3, #1
 8003348:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003354:	2b40      	cmp	r3, #64	@ 0x40
 8003356:	d1e3      	bne.n	8003320 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2240      	movs	r2, #64	@ 0x40
 800335e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	2b02      	cmp	r3, #2
 8003364:	d014      	beq.n	8003390 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff f93c 	bl	80025e8 <LL_ADC_REG_IsConversionOngoing>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff f8f9 	bl	8002572 <LL_ADC_IsDisableOngoing>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d104      	bne.n	8003390 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff f918 	bl	80025c0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d014      	beq.n	80033c0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff f94b 	bl	8002636 <LL_ADC_INJ_IsConversionOngoing>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00c      	beq.n	80033c0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff f8e1 	bl	8002572 <LL_ADC_IsDisableOngoing>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d104      	bne.n	80033c0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff f927 	bl	800260e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d005      	beq.n	80033d2 <ADC_ConversionStop+0x10e>
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	d105      	bne.n	80033d8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80033cc:	230c      	movs	r3, #12
 80033ce:	617b      	str	r3, [r7, #20]
        break;
 80033d0:	e005      	b.n	80033de <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80033d2:	2308      	movs	r3, #8
 80033d4:	617b      	str	r3, [r7, #20]
        break;
 80033d6:	e002      	b.n	80033de <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80033d8:	2304      	movs	r3, #4
 80033da:	617b      	str	r3, [r7, #20]
        break;
 80033dc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80033de:	f7fe feeb 	bl	80021b8 <HAL_GetTick>
 80033e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80033e4:	e01b      	b.n	800341e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80033e6:	f7fe fee7 	bl	80021b8 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d914      	bls.n	800341e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00d      	beq.n	800341e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003406:	f043 0210 	orr.w	r2, r3, #16
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003412:	f043 0201 	orr.w	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e007      	b.n	800342e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	4013      	ands	r3, r2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1dc      	bne.n	80033e6 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3720      	adds	r7, #32
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	a33fffff 	.word	0xa33fffff

0800343c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003444:	2300      	movs	r3, #0
 8003446:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff f87d 	bl	800254c <LL_ADC_IsEnabled>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d15e      	bne.n	8003516 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	4b30      	ldr	r3, [pc, #192]	@ (8003520 <ADC_Enable+0xe4>)
 8003460:	4013      	ands	r3, r2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00d      	beq.n	8003482 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346a:	f043 0210 	orr.w	r2, r3, #16
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003476:	f043 0201 	orr.w	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e04a      	b.n	8003518 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff f838 	bl	80024fc <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800348c:	4825      	ldr	r0, [pc, #148]	@ (8003524 <ADC_Enable+0xe8>)
 800348e:	f7fe fef5 	bl	800227c <LL_ADC_GetCommonPathInternalCh>
 8003492:	4603      	mov	r3, r0
 8003494:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00f      	beq.n	80034bc <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800349c:	4b22      	ldr	r3, [pc, #136]	@ (8003528 <ADC_Enable+0xec>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	099b      	lsrs	r3, r3, #6
 80034a2:	4a22      	ldr	r2, [pc, #136]	@ (800352c <ADC_Enable+0xf0>)
 80034a4:	fba2 2303 	umull	r2, r3, r2, r3
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	3301      	adds	r3, #1
 80034ac:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80034ae:	e002      	b.n	80034b6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f9      	bne.n	80034b0 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80034bc:	f7fe fe7c 	bl	80021b8 <HAL_GetTick>
 80034c0:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034c2:	e021      	b.n	8003508 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff f83f 	bl	800254c <LL_ADC_IsEnabled>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d104      	bne.n	80034de <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff f80f 	bl	80024fc <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034de:	f7fe fe6b 	bl	80021b8 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d90d      	bls.n	8003508 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f0:	f043 0210 	orr.w	r2, r3, #16
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fc:	f043 0201 	orr.w	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e007      	b.n	8003518 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b01      	cmp	r3, #1
 8003514:	d1d6      	bne.n	80034c4 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	8000003f 	.word	0x8000003f
 8003524:	50040300 	.word	0x50040300
 8003528:	20000008 	.word	0x20000008
 800352c:	053e2d63 	.word	0x053e2d63

08003530 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff f818 	bl	8002572 <LL_ADC_IsDisableOngoing>
 8003542:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f7fe ffff 	bl	800254c <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d047      	beq.n	80035e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d144      	bne.n	80035e4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030d 	and.w	r3, r3, #13
 8003564:	2b01      	cmp	r3, #1
 8003566:	d10c      	bne.n	8003582 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f7fe ffd9 	bl	8002524 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2203      	movs	r2, #3
 8003578:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800357a:	f7fe fe1d 	bl	80021b8 <HAL_GetTick>
 800357e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003580:	e029      	b.n	80035d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003586:	f043 0210 	orr.w	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e023      	b.n	80035e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800359e:	f7fe fe0b 	bl	80021b8 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d914      	bls.n	80035d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00d      	beq.n	80035d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035be:	f043 0210 	orr.w	r2, r3, #16
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ca:	f043 0201 	orr.w	r2, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e007      	b.n	80035e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1dc      	bne.n	800359e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003600:	4b0c      	ldr	r3, [pc, #48]	@ (8003634 <__NVIC_SetPriorityGrouping+0x44>)
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800360c:	4013      	ands	r3, r2
 800360e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800361c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003622:	4a04      	ldr	r2, [pc, #16]	@ (8003634 <__NVIC_SetPriorityGrouping+0x44>)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	60d3      	str	r3, [r2, #12]
}
 8003628:	bf00      	nop
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	e000ed00 	.word	0xe000ed00

08003638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800363c:	4b04      	ldr	r3, [pc, #16]	@ (8003650 <__NVIC_GetPriorityGrouping+0x18>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	0a1b      	lsrs	r3, r3, #8
 8003642:	f003 0307 	and.w	r3, r3, #7
}
 8003646:	4618      	mov	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	6039      	str	r1, [r7, #0]
 800365e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003664:	2b00      	cmp	r3, #0
 8003666:	db0a      	blt.n	800367e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	b2da      	uxtb	r2, r3
 800366c:	490c      	ldr	r1, [pc, #48]	@ (80036a0 <__NVIC_SetPriority+0x4c>)
 800366e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003672:	0112      	lsls	r2, r2, #4
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	440b      	add	r3, r1
 8003678:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800367c:	e00a      	b.n	8003694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	b2da      	uxtb	r2, r3
 8003682:	4908      	ldr	r1, [pc, #32]	@ (80036a4 <__NVIC_SetPriority+0x50>)
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	3b04      	subs	r3, #4
 800368c:	0112      	lsls	r2, r2, #4
 800368e:	b2d2      	uxtb	r2, r2
 8003690:	440b      	add	r3, r1
 8003692:	761a      	strb	r2, [r3, #24]
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr
 80036a0:	e000e100 	.word	0xe000e100
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b089      	sub	sp, #36	@ 0x24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	f1c3 0307 	rsb	r3, r3, #7
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	bf28      	it	cs
 80036c6:	2304      	movcs	r3, #4
 80036c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	3304      	adds	r3, #4
 80036ce:	2b06      	cmp	r3, #6
 80036d0:	d902      	bls.n	80036d8 <NVIC_EncodePriority+0x30>
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	3b03      	subs	r3, #3
 80036d6:	e000      	b.n	80036da <NVIC_EncodePriority+0x32>
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036dc:	f04f 32ff 	mov.w	r2, #4294967295
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	43da      	mvns	r2, r3
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	401a      	ands	r2, r3
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036f0:	f04f 31ff 	mov.w	r1, #4294967295
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	fa01 f303 	lsl.w	r3, r1, r3
 80036fa:	43d9      	mvns	r1, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003700:	4313      	orrs	r3, r2
         );
}
 8003702:	4618      	mov	r0, r3
 8003704:	3724      	adds	r7, #36	@ 0x24
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
	...

08003710 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3b01      	subs	r3, #1
 800371c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003720:	d301      	bcc.n	8003726 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003722:	2301      	movs	r3, #1
 8003724:	e00f      	b.n	8003746 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003726:	4a0a      	ldr	r2, [pc, #40]	@ (8003750 <SysTick_Config+0x40>)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3b01      	subs	r3, #1
 800372c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800372e:	210f      	movs	r1, #15
 8003730:	f04f 30ff 	mov.w	r0, #4294967295
 8003734:	f7ff ff8e 	bl	8003654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003738:	4b05      	ldr	r3, [pc, #20]	@ (8003750 <SysTick_Config+0x40>)
 800373a:	2200      	movs	r2, #0
 800373c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800373e:	4b04      	ldr	r3, [pc, #16]	@ (8003750 <SysTick_Config+0x40>)
 8003740:	2207      	movs	r2, #7
 8003742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	e000e010 	.word	0xe000e010

08003754 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7ff ff47 	bl	80035f0 <__NVIC_SetPriorityGrouping>
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b086      	sub	sp, #24
 800376e:	af00      	add	r7, sp, #0
 8003770:	4603      	mov	r3, r0
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	607a      	str	r2, [r7, #4]
 8003776:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003778:	f7ff ff5e 	bl	8003638 <__NVIC_GetPriorityGrouping>
 800377c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	6978      	ldr	r0, [r7, #20]
 8003784:	f7ff ff90 	bl	80036a8 <NVIC_EncodePriority>
 8003788:	4602      	mov	r2, r0
 800378a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800378e:	4611      	mov	r1, r2
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff ff5f 	bl	8003654 <__NVIC_SetPriority>
}
 8003796:	bf00      	nop
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7ff ffb2 	bl	8003710 <SysTick_Config>
 80037ac:	4603      	mov	r3, r0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037c6:	e14c      	b.n	8003a62 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	2101      	movs	r1, #1
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	fa01 f303 	lsl.w	r3, r1, r3
 80037d4:	4013      	ands	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f000 813e 	beq.w	8003a5c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f003 0303 	and.w	r3, r3, #3
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d005      	beq.n	80037f8 <HAL_GPIO_Init+0x40>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d130      	bne.n	800385a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4013      	ands	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68da      	ldr	r2, [r3, #12]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	4313      	orrs	r3, r2
 8003820:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800382e:	2201      	movs	r2, #1
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4013      	ands	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	091b      	lsrs	r3, r3, #4
 8003844:	f003 0201 	and.w	r2, r3, #1
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	4313      	orrs	r3, r2
 8003852:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f003 0303 	and.w	r3, r3, #3
 8003862:	2b03      	cmp	r3, #3
 8003864:	d017      	beq.n	8003896 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	2203      	movs	r2, #3
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	4013      	ands	r3, r2
 800387c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d123      	bne.n	80038ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	08da      	lsrs	r2, r3, #3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	3208      	adds	r2, #8
 80038aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	220f      	movs	r2, #15
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43db      	mvns	r3, r3
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4013      	ands	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	08da      	lsrs	r2, r3, #3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3208      	adds	r2, #8
 80038e4:	6939      	ldr	r1, [r7, #16]
 80038e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	2203      	movs	r2, #3
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43db      	mvns	r3, r3
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4013      	ands	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 0203 	and.w	r2, r3, #3
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 8098 	beq.w	8003a5c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800392c:	4a54      	ldr	r2, [pc, #336]	@ (8003a80 <HAL_GPIO_Init+0x2c8>)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	089b      	lsrs	r3, r3, #2
 8003932:	3302      	adds	r3, #2
 8003934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f003 0303 	and.w	r3, r3, #3
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	220f      	movs	r2, #15
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	4013      	ands	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003956:	d019      	beq.n	800398c <HAL_GPIO_Init+0x1d4>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a4a      	ldr	r2, [pc, #296]	@ (8003a84 <HAL_GPIO_Init+0x2cc>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d013      	beq.n	8003988 <HAL_GPIO_Init+0x1d0>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a49      	ldr	r2, [pc, #292]	@ (8003a88 <HAL_GPIO_Init+0x2d0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00d      	beq.n	8003984 <HAL_GPIO_Init+0x1cc>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a48      	ldr	r2, [pc, #288]	@ (8003a8c <HAL_GPIO_Init+0x2d4>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d007      	beq.n	8003980 <HAL_GPIO_Init+0x1c8>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a47      	ldr	r2, [pc, #284]	@ (8003a90 <HAL_GPIO_Init+0x2d8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d101      	bne.n	800397c <HAL_GPIO_Init+0x1c4>
 8003978:	2304      	movs	r3, #4
 800397a:	e008      	b.n	800398e <HAL_GPIO_Init+0x1d6>
 800397c:	2307      	movs	r3, #7
 800397e:	e006      	b.n	800398e <HAL_GPIO_Init+0x1d6>
 8003980:	2303      	movs	r3, #3
 8003982:	e004      	b.n	800398e <HAL_GPIO_Init+0x1d6>
 8003984:	2302      	movs	r3, #2
 8003986:	e002      	b.n	800398e <HAL_GPIO_Init+0x1d6>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <HAL_GPIO_Init+0x1d6>
 800398c:	2300      	movs	r3, #0
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	f002 0203 	and.w	r2, r2, #3
 8003994:	0092      	lsls	r2, r2, #2
 8003996:	4093      	lsls	r3, r2
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800399e:	4938      	ldr	r1, [pc, #224]	@ (8003a80 <HAL_GPIO_Init+0x2c8>)
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	3302      	adds	r3, #2
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039ac:	4b39      	ldr	r3, [pc, #228]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4013      	ands	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80039d0:	4a30      	ldr	r2, [pc, #192]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	43db      	mvns	r3, r3
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4013      	ands	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039fa:	4a26      	ldr	r2, [pc, #152]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003a00:	4b24      	ldr	r3, [pc, #144]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 8003a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a26:	4a1b      	ldr	r2, [pc, #108]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003a2e:	4b19      	ldr	r3, [pc, #100]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 8003a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a54:	4a0f      	ldr	r2, [pc, #60]	@ (8003a94 <HAL_GPIO_Init+0x2dc>)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f47f aeab 	bne.w	80037c8 <HAL_GPIO_Init+0x10>
  }
}
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	371c      	adds	r7, #28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	40010000 	.word	0x40010000
 8003a84:	48000400 	.word	0x48000400
 8003a88:	48000800 	.word	0x48000800
 8003a8c:	48000c00 	.word	0x48000c00
 8003a90:	48001000 	.word	0x48001000
 8003a94:	58000800 	.word	0x58000800

08003a98 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	887b      	ldrh	r3, [r7, #2]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
 8003ab4:	e001      	b.n	8003aba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	807b      	strh	r3, [r7, #2]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ad8:	787b      	ldrb	r3, [r7, #1]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ade:	887a      	ldrh	r2, [r7, #2]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ae4:	e002      	b.n	8003aec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ae6:	887a      	ldrh	r2, [r7, #2]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b0a:	887a      	ldrh	r2, [r7, #2]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	041a      	lsls	r2, r3, #16
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	43d9      	mvns	r1, r3
 8003b16:	887b      	ldrh	r3, [r7, #2]
 8003b18:	400b      	ands	r3, r1
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	619a      	str	r2, [r3, #24]
}
 8003b20:	bf00      	nop
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e08d      	b.n	8003c5a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fe f874 	bl	8001c40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2224      	movs	r2, #36	@ 0x24
 8003b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0201 	bic.w	r2, r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d107      	bne.n	8003ba6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ba2:	609a      	str	r2, [r3, #8]
 8003ba4:	e006      	b.n	8003bb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003bb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d108      	bne.n	8003bce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bca:	605a      	str	r2, [r3, #4]
 8003bcc:	e007      	b.n	8003bde <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69d9      	ldr	r1, [r3, #28]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1a      	ldr	r2, [r3, #32]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
	...

08003c64 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	461a      	mov	r2, r3
 8003c70:	460b      	mov	r3, r1
 8003c72:	817b      	strh	r3, [r7, #10]
 8003c74:	4613      	mov	r3, r2
 8003c76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	f040 80fd 	bne.w	8003e80 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_I2C_Master_Transmit+0x30>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e0f6      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c9c:	f7fe fa8c 	bl	80021b8 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	2319      	movs	r3, #25
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 fde6 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e0e1      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2221      	movs	r2, #33	@ 0x21
 8003cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2210      	movs	r2, #16
 8003cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	893a      	ldrh	r2, [r7, #8]
 8003cde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	2bff      	cmp	r3, #255	@ 0xff
 8003cee:	d906      	bls.n	8003cfe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	22ff      	movs	r2, #255	@ 0xff
 8003cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003cf6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	e007      	b.n	8003d0e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003d08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d0c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d024      	beq.n	8003d60 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	781a      	ldrb	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d26:	1c5a      	adds	r2, r3, #1
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	3b01      	subs	r3, #1
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	b2da      	uxtb	r2, r3
 8003d50:	8979      	ldrh	r1, [r7, #10]
 8003d52:	4b4e      	ldr	r3, [pc, #312]	@ (8003e8c <HAL_I2C_Master_Transmit+0x228>)
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 ffe1 	bl	8004d20 <I2C_TransferConfig>
 8003d5e:	e066      	b.n	8003e2e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	8979      	ldrh	r1, [r7, #10]
 8003d68:	4b48      	ldr	r3, [pc, #288]	@ (8003e8c <HAL_I2C_Master_Transmit+0x228>)
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 ffd6 	bl	8004d20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003d74:	e05b      	b.n	8003e2e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	6a39      	ldr	r1, [r7, #32]
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f000 fdd9 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e07b      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	781a      	ldrb	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d034      	beq.n	8003e2e <HAL_I2C_Master_Transmit+0x1ca>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d130      	bne.n	8003e2e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2180      	movs	r1, #128	@ 0x80
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 fd52 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e04d      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	2bff      	cmp	r3, #255	@ 0xff
 8003dee:	d90e      	bls.n	8003e0e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	22ff      	movs	r2, #255	@ 0xff
 8003df4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	8979      	ldrh	r1, [r7, #10]
 8003dfe:	2300      	movs	r3, #0
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 ff8a 	bl	8004d20 <I2C_TransferConfig>
 8003e0c:	e00f      	b.n	8003e2e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	8979      	ldrh	r1, [r7, #10]
 8003e20:	2300      	movs	r3, #0
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 ff79 	bl	8004d20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d19e      	bne.n	8003d76 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	6a39      	ldr	r1, [r7, #32]
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fdbf 	bl	80049c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e01a      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2220      	movs	r2, #32
 8003e52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6859      	ldr	r1, [r3, #4]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e90 <HAL_I2C_Master_Transmit+0x22c>)
 8003e60:	400b      	ands	r3, r1
 8003e62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e000      	b.n	8003e82 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003e80:	2302      	movs	r3, #2
  }
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	80002000 	.word	0x80002000
 8003e90:	fe00e800 	.word	0xfe00e800

08003e94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	817b      	strh	r3, [r7, #10]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	f040 80db 	bne.w	800406c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_I2C_Master_Receive+0x30>
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e0d4      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ecc:	f7fe f974 	bl	80021b8 <HAL_GetTick>
 8003ed0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	2319      	movs	r3, #25
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fcce 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e0bf      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2222      	movs	r2, #34	@ 0x22
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2210      	movs	r2, #16
 8003efa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	893a      	ldrh	r2, [r7, #8]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2bff      	cmp	r3, #255	@ 0xff
 8003f1e:	d90e      	bls.n	8003f3e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	22ff      	movs	r2, #255	@ 0xff
 8003f24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	8979      	ldrh	r1, [r7, #10]
 8003f2e:	4b52      	ldr	r3, [pc, #328]	@ (8004078 <HAL_I2C_Master_Receive+0x1e4>)
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fef2 	bl	8004d20 <I2C_TransferConfig>
 8003f3c:	e06d      	b.n	800401a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	8979      	ldrh	r1, [r7, #10]
 8003f50:	4b49      	ldr	r3, [pc, #292]	@ (8004078 <HAL_I2C_Master_Receive+0x1e4>)
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 fee1 	bl	8004d20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003f5e:	e05c      	b.n	800401a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	6a39      	ldr	r1, [r7, #32]
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fd6f 	bl	8004a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e07c      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d034      	beq.n	800401a <HAL_I2C_Master_Receive+0x186>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d130      	bne.n	800401a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2180      	movs	r1, #128	@ 0x80
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fc5c 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e04d      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	2bff      	cmp	r3, #255	@ 0xff
 8003fda:	d90e      	bls.n	8003ffa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	22ff      	movs	r2, #255	@ 0xff
 8003fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	8979      	ldrh	r1, [r7, #10]
 8003fea:	2300      	movs	r3, #0
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f000 fe94 	bl	8004d20 <I2C_TransferConfig>
 8003ff8:	e00f      	b.n	800401a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004008:	b2da      	uxtb	r2, r3
 800400a:	8979      	ldrh	r1, [r7, #10]
 800400c:	2300      	movs	r3, #0
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fe83 	bl	8004d20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d19d      	bne.n	8003f60 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	6a39      	ldr	r1, [r7, #32]
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fcc9 	bl	80049c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e01a      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2220      	movs	r2, #32
 800403e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6859      	ldr	r1, [r3, #4]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <HAL_I2C_Master_Receive+0x1e8>)
 800404c:	400b      	ands	r3, r1
 800404e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	e000      	b.n	800406e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800406c:	2302      	movs	r3, #2
  }
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	80002400 	.word	0x80002400
 800407c:	fe00e800 	.word	0xfe00e800

08004080 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af02      	add	r7, sp, #8
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	4608      	mov	r0, r1
 800408a:	4611      	mov	r1, r2
 800408c:	461a      	mov	r2, r3
 800408e:	4603      	mov	r3, r0
 8004090:	817b      	strh	r3, [r7, #10]
 8004092:	460b      	mov	r3, r1
 8004094:	813b      	strh	r3, [r7, #8]
 8004096:	4613      	mov	r3, r2
 8004098:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b20      	cmp	r3, #32
 80040a4:	f040 80f9 	bne.w	800429a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_I2C_Mem_Write+0x34>
 80040ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d105      	bne.n	80040c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e0ed      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d101      	bne.n	80040ce <HAL_I2C_Mem_Write+0x4e>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e0e6      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040d6:	f7fe f86f 	bl	80021b8 <HAL_GetTick>
 80040da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	2319      	movs	r3, #25
 80040e2:	2201      	movs	r2, #1
 80040e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 fbc9 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0d1      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2221      	movs	r2, #33	@ 0x21
 80040fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2240      	movs	r2, #64	@ 0x40
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004118:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004120:	88f8      	ldrh	r0, [r7, #6]
 8004122:	893a      	ldrh	r2, [r7, #8]
 8004124:	8979      	ldrh	r1, [r7, #10]
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	9301      	str	r3, [sp, #4]
 800412a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	4603      	mov	r3, r0
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 fad9 	bl	80046e8 <I2C_RequestMemoryWrite>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d005      	beq.n	8004148 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0a9      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414c:	b29b      	uxth	r3, r3
 800414e:	2bff      	cmp	r3, #255	@ 0xff
 8004150:	d90e      	bls.n	8004170 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	22ff      	movs	r2, #255	@ 0xff
 8004156:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415c:	b2da      	uxtb	r2, r3
 800415e:	8979      	ldrh	r1, [r7, #10]
 8004160:	2300      	movs	r3, #0
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fdd9 	bl	8004d20 <I2C_TransferConfig>
 800416e:	e00f      	b.n	8004190 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800417e:	b2da      	uxtb	r2, r3
 8004180:	8979      	ldrh	r1, [r7, #10]
 8004182:	2300      	movs	r3, #0
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f000 fdc8 	bl	8004d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fbcc 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e07b      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	781a      	ldrb	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	1c5a      	adds	r2, r3, #1
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d034      	beq.n	8004248 <HAL_I2C_Mem_Write+0x1c8>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d130      	bne.n	8004248 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ec:	2200      	movs	r2, #0
 80041ee:	2180      	movs	r1, #128	@ 0x80
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fb45 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e04d      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	2bff      	cmp	r3, #255	@ 0xff
 8004208:	d90e      	bls.n	8004228 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	22ff      	movs	r2, #255	@ 0xff
 800420e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004214:	b2da      	uxtb	r2, r3
 8004216:	8979      	ldrh	r1, [r7, #10]
 8004218:	2300      	movs	r3, #0
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fd7d 	bl	8004d20 <I2C_TransferConfig>
 8004226:	e00f      	b.n	8004248 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29a      	uxth	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004236:	b2da      	uxtb	r2, r3
 8004238:	8979      	ldrh	r1, [r7, #10]
 800423a:	2300      	movs	r3, #0
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 fd6c 	bl	8004d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800424c:	b29b      	uxth	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d19e      	bne.n	8004190 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f000 fbb2 	bl	80049c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e01a      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2220      	movs	r2, #32
 800426c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6859      	ldr	r1, [r3, #4]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	4b0a      	ldr	r3, [pc, #40]	@ (80042a4 <HAL_I2C_Mem_Write+0x224>)
 800427a:	400b      	ands	r3, r1
 800427c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2220      	movs	r2, #32
 8004282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e000      	b.n	800429c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800429a:	2302      	movs	r3, #2
  }
}
 800429c:	4618      	mov	r0, r3
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	fe00e800 	.word	0xfe00e800

080042a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af02      	add	r7, sp, #8
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	4608      	mov	r0, r1
 80042b2:	4611      	mov	r1, r2
 80042b4:	461a      	mov	r2, r3
 80042b6:	4603      	mov	r3, r0
 80042b8:	817b      	strh	r3, [r7, #10]
 80042ba:	460b      	mov	r3, r1
 80042bc:	813b      	strh	r3, [r7, #8]
 80042be:	4613      	mov	r3, r2
 80042c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	f040 80fd 	bne.w	80044ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <HAL_I2C_Mem_Read+0x34>
 80042d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d105      	bne.n	80042e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e0f1      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d101      	bne.n	80042f6 <HAL_I2C_Mem_Read+0x4e>
 80042f2:	2302      	movs	r3, #2
 80042f4:	e0ea      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042fe:	f7fd ff5b 	bl	80021b8 <HAL_GetTick>
 8004302:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	2319      	movs	r3, #25
 800430a:	2201      	movs	r2, #1
 800430c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 fab5 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e0d5      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2222      	movs	r2, #34	@ 0x22
 8004324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2240      	movs	r2, #64	@ 0x40
 800432c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6a3a      	ldr	r2, [r7, #32]
 800433a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004340:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004348:	88f8      	ldrh	r0, [r7, #6]
 800434a:	893a      	ldrh	r2, [r7, #8]
 800434c:	8979      	ldrh	r1, [r7, #10]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	9301      	str	r3, [sp, #4]
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	4603      	mov	r3, r0
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 fa19 	bl	8004790 <I2C_RequestMemoryRead>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e0ad      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	2bff      	cmp	r3, #255	@ 0xff
 8004378:	d90e      	bls.n	8004398 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	22ff      	movs	r2, #255	@ 0xff
 800437e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004384:	b2da      	uxtb	r2, r3
 8004386:	8979      	ldrh	r1, [r7, #10]
 8004388:	4b52      	ldr	r3, [pc, #328]	@ (80044d4 <HAL_I2C_Mem_Read+0x22c>)
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 fcc5 	bl	8004d20 <I2C_TransferConfig>
 8004396:	e00f      	b.n	80043b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439c:	b29a      	uxth	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	8979      	ldrh	r1, [r7, #10]
 80043aa:	4b4a      	ldr	r3, [pc, #296]	@ (80044d4 <HAL_I2C_Mem_Read+0x22c>)
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 fcb4 	bl	8004d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043be:	2200      	movs	r2, #0
 80043c0:	2104      	movs	r1, #4
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	f000 fa5c 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e07c      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d034      	beq.n	8004478 <HAL_I2C_Mem_Read+0x1d0>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004412:	2b00      	cmp	r3, #0
 8004414:	d130      	bne.n	8004478 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441c:	2200      	movs	r2, #0
 800441e:	2180      	movs	r1, #128	@ 0x80
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 fa2d 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e04d      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	2bff      	cmp	r3, #255	@ 0xff
 8004438:	d90e      	bls.n	8004458 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	22ff      	movs	r2, #255	@ 0xff
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004444:	b2da      	uxtb	r2, r3
 8004446:	8979      	ldrh	r1, [r7, #10]
 8004448:	2300      	movs	r3, #0
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fc65 	bl	8004d20 <I2C_TransferConfig>
 8004456:	e00f      	b.n	8004478 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004466:	b2da      	uxtb	r2, r3
 8004468:	8979      	ldrh	r1, [r7, #10]
 800446a:	2300      	movs	r3, #0
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fc54 	bl	8004d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d19a      	bne.n	80043b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fa9a 	bl	80049c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e01a      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2220      	movs	r2, #32
 800449c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <HAL_I2C_Mem_Read+0x230>)
 80044aa:	400b      	ands	r3, r1
 80044ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	e000      	b.n	80044cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80044ca:	2302      	movs	r3, #2
  }
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3718      	adds	r7, #24
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	80002400 	.word	0x80002400
 80044d8:	fe00e800 	.word	0xfe00e800

080044dc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b08a      	sub	sp, #40	@ 0x28
 80044e0:	af02      	add	r7, sp, #8
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	607a      	str	r2, [r7, #4]
 80044e6:	603b      	str	r3, [r7, #0]
 80044e8:	460b      	mov	r3, r1
 80044ea:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80044ec:	2300      	movs	r3, #0
 80044ee:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80044f0:	2300      	movs	r3, #0
 80044f2:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	f040 80ed 	bne.w	80046dc <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800450c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004510:	d101      	bne.n	8004516 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004512:	2302      	movs	r3, #2
 8004514:	e0e3      	b.n	80046de <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_I2C_IsDeviceReady+0x48>
 8004520:	2302      	movs	r3, #2
 8004522:	e0dc      	b.n	80046de <HAL_I2C_IsDeviceReady+0x202>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2224      	movs	r2, #36	@ 0x24
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d107      	bne.n	8004552 <HAL_I2C_IsDeviceReady+0x76>
 8004542:	897b      	ldrh	r3, [r7, #10]
 8004544:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004548:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800454c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004550:	e006      	b.n	8004560 <HAL_I2C_IsDeviceReady+0x84>
 8004552:	897b      	ldrh	r3, [r7, #10]
 8004554:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004558:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800455c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004566:	f7fd fe27 	bl	80021b8 <HAL_GetTick>
 800456a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b20      	cmp	r3, #32
 8004578:	bf0c      	ite	eq
 800457a:	2301      	moveq	r3, #1
 800457c:	2300      	movne	r3, #0
 800457e:	b2db      	uxtb	r3, r3
 8004580:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	2b10      	cmp	r3, #16
 800458e:	bf0c      	ite	eq
 8004590:	2301      	moveq	r3, #1
 8004592:	2300      	movne	r3, #0
 8004594:	b2db      	uxtb	r3, r3
 8004596:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004598:	e034      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a0:	d01a      	beq.n	80045d8 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045a2:	f7fd fe09 	bl	80021b8 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d302      	bcc.n	80045b8 <HAL_I2C_IsDeviceReady+0xdc>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d10f      	bne.n	80045d8 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c4:	f043 0220 	orr.w	r2, r3, #32
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e082      	b.n	80046de <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b20      	cmp	r3, #32
 80045e4:	bf0c      	ite	eq
 80045e6:	2301      	moveq	r3, #1
 80045e8:	2300      	movne	r3, #0
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004604:	7fbb      	ldrb	r3, [r7, #30]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d102      	bne.n	8004610 <HAL_I2C_IsDeviceReady+0x134>
 800460a:	7f7b      	ldrb	r3, [r7, #29]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0c4      	beq.n	800459a <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f003 0310 	and.w	r3, r3, #16
 800461a:	2b10      	cmp	r3, #16
 800461c:	d027      	beq.n	800466e <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2200      	movs	r2, #0
 8004626:	2120      	movs	r1, #32
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 f929 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00e      	beq.n	8004652 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004638:	2b04      	cmp	r3, #4
 800463a:	d107      	bne.n	800464c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2220      	movs	r2, #32
 8004642:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	645a      	str	r2, [r3, #68]	@ 0x44
 800464a:	e026      	b.n	800469a <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	77fb      	strb	r3, [r7, #31]
 8004650:	e023      	b.n	800469a <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2220      	movs	r2, #32
 8004658:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2220      	movs	r2, #32
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	e037      	b.n	80046de <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2210      	movs	r2, #16
 8004674:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2200      	movs	r2, #0
 800467e:	2120      	movs	r1, #32
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 f8fd 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	77fb      	strb	r3, [r7, #31]
 8004690:	e003      	b.n	800469a <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2220      	movs	r2, #32
 8004698:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	3301      	adds	r3, #1
 800469e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d904      	bls.n	80046b2 <HAL_I2C_IsDeviceReady+0x1d6>
 80046a8:	7ffb      	ldrb	r3, [r7, #31]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	f63f af3f 	bhi.w	800453a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2220      	movs	r2, #32
 80046c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c8:	f043 0220 	orr.w	r2, r3, #32
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 80046dc:	2302      	movs	r3, #2
  }
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3720      	adds	r7, #32
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	4608      	mov	r0, r1
 80046f2:	4611      	mov	r1, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	817b      	strh	r3, [r7, #10]
 80046fa:	460b      	mov	r3, r1
 80046fc:	813b      	strh	r3, [r7, #8]
 80046fe:	4613      	mov	r3, r2
 8004700:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004702:	88fb      	ldrh	r3, [r7, #6]
 8004704:	b2da      	uxtb	r2, r3
 8004706:	8979      	ldrh	r1, [r7, #10]
 8004708:	4b20      	ldr	r3, [pc, #128]	@ (800478c <I2C_RequestMemoryWrite+0xa4>)
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 fb05 	bl	8004d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	69b9      	ldr	r1, [r7, #24]
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 f909 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e02c      	b.n	8004784 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800472a:	88fb      	ldrh	r3, [r7, #6]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d105      	bne.n	800473c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004730:	893b      	ldrh	r3, [r7, #8]
 8004732:	b2da      	uxtb	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	629a      	str	r2, [r3, #40]	@ 0x28
 800473a:	e015      	b.n	8004768 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800473c:	893b      	ldrh	r3, [r7, #8]
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	b29b      	uxth	r3, r3
 8004742:	b2da      	uxtb	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	69b9      	ldr	r1, [r7, #24]
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f8ef 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e012      	b.n	8004784 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800475e:	893b      	ldrh	r3, [r7, #8]
 8004760:	b2da      	uxtb	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	2200      	movs	r2, #0
 8004770:	2180      	movs	r1, #128	@ 0x80
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f884 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	80002000 	.word	0x80002000

08004790 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	4608      	mov	r0, r1
 800479a:	4611      	mov	r1, r2
 800479c:	461a      	mov	r2, r3
 800479e:	4603      	mov	r3, r0
 80047a0:	817b      	strh	r3, [r7, #10]
 80047a2:	460b      	mov	r3, r1
 80047a4:	813b      	strh	r3, [r7, #8]
 80047a6:	4613      	mov	r3, r2
 80047a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80047aa:	88fb      	ldrh	r3, [r7, #6]
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	8979      	ldrh	r1, [r7, #10]
 80047b0:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <I2C_RequestMemoryRead+0xa4>)
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	2300      	movs	r3, #0
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fab2 	bl	8004d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047bc:	69fa      	ldr	r2, [r7, #28]
 80047be:	69b9      	ldr	r1, [r7, #24]
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 f8b6 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e02c      	b.n	800482a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047d0:	88fb      	ldrh	r3, [r7, #6]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d105      	bne.n	80047e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047d6:	893b      	ldrh	r3, [r7, #8]
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	629a      	str	r2, [r3, #40]	@ 0x28
 80047e0:	e015      	b.n	800480e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80047e2:	893b      	ldrh	r3, [r7, #8]
 80047e4:	0a1b      	lsrs	r3, r3, #8
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	b2da      	uxtb	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	69b9      	ldr	r1, [r7, #24]
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f89c 	bl	8004932 <I2C_WaitOnTXISFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e012      	b.n	800482a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004804:	893b      	ldrh	r3, [r7, #8]
 8004806:	b2da      	uxtb	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	2200      	movs	r2, #0
 8004816:	2140      	movs	r1, #64	@ 0x40
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f831 	bl	8004880 <I2C_WaitOnFlagUntilTimeout>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e000      	b.n	800482a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	80002000 	.word	0x80002000

08004838 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b02      	cmp	r3, #2
 800484c:	d103      	bne.n	8004856 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2200      	movs	r2, #0
 8004854:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b01      	cmp	r3, #1
 8004862:	d007      	beq.n	8004874 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	619a      	str	r2, [r3, #24]
  }
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	603b      	str	r3, [r7, #0]
 800488c:	4613      	mov	r3, r2
 800488e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004890:	e03b      	b.n	800490a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	6839      	ldr	r1, [r7, #0]
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 f962 	bl	8004b60 <I2C_IsErrorOccurred>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e041      	b.n	800492a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ac:	d02d      	beq.n	800490a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ae:	f7fd fc83 	bl	80021b8 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d302      	bcc.n	80048c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d122      	bne.n	800490a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	4013      	ands	r3, r2
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	bf0c      	ite	eq
 80048d4:	2301      	moveq	r3, #1
 80048d6:	2300      	movne	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	461a      	mov	r2, r3
 80048dc:	79fb      	ldrb	r3, [r7, #7]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d113      	bne.n	800490a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	f043 0220 	orr.w	r2, r3, #32
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e00f      	b.n	800492a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699a      	ldr	r2, [r3, #24]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	4013      	ands	r3, r2
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	429a      	cmp	r2, r3
 8004918:	bf0c      	ite	eq
 800491a:	2301      	moveq	r3, #1
 800491c:	2300      	movne	r3, #0
 800491e:	b2db      	uxtb	r3, r3
 8004920:	461a      	mov	r2, r3
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	429a      	cmp	r2, r3
 8004926:	d0b4      	beq.n	8004892 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b084      	sub	sp, #16
 8004936:	af00      	add	r7, sp, #0
 8004938:	60f8      	str	r0, [r7, #12]
 800493a:	60b9      	str	r1, [r7, #8]
 800493c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800493e:	e033      	b.n	80049a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	68b9      	ldr	r1, [r7, #8]
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 f90b 	bl	8004b60 <I2C_IsErrorOccurred>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e031      	b.n	80049b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495a:	d025      	beq.n	80049a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800495c:	f7fd fc2c 	bl	80021b8 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	429a      	cmp	r2, r3
 800496a:	d302      	bcc.n	8004972 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d11a      	bne.n	80049a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b02      	cmp	r3, #2
 800497e:	d013      	beq.n	80049a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e007      	b.n	80049b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d1c4      	bne.n	8004940 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049cc:	e02f      	b.n	8004a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 f8c4 	bl	8004b60 <I2C_IsErrorOccurred>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e02d      	b.n	8004a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049e2:	f7fd fbe9 	bl	80021b8 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d302      	bcc.n	80049f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d11a      	bne.n	8004a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	f003 0320 	and.w	r3, r3, #32
 8004a02:	2b20      	cmp	r3, #32
 8004a04:	d013      	beq.n	8004a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	f043 0220 	orr.w	r2, r3, #32
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2220      	movs	r2, #32
 8004a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e007      	b.n	8004a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f003 0320 	and.w	r3, r3, #32
 8004a38:	2b20      	cmp	r3, #32
 8004a3a:	d1c8      	bne.n	80049ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004a58:	e071      	b.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f87e 	bl	8004b60 <I2C_IsErrorOccurred>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	f003 0320 	and.w	r3, r3, #32
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	d13b      	bne.n	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004a7c:	7dfb      	ldrb	r3, [r7, #23]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d138      	bne.n	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d105      	bne.n	8004a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	f003 0310 	and.w	r3, r3, #16
 8004aa6:	2b10      	cmp	r3, #16
 8004aa8:	d121      	bne.n	8004aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2210      	movs	r2, #16
 8004ab0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2220      	movs	r2, #32
 8004abe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6859      	ldr	r1, [r3, #4]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	4b24      	ldr	r3, [pc, #144]	@ (8004b5c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004acc:	400b      	ands	r3, r1
 8004ace:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	75fb      	strb	r3, [r7, #23]
 8004aec:	e002      	b.n	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004af4:	f7fd fb60 	bl	80021b8 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d302      	bcc.n	8004b0a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d119      	bne.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004b0a:	7dfb      	ldrb	r3, [r7, #23]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d116      	bne.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	f003 0304 	and.w	r3, r3, #4
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d00f      	beq.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b22:	f043 0220 	orr.w	r2, r3, #32
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d002      	beq.n	8004b52 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004b4c:	7dfb      	ldrb	r3, [r7, #23]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d083      	beq.n	8004a5a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	fe00e800 	.word	0xfe00e800

08004b60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08a      	sub	sp, #40	@ 0x28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d068      	beq.n	8004c5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2210      	movs	r2, #16
 8004b92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b94:	e049      	b.n	8004c2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9c:	d045      	beq.n	8004c2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b9e:	f7fd fb0b 	bl	80021b8 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d302      	bcc.n	8004bb4 <I2C_IsErrorOccurred+0x54>
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d13a      	bne.n	8004c2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bd6:	d121      	bne.n	8004c1c <I2C_IsErrorOccurred+0xbc>
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bde:	d01d      	beq.n	8004c1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004be0:	7cfb      	ldrb	r3, [r7, #19]
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	d01a      	beq.n	8004c1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bf4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004bf6:	f7fd fadf 	bl	80021b8 <HAL_GetTick>
 8004bfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bfc:	e00e      	b.n	8004c1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004bfe:	f7fd fadb 	bl	80021b8 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b19      	cmp	r3, #25
 8004c0a:	d907      	bls.n	8004c1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	f043 0320 	orr.w	r3, r3, #32
 8004c12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004c1a:	e006      	b.n	8004c2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b20      	cmp	r3, #32
 8004c28:	d1e9      	bne.n	8004bfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	f003 0320 	and.w	r3, r3, #32
 8004c34:	2b20      	cmp	r3, #32
 8004c36:	d003      	beq.n	8004c40 <I2C_IsErrorOccurred+0xe0>
 8004c38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0aa      	beq.n	8004b96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d103      	bne.n	8004c50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	f043 0304 	orr.w	r3, r3, #4
 8004c56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00b      	beq.n	8004c88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00b      	beq.n	8004caa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	f043 0308 	orr.w	r3, r3, #8
 8004c98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ca2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00b      	beq.n	8004ccc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	f043 0302 	orr.w	r3, r3, #2
 8004cba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d01c      	beq.n	8004d0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7ff fdaf 	bl	8004838 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6859      	ldr	r1, [r3, #4]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <I2C_IsErrorOccurred+0x1bc>)
 8004ce6:	400b      	ands	r3, r1
 8004ce8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cee:	6a3b      	ldr	r3, [r7, #32]
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3728      	adds	r7, #40	@ 0x28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	fe00e800 	.word	0xfe00e800

08004d20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	607b      	str	r3, [r7, #4]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	817b      	strh	r3, [r7, #10]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d32:	897b      	ldrh	r3, [r7, #10]
 8004d34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d38:	7a7b      	ldrb	r3, [r7, #9]
 8004d3a:	041b      	lsls	r3, r3, #16
 8004d3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d40:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d4e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	0d5b      	lsrs	r3, r3, #21
 8004d5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004d5e:	4b08      	ldr	r3, [pc, #32]	@ (8004d80 <I2C_TransferConfig+0x60>)
 8004d60:	430b      	orrs	r3, r1
 8004d62:	43db      	mvns	r3, r3
 8004d64:	ea02 0103 	and.w	r1, r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	03ff63ff 	.word	0x03ff63ff

08004d84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	d138      	bne.n	8004e0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d101      	bne.n	8004da8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e032      	b.n	8004e0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2224      	movs	r2, #36	@ 0x24
 8004db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0201 	bic.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004dd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6819      	ldr	r1, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	e000      	b.n	8004e0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e0c:	2302      	movs	r3, #2
  }
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b085      	sub	sp, #20
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
 8004e22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d139      	bne.n	8004ea4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d101      	bne.n	8004e3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	e033      	b.n	8004ea6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2224      	movs	r2, #36	@ 0x24
 8004e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	021b      	lsls	r3, r3, #8
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f042 0201 	orr.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e000      	b.n	8004ea6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ea4:	2302      	movs	r3, #2
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
	...

08004eb4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb8:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a04      	ldr	r2, [pc, #16]	@ (8004ed0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec2:	6013      	str	r3, [r2, #0]
}
 8004ec4:	bf00      	nop
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	58000400 	.word	0x58000400

08004ed4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004ed8:	4b04      	ldr	r3, [pc, #16]	@ (8004eec <HAL_PWREx_GetVoltageRange+0x18>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	58000400 	.word	0x58000400

08004ef0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004efe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f02:	d101      	bne.n	8004f08 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <LL_RCC_HSE_Enable>:
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f26:	6013      	str	r3, [r2, #0]
}
 8004f28:	bf00      	nop
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <LL_RCC_HSE_Disable>:
{
 8004f32:	b480      	push	{r7}
 8004f34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004f36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f44:	6013      	str	r3, [r2, #0]
}
 8004f46:	bf00      	nop
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <LL_RCC_HSE_IsReady>:
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f62:	d101      	bne.n	8004f68 <LL_RCC_HSE_IsReady+0x18>
 8004f64:	2301      	movs	r3, #1
 8004f66:	e000      	b.n	8004f6a <LL_RCC_HSE_IsReady+0x1a>
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <LL_RCC_HSI_Enable>:
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004f78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f86:	6013      	str	r3, [r2, #0]
}
 8004f88:	bf00      	nop
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <LL_RCC_HSI_Disable>:
{
 8004f92:	b480      	push	{r7}
 8004f94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004f96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fa4:	6013      	str	r3, [r2, #0]
}
 8004fa6:	bf00      	nop
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <LL_RCC_HSI_IsReady>:
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004fb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fc2:	d101      	bne.n	8004fc8 <LL_RCC_HSI_IsReady+0x18>
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e000      	b.n	8004fca <LL_RCC_HSI_IsReady+0x1a>
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	061b      	lsls	r3, r3, #24
 8004fea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	604b      	str	r3, [r1, #4]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <LL_RCC_HSI48_Enable>:
{
 8004ffe:	b480      	push	{r7}
 8005000:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005006:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800500a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005016:	bf00      	nop
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <LL_RCC_HSI48_Disable>:
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005028:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800502c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005030:	f023 0301 	bic.w	r3, r3, #1
 8005034:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005038:	bf00      	nop
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <LL_RCC_HSI48_IsReady>:
{
 8005042:	b480      	push	{r7}
 8005044:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800504a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	2b02      	cmp	r3, #2
 8005054:	d101      	bne.n	800505a <LL_RCC_HSI48_IsReady+0x18>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <LL_RCC_HSI48_IsReady+0x1a>
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <LL_RCC_LSE_Enable>:
{
 8005066:	b480      	push	{r7}
 8005068:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800506a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005072:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005076:	f043 0301 	orr.w	r3, r3, #1
 800507a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800507e:	bf00      	nop
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <LL_RCC_LSE_Disable>:
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800508c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005098:	f023 0301 	bic.w	r3, r3, #1
 800509c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <LL_RCC_LSE_EnableBypass>:
{
 80050aa:	b480      	push	{r7}
 80050ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80050ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050ba:	f043 0304 	orr.w	r3, r3, #4
 80050be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80050c2:	bf00      	nop
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <LL_RCC_LSE_DisableBypass>:
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80050d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050dc:	f023 0304 	bic.w	r3, r3, #4
 80050e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80050e4:	bf00      	nop
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <LL_RCC_LSE_IsReady>:
{
 80050ee:	b480      	push	{r7}
 80050f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80050f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d101      	bne.n	8005106 <LL_RCC_LSE_IsReady+0x18>
 8005102:	2301      	movs	r3, #1
 8005104:	e000      	b.n	8005108 <LL_RCC_LSE_IsReady+0x1a>
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <LL_RCC_LSI1_Enable>:
{
 8005112:	b480      	push	{r7}
 8005114:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800511a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800511e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005122:	f043 0301 	orr.w	r3, r3, #1
 8005126:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800512a:	bf00      	nop
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <LL_RCC_LSI1_Disable>:
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800513c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005140:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005144:	f023 0301 	bic.w	r3, r3, #1
 8005148:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800514c:	bf00      	nop
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <LL_RCC_LSI1_IsReady>:
{
 8005156:	b480      	push	{r7}
 8005158:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800515a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800515e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b02      	cmp	r3, #2
 8005168:	d101      	bne.n	800516e <LL_RCC_LSI1_IsReady+0x18>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <LL_RCC_LSI1_IsReady+0x1a>
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <LL_RCC_LSI2_Enable>:
{
 800517a:	b480      	push	{r7}
 800517c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800517e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005182:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005186:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800518a:	f043 0304 	orr.w	r3, r3, #4
 800518e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005192:	bf00      	nop
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <LL_RCC_LSI2_Disable>:
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80051a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80051ac:	f023 0304 	bic.w	r3, r3, #4
 80051b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80051b4:	bf00      	nop
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr

080051be <LL_RCC_LSI2_IsReady>:
{
 80051be:	b480      	push	{r7}
 80051c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80051c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b08      	cmp	r3, #8
 80051d0:	d101      	bne.n	80051d6 <LL_RCC_LSI2_IsReady+0x18>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e000      	b.n	80051d8 <LL_RCC_LSI2_IsReady+0x1a>
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <LL_RCC_LSI2_SetTrimming>:
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80051ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	021b      	lsls	r3, r3, #8
 80051fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <LL_RCC_MSI_Enable>:
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6013      	str	r3, [r2, #0]
}
 8005224:	bf00      	nop
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <LL_RCC_MSI_Disable>:
{
 800522e:	b480      	push	{r7}
 8005230:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800523c:	f023 0301 	bic.w	r3, r3, #1
 8005240:	6013      	str	r3, [r2, #0]
}
 8005242:	bf00      	nop
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <LL_RCC_MSI_IsReady>:
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b02      	cmp	r3, #2
 800525c:	d101      	bne.n	8005262 <LL_RCC_MSI_IsReady+0x16>
 800525e:	2301      	movs	r3, #1
 8005260:	e000      	b.n	8005264 <LL_RCC_MSI_IsReady+0x18>
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <LL_RCC_MSI_SetRange>:
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005280:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4313      	orrs	r3, r2
 8005288:	600b      	str	r3, [r1, #0]
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <LL_RCC_MSI_GetRange>:
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800529c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052a6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2bb0      	cmp	r3, #176	@ 0xb0
 80052ac:	d901      	bls.n	80052b2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80052ae:	23b0      	movs	r3, #176	@ 0xb0
 80052b0:	607b      	str	r3, [r7, #4]
  return msiRange;
 80052b2:	687b      	ldr	r3, [r7, #4]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80052c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	021b      	lsls	r3, r3, #8
 80052d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052da:	4313      	orrs	r3, r2
 80052dc:	604b      	str	r3, [r1, #4]
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <LL_RCC_SetSysClkSource>:
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80052f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f023 0203 	bic.w	r2, r3, #3
 80052fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4313      	orrs	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <LL_RCC_GetSysClkSource>:
{
 8005312:	b480      	push	{r7}
 8005314:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005316:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f003 030c 	and.w	r3, r3, #12
}
 8005320:	4618      	mov	r0, r3
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <LL_RCC_SetAHBPrescaler>:
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800533c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4313      	orrs	r3, r2
 8005344:	608b      	str	r3, [r1, #8]
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800535a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800535e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005362:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005366:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <LL_RCC_SetAHB4Prescaler>:
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005386:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800538a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800538e:	f023 020f 	bic.w	r2, r3, #15
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	091b      	lsrs	r3, r3, #4
 8005396:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <LL_RCC_SetAPB1Prescaler>:
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80053b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	608b      	str	r3, [r1, #8]
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <LL_RCC_SetAPB2Prescaler>:
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80053dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	608b      	str	r3, [r1, #8]
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <LL_RCC_GetAHBPrescaler>:
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800540a:	4618      	mov	r0, r3
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <LL_RCC_GetAHB4Prescaler>:
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800541c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005420:	011b      	lsls	r3, r3, #4
 8005422:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005426:	4618      	mov	r0, r3
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <LL_RCC_GetAPB1Prescaler>:
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005434:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800543e:	4618      	mov	r0, r3
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <LL_RCC_GetAPB2Prescaler>:
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800544c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005456:	4618      	mov	r0, r3
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800546e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005472:	6013      	str	r3, [r2, #0]
}
 8005474:	bf00      	nop
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800547e:	b480      	push	{r7}
 8005480:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800548c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005490:	6013      	str	r3, [r2, #0]
}
 8005492:	bf00      	nop
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80054a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ae:	d101      	bne.n	80054b4 <LL_RCC_PLL_IsReady+0x18>
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <LL_RCC_PLL_IsReady+0x1a>
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80054c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	0a1b      	lsrs	r3, r3, #8
 80054cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80054da:	b480      	push	{r7}
 80054dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80054de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80054f2:	b480      	push	{r7}
 80054f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80054f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005500:	4618      	mov	r0, r3
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800550a:	b480      	push	{r7}
 800550c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800550e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f003 0303 	and.w	r3, r3, #3
}
 8005518:	4618      	mov	r0, r3
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005522:	b480      	push	{r7}
 8005524:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005534:	d101      	bne.n	800553a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005546:	b480      	push	{r7}
 8005548:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800554a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800554e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005556:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800555a:	d101      	bne.n	8005560 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800555c:	2301      	movs	r3, #1
 800555e:	e000      	b.n	8005562 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005570:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005574:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800557c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005580:	d101      	bne.n	8005586 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005592:	b480      	push	{r7}
 8005594:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055a4:	d101      	bne.n	80055aa <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80055a6:	2301      	movs	r3, #1
 80055a8:	e000      	b.n	80055ac <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80055b6:	b480      	push	{r7}
 80055b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80055ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055c8:	d101      	bne.n	80055ce <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
	...

080055dc <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055dc:	b590      	push	{r4, r7, lr}
 80055de:	b08d      	sub	sp, #52	@ 0x34
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e363      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0320 	and.w	r3, r3, #32
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 808d 	beq.w	8005716 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055fc:	f7ff fe89 	bl	8005312 <LL_RCC_GetSysClkSource>
 8005600:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005602:	f7ff ff82 	bl	800550a <LL_RCC_PLL_GetMainSource>
 8005606:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d005      	beq.n	800561a <HAL_RCC_OscConfig+0x3e>
 800560e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d147      	bne.n	80056a4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005616:	2b01      	cmp	r3, #1
 8005618:	d144      	bne.n	80056a4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e347      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800562a:	f7ff fe34 	bl	8005296 <LL_RCC_MSI_GetRange>
 800562e:	4603      	mov	r3, r0
 8005630:	429c      	cmp	r4, r3
 8005632:	d914      	bls.n	800565e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005638:	4618      	mov	r0, r3
 800563a:	f000 fd2f 	bl	800609c <RCC_SetFlashLatencyFromMSIRange>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e336      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fe0e 	bl	800526e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff fe32 	bl	80052c0 <LL_RCC_MSI_SetCalibTrimming>
 800565c:	e013      	b.n	8005686 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	4618      	mov	r0, r3
 8005664:	f7ff fe03 	bl	800526e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	4618      	mov	r0, r3
 800566e:	f7ff fe27 	bl	80052c0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fd10 	bl	800609c <RCC_SetFlashLatencyFromMSIRange>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e317      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005686:	f000 fcc9 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800568a:	4603      	mov	r3, r0
 800568c:	4aa4      	ldr	r2, [pc, #656]	@ (8005920 <HAL_RCC_OscConfig+0x344>)
 800568e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005690:	4ba4      	ldr	r3, [pc, #656]	@ (8005924 <HAL_RCC_OscConfig+0x348>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f7fc fd41 	bl	800211c <HAL_InitTick>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d039      	beq.n	8005714 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e308      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	69db      	ldr	r3, [r3, #28]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01e      	beq.n	80056ea <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056ac:	f7ff fdb0 	bl	8005210 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056b0:	f7fc fd82 	bl	80021b8 <HAL_GetTick>
 80056b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056b8:	f7fc fd7e 	bl	80021b8 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e2f5      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80056ca:	f7ff fdbf 	bl	800524c <LL_RCC_MSI_IsReady>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d0f1      	beq.n	80056b8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff fdc8 	bl	800526e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fdec 	bl	80052c0 <LL_RCC_MSI_SetCalibTrimming>
 80056e8:	e015      	b.n	8005716 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80056ea:	f7ff fda0 	bl	800522e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056ee:	f7fc fd63 	bl	80021b8 <HAL_GetTick>
 80056f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80056f4:	e008      	b.n	8005708 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056f6:	f7fc fd5f 	bl	80021b8 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e2d6      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005708:	f7ff fda0 	bl	800524c <LL_RCC_MSI_IsReady>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f1      	bne.n	80056f6 <HAL_RCC_OscConfig+0x11a>
 8005712:	e000      	b.n	8005716 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005714:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d047      	beq.n	80057b2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005722:	f7ff fdf6 	bl	8005312 <LL_RCC_GetSysClkSource>
 8005726:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005728:	f7ff feef 	bl	800550a <LL_RCC_PLL_GetMainSource>
 800572c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	2b08      	cmp	r3, #8
 8005732:	d005      	beq.n	8005740 <HAL_RCC_OscConfig+0x164>
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	2b0c      	cmp	r3, #12
 8005738:	d108      	bne.n	800574c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	2b03      	cmp	r3, #3
 800573e:	d105      	bne.n	800574c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d134      	bne.n	80057b2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e2b4      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005754:	d102      	bne.n	800575c <HAL_RCC_OscConfig+0x180>
 8005756:	f7ff fbdd 	bl	8004f14 <LL_RCC_HSE_Enable>
 800575a:	e001      	b.n	8005760 <HAL_RCC_OscConfig+0x184>
 800575c:	f7ff fbe9 	bl	8004f32 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d012      	beq.n	800578e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005768:	f7fc fd26 	bl	80021b8 <HAL_GetTick>
 800576c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005770:	f7fc fd22 	bl	80021b8 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b64      	cmp	r3, #100	@ 0x64
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e299      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005782:	f7ff fbe5 	bl	8004f50 <LL_RCC_HSE_IsReady>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d0f1      	beq.n	8005770 <HAL_RCC_OscConfig+0x194>
 800578c:	e011      	b.n	80057b2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578e:	f7fc fd13 	bl	80021b8 <HAL_GetTick>
 8005792:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005794:	e008      	b.n	80057a8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005796:	f7fc fd0f 	bl	80021b8 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b64      	cmp	r3, #100	@ 0x64
 80057a2:	d901      	bls.n	80057a8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e286      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80057a8:	f7ff fbd2 	bl	8004f50 <LL_RCC_HSE_IsReady>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f1      	bne.n	8005796 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d04c      	beq.n	8005858 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057be:	f7ff fda8 	bl	8005312 <LL_RCC_GetSysClkSource>
 80057c2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057c4:	f7ff fea1 	bl	800550a <LL_RCC_PLL_GetMainSource>
 80057c8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	2b04      	cmp	r3, #4
 80057ce:	d005      	beq.n	80057dc <HAL_RCC_OscConfig+0x200>
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	2b0c      	cmp	r3, #12
 80057d4:	d10e      	bne.n	80057f4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d10b      	bne.n	80057f4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e266      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff fbf1 	bl	8004fd4 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80057f2:	e031      	b.n	8005858 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d019      	beq.n	8005830 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057fc:	f7ff fbba 	bl	8004f74 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005800:	f7fc fcda 	bl	80021b8 <HAL_GetTick>
 8005804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005806:	e008      	b.n	800581a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005808:	f7fc fcd6 	bl	80021b8 <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	2b02      	cmp	r3, #2
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e24d      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800581a:	f7ff fbc9 	bl	8004fb0 <LL_RCC_HSI_IsReady>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0f1      	beq.n	8005808 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fbd3 	bl	8004fd4 <LL_RCC_HSI_SetCalibTrimming>
 800582e:	e013      	b.n	8005858 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005830:	f7ff fbaf 	bl	8004f92 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fc fcc0 	bl	80021b8 <HAL_GetTick>
 8005838:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800583c:	f7fc fcbc 	bl	80021b8 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e233      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800584e:	f7ff fbaf 	bl	8004fb0 <LL_RCC_HSI_IsReady>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1f1      	bne.n	800583c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b00      	cmp	r3, #0
 8005862:	d106      	bne.n	8005872 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 80a3 	beq.w	80059b8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d076      	beq.n	8005968 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0310 	and.w	r3, r3, #16
 8005882:	2b00      	cmp	r3, #0
 8005884:	d046      	beq.n	8005914 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8005886:	f7ff fc66 	bl	8005156 <LL_RCC_LSI1_IsReady>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d113      	bne.n	80058b8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005890:	f7ff fc3f 	bl	8005112 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005894:	f7fc fc90 	bl	80021b8 <HAL_GetTick>
 8005898:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800589a:	e008      	b.n	80058ae <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800589c:	f7fc fc8c 	bl	80021b8 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e203      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80058ae:	f7ff fc52 	bl	8005156 <LL_RCC_LSI1_IsReady>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d0f1      	beq.n	800589c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80058b8:	f7ff fc5f 	bl	800517a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058bc:	f7fc fc7c 	bl	80021b8 <HAL_GetTick>
 80058c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80058c4:	f7fc fc78 	bl	80021b8 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e1ef      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80058d6:	f7ff fc72 	bl	80051be <LL_RCC_LSI2_IsReady>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0f1      	beq.n	80058c4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff fc7c 	bl	80051e2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80058ea:	f7ff fc23 	bl	8005134 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ee:	f7fc fc63 	bl	80021b8 <HAL_GetTick>
 80058f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80058f4:	e008      	b.n	8005908 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80058f6:	f7fc fc5f 	bl	80021b8 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d901      	bls.n	8005908 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e1d6      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005908:	f7ff fc25 	bl	8005156 <LL_RCC_LSI1_IsReady>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f1      	bne.n	80058f6 <HAL_RCC_OscConfig+0x31a>
 8005912:	e051      	b.n	80059b8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005914:	f7ff fbfd 	bl	8005112 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005918:	f7fc fc4e 	bl	80021b8 <HAL_GetTick>
 800591c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800591e:	e00c      	b.n	800593a <HAL_RCC_OscConfig+0x35e>
 8005920:	20000008 	.word	0x20000008
 8005924:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005928:	f7fc fc46 	bl	80021b8 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b02      	cmp	r3, #2
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e1bd      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800593a:	f7ff fc0c 	bl	8005156 <LL_RCC_LSI1_IsReady>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0f1      	beq.n	8005928 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005944:	f7ff fc2a 	bl	800519c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800594a:	f7fc fc35 	bl	80021b8 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b03      	cmp	r3, #3
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e1ac      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800595c:	f7ff fc2f 	bl	80051be <LL_RCC_LSI2_IsReady>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f1      	bne.n	800594a <HAL_RCC_OscConfig+0x36e>
 8005966:	e027      	b.n	80059b8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005968:	f7ff fc18 	bl	800519c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800596c:	f7fc fc24 	bl	80021b8 <HAL_GetTick>
 8005970:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005972:	e008      	b.n	8005986 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005974:	f7fc fc20 	bl	80021b8 <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	2b03      	cmp	r3, #3
 8005980:	d901      	bls.n	8005986 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e197      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005986:	f7ff fc1a 	bl	80051be <LL_RCC_LSI2_IsReady>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1f1      	bne.n	8005974 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005990:	f7ff fbd0 	bl	8005134 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005994:	f7fc fc10 	bl	80021b8 <HAL_GetTick>
 8005998:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800599a:	e008      	b.n	80059ae <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800599c:	f7fc fc0c 	bl	80021b8 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e183      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80059ae:	f7ff fbd2 	bl	8005156 <LL_RCC_LSI1_IsReady>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1f1      	bne.n	800599c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0304 	and.w	r3, r3, #4
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d05b      	beq.n	8005a7c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059c4:	4ba7      	ldr	r3, [pc, #668]	@ (8005c64 <HAL_RCC_OscConfig+0x688>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d114      	bne.n	80059fa <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80059d0:	f7ff fa70 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059d4:	f7fc fbf0 	bl	80021b8 <HAL_GetTick>
 80059d8:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059dc:	f7fc fbec 	bl	80021b8 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e163      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059ee:	4b9d      	ldr	r3, [pc, #628]	@ (8005c64 <HAL_RCC_OscConfig+0x688>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d0f0      	beq.n	80059dc <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d102      	bne.n	8005a08 <HAL_RCC_OscConfig+0x42c>
 8005a02:	f7ff fb30 	bl	8005066 <LL_RCC_LSE_Enable>
 8005a06:	e00c      	b.n	8005a22 <HAL_RCC_OscConfig+0x446>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	2b05      	cmp	r3, #5
 8005a0e:	d104      	bne.n	8005a1a <HAL_RCC_OscConfig+0x43e>
 8005a10:	f7ff fb4b 	bl	80050aa <LL_RCC_LSE_EnableBypass>
 8005a14:	f7ff fb27 	bl	8005066 <LL_RCC_LSE_Enable>
 8005a18:	e003      	b.n	8005a22 <HAL_RCC_OscConfig+0x446>
 8005a1a:	f7ff fb35 	bl	8005088 <LL_RCC_LSE_Disable>
 8005a1e:	f7ff fb55 	bl	80050cc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d014      	beq.n	8005a54 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2a:	f7fc fbc5 	bl	80021b8 <HAL_GetTick>
 8005a2e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005a30:	e00a      	b.n	8005a48 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a32:	f7fc fbc1 	bl	80021b8 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d901      	bls.n	8005a48 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e136      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005a48:	f7ff fb51 	bl	80050ee <LL_RCC_LSE_IsReady>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0ef      	beq.n	8005a32 <HAL_RCC_OscConfig+0x456>
 8005a52:	e013      	b.n	8005a7c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a54:	f7fc fbb0 	bl	80021b8 <HAL_GetTick>
 8005a58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005a5a:	e00a      	b.n	8005a72 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5c:	f7fc fbac 	bl	80021b8 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e121      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005a72:	f7ff fb3c 	bl	80050ee <LL_RCC_LSE_IsReady>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ef      	bne.n	8005a5c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d02c      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d014      	beq.n	8005aba <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a90:	f7ff fab5 	bl	8004ffe <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a94:	f7fc fb90 	bl	80021b8 <HAL_GetTick>
 8005a98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005a9a:	e008      	b.n	8005aae <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a9c:	f7fc fb8c 	bl	80021b8 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e103      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005aae:	f7ff fac8 	bl	8005042 <LL_RCC_HSI48_IsReady>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d0f1      	beq.n	8005a9c <HAL_RCC_OscConfig+0x4c0>
 8005ab8:	e013      	b.n	8005ae2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005aba:	f7ff fab1 	bl	8005020 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005abe:	f7fc fb7b 	bl	80021b8 <HAL_GetTick>
 8005ac2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005ac4:	e008      	b.n	8005ad8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ac6:	f7fc fb77 	bl	80021b8 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e0ee      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005ad8:	f7ff fab3 	bl	8005042 <LL_RCC_HSI48_IsReady>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1f1      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 80e4 	beq.w	8005cb4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005aec:	f7ff fc11 	bl	8005312 <LL_RCC_GetSysClkSource>
 8005af0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	f040 80b4 	bne.w	8005c6c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 0203 	and.w	r2, r3, #3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d123      	bne.n	8005b5a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d11c      	bne.n	8005b5a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	0a1b      	lsrs	r3, r3, #8
 8005b24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d114      	bne.n	8005b5a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d10d      	bne.n	8005b5a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d106      	bne.n	8005b5a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d05d      	beq.n	8005c16 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	2b0c      	cmp	r3, #12
 8005b5e:	d058      	beq.n	8005c12 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e0a1      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b72:	f7ff fc84 	bl	800547e <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b76:	f7fc fb1f 	bl	80021b8 <HAL_GetTick>
 8005b7a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b7c:	e008      	b.n	8005b90 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b7e:	f7fc fb1b 	bl	80021b8 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d901      	bls.n	8005b90 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e092      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1ef      	bne.n	8005b7e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ba2:	68da      	ldr	r2, [r3, #12]
 8005ba4:	4b30      	ldr	r3, [pc, #192]	@ (8005c68 <HAL_RCC_OscConfig+0x68c>)
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005bb0:	4311      	orrs	r1, r2
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005bb6:	0212      	lsls	r2, r2, #8
 8005bb8:	4311      	orrs	r1, r2
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005bbe:	4311      	orrs	r1, r2
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005bc4:	4311      	orrs	r1, r2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005bd4:	f7ff fc44 	bl	8005460 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005bd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005be2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005be6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005be8:	f7fc fae6 	bl	80021b8 <HAL_GetTick>
 8005bec:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bee:	e008      	b.n	8005c02 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf0:	f7fc fae2 	bl	80021b8 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e059      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0ef      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c10:	e050      	b.n	8005cb4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e04f      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d147      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c24:	f7ff fc1c 	bl	8005460 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c38:	f7fc fabe 	bl	80021b8 <HAL_GetTick>
 8005c3c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c3e:	e008      	b.n	8005c52 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c40:	f7fc faba 	bl	80021b8 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e031      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d0ef      	beq.n	8005c40 <HAL_RCC_OscConfig+0x664>
 8005c60:	e028      	b.n	8005cb4 <HAL_RCC_OscConfig+0x6d8>
 8005c62:	bf00      	nop
 8005c64:	58000400 	.word	0x58000400
 8005c68:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	2b0c      	cmp	r3, #12
 8005c70:	d01e      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c72:	f7ff fc04 	bl	800547e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c76:	f7fc fa9f 	bl	80021b8 <HAL_GetTick>
 8005c7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c7c:	e008      	b.n	8005c90 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c7e:	f7fc fa9b 	bl	80021b8 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e012      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1ef      	bne.n	8005c7e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ca2:	68da      	ldr	r2, [r3, #12]
 8005ca4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ca8:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <HAL_RCC_OscConfig+0x6e4>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	60cb      	str	r3, [r1, #12]
 8005cae:	e001      	b.n	8005cb4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e000      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3734      	adds	r7, #52	@ 0x34
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd90      	pop	{r4, r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	eefefffc 	.word	0xeefefffc

08005cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e12d      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b98      	ldr	r3, [pc, #608]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0307 	and.w	r3, r3, #7
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d91b      	bls.n	8005d1e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b95      	ldr	r3, [pc, #596]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f023 0207 	bic.w	r2, r3, #7
 8005cee:	4993      	ldr	r1, [pc, #588]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cf6:	f7fc fa5f 	bl	80021b8 <HAL_GetTick>
 8005cfa:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cfc:	e008      	b.n	8005d10 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005cfe:	f7fc fa5b 	bl	80021b8 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e111      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d10:	4b8a      	ldr	r3, [pc, #552]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d1ef      	bne.n	8005cfe <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d016      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7ff fafb 	bl	800532a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d34:	f7fc fa40 	bl	80021b8 <HAL_GetTick>
 8005d38:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005d3a:	e008      	b.n	8005d4e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d3c:	f7fc fa3c 	bl	80021b8 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d901      	bls.n	8005d4e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e0f2      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005d4e:	f7ff fbe8 	bl	8005522 <LL_RCC_IsActiveFlag_HPRE>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d0f1      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0320 	and.w	r3, r3, #32
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d016      	beq.n	8005d92 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7ff faf2 	bl	8005352 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d6e:	f7fc fa23 	bl	80021b8 <HAL_GetTick>
 8005d72:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005d74:	e008      	b.n	8005d88 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d76:	f7fc fa1f 	bl	80021b8 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d901      	bls.n	8005d88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e0d5      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005d88:	f7ff fbdd 	bl	8005546 <LL_RCC_IsActiveFlag_C2HPRE>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0f1      	beq.n	8005d76 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d016      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7ff faeb 	bl	800537e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005da8:	f7fc fa06 	bl	80021b8 <HAL_GetTick>
 8005dac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005dae:	e008      	b.n	8005dc2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005db0:	f7fc fa02 	bl	80021b8 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e0b8      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005dc2:	f7ff fbd3 	bl	800556c <LL_RCC_IsActiveFlag_SHDHPRE>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0f1      	beq.n	8005db0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d016      	beq.n	8005e06 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7ff fae5 	bl	80053ac <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005de2:	f7fc f9e9 	bl	80021b8 <HAL_GetTick>
 8005de6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005dea:	f7fc f9e5 	bl	80021b8 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e09b      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005dfc:	f7ff fbc9 	bl	8005592 <LL_RCC_IsActiveFlag_PPRE1>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d0f1      	beq.n	8005dea <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0308 	and.w	r3, r3, #8
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d017      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7ff fadb 	bl	80053d4 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005e1e:	f7fc f9cb 	bl	80021b8 <HAL_GetTick>
 8005e22:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005e24:	e008      	b.n	8005e38 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e26:	f7fc f9c7 	bl	80021b8 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e07d      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005e38:	f7ff fbbd 	bl	80055b6 <LL_RCC_IsActiveFlag_PPRE2>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f1      	beq.n	8005e26 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d043      	beq.n	8005ed6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d106      	bne.n	8005e64 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005e56:	f7ff f87b 	bl	8004f50 <LL_RCC_HSE_IsReady>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d11e      	bne.n	8005e9e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e067      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	2b03      	cmp	r3, #3
 8005e6a:	d106      	bne.n	8005e7a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005e6c:	f7ff fb16 	bl	800549c <LL_RCC_PLL_IsReady>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d113      	bne.n	8005e9e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e05c      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005e82:	f7ff f9e3 	bl	800524c <LL_RCC_MSI_IsReady>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d108      	bne.n	8005e9e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e051      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005e90:	f7ff f88e 	bl	8004fb0 <LL_RCC_HSI_IsReady>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e04a      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff fa21 	bl	80052ea <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ea8:	f7fc f986 	bl	80021b8 <HAL_GetTick>
 8005eac:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eae:	e00a      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eb0:	f7fc f982 	bl	80021b8 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e036      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ec6:	f7ff fa24 	bl	8005312 <LL_RCC_GetSysClkSource>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d1ec      	bne.n	8005eb0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ed6:	4b19      	ldr	r3, [pc, #100]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 0307 	and.w	r3, r3, #7
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d21b      	bcs.n	8005f1c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee4:	4b15      	ldr	r3, [pc, #84]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f023 0207 	bic.w	r2, r3, #7
 8005eec:	4913      	ldr	r1, [pc, #76]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef4:	f7fc f960 	bl	80021b8 <HAL_GetTick>
 8005ef8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005efc:	f7fc f95c 	bl	80021b8 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e012      	b.n	8005f34 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f3c <HAL_RCC_ClockConfig+0x278>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0307 	and.w	r3, r3, #7
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d1ef      	bne.n	8005efc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005f1c:	f000 f87e 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8005f20:	4603      	mov	r3, r0
 8005f22:	4a07      	ldr	r2, [pc, #28]	@ (8005f40 <HAL_RCC_ClockConfig+0x27c>)
 8005f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005f26:	f7fc f953 	bl	80021d0 <HAL_GetTickPrio>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fc f8f5 	bl	800211c <HAL_InitTick>
 8005f32:	4603      	mov	r3, r0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	58004000 	.word	0x58004000
 8005f40:	20000008 	.word	0x20000008

08005f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f44:	b590      	push	{r4, r7, lr}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f4a:	f7ff f9e2 	bl	8005312 <LL_RCC_GetSysClkSource>
 8005f4e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10a      	bne.n	8005f6c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005f56:	f7ff f99e 	bl	8005296 <LL_RCC_MSI_GetRange>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	091b      	lsrs	r3, r3, #4
 8005f5e:	f003 030f 	and.w	r3, r3, #15
 8005f62:	4a2b      	ldr	r2, [pc, #172]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f68:	60fb      	str	r3, [r7, #12]
 8005f6a:	e04b      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d102      	bne.n	8005f78 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f72:	4b28      	ldr	r3, [pc, #160]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005f74:	60fb      	str	r3, [r7, #12]
 8005f76:	e045      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b08      	cmp	r3, #8
 8005f7c:	d10a      	bne.n	8005f94 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005f7e:	f7fe ffb7 	bl	8004ef0 <LL_RCC_HSE_IsEnabledDiv2>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d102      	bne.n	8005f8e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005f88:	4b22      	ldr	r3, [pc, #136]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005f8a:	60fb      	str	r3, [r7, #12]
 8005f8c:	e03a      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005f8e:	4b22      	ldr	r3, [pc, #136]	@ (8006018 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005f90:	60fb      	str	r3, [r7, #12]
 8005f92:	e037      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005f94:	f7ff fab9 	bl	800550a <LL_RCC_PLL_GetMainSource>
 8005f98:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d003      	beq.n	8005fa8 <HAL_RCC_GetSysClockFreq+0x64>
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d003      	beq.n	8005fae <HAL_RCC_GetSysClockFreq+0x6a>
 8005fa6:	e00d      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005faa:	60bb      	str	r3, [r7, #8]
        break;
 8005fac:	e015      	b.n	8005fda <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005fae:	f7fe ff9f 	bl	8004ef0 <LL_RCC_HSE_IsEnabledDiv2>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d102      	bne.n	8005fbe <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005fb8:	4b16      	ldr	r3, [pc, #88]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005fba:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005fbc:	e00d      	b.n	8005fda <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005fbe:	4b16      	ldr	r3, [pc, #88]	@ (8006018 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005fc0:	60bb      	str	r3, [r7, #8]
        break;
 8005fc2:	e00a      	b.n	8005fda <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005fc4:	f7ff f967 	bl	8005296 <LL_RCC_MSI_GetRange>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	091b      	lsrs	r3, r3, #4
 8005fcc:	f003 030f 	and.w	r3, r3, #15
 8005fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fd6:	60bb      	str	r3, [r7, #8]
        break;
 8005fd8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005fda:	f7ff fa71 	bl	80054c0 <LL_RCC_PLL_GetN>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	fb03 f402 	mul.w	r4, r3, r2
 8005fe6:	f7ff fa84 	bl	80054f2 <LL_RCC_PLL_GetDivider>
 8005fea:	4603      	mov	r3, r0
 8005fec:	091b      	lsrs	r3, r3, #4
 8005fee:	3301      	adds	r3, #1
 8005ff0:	fbb4 f4f3 	udiv	r4, r4, r3
 8005ff4:	f7ff fa71 	bl	80054da <LL_RCC_PLL_GetR>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	0f5b      	lsrs	r3, r3, #29
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	fbb4 f3f3 	udiv	r3, r4, r3
 8006002:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006004:	68fb      	ldr	r3, [r7, #12]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	bd90      	pop	{r4, r7, pc}
 800600e:	bf00      	nop
 8006010:	0800bc9c 	.word	0x0800bc9c
 8006014:	00f42400 	.word	0x00f42400
 8006018:	01e84800 	.word	0x01e84800

0800601c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b598      	push	{r3, r4, r7, lr}
 800601e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006020:	f7ff ff90 	bl	8005f44 <HAL_RCC_GetSysClockFreq>
 8006024:	4604      	mov	r4, r0
 8006026:	f7ff f9e9 	bl	80053fc <LL_RCC_GetAHBPrescaler>
 800602a:	4603      	mov	r3, r0
 800602c:	091b      	lsrs	r3, r3, #4
 800602e:	f003 030f 	and.w	r3, r3, #15
 8006032:	4a03      	ldr	r2, [pc, #12]	@ (8006040 <HAL_RCC_GetHCLKFreq+0x24>)
 8006034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006038:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800603c:	4618      	mov	r0, r3
 800603e:	bd98      	pop	{r3, r4, r7, pc}
 8006040:	0800bc3c 	.word	0x0800bc3c

08006044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006044:	b598      	push	{r3, r4, r7, lr}
 8006046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006048:	f7ff ffe8 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800604c:	4604      	mov	r4, r0
 800604e:	f7ff f9ef 	bl	8005430 <LL_RCC_GetAPB1Prescaler>
 8006052:	4603      	mov	r3, r0
 8006054:	0a1b      	lsrs	r3, r3, #8
 8006056:	f003 0307 	and.w	r3, r3, #7
 800605a:	4a04      	ldr	r2, [pc, #16]	@ (800606c <HAL_RCC_GetPCLK1Freq+0x28>)
 800605c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006060:	f003 031f 	and.w	r3, r3, #31
 8006064:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006068:	4618      	mov	r0, r3
 800606a:	bd98      	pop	{r3, r4, r7, pc}
 800606c:	0800bc7c 	.word	0x0800bc7c

08006070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006070:	b598      	push	{r3, r4, r7, lr}
 8006072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006074:	f7ff ffd2 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8006078:	4604      	mov	r4, r0
 800607a:	f7ff f9e5 	bl	8005448 <LL_RCC_GetAPB2Prescaler>
 800607e:	4603      	mov	r3, r0
 8006080:	0adb      	lsrs	r3, r3, #11
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	4a04      	ldr	r2, [pc, #16]	@ (8006098 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006088:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800608c:	f003 031f 	and.w	r3, r3, #31
 8006090:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006094:	4618      	mov	r0, r3
 8006096:	bd98      	pop	{r3, r4, r7, pc}
 8006098:	0800bc7c 	.word	0x0800bc7c

0800609c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800609c:	b590      	push	{r4, r7, lr}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2bb0      	cmp	r3, #176	@ 0xb0
 80060a8:	d903      	bls.n	80060b2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80060aa:	4b15      	ldr	r3, [pc, #84]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	e007      	b.n	80060c2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	091b      	lsrs	r3, r3, #4
 80060b6:	f003 030f 	and.w	r3, r3, #15
 80060ba:	4a11      	ldr	r2, [pc, #68]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80060bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060c0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80060c2:	f7ff f9a7 	bl	8005414 <LL_RCC_GetAHB4Prescaler>
 80060c6:	4603      	mov	r3, r0
 80060c8:	091b      	lsrs	r3, r3, #4
 80060ca:	f003 030f 	and.w	r3, r3, #15
 80060ce:	4a0d      	ldr	r2, [pc, #52]	@ (8006104 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80060d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060da:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4a0a      	ldr	r2, [pc, #40]	@ (8006108 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80060e0:	fba2 2303 	umull	r2, r3, r2, r3
 80060e4:	0c9c      	lsrs	r4, r3, #18
 80060e6:	f7fe fef5 	bl	8004ed4 <HAL_PWREx_GetVoltageRange>
 80060ea:	4603      	mov	r3, r0
 80060ec:	4619      	mov	r1, r3
 80060ee:	4620      	mov	r0, r4
 80060f0:	f000 f80c 	bl	800610c <RCC_SetFlashLatency>
 80060f4:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3714      	adds	r7, #20
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd90      	pop	{r4, r7, pc}
 80060fe:	bf00      	nop
 8006100:	0800bc9c 	.word	0x0800bc9c
 8006104:	0800bc3c 	.word	0x0800bc3c
 8006108:	431bde83 	.word	0x431bde83

0800610c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800610c:	b590      	push	{r4, r7, lr}
 800610e:	b093      	sub	sp, #76	@ 0x4c
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006116:	4b37      	ldr	r3, [pc, #220]	@ (80061f4 <RCC_SetFlashLatency+0xe8>)
 8006118:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800611c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800611e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006122:	4a35      	ldr	r2, [pc, #212]	@ (80061f8 <RCC_SetFlashLatency+0xec>)
 8006124:	f107 031c 	add.w	r3, r7, #28
 8006128:	ca07      	ldmia	r2, {r0, r1, r2}
 800612a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800612e:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <RCC_SetFlashLatency+0xf0>)
 8006130:	f107 040c 	add.w	r4, r7, #12
 8006134:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006136:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800613a:	2300      	movs	r3, #0
 800613c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006144:	d11a      	bne.n	800617c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006146:	2300      	movs	r3, #0
 8006148:	643b      	str	r3, [r7, #64]	@ 0x40
 800614a:	e013      	b.n	8006174 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800614c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	3348      	adds	r3, #72	@ 0x48
 8006152:	443b      	add	r3, r7
 8006154:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d807      	bhi.n	800616e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800615e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	3348      	adds	r3, #72	@ 0x48
 8006164:	443b      	add	r3, r7
 8006166:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800616a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800616c:	e020      	b.n	80061b0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800616e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006170:	3301      	adds	r3, #1
 8006172:	643b      	str	r3, [r7, #64]	@ 0x40
 8006174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006176:	2b03      	cmp	r3, #3
 8006178:	d9e8      	bls.n	800614c <RCC_SetFlashLatency+0x40>
 800617a:	e019      	b.n	80061b0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800617c:	2300      	movs	r3, #0
 800617e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006180:	e013      	b.n	80061aa <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	3348      	adds	r3, #72	@ 0x48
 8006188:	443b      	add	r3, r7
 800618a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	429a      	cmp	r2, r3
 8006192:	d807      	bhi.n	80061a4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	3348      	adds	r3, #72	@ 0x48
 800619a:	443b      	add	r3, r7
 800619c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80061a0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80061a2:	e005      	b.n	80061b0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80061a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a6:	3301      	adds	r3, #1
 80061a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d9e8      	bls.n	8006182 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80061b0:	4b13      	ldr	r3, [pc, #76]	@ (8006200 <RCC_SetFlashLatency+0xf4>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f023 0207 	bic.w	r2, r3, #7
 80061b8:	4911      	ldr	r1, [pc, #68]	@ (8006200 <RCC_SetFlashLatency+0xf4>)
 80061ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061bc:	4313      	orrs	r3, r2
 80061be:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80061c0:	f7fb fffa 	bl	80021b8 <HAL_GetTick>
 80061c4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80061c6:	e008      	b.n	80061da <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80061c8:	f7fb fff6 	bl	80021b8 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d901      	bls.n	80061da <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e007      	b.n	80061ea <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80061da:	4b09      	ldr	r3, [pc, #36]	@ (8006200 <RCC_SetFlashLatency+0xf4>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0307 	and.w	r3, r3, #7
 80061e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d1ef      	bne.n	80061c8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	374c      	adds	r7, #76	@ 0x4c
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd90      	pop	{r4, r7, pc}
 80061f2:	bf00      	nop
 80061f4:	0800bc10 	.word	0x0800bc10
 80061f8:	0800bc20 	.word	0x0800bc20
 80061fc:	0800bc2c 	.word	0x0800bc2c
 8006200:	58004000 	.word	0x58004000

08006204 <LL_RCC_LSE_IsEnabled>:
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800620c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <LL_RCC_LSE_IsEnabled+0x18>
 8006218:	2301      	movs	r3, #1
 800621a:	e000      	b.n	800621e <LL_RCC_LSE_IsEnabled+0x1a>
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <LL_RCC_LSE_IsReady>:
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800622c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b02      	cmp	r3, #2
 800623a:	d101      	bne.n	8006240 <LL_RCC_LSE_IsReady+0x18>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <LL_RCC_LSE_IsReady+0x1a>
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <LL_RCC_SetRFWKPClockSource>:
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800625c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006260:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <LL_RCC_SetSMPSClockSource>:
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006286:	f023 0203 	bic.w	r2, r3, #3
 800628a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4313      	orrs	r3, r2
 8006292:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <LL_RCC_SetSMPSPrescaler>:
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80062a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80062b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <LL_RCC_SetUSARTClockSource>:
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80062d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d8:	f023 0203 	bic.w	r2, r3, #3
 80062dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <LL_RCC_SetLPUARTClockSource>:
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80062fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006304:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006308:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <LL_RCC_SetI2CClockSource>:
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800632c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	091b      	lsrs	r3, r3, #4
 8006334:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006338:	43db      	mvns	r3, r3
 800633a:	401a      	ands	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006344:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <LL_RCC_SetLPTIMClockSource>:
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006366:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	0c1b      	lsrs	r3, r3, #16
 800636e:	041b      	lsls	r3, r3, #16
 8006370:	43db      	mvns	r3, r3
 8006372:	401a      	ands	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	041b      	lsls	r3, r3, #16
 8006378:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800637c:	4313      	orrs	r3, r2
 800637e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006382:	bf00      	nop
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <LL_RCC_SetSAIClockSource>:
{
 800638e:	b480      	push	{r7}
 8006390:	b083      	sub	sp, #12
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800639e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80063a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <LL_RCC_SetRNGClockSource>:
{
 80063ba:	b480      	push	{r7}
 80063bc:	b083      	sub	sp, #12
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80063c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80063ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80063da:	bf00      	nop
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <LL_RCC_SetCLK48ClockSource>:
{
 80063e6:	b480      	push	{r7}
 80063e8:	b083      	sub	sp, #12
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80063ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4313      	orrs	r3, r2
 8006402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <LL_RCC_SetUSBClockSource>:
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b082      	sub	sp, #8
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7ff ffe3 	bl	80063e6 <LL_RCC_SetCLK48ClockSource>
}
 8006420:	bf00      	nop
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <LL_RCC_SetADCClockSource>:
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006438:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800643c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4313      	orrs	r3, r2
 8006444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <LL_RCC_SetRTCClockSource>:
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800645c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006464:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006468:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4313      	orrs	r3, r2
 8006470:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <LL_RCC_GetRTCClockSource>:
{
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006484:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006490:	4618      	mov	r0, r3
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <LL_RCC_ForceBackupDomainReset>:
{
 800649a:	b480      	push	{r7}
 800649c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800649e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80064b2:	bf00      	nop
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <LL_RCC_ReleaseBackupDomainReset>:
{
 80064bc:	b480      	push	{r7}
 80064be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80064c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80064d4:	bf00      	nop
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <LL_RCC_PLLSAI1_Enable>:
{
 80064de:	b480      	push	{r7}
 80064e0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80064e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80064f0:	6013      	str	r3, [r2, #0]
}
 80064f2:	bf00      	nop
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <LL_RCC_PLLSAI1_Disable>:
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006500:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800650a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800650e:	6013      	str	r3, [r2, #0]
}
 8006510:	bf00      	nop
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <LL_RCC_PLLSAI1_IsReady>:
{
 800651a:	b480      	push	{r7}
 800651c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800651e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800652c:	d101      	bne.n	8006532 <LL_RCC_PLLSAI1_IsReady+0x18>
 800652e:	2301      	movs	r3, #1
 8006530:	e000      	b.n	8006534 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b088      	sub	sp, #32
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006546:	2300      	movs	r3, #0
 8006548:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800654a:	2300      	movs	r3, #0
 800654c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006556:	2b00      	cmp	r3, #0
 8006558:	d034      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800655e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006562:	d021      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006564:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006568:	d81b      	bhi.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800656a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800656e:	d01d      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8006570:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006574:	d815      	bhi.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00b      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800657a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800657e:	d110      	bne.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8006580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800658a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800658e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8006590:	e00d      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3304      	adds	r3, #4
 8006596:	4618      	mov	r0, r3
 8006598:	f000 f947 	bl	800682a <RCCEx_PLLSAI1_ConfigNP>
 800659c:	4603      	mov	r3, r0
 800659e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80065a0:	e005      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	77fb      	strb	r3, [r7, #31]
        break;
 80065a6:	e002      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80065a8:	bf00      	nop
 80065aa:	e000      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80065ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ae:	7ffb      	ldrb	r3, [r7, #31]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d105      	bne.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7ff fee8 	bl	800638e <LL_RCC_SetSAIClockSource>
 80065be:	e001      	b.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065c0:	7ffb      	ldrb	r3, [r7, #31]
 80065c2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d046      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80065d0:	f7ff ff56 	bl	8006480 <LL_RCC_GetRTCClockSource>
 80065d4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	69ba      	ldr	r2, [r7, #24]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d03c      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80065e0:	f7fe fc68 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d105      	bne.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff ff30 	bl	8006454 <LL_RCC_SetRTCClockSource>
 80065f4:	e02e      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80065f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fe:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8006600:	f7ff ff4b 	bl	800649a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8006604:	f7ff ff5a 	bl	80064bc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006616:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8006620:	f7ff fdf0 	bl	8006204 <LL_RCC_LSE_IsEnabled>
 8006624:	4603      	mov	r3, r0
 8006626:	2b01      	cmp	r3, #1
 8006628:	d114      	bne.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800662a:	f7fb fdc5 	bl	80021b8 <HAL_GetTick>
 800662e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8006630:	e00b      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006632:	f7fb fdc1 	bl	80021b8 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006640:	4293      	cmp	r3, r2
 8006642:	d902      	bls.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	77fb      	strb	r3, [r7, #31]
              break;
 8006648:	e004      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800664a:	f7ff fded 	bl	8006228 <LL_RCC_LSE_IsReady>
 800664e:	4603      	mov	r3, r0
 8006650:	2b01      	cmp	r3, #1
 8006652:	d1ee      	bne.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8006654:	7ffb      	ldrb	r3, [r7, #31]
 8006656:	77bb      	strb	r3, [r7, #30]
 8006658:	e001      	b.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800665a:	7ffb      	ldrb	r3, [r7, #31]
 800665c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d004      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	4618      	mov	r0, r3
 8006670:	f7ff fe2a 	bl	80062c8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0302 	and.w	r3, r3, #2
 800667c:	2b00      	cmp	r3, #0
 800667e:	d004      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	4618      	mov	r0, r3
 8006686:	f7ff fe35 	bl	80062f4 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	2b00      	cmp	r3, #0
 8006694:	d004      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff fe5d 	bl	800635a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0320 	and.w	r3, r3, #32
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d004      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff fe52 	bl	800635a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d004      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7ff fe2a 	bl	8006320 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0308 	and.w	r3, r3, #8
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066dc:	4618      	mov	r0, r3
 80066de:	f7ff fe1f 	bl	8006320 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d022      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7ff fe8d 	bl	8006412 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006700:	d107      	bne.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8006702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800670c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006710:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006716:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800671a:	d10b      	bne.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3304      	adds	r3, #4
 8006720:	4618      	mov	r0, r3
 8006722:	f000 f8dd 	bl	80068e0 <RCCEx_PLLSAI1_ConfigNQ>
 8006726:	4603      	mov	r3, r0
 8006728:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800672a:	7ffb      	ldrb	r3, [r7, #31]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8006730:	7ffb      	ldrb	r3, [r7, #31]
 8006732:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800673c:	2b00      	cmp	r3, #0
 800673e:	d02b      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006748:	d008      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006752:	d003      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006758:	2b00      	cmp	r3, #0
 800675a:	d105      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006760:	4618      	mov	r0, r3
 8006762:	f7ff fe2a 	bl	80063ba <LL_RCC_SetRNGClockSource>
 8006766:	e00a      	b.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x240>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006770:	60fb      	str	r3, [r7, #12]
 8006772:	2000      	movs	r0, #0
 8006774:	f7ff fe21 	bl	80063ba <LL_RCC_SetRNGClockSource>
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f7ff fe34 	bl	80063e6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006782:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006786:	d107      	bne.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006796:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d022      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a8:	4618      	mov	r0, r3
 80067aa:	f7ff fe3d 	bl	8006428 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067b6:	d107      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80067b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067c6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067d0:	d10b      	bne.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	3304      	adds	r3, #4
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 f8dd 	bl	8006996 <RCCEx_PLLSAI1_ConfigNR>
 80067dc:	4603      	mov	r3, r0
 80067de:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80067e0:	7ffb      	ldrb	r3, [r7, #31]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80067e6:	7ffb      	ldrb	r3, [r7, #31]
 80067e8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d004      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7ff fd26 	bl	800624c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d009      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006810:	4618      	mov	r0, r3
 8006812:	f7ff fd45 	bl	80062a0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff fd2c 	bl	8006278 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006820:	7fbb      	ldrb	r3, [r7, #30]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3720      	adds	r7, #32
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b084      	sub	sp, #16
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006836:	f7ff fe61 	bl	80064fc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800683a:	f7fb fcbd 	bl	80021b8 <HAL_GetTick>
 800683e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006840:	e009      	b.n	8006856 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006842:	f7fb fcb9 	bl	80021b8 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d902      	bls.n	8006856 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	73fb      	strb	r3, [r7, #15]
      break;
 8006854:	e004      	b.n	8006860 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006856:	f7ff fe60 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1f0      	bne.n	8006842 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d137      	bne.n	80068d6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006866:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	021b      	lsls	r3, r3, #8
 8006876:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800687a:	4313      	orrs	r3, r2
 800687c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800687e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006890:	4313      	orrs	r3, r2
 8006892:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006894:	f7ff fe23 	bl	80064de <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006898:	f7fb fc8e 	bl	80021b8 <HAL_GetTick>
 800689c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800689e:	e009      	b.n	80068b4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068a0:	f7fb fc8a 	bl	80021b8 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d902      	bls.n	80068b4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	73fb      	strb	r3, [r7, #15]
        break;
 80068b2:	e004      	b.n	80068be <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80068b4:	f7ff fe31 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d1f0      	bne.n	80068a0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80068be:	7bfb      	ldrb	r3, [r7, #15]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d108      	bne.n	80068d6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80068c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068d2:	4313      	orrs	r3, r2
 80068d4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80068ec:	f7ff fe06 	bl	80064fc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80068f0:	f7fb fc62 	bl	80021b8 <HAL_GetTick>
 80068f4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80068f6:	e009      	b.n	800690c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068f8:	f7fb fc5e 	bl	80021b8 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d902      	bls.n	800690c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	73fb      	strb	r3, [r7, #15]
      break;
 800690a:	e004      	b.n	8006916 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800690c:	f7ff fe05 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1f0      	bne.n	80068f8 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d137      	bne.n	800698c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800691c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	021b      	lsls	r3, r3, #8
 800692c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006930:	4313      	orrs	r3, r2
 8006932:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8006934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006946:	4313      	orrs	r3, r2
 8006948:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800694a:	f7ff fdc8 	bl	80064de <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800694e:	f7fb fc33 	bl	80021b8 <HAL_GetTick>
 8006952:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006954:	e009      	b.n	800696a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006956:	f7fb fc2f 	bl	80021b8 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d902      	bls.n	800696a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	73fb      	strb	r3, [r7, #15]
        break;
 8006968:	e004      	b.n	8006974 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800696a:	f7ff fdd6 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 800696e:	4603      	mov	r3, r0
 8006970:	2b01      	cmp	r3, #1
 8006972:	d1f0      	bne.n	8006956 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d108      	bne.n	800698c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800697a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800697e:	691a      	ldr	r2, [r3, #16]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006988:	4313      	orrs	r3, r2
 800698a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800698c:	7bfb      	ldrb	r3, [r7, #15]
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b084      	sub	sp, #16
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80069a2:	f7ff fdab 	bl	80064fc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80069a6:	f7fb fc07 	bl	80021b8 <HAL_GetTick>
 80069aa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80069ac:	e009      	b.n	80069c2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069ae:	f7fb fc03 	bl	80021b8 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d902      	bls.n	80069c2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	73fb      	strb	r3, [r7, #15]
      break;
 80069c0:	e004      	b.n	80069cc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80069c2:	f7ff fdaa 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1f0      	bne.n	80069ae <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d137      	bne.n	8006a42 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80069d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	021b      	lsls	r3, r3, #8
 80069e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80069e6:	4313      	orrs	r3, r2
 80069e8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80069ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80069fc:	4313      	orrs	r3, r2
 80069fe:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006a00:	f7ff fd6d 	bl	80064de <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a04:	f7fb fbd8 	bl	80021b8 <HAL_GetTick>
 8006a08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006a0a:	e009      	b.n	8006a20 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a0c:	f7fb fbd4 	bl	80021b8 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d902      	bls.n	8006a20 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	73fb      	strb	r3, [r7, #15]
        break;
 8006a1e:	e004      	b.n	8006a2a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006a20:	f7ff fd7b 	bl	800651a <LL_RCC_PLLSAI1_IsReady>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d1f0      	bne.n	8006a0c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006a2a:	7bfb      	ldrb	r3, [r7, #15]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d108      	bne.n	8006a42 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3710      	adds	r7, #16
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e07a      	b.n	8006b54 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d106      	bne.n	8006a78 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fb f9a0 	bl	8001db8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f003 0310 	and.w	r3, r3, #16
 8006a8a:	2b10      	cmp	r3, #16
 8006a8c:	d058      	beq.n	8006b40 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	22ca      	movs	r2, #202	@ 0xca
 8006a94:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	2253      	movs	r2, #83	@ 0x53
 8006a9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fa58 	bl	8006f54 <RTC_EnterInitMode>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d12c      	bne.n	8006b08 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6812      	ldr	r2, [r2, #0]
 8006ab8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006abc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ac0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6899      	ldr	r1, [r3, #8]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	68d2      	ldr	r2, [r2, #12]
 8006ae8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6919      	ldr	r1, [r3, #16]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	041a      	lsls	r2, r3, #16
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fa60 	bl	8006fc4 <RTC_ExitInitMode>
 8006b04:	4603      	mov	r3, r0
 8006b06:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d113      	bne.n	8006b36 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0203 	bic.w	r2, r2, #3
 8006b1c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	695b      	ldr	r3, [r3, #20]
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	430a      	orrs	r2, r1
 8006b34:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	22ff      	movs	r2, #255	@ 0xff
 8006b3c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006b3e:	e001      	b.n	8006b44 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d103      	bne.n	8006b52 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8006b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006b5c:	b590      	push	{r4, r7, lr}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d101      	bne.n	8006b7a <HAL_RTC_SetTime+0x1e>
 8006b76:	2302      	movs	r3, #2
 8006b78:	e08b      	b.n	8006c92 <HAL_RTC_SetTime+0x136>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2202      	movs	r2, #2
 8006b86:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d126      	bne.n	8006bde <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d102      	bne.n	8006ba4 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 fa31 	bl	8007010 <RTC_ByteToBcd2>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	785b      	ldrb	r3, [r3, #1]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 fa2a 	bl	8007010 <RTC_ByteToBcd2>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006bc0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	789b      	ldrb	r3, [r3, #2]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 fa22 	bl	8007010 <RTC_ByteToBcd2>
 8006bcc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006bce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	78db      	ldrb	r3, [r3, #3]
 8006bd6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	617b      	str	r3, [r7, #20]
 8006bdc:	e018      	b.n	8006c10 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d102      	bne.n	8006bf2 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	785b      	ldrb	r3, [r3, #1]
 8006bfc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006bfe:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006c04:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	78db      	ldrb	r3, [r3, #3]
 8006c0a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	22ca      	movs	r2, #202	@ 0xca
 8006c16:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2253      	movs	r2, #83	@ 0x53
 8006c1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f997 	bl	8006f54 <RTC_EnterInitMode>
 8006c26:	4603      	mov	r3, r0
 8006c28:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006c2a:	7cfb      	ldrb	r3, [r7, #19]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d120      	bne.n	8006c72 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006c3a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006c3e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	689a      	ldr	r2, [r3, #8]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006c4e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6899      	ldr	r1, [r3, #8]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	68da      	ldr	r2, [r3, #12]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f000 f9ab 	bl	8006fc4 <RTC_ExitInitMode>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006c72:	7cfb      	ldrb	r3, [r7, #19]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d103      	bne.n	8006c80 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	22ff      	movs	r2, #255	@ 0xff
 8006c86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006c90:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	371c      	adds	r7, #28
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd90      	pop	{r4, r7, pc}

08006c9a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b086      	sub	sp, #24
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	60f8      	str	r0, [r7, #12]
 8006ca2:	60b9      	str	r1, [r7, #8]
 8006ca4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006ccc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006cd0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	0c1b      	lsrs	r3, r3, #16
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cdc:	b2da      	uxtb	r2, r3
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	0a1b      	lsrs	r3, r3, #8
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cec:	b2da      	uxtb	r2, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	0d9b      	lsrs	r3, r3, #22
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	b2da      	uxtb	r2, r3
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d11a      	bne.n	8006d4c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 f996 	bl	800704c <RTC_Bcd2ToByte>
 8006d20:	4603      	mov	r3, r0
 8006d22:	461a      	mov	r2, r3
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	785b      	ldrb	r3, [r3, #1]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f000 f98d 	bl	800704c <RTC_Bcd2ToByte>
 8006d32:	4603      	mov	r3, r0
 8006d34:	461a      	mov	r2, r3
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	789b      	ldrb	r3, [r3, #2]
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 f984 	bl	800704c <RTC_Bcd2ToByte>
 8006d44:	4603      	mov	r3, r0
 8006d46:	461a      	mov	r2, r3
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3718      	adds	r7, #24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d56:	b590      	push	{r4, r7, lr}
 8006d58:	b087      	sub	sp, #28
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	60f8      	str	r0, [r7, #12]
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006d62:	2300      	movs	r3, #0
 8006d64:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d101      	bne.n	8006d74 <HAL_RTC_SetDate+0x1e>
 8006d70:	2302      	movs	r3, #2
 8006d72:	e075      	b.n	8006e60 <HAL_RTC_SetDate+0x10a>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2202      	movs	r2, #2
 8006d80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10e      	bne.n	8006da8 <HAL_RTC_SetDate+0x52>
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	785b      	ldrb	r3, [r3, #1]
 8006d8e:	f003 0310 	and.w	r3, r3, #16
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d008      	beq.n	8006da8 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	785b      	ldrb	r3, [r3, #1]
 8006d9a:	f023 0310 	bic.w	r3, r3, #16
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	330a      	adds	r3, #10
 8006da2:	b2da      	uxtb	r2, r3
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d11c      	bne.n	8006de8 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	78db      	ldrb	r3, [r3, #3]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f000 f92c 	bl	8007010 <RTC_ByteToBcd2>
 8006db8:	4603      	mov	r3, r0
 8006dba:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	785b      	ldrb	r3, [r3, #1]
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f000 f925 	bl	8007010 <RTC_ByteToBcd2>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006dca:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	789b      	ldrb	r3, [r3, #2]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 f91d 	bl	8007010 <RTC_ByteToBcd2>
 8006dd6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006dd8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]
 8006de6:	e00e      	b.n	8006e06 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	78db      	ldrb	r3, [r3, #3]
 8006dec:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	785b      	ldrb	r3, [r3, #1]
 8006df2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006df4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006dfa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	22ca      	movs	r2, #202	@ 0xca
 8006e0c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2253      	movs	r2, #83	@ 0x53
 8006e14:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 f89c 	bl	8006f54 <RTC_EnterInitMode>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006e20:	7cfb      	ldrb	r3, [r7, #19]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10c      	bne.n	8006e40 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006e30:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e34:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f000 f8c4 	bl	8006fc4 <RTC_ExitInitMode>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006e40:	7cfb      	ldrb	r3, [r7, #19]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d103      	bne.n	8006e4e <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	22ff      	movs	r2, #255	@ 0xff
 8006e54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006e5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	371c      	adds	r7, #28
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd90      	pop	{r4, r7, pc}

08006e68 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006e82:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e86:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	0c1b      	lsrs	r3, r3, #16
 8006e8c:	b2da      	uxtb	r2, r3
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	0a1b      	lsrs	r3, r3, #8
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	b2da      	uxtb	r2, r3
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	0b5b      	lsrs	r3, r3, #13
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	f003 0307 	and.w	r3, r3, #7
 8006eba:	b2da      	uxtb	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d11a      	bne.n	8006efc <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	78db      	ldrb	r3, [r3, #3]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 f8be 	bl	800704c <RTC_Bcd2ToByte>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	785b      	ldrb	r3, [r3, #1]
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 f8b5 	bl	800704c <RTC_Bcd2ToByte>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	789b      	ldrb	r3, [r3, #2]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 f8ac 	bl	800704c <RTC_Bcd2ToByte>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3718      	adds	r7, #24
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
	...

08006f08 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a0d      	ldr	r2, [pc, #52]	@ (8006f50 <HAL_RTC_WaitForSynchro+0x48>)
 8006f1a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f1c:	f7fb f94c 	bl	80021b8 <HAL_GetTick>
 8006f20:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006f22:	e009      	b.n	8006f38 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f24:	f7fb f948 	bl	80021b8 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f32:	d901      	bls.n	8006f38 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e007      	b.n	8006f48 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	f003 0320 	and.w	r3, r3, #32
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0ee      	beq.n	8006f24 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	0001ff5f 	.word	0x0001ff5f

08006f54 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d123      	bne.n	8006fba <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68da      	ldr	r2, [r3, #12]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f80:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f82:	f7fb f919 	bl	80021b8 <HAL_GetTick>
 8006f86:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006f88:	e00d      	b.n	8006fa6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f8a:	f7fb f915 	bl	80021b8 <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f98:	d905      	bls.n	8006fa6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d102      	bne.n	8006fba <RTC_EnterInitMode+0x66>
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d1e7      	bne.n	8006f8a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68da      	ldr	r2, [r3, #12]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fde:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f003 0320 	and.w	r3, r3, #32
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10b      	bne.n	8007006 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7ff ff8a 	bl	8006f08 <HAL_RTC_WaitForSynchro>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d005      	beq.n	8007006 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2204      	movs	r2, #4
 8006ffe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007006:	7bfb      	ldrb	r3, [r7, #15]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	4603      	mov	r3, r0
 8007018:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800701e:	e005      	b.n	800702c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3301      	adds	r3, #1
 8007024:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007026:	79fb      	ldrb	r3, [r7, #7]
 8007028:	3b0a      	subs	r3, #10
 800702a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800702c:	79fb      	ldrb	r3, [r7, #7]
 800702e:	2b09      	cmp	r3, #9
 8007030:	d8f6      	bhi.n	8007020 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	b2da      	uxtb	r2, r3
 800703a:	79fb      	ldrb	r3, [r7, #7]
 800703c:	4313      	orrs	r3, r2
 800703e:	b2db      	uxtb	r3, r3
}
 8007040:	4618      	mov	r0, r3
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	4603      	mov	r3, r0
 8007054:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007056:	2300      	movs	r3, #0
 8007058:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800705a:	79fb      	ldrb	r3, [r7, #7]
 800705c:	091b      	lsrs	r3, r3, #4
 800705e:	b2db      	uxtb	r3, r3
 8007060:	461a      	mov	r2, r3
 8007062:	4613      	mov	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	005b      	lsls	r3, r3, #1
 800706a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	b2da      	uxtb	r2, r3
 8007070:	79fb      	ldrb	r3, [r7, #7]
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	b2db      	uxtb	r3, r3
 8007078:	4413      	add	r3, r2
 800707a:	b2db      	uxtb	r3, r3
}
 800707c:	4618      	mov	r0, r3
 800707e:	3714      	adds	r7, #20
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <LL_RCC_GetUSARTClockSource>:
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007090:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007094:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4013      	ands	r3, r2
}
 800709c:	4618      	mov	r0, r3
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <LL_RCC_GetLPUARTClockSource>:
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80070b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4013      	ands	r3, r2
}
 80070bc:	4618      	mov	r0, r3
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e042      	b.n	8007160 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d106      	bne.n	80070f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7fa fdef 	bl	8001cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2224      	movs	r2, #36	@ 0x24
 80070f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0201 	bic.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 fade 	bl	80076d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 f8b3 	bl	8007284 <UART_SetConfig>
 800711e:	4603      	mov	r3, r0
 8007120:	2b01      	cmp	r3, #1
 8007122:	d101      	bne.n	8007128 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e01b      	b.n	8007160 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685a      	ldr	r2, [r3, #4]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007136:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	689a      	ldr	r2, [r3, #8]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007146:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0201 	orr.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 fb5d 	bl	8007818 <UART_CheckIdleState>
 800715e:	4603      	mov	r3, r0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08a      	sub	sp, #40	@ 0x28
 800716c:	af02      	add	r7, sp, #8
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	4613      	mov	r3, r2
 8007176:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800717e:	2b20      	cmp	r3, #32
 8007180:	d17b      	bne.n	800727a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d002      	beq.n	800718e <HAL_UART_Transmit+0x26>
 8007188:	88fb      	ldrh	r3, [r7, #6]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e074      	b.n	800727c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2221      	movs	r2, #33	@ 0x21
 800719e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071a2:	f7fb f809 	bl	80021b8 <HAL_GetTick>
 80071a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	88fa      	ldrh	r2, [r7, #6]
 80071ac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	88fa      	ldrh	r2, [r7, #6]
 80071b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c0:	d108      	bne.n	80071d4 <HAL_UART_Transmit+0x6c>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d104      	bne.n	80071d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	e003      	b.n	80071dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071d8:	2300      	movs	r3, #0
 80071da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071dc:	e030      	b.n	8007240 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	2180      	movs	r1, #128	@ 0x80
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f000 fbbf 	bl	800796c <UART_WaitOnFlagUntilTimeout>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d005      	beq.n	8007200 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e03d      	b.n	800727c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10b      	bne.n	800721e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007214:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	3302      	adds	r3, #2
 800721a:	61bb      	str	r3, [r7, #24]
 800721c:	e007      	b.n	800722e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	781a      	ldrb	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	3301      	adds	r3, #1
 800722c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007234:	b29b      	uxth	r3, r3
 8007236:	3b01      	subs	r3, #1
 8007238:	b29a      	uxth	r2, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007246:	b29b      	uxth	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1c8      	bne.n	80071de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2200      	movs	r2, #0
 8007254:	2140      	movs	r1, #64	@ 0x40
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 fb88 	bl	800796c <UART_WaitOnFlagUntilTimeout>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d005      	beq.n	800726e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2220      	movs	r2, #32
 8007266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e006      	b.n	800727c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2220      	movs	r2, #32
 8007272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007276:	2300      	movs	r3, #0
 8007278:	e000      	b.n	800727c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800727a:	2302      	movs	r3, #2
  }
}
 800727c:	4618      	mov	r0, r3
 800727e:	3720      	adds	r7, #32
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007288:	b08c      	sub	sp, #48	@ 0x30
 800728a:	af00      	add	r7, sp, #0
 800728c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	689a      	ldr	r2, [r3, #8]
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	431a      	orrs	r2, r3
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	695b      	ldr	r3, [r3, #20]
 80072a2:	431a      	orrs	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	4baf      	ldr	r3, [pc, #700]	@ (8007570 <UART_SetConfig+0x2ec>)
 80072b4:	4013      	ands	r3, r2
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	6812      	ldr	r2, [r2, #0]
 80072ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072bc:	430b      	orrs	r3, r1
 80072be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	68da      	ldr	r2, [r3, #12]
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4aa4      	ldr	r2, [pc, #656]	@ (8007574 <UART_SetConfig+0x2f0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d004      	beq.n	80072f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072ec:	4313      	orrs	r3, r2
 80072ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80072fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	6812      	ldr	r2, [r2, #0]
 8007302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007304:	430b      	orrs	r3, r1
 8007306:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730e:	f023 010f 	bic.w	r1, r3, #15
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	430a      	orrs	r2, r1
 800731c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a95      	ldr	r2, [pc, #596]	@ (8007578 <UART_SetConfig+0x2f4>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d125      	bne.n	8007374 <UART_SetConfig+0xf0>
 8007328:	2003      	movs	r0, #3
 800732a:	f7ff fead 	bl	8007088 <LL_RCC_GetUSARTClockSource>
 800732e:	4603      	mov	r3, r0
 8007330:	2b03      	cmp	r3, #3
 8007332:	d81b      	bhi.n	800736c <UART_SetConfig+0xe8>
 8007334:	a201      	add	r2, pc, #4	@ (adr r2, 800733c <UART_SetConfig+0xb8>)
 8007336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800733a:	bf00      	nop
 800733c:	0800734d 	.word	0x0800734d
 8007340:	0800735d 	.word	0x0800735d
 8007344:	08007355 	.word	0x08007355
 8007348:	08007365 	.word	0x08007365
 800734c:	2301      	movs	r3, #1
 800734e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007352:	e042      	b.n	80073da <UART_SetConfig+0x156>
 8007354:	2302      	movs	r3, #2
 8007356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800735a:	e03e      	b.n	80073da <UART_SetConfig+0x156>
 800735c:	2304      	movs	r3, #4
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007362:	e03a      	b.n	80073da <UART_SetConfig+0x156>
 8007364:	2308      	movs	r3, #8
 8007366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736a:	e036      	b.n	80073da <UART_SetConfig+0x156>
 800736c:	2310      	movs	r3, #16
 800736e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007372:	e032      	b.n	80073da <UART_SetConfig+0x156>
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a7e      	ldr	r2, [pc, #504]	@ (8007574 <UART_SetConfig+0x2f0>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d12a      	bne.n	80073d4 <UART_SetConfig+0x150>
 800737e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8007382:	f7ff fe91 	bl	80070a8 <LL_RCC_GetLPUARTClockSource>
 8007386:	4603      	mov	r3, r0
 8007388:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800738c:	d01a      	beq.n	80073c4 <UART_SetConfig+0x140>
 800738e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007392:	d81b      	bhi.n	80073cc <UART_SetConfig+0x148>
 8007394:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007398:	d00c      	beq.n	80073b4 <UART_SetConfig+0x130>
 800739a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800739e:	d815      	bhi.n	80073cc <UART_SetConfig+0x148>
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d003      	beq.n	80073ac <UART_SetConfig+0x128>
 80073a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a8:	d008      	beq.n	80073bc <UART_SetConfig+0x138>
 80073aa:	e00f      	b.n	80073cc <UART_SetConfig+0x148>
 80073ac:	2300      	movs	r3, #0
 80073ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073b2:	e012      	b.n	80073da <UART_SetConfig+0x156>
 80073b4:	2302      	movs	r3, #2
 80073b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ba:	e00e      	b.n	80073da <UART_SetConfig+0x156>
 80073bc:	2304      	movs	r3, #4
 80073be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073c2:	e00a      	b.n	80073da <UART_SetConfig+0x156>
 80073c4:	2308      	movs	r3, #8
 80073c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ca:	e006      	b.n	80073da <UART_SetConfig+0x156>
 80073cc:	2310      	movs	r3, #16
 80073ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073d2:	e002      	b.n	80073da <UART_SetConfig+0x156>
 80073d4:	2310      	movs	r3, #16
 80073d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a65      	ldr	r2, [pc, #404]	@ (8007574 <UART_SetConfig+0x2f0>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	f040 8097 	bne.w	8007514 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d823      	bhi.n	8007436 <UART_SetConfig+0x1b2>
 80073ee:	a201      	add	r2, pc, #4	@ (adr r2, 80073f4 <UART_SetConfig+0x170>)
 80073f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f4:	08007419 	.word	0x08007419
 80073f8:	08007437 	.word	0x08007437
 80073fc:	08007421 	.word	0x08007421
 8007400:	08007437 	.word	0x08007437
 8007404:	08007427 	.word	0x08007427
 8007408:	08007437 	.word	0x08007437
 800740c:	08007437 	.word	0x08007437
 8007410:	08007437 	.word	0x08007437
 8007414:	0800742f 	.word	0x0800742f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007418:	f7fe fe14 	bl	8006044 <HAL_RCC_GetPCLK1Freq>
 800741c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800741e:	e010      	b.n	8007442 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007420:	4b56      	ldr	r3, [pc, #344]	@ (800757c <UART_SetConfig+0x2f8>)
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007424:	e00d      	b.n	8007442 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007426:	f7fe fd8d 	bl	8005f44 <HAL_RCC_GetSysClockFreq>
 800742a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800742c:	e009      	b.n	8007442 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800742e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007434:	e005      	b.n	8007442 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007440:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 812b 	beq.w	80076a0 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744e:	4a4c      	ldr	r2, [pc, #304]	@ (8007580 <UART_SetConfig+0x2fc>)
 8007450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007454:	461a      	mov	r2, r3
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	fbb3 f3f2 	udiv	r3, r3, r2
 800745c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	4613      	mov	r3, r2
 8007464:	005b      	lsls	r3, r3, #1
 8007466:	4413      	add	r3, r2
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	429a      	cmp	r2, r3
 800746c:	d305      	bcc.n	800747a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	429a      	cmp	r2, r3
 8007478:	d903      	bls.n	8007482 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007480:	e10e      	b.n	80076a0 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	2200      	movs	r2, #0
 8007486:	60bb      	str	r3, [r7, #8]
 8007488:	60fa      	str	r2, [r7, #12]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748e:	4a3c      	ldr	r2, [pc, #240]	@ (8007580 <UART_SetConfig+0x2fc>)
 8007490:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007494:	b29b      	uxth	r3, r3
 8007496:	2200      	movs	r2, #0
 8007498:	603b      	str	r3, [r7, #0]
 800749a:	607a      	str	r2, [r7, #4]
 800749c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074a4:	f7f9 fb58 	bl	8000b58 <__aeabi_uldivmod>
 80074a8:	4602      	mov	r2, r0
 80074aa:	460b      	mov	r3, r1
 80074ac:	4610      	mov	r0, r2
 80074ae:	4619      	mov	r1, r3
 80074b0:	f04f 0200 	mov.w	r2, #0
 80074b4:	f04f 0300 	mov.w	r3, #0
 80074b8:	020b      	lsls	r3, r1, #8
 80074ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80074be:	0202      	lsls	r2, r0, #8
 80074c0:	6979      	ldr	r1, [r7, #20]
 80074c2:	6849      	ldr	r1, [r1, #4]
 80074c4:	0849      	lsrs	r1, r1, #1
 80074c6:	2000      	movs	r0, #0
 80074c8:	460c      	mov	r4, r1
 80074ca:	4605      	mov	r5, r0
 80074cc:	eb12 0804 	adds.w	r8, r2, r4
 80074d0:	eb43 0905 	adc.w	r9, r3, r5
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	469a      	mov	sl, r3
 80074dc:	4693      	mov	fp, r2
 80074de:	4652      	mov	r2, sl
 80074e0:	465b      	mov	r3, fp
 80074e2:	4640      	mov	r0, r8
 80074e4:	4649      	mov	r1, r9
 80074e6:	f7f9 fb37 	bl	8000b58 <__aeabi_uldivmod>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4613      	mov	r3, r2
 80074f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074f8:	d308      	bcc.n	800750c <UART_SetConfig+0x288>
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007500:	d204      	bcs.n	800750c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	6a3a      	ldr	r2, [r7, #32]
 8007508:	60da      	str	r2, [r3, #12]
 800750a:	e0c9      	b.n	80076a0 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007512:	e0c5      	b.n	80076a0 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	69db      	ldr	r3, [r3, #28]
 8007518:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800751c:	d16d      	bne.n	80075fa <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800751e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007522:	3b01      	subs	r3, #1
 8007524:	2b07      	cmp	r3, #7
 8007526:	d82d      	bhi.n	8007584 <UART_SetConfig+0x300>
 8007528:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <UART_SetConfig+0x2ac>)
 800752a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800752e:	bf00      	nop
 8007530:	08007551 	.word	0x08007551
 8007534:	08007559 	.word	0x08007559
 8007538:	08007585 	.word	0x08007585
 800753c:	0800755f 	.word	0x0800755f
 8007540:	08007585 	.word	0x08007585
 8007544:	08007585 	.word	0x08007585
 8007548:	08007585 	.word	0x08007585
 800754c:	08007567 	.word	0x08007567
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007550:	f7fe fd8e 	bl	8006070 <HAL_RCC_GetPCLK2Freq>
 8007554:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007556:	e01b      	b.n	8007590 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007558:	4b08      	ldr	r3, [pc, #32]	@ (800757c <UART_SetConfig+0x2f8>)
 800755a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800755c:	e018      	b.n	8007590 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800755e:	f7fe fcf1 	bl	8005f44 <HAL_RCC_GetSysClockFreq>
 8007562:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007564:	e014      	b.n	8007590 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800756a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800756c:	e010      	b.n	8007590 <UART_SetConfig+0x30c>
 800756e:	bf00      	nop
 8007570:	cfff69f3 	.word	0xcfff69f3
 8007574:	40008000 	.word	0x40008000
 8007578:	40013800 	.word	0x40013800
 800757c:	00f42400 	.word	0x00f42400
 8007580:	0800bcdc 	.word	0x0800bcdc
      default:
        pclk = 0U;
 8007584:	2300      	movs	r3, #0
 8007586:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800758e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 8084 	beq.w	80076a0 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759c:	4a4b      	ldr	r2, [pc, #300]	@ (80076cc <UART_SetConfig+0x448>)
 800759e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075a2:	461a      	mov	r2, r3
 80075a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80075aa:	005a      	lsls	r2, r3, #1
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	085b      	lsrs	r3, r3, #1
 80075b2:	441a      	add	r2, r3
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075bc:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	2b0f      	cmp	r3, #15
 80075c2:	d916      	bls.n	80075f2 <UART_SetConfig+0x36e>
 80075c4:	6a3b      	ldr	r3, [r7, #32]
 80075c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075ca:	d212      	bcs.n	80075f2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075cc:	6a3b      	ldr	r3, [r7, #32]
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	f023 030f 	bic.w	r3, r3, #15
 80075d4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	085b      	lsrs	r3, r3, #1
 80075da:	b29b      	uxth	r3, r3
 80075dc:	f003 0307 	and.w	r3, r3, #7
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	8bfb      	ldrh	r3, [r7, #30]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	8bfa      	ldrh	r2, [r7, #30]
 80075ee:	60da      	str	r2, [r3, #12]
 80075f0:	e056      	b.n	80076a0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075f8:	e052      	b.n	80076a0 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075fe:	3b01      	subs	r3, #1
 8007600:	2b07      	cmp	r3, #7
 8007602:	d822      	bhi.n	800764a <UART_SetConfig+0x3c6>
 8007604:	a201      	add	r2, pc, #4	@ (adr r2, 800760c <UART_SetConfig+0x388>)
 8007606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760a:	bf00      	nop
 800760c:	0800762d 	.word	0x0800762d
 8007610:	08007635 	.word	0x08007635
 8007614:	0800764b 	.word	0x0800764b
 8007618:	0800763b 	.word	0x0800763b
 800761c:	0800764b 	.word	0x0800764b
 8007620:	0800764b 	.word	0x0800764b
 8007624:	0800764b 	.word	0x0800764b
 8007628:	08007643 	.word	0x08007643
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800762c:	f7fe fd20 	bl	8006070 <HAL_RCC_GetPCLK2Freq>
 8007630:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007632:	e010      	b.n	8007656 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007634:	4b26      	ldr	r3, [pc, #152]	@ (80076d0 <UART_SetConfig+0x44c>)
 8007636:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007638:	e00d      	b.n	8007656 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800763a:	f7fe fc83 	bl	8005f44 <HAL_RCC_GetSysClockFreq>
 800763e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007640:	e009      	b.n	8007656 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007642:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007646:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007648:	e005      	b.n	8007656 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800764a:	2300      	movs	r3, #0
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007654:	bf00      	nop
    }

    if (pclk != 0U)
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007658:	2b00      	cmp	r3, #0
 800765a:	d021      	beq.n	80076a0 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007660:	4a1a      	ldr	r2, [pc, #104]	@ (80076cc <UART_SetConfig+0x448>)
 8007662:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007666:	461a      	mov	r2, r3
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	fbb3 f2f2 	udiv	r2, r3, r2
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	085b      	lsrs	r3, r3, #1
 8007674:	441a      	add	r2, r3
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	fbb2 f3f3 	udiv	r3, r2, r3
 800767e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	2b0f      	cmp	r3, #15
 8007684:	d909      	bls.n	800769a <UART_SetConfig+0x416>
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800768c:	d205      	bcs.n	800769a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800768e:	6a3b      	ldr	r3, [r7, #32]
 8007690:	b29a      	uxth	r2, r3
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	60da      	str	r2, [r3, #12]
 8007698:	e002      	b.n	80076a0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	2200      	movs	r2, #0
 80076b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	2200      	movs	r2, #0
 80076ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80076bc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3730      	adds	r7, #48	@ 0x30
 80076c4:	46bd      	mov	sp, r7
 80076c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076ca:	bf00      	nop
 80076cc:	0800bcdc 	.word	0x0800bcdc
 80076d0:	00f42400 	.word	0x00f42400

080076d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e0:	f003 0308 	and.w	r3, r3, #8
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00a      	beq.n	80076fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00a      	beq.n	8007720 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	430a      	orrs	r2, r1
 800771e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	f003 0302 	and.w	r3, r3, #2
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00a      	beq.n	8007742 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007746:	f003 0304 	and.w	r3, r3, #4
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007768:	f003 0310 	and.w	r3, r3, #16
 800776c:	2b00      	cmp	r3, #0
 800776e:	d00a      	beq.n	8007786 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778a:	f003 0320 	and.w	r3, r3, #32
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00a      	beq.n	80077a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	430a      	orrs	r2, r1
 80077a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d01a      	beq.n	80077ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	430a      	orrs	r2, r1
 80077c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077d2:	d10a      	bne.n	80077ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00a      	beq.n	800780c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	430a      	orrs	r2, r1
 800780a:	605a      	str	r2, [r3, #4]
  }
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b098      	sub	sp, #96	@ 0x60
 800781c:	af02      	add	r7, sp, #8
 800781e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007828:	f7fa fcc6 	bl	80021b8 <HAL_GetTick>
 800782c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f003 0308 	and.w	r3, r3, #8
 8007838:	2b08      	cmp	r3, #8
 800783a:	d12f      	bne.n	800789c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800783c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007844:	2200      	movs	r2, #0
 8007846:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f88e 	bl	800796c <UART_WaitOnFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d022      	beq.n	800789c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785e:	e853 3f00 	ldrex	r3, [r3]
 8007862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800786a:	653b      	str	r3, [r7, #80]	@ 0x50
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	461a      	mov	r2, r3
 8007872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007874:	647b      	str	r3, [r7, #68]	@ 0x44
 8007876:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007878:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800787a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800787c:	e841 2300 	strex	r3, r2, [r1]
 8007880:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1e6      	bne.n	8007856 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2220      	movs	r2, #32
 800788c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007898:	2303      	movs	r3, #3
 800789a:	e063      	b.n	8007964 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0304 	and.w	r3, r3, #4
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	d149      	bne.n	800793e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078b2:	2200      	movs	r2, #0
 80078b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f857 	bl	800796c <UART_WaitOnFlagUntilTimeout>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d03c      	beq.n	800793e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	623b      	str	r3, [r7, #32]
   return(result);
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80078e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e6      	bne.n	80078c4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3308      	adds	r3, #8
 80078fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	60fb      	str	r3, [r7, #12]
   return(result);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f023 0301 	bic.w	r3, r3, #1
 800790c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	3308      	adds	r3, #8
 8007914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007916:	61fa      	str	r2, [r7, #28]
 8007918:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	69b9      	ldr	r1, [r7, #24]
 800791c:	69fa      	ldr	r2, [r7, #28]
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	617b      	str	r3, [r7, #20]
   return(result);
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e5      	bne.n	80078f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2220      	movs	r2, #32
 800792e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e012      	b.n	8007964 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2220      	movs	r2, #32
 8007942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2220      	movs	r2, #32
 800794a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3758      	adds	r7, #88	@ 0x58
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	603b      	str	r3, [r7, #0]
 8007978:	4613      	mov	r3, r2
 800797a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800797c:	e04f      	b.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007984:	d04b      	beq.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007986:	f7fa fc17 	bl	80021b8 <HAL_GetTick>
 800798a:	4602      	mov	r2, r0
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	1ad3      	subs	r3, r2, r3
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	429a      	cmp	r2, r3
 8007994:	d302      	bcc.n	800799c <UART_WaitOnFlagUntilTimeout+0x30>
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d101      	bne.n	80079a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e04e      	b.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0304 	and.w	r3, r3, #4
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d037      	beq.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	2b80      	cmp	r3, #128	@ 0x80
 80079b2:	d034      	beq.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	2b40      	cmp	r3, #64	@ 0x40
 80079b8:	d031      	beq.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	f003 0308 	and.w	r3, r3, #8
 80079c4:	2b08      	cmp	r3, #8
 80079c6:	d110      	bne.n	80079ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2208      	movs	r2, #8
 80079ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 f838 	bl	8007a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2208      	movs	r2, #8
 80079da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e029      	b.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	69db      	ldr	r3, [r3, #28]
 80079f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079f8:	d111      	bne.n	8007a1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f000 f81e 	bl	8007a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e00f      	b.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	69da      	ldr	r2, [r3, #28]
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	4013      	ands	r3, r2
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	bf0c      	ite	eq
 8007a2e:	2301      	moveq	r3, #1
 8007a30:	2300      	movne	r3, #0
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	461a      	mov	r2, r3
 8007a36:	79fb      	ldrb	r3, [r7, #7]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d0a0      	beq.n	800797e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b095      	sub	sp, #84	@ 0x54
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a56:	e853 3f00 	ldrex	r3, [r3]
 8007a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a74:	e841 2300 	strex	r3, r2, [r1]
 8007a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e6      	bne.n	8007a4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3308      	adds	r3, #8
 8007a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	6a3b      	ldr	r3, [r7, #32]
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a96:	f023 0301 	bic.w	r3, r3, #1
 8007a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007aa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aac:	e841 2300 	strex	r3, r2, [r1]
 8007ab0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d1e3      	bne.n	8007a80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d118      	bne.n	8007af2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f023 0310 	bic.w	r3, r3, #16
 8007ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ade:	61bb      	str	r3, [r7, #24]
 8007ae0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae2:	6979      	ldr	r1, [r7, #20]
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	e841 2300 	strex	r3, r2, [r1]
 8007aea:	613b      	str	r3, [r7, #16]
   return(result);
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e6      	bne.n	8007ac0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007b06:	bf00      	nop
 8007b08:	3754      	adds	r7, #84	@ 0x54
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d101      	bne.n	8007b28 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b24:	2302      	movs	r3, #2
 8007b26:	e027      	b.n	8007b78 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2224      	movs	r2, #36	@ 0x24
 8007b34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f022 0201 	bic.w	r2, r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2220      	movs	r2, #32
 8007b6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3714      	adds	r7, #20
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d101      	bne.n	8007b9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e02d      	b.n	8007bf8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2224      	movs	r2, #36	@ 0x24
 8007ba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0201 	bic.w	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	430a      	orrs	r2, r1
 8007bd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f84f 	bl	8007c7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2220      	movs	r2, #32
 8007bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d101      	bne.n	8007c18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e02d      	b.n	8007c74 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2224      	movs	r2, #36	@ 0x24
 8007c24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f022 0201 	bic.w	r2, r2, #1
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 f811 	bl	8007c7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2220      	movs	r2, #32
 8007c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d108      	bne.n	8007c9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c9c:	e031      	b.n	8007d02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c9e:	2308      	movs	r3, #8
 8007ca0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007ca2:	2308      	movs	r3, #8
 8007ca4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	0e5b      	lsrs	r3, r3, #25
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	f003 0307 	and.w	r3, r3, #7
 8007cb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	0f5b      	lsrs	r3, r3, #29
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	f003 0307 	and.w	r3, r3, #7
 8007cc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cc6:	7bbb      	ldrb	r3, [r7, #14]
 8007cc8:	7b3a      	ldrb	r2, [r7, #12]
 8007cca:	4911      	ldr	r1, [pc, #68]	@ (8007d10 <UARTEx_SetNbDataToProcess+0x94>)
 8007ccc:	5c8a      	ldrb	r2, [r1, r2]
 8007cce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007cd2:	7b3a      	ldrb	r2, [r7, #12]
 8007cd4:	490f      	ldr	r1, [pc, #60]	@ (8007d14 <UARTEx_SetNbDataToProcess+0x98>)
 8007cd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
 8007ce6:	7b7a      	ldrb	r2, [r7, #13]
 8007ce8:	4909      	ldr	r1, [pc, #36]	@ (8007d10 <UARTEx_SetNbDataToProcess+0x94>)
 8007cea:	5c8a      	ldrb	r2, [r1, r2]
 8007cec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007cf0:	7b7a      	ldrb	r2, [r7, #13]
 8007cf2:	4908      	ldr	r1, [pc, #32]	@ (8007d14 <UARTEx_SetNbDataToProcess+0x98>)
 8007cf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cf6:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007d02:	bf00      	nop
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	0800bcf4 	.word	0x0800bcf4
 8007d14:	0800bcfc 	.word	0x0800bcfc

08007d18 <writeRegister>:
 *      Author: pzaragoza
 */

#include "INA3221.h"

static HAL_StatusTypeDef writeRegister(INA3221_t *dev, uint8_t reg, uint16_t value) {
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b088      	sub	sp, #32
 8007d1c:	af04      	add	r7, sp, #16
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	460b      	mov	r3, r1
 8007d22:	70fb      	strb	r3, [r7, #3]
 8007d24:	4613      	mov	r3, r2
 8007d26:	803b      	strh	r3, [r7, #0]
    uint8_t data[2];
    data[0] = (value >> 8) & 0xFF;
 8007d28:	883b      	ldrh	r3, [r7, #0]
 8007d2a:	0a1b      	lsrs	r3, r3, #8
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	733b      	strb	r3, [r7, #12]
    data[1] = value & 0xFF;
 8007d32:	883b      	ldrh	r3, [r7, #0]
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Mem_Write(dev->hi2c,
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6818      	ldr	r0, [r3, #0]
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	f04f 33ff 	mov.w	r3, #4294967295
 8007d44:	9302      	str	r3, [sp, #8]
 8007d46:	2302      	movs	r3, #2
 8007d48:	9301      	str	r3, [sp, #4]
 8007d4a:	f107 030c 	add.w	r3, r7, #12
 8007d4e:	9300      	str	r3, [sp, #0]
 8007d50:	2301      	movs	r3, #1
 8007d52:	2180      	movs	r1, #128	@ 0x80
 8007d54:	f7fc f994 	bl	8004080 <HAL_I2C_Mem_Write>
 8007d58:	4603      	mov	r3, r0
                             reg,
                             I2C_MEMADD_SIZE_8BIT,
                             data,
                             2,
                             HAL_MAX_DELAY);
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <readRegister>:

static HAL_StatusTypeDef readRegister(INA3221_t *dev, uint8_t reg, uint8_t *value) {
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b088      	sub	sp, #32
 8007d66:	af04      	add	r7, sp, #16
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	607a      	str	r2, [r7, #4]
 8007d6e:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(dev->hi2c,
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6818      	ldr	r0, [r3, #0]
 8007d74:	7afb      	ldrb	r3, [r7, #11]
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7c:	9302      	str	r3, [sp, #8]
 8007d7e:	2302      	movs	r3, #2
 8007d80:	9301      	str	r3, [sp, #4]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	2301      	movs	r3, #1
 8007d88:	2180      	movs	r1, #128	@ 0x80
 8007d8a:	f7fc fa8d 	bl	80042a8 <HAL_I2C_Mem_Read>
 8007d8e:	4603      	mov	r3, r0
                            reg,
                            I2C_MEMADD_SIZE_8BIT,
                            value,
                            2,
                            HAL_MAX_DELAY);
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <INA3221_Init>:

HAL_StatusTypeDef INA3221_Init(INA3221_t *dev) {
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
	uint16_t config = (1<<14) | (1<<13) | (1<<12) | (dev->averagingMode << 9) | (dev->convTimeBus << 6) | (dev->convTimeShunt << 3) | (dev->operatingMode);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	7c1b      	ldrb	r3, [r3, #16]
 8007da4:	b21b      	sxth	r3, r3
 8007da6:	025b      	lsls	r3, r3, #9
 8007da8:	b21b      	sxth	r3, r3
 8007daa:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8007dae:	b21a      	sxth	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	7c9b      	ldrb	r3, [r3, #18]
 8007db4:	b21b      	sxth	r3, r3
 8007db6:	019b      	lsls	r3, r3, #6
 8007db8:	b21b      	sxth	r3, r3
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	b21a      	sxth	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	7c5b      	ldrb	r3, [r3, #17]
 8007dc2:	b21b      	sxth	r3, r3
 8007dc4:	00db      	lsls	r3, r3, #3
 8007dc6:	b21b      	sxth	r3, r3
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	b21a      	sxth	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	7cdb      	ldrb	r3, [r3, #19]
 8007dd0:	b21b      	sxth	r3, r3
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	b21b      	sxth	r3, r3
 8007dd6:	81fb      	strh	r3, [r7, #14]

    return writeRegister(dev, INA3221_REG_CONFIG, config);
 8007dd8:	89fb      	ldrh	r3, [r7, #14]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	2100      	movs	r1, #0
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f7ff ff9a 	bl	8007d18 <writeRegister>
 8007de4:	4603      	mov	r3, r0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
	...

08007df0 <INA3221_ReadVoltage>:

HAL_StatusTypeDef INA3221_ReadVoltage(INA3221_t *dev, uint8_t channel, float *busVoltage, float *shuntVoltage) {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	607a      	str	r2, [r7, #4]
 8007dfa:	603b      	str	r3, [r7, #0]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	72fb      	strb	r3, [r7, #11]
    if (channel < 1 || channel > 3) return HAL_ERROR;
 8007e00:	7afb      	ldrb	r3, [r7, #11]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d002      	beq.n	8007e0c <INA3221_ReadVoltage+0x1c>
 8007e06:	7afb      	ldrb	r3, [r7, #11]
 8007e08:	2b03      	cmp	r3, #3
 8007e0a:	d901      	bls.n	8007e10 <INA3221_ReadVoltage+0x20>
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e051      	b.n	8007eb4 <INA3221_ReadVoltage+0xc4>
    uint8_t buf1[2], buf2[2];
    HAL_StatusTypeDef status;

    uint16_t rawShunt, rawBus;

    status = readRegister(dev, INA3221_REG_SHUNT_VOLTAGE_1 + (channel - 1) * 2, buf1);
 8007e10:	7afb      	ldrb	r3, [r7, #11]
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	3b01      	subs	r3, #1
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	f107 0218 	add.w	r2, r7, #24
 8007e1e:	4619      	mov	r1, r3
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f7ff ff9e 	bl	8007d62 <readRegister>
 8007e26:	4603      	mov	r3, r0
 8007e28:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 8007e2a:	7ffb      	ldrb	r3, [r7, #31]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <INA3221_ReadVoltage+0x44>
 8007e30:	7ffb      	ldrb	r3, [r7, #31]
 8007e32:	e03f      	b.n	8007eb4 <INA3221_ReadVoltage+0xc4>

	status = readRegister(dev, INA3221_REG_BUS_VOLTAGE_1 + (channel - 1) * 2, buf2);
 8007e34:	7afb      	ldrb	r3, [r7, #11]
 8007e36:	005b      	lsls	r3, r3, #1
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	f107 0214 	add.w	r2, r7, #20
 8007e3e:	4619      	mov	r1, r3
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	f7ff ff8e 	bl	8007d62 <readRegister>
 8007e46:	4603      	mov	r3, r0
 8007e48:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 8007e4a:	7ffb      	ldrb	r3, [r7, #31]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d001      	beq.n	8007e54 <INA3221_ReadVoltage+0x64>
 8007e50:	7ffb      	ldrb	r3, [r7, #31]
 8007e52:	e02f      	b.n	8007eb4 <INA3221_ReadVoltage+0xc4>

    rawShunt = ((uint16_t)buf1[0] << 8) | buf1[1];
 8007e54:	7e3b      	ldrb	r3, [r7, #24]
 8007e56:	b21b      	sxth	r3, r3
 8007e58:	021b      	lsls	r3, r3, #8
 8007e5a:	b21a      	sxth	r2, r3
 8007e5c:	7e7b      	ldrb	r3, [r7, #25]
 8007e5e:	b21b      	sxth	r3, r3
 8007e60:	4313      	orrs	r3, r2
 8007e62:	b21b      	sxth	r3, r3
 8007e64:	83bb      	strh	r3, [r7, #28]
    rawBus = ((uint16_t)buf2[0] << 8) | buf2[1];
 8007e66:	7d3b      	ldrb	r3, [r7, #20]
 8007e68:	b21b      	sxth	r3, r3
 8007e6a:	021b      	lsls	r3, r3, #8
 8007e6c:	b21a      	sxth	r2, r3
 8007e6e:	7d7b      	ldrb	r3, [r7, #21]
 8007e70:	b21b      	sxth	r3, r3
 8007e72:	4313      	orrs	r3, r2
 8007e74:	b21b      	sxth	r3, r3
 8007e76:	837b      	strh	r3, [r7, #26]

    *shuntVoltage = ((float)((int16_t)rawShunt >> 3)) * INA3221_SHUNT_VOLTAGE_LSB;
 8007e78:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8007e7c:	10db      	asrs	r3, r3, #3
 8007e7e:	b21b      	sxth	r3, r3
 8007e80:	ee07 3a90 	vmov	s15, r3
 8007e84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e88:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8007ebc <INA3221_ReadVoltage+0xcc>
 8007e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	edc3 7a00 	vstr	s15, [r3]
    *busVoltage   = ((float)(rawBus   >> 3)) * INA3221_BUS_VOLTAGE_LSB;
 8007e96:	8b7b      	ldrh	r3, [r7, #26]
 8007e98:	08db      	lsrs	r3, r3, #3
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	ee07 3a90 	vmov	s15, r3
 8007ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ea4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8007ec0 <INA3221_ReadVoltage+0xd0>
 8007ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3720      	adds	r7, #32
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	3827c5ac 	.word	0x3827c5ac
 8007ec0:	3c03126f 	.word	0x3c03126f

08007ec4 <INA3221_CalculateCurrent_mA>:

float INA3221_CalculateCurrent_mA(INA3221_t *dev, uint8_t channel, float shuntVoltage) {
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	460b      	mov	r3, r1
 8007ece:	ed87 0a01 	vstr	s0, [r7, #4]
 8007ed2:	72fb      	strb	r3, [r7, #11]
    return (shuntVoltage / dev->shuntResistance[channel - 1]) * 1000.0f;
 8007ed4:	7afb      	ldrb	r3, [r7, #11]
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	4413      	add	r3, r2
 8007ede:	3304      	adds	r3, #4
 8007ee0:	ed93 7a00 	vldr	s14, [r3]
 8007ee4:	edd7 6a01 	vldr	s13, [r7, #4]
 8007ee8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eec:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8007f04 <INA3221_CalculateCurrent_mA+0x40>
 8007ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8007ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	447a0000 	.word	0x447a0000

08007f08 <INA3221_CalculatePower_mW>:


float INA3221_CalculatePower_mW(float busVoltage, float shuntCurrent_mA) {
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	ed87 0a01 	vstr	s0, [r7, #4]
 8007f12:	edc7 0a00 	vstr	s1, [r7]
	return busVoltage * shuntCurrent_mA;
 8007f16:	ed97 7a01 	vldr	s14, [r7, #4]
 8007f1a:	edd7 7a00 	vldr	s15, [r7]
 8007f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8007f22:	eeb0 0a67 	vmov.f32	s0, s15
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <SEN0308_Init>:
 *      Author: pzaragoza
 */

#include "SEN0308.h"

HAL_StatusTypeDef SEN0308_Init(SEN0308_t *dev) {
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
	// check adc works

	return HAL_OK;
 8007f38:	2300      	movs	r3, #0
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <SEN0308_ReadRaw>:

HAL_StatusTypeDef SEN0308_ReadRaw(SEN0308_t *dev, uint16_t *rawMoisture) {
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	status = HAL_ADC_Start(dev->hadc);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7fa fccd 	bl	80028f4 <HAL_ADC_Start>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8007f5e:	7bfb      	ldrb	r3, [r7, #15]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <SEN0308_ReadRaw+0x22>
 8007f64:	7bfb      	ldrb	r3, [r7, #15]
 8007f66:	e022      	b.n	8007fae <SEN0308_ReadRaw+0x68>

	status = HAL_ADC_PollForConversion(dev->hadc, SEN0308_POLL_TIMEOUT_MS);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	210a      	movs	r1, #10
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7fa fd47 	bl	8002a02 <HAL_ADC_PollForConversion>
 8007f74:	4603      	mov	r3, r0
 8007f76:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <SEN0308_ReadRaw+0x3c>
 8007f7e:	7bfb      	ldrb	r3, [r7, #15]
 8007f80:	e015      	b.n	8007fae <SEN0308_ReadRaw+0x68>

	*rawMoisture = (uint32_t)HAL_ADC_GetValue(dev->hadc);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7fa fdc8 	bl	8002b1c <HAL_ADC_GetValue>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	b29a      	uxth	r2, r3
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	801a      	strh	r2, [r3, #0]

	status = HAL_ADC_Stop(dev->hadc);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7fa fcff 	bl	800299c <HAL_ADC_Stop>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d001      	beq.n	8007fac <SEN0308_ReadRaw+0x66>
 8007fa8:	7bfb      	ldrb	r3, [r7, #15]
 8007faa:	e000      	b.n	8007fae <SEN0308_ReadRaw+0x68>

	return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <SEN0308_ReadRawAvg>:

HAL_StatusTypeDef SEN0308_ReadRawAvg(SEN0308_t *dev, uint16_t *rawMoisture, uint8_t numSamples) {
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b086      	sub	sp, #24
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;

	if (numSamples == 0) return HAL_ERROR;
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d101      	bne.n	8007fce <SEN0308_ReadRawAvg+0x18>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e02a      	b.n	8008024 <SEN0308_ReadRawAvg+0x6e>

	uint32_t moistureAcc = 0;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	617b      	str	r3, [r7, #20]

	for (uint8_t s = 0; s < numSamples; ++s) {
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	74fb      	strb	r3, [r7, #19]
 8007fd6:	e019      	b.n	800800c <SEN0308_ReadRawAvg+0x56>
		uint16_t rawRead = 0;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	823b      	strh	r3, [r7, #16]

		status = SEN0308_ReadRaw(dev, &rawRead);
 8007fdc:	f107 0310 	add.w	r3, r7, #16
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f7ff ffaf 	bl	8007f46 <SEN0308_ReadRaw>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	74bb      	strb	r3, [r7, #18]
		if (status != HAL_OK) return status;
 8007fec:	7cbb      	ldrb	r3, [r7, #18]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d001      	beq.n	8007ff6 <SEN0308_ReadRawAvg+0x40>
 8007ff2:	7cbb      	ldrb	r3, [r7, #18]
 8007ff4:	e016      	b.n	8008024 <SEN0308_ReadRawAvg+0x6e>

		moistureAcc += (uint32_t)rawRead;
 8007ff6:	8a3b      	ldrh	r3, [r7, #16]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	617b      	str	r3, [r7, #20]

		HAL_Delay(10);
 8008000:	200a      	movs	r0, #10
 8008002:	f7fa f8f1 	bl	80021e8 <HAL_Delay>
	for (uint8_t s = 0; s < numSamples; ++s) {
 8008006:	7cfb      	ldrb	r3, [r7, #19]
 8008008:	3301      	adds	r3, #1
 800800a:	74fb      	strb	r3, [r7, #19]
 800800c:	7cfa      	ldrb	r2, [r7, #19]
 800800e:	79fb      	ldrb	r3, [r7, #7]
 8008010:	429a      	cmp	r2, r3
 8008012:	d3e1      	bcc.n	8007fd8 <SEN0308_ReadRawAvg+0x22>
	}

	*rawMoisture = (uint16_t)(moistureAcc/numSamples);
 8008014:	79fb      	ldrb	r3, [r7, #7]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	fbb2 f3f3 	udiv	r3, r2, r3
 800801c:	b29a      	uxth	r2, r3
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	3718      	adds	r7, #24
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <SEN0308_CalculateRelative>:

uint8_t SEN0308_CalculateRelative(SEN0308_t *dev, uint16_t rawMoisture) {
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	460b      	mov	r3, r1
 8008036:	807b      	strh	r3, [r7, #2]
	if (rawMoisture > dev->airRaw) rawMoisture = dev->airRaw;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	889b      	ldrh	r3, [r3, #4]
 800803c:	887a      	ldrh	r2, [r7, #2]
 800803e:	429a      	cmp	r2, r3
 8008040:	d902      	bls.n	8008048 <SEN0308_CalculateRelative+0x1c>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	889b      	ldrh	r3, [r3, #4]
 8008046:	807b      	strh	r3, [r7, #2]
	if (rawMoisture < dev->waterRaw) rawMoisture = dev->waterRaw;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	88db      	ldrh	r3, [r3, #6]
 800804c:	887a      	ldrh	r2, [r7, #2]
 800804e:	429a      	cmp	r2, r3
 8008050:	d202      	bcs.n	8008058 <SEN0308_CalculateRelative+0x2c>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	88db      	ldrh	r3, [r3, #6]
 8008056:	807b      	strh	r3, [r7, #2]

	uint32_t num = (uint32_t)(dev->airRaw - rawMoisture) * 100;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	889b      	ldrh	r3, [r3, #4]
 800805c:	461a      	mov	r2, r3
 800805e:	887b      	ldrh	r3, [r7, #2]
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	461a      	mov	r2, r3
 8008064:	2364      	movs	r3, #100	@ 0x64
 8008066:	fb02 f303 	mul.w	r3, r2, r3
 800806a:	60fb      	str	r3, [r7, #12]
	uint32_t den = (uint32_t)(dev->airRaw - dev->waterRaw);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	889b      	ldrh	r3, [r3, #4]
 8008070:	461a      	mov	r2, r3
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	88db      	ldrh	r3, [r3, #6]
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	60bb      	str	r3, [r7, #8]
	return (uint8_t)((num + den / 2) / den);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	085a      	lsrs	r2, r3, #1
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	441a      	add	r2, r3
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	fbb2 f3f3 	udiv	r3, r2, r3
 8008088:	b2db      	uxtb	r3, r3
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <calculateCRC>:
 *      Author: pzaragoza
 */

#include "SHT3x.h"

static uint8_t calculateCRC(const uint8_t *data, int len) {
 8008096:	b480      	push	{r7}
 8008098:	b087      	sub	sp, #28
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 80080a0:	23ff      	movs	r3, #255	@ 0xff
 80080a2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < len; i++) {
 80080a4:	2300      	movs	r3, #0
 80080a6:	613b      	str	r3, [r7, #16]
 80080a8:	e023      	b.n	80080f2 <calculateCRC+0x5c>
        crc ^= data[i];
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	4413      	add	r3, r2
 80080b0:	781a      	ldrb	r2, [r3, #0]
 80080b2:	7dfb      	ldrb	r3, [r7, #23]
 80080b4:	4053      	eors	r3, r2
 80080b6:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 80080b8:	2300      	movs	r3, #0
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	e013      	b.n	80080e6 <calculateCRC+0x50>
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x31) : (uint8_t)(crc << 1);
 80080be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	da08      	bge.n	80080d8 <calculateCRC+0x42>
 80080c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080ca:	005b      	lsls	r3, r3, #1
 80080cc:	b25b      	sxtb	r3, r3
 80080ce:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 80080d2:	b25b      	sxtb	r3, r3
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	e002      	b.n	80080de <calculateCRC+0x48>
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
 80080da:	005b      	lsls	r3, r3, #1
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	3301      	adds	r3, #1
 80080e4:	60fb      	str	r3, [r7, #12]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2b07      	cmp	r3, #7
 80080ea:	dde8      	ble.n	80080be <calculateCRC+0x28>
    for (int i = 0; i < len; i++) {
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	3301      	adds	r3, #1
 80080f0:	613b      	str	r3, [r7, #16]
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	dbd7      	blt.n	80080aa <calculateCRC+0x14>
        }
    }
    return crc;
 80080fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	371c      	adds	r7, #28
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <singleShotCMD>:

static uint16_t singleShotCMD(SHT3X_t *dev) {
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
    if (dev->clockStretch == SHT3X_STRETCH) {
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	795b      	ldrb	r3, [r3, #5]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d10e      	bne.n	8008136 <singleShotCMD+0x2e>
        switch (dev->repeatability) {
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	791b      	ldrb	r3, [r3, #4]
 800811c:	2b01      	cmp	r3, #1
 800811e:	d004      	beq.n	800812a <singleShotCMD+0x22>
 8008120:	2b02      	cmp	r3, #2
 8008122:	d105      	bne.n	8008130 <singleShotCMD+0x28>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_CS_HIGH;
 8008124:	f642 4306 	movw	r3, #11270	@ 0x2c06
 8008128:	e013      	b.n	8008152 <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_CS_MED;
 800812a:	f642 430d 	movw	r3, #11277	@ 0x2c0d
 800812e:	e010      	b.n	8008152 <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_CS_LOW;
 8008130:	f642 4310 	movw	r3, #11280	@ 0x2c10
 8008134:	e00d      	b.n	8008152 <singleShotCMD+0x4a>
        }
    } else {
        switch (dev->repeatability) {
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	791b      	ldrb	r3, [r3, #4]
 800813a:	2b01      	cmp	r3, #1
 800813c:	d004      	beq.n	8008148 <singleShotCMD+0x40>
 800813e:	2b02      	cmp	r3, #2
 8008140:	d105      	bne.n	800814e <singleShotCMD+0x46>
            case SHT3X_REPEAT_HIGH: return SHT3X_CMD_SS_NCS_HIGH;
 8008142:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8008146:	e004      	b.n	8008152 <singleShotCMD+0x4a>
            case SHT3X_REPEAT_MED:  return SHT3X_CMD_SS_NCS_MED;
 8008148:	f242 430b 	movw	r3, #9227	@ 0x240b
 800814c:	e001      	b.n	8008152 <singleShotCMD+0x4a>
            default:                return SHT3X_CMD_SS_NCS_LOW;
 800814e:	f242 4316 	movw	r3, #9238	@ 0x2416
        }
    }
}
 8008152:	4618      	mov	r0, r3
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <sendCommand>:

static HAL_StatusTypeDef sendCommand(SHT3X_t *dev, uint16_t cmd) {
 800815e:	b580      	push	{r7, lr}
 8008160:	b086      	sub	sp, #24
 8008162:	af02      	add	r7, sp, #8
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	460b      	mov	r3, r1
 8008168:	807b      	strh	r3, [r7, #2]
    uint8_t tx[2] = { (uint8_t)(cmd >> 8), (uint8_t)(cmd & 0xFF) };
 800816a:	887b      	ldrh	r3, [r7, #2]
 800816c:	0a1b      	lsrs	r3, r3, #8
 800816e:	b29b      	uxth	r3, r3
 8008170:	b2db      	uxtb	r3, r3
 8008172:	733b      	strb	r3, [r7, #12]
 8008174:	887b      	ldrh	r3, [r7, #2]
 8008176:	b2db      	uxtb	r3, r3
 8008178:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Master_Transmit(dev->hi2c, SHT3X_I2C_ADDR, tx, 2, HAL_MAX_DELAY);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	f107 020c 	add.w	r2, r7, #12
 8008182:	f04f 33ff 	mov.w	r3, #4294967295
 8008186:	9300      	str	r3, [sp, #0]
 8008188:	2302      	movs	r3, #2
 800818a:	2188      	movs	r1, #136	@ 0x88
 800818c:	f7fb fd6a 	bl	8003c64 <HAL_I2C_Master_Transmit>
 8008190:	4603      	mov	r3, r0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3710      	adds	r7, #16
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <readRegister>:

static HAL_StatusTypeDef readRegister(SHT3X_t *dev, uint8_t *data, uint16_t size) {
 800819a:	b580      	push	{r7, lr}
 800819c:	b086      	sub	sp, #24
 800819e:	af02      	add	r7, sp, #8
 80081a0:	60f8      	str	r0, [r7, #12]
 80081a2:	60b9      	str	r1, [r7, #8]
 80081a4:	4613      	mov	r3, r2
 80081a6:	80fb      	strh	r3, [r7, #6]
    return HAL_I2C_Master_Receive(dev->hi2c, SHT3X_I2C_ADDR, data, size, HAL_MAX_DELAY);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	88fb      	ldrh	r3, [r7, #6]
 80081ae:	f04f 32ff 	mov.w	r2, #4294967295
 80081b2:	9200      	str	r2, [sp, #0]
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	2188      	movs	r1, #136	@ 0x88
 80081b8:	f7fb fe6c 	bl	8003e94 <HAL_I2C_Master_Receive>
 80081bc:	4603      	mov	r3, r0
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}

080081c6 <convTime_ms>:

static uint32_t convTime_ms(SHT3X_t *dev) {
 80081c6:	b480      	push	{r7}
 80081c8:	b083      	sub	sp, #12
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
    switch (dev->repeatability) {
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	791b      	ldrb	r3, [r3, #4]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d003      	beq.n	80081de <convTime_ms+0x18>
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d103      	bne.n	80081e2 <convTime_ms+0x1c>
        case SHT3X_REPEAT_HIGH: return 20; // ~15ms
 80081da:	2314      	movs	r3, #20
 80081dc:	e002      	b.n	80081e4 <convTime_ms+0x1e>
        case SHT3X_REPEAT_MED:  return 10; // ~6ms
 80081de:	230a      	movs	r3, #10
 80081e0:	e000      	b.n	80081e4 <convTime_ms+0x1e>
        default:                return 6;  // ~4ms
 80081e2:	2306      	movs	r3, #6
    }
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <SHT3X_Init>:

HAL_StatusTypeDef SHT3X_Init(SHT3X_t *dev) {
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Soft reset
	ret = SHT3X_SoftReset(dev);
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 f80a 	bl	8008212 <SHT3X_SoftReset>
 80081fe:	4603      	mov	r3, r0
 8008200:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(5);
 8008202:	2005      	movs	r0, #5
 8008204:	f7f9 fff0 	bl	80021e8 <HAL_Delay>

    return ret;
 8008208:	7bfb      	ldrb	r3, [r7, #15]
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <SHT3X_SoftReset>:

HAL_StatusTypeDef SHT3X_SoftReset(SHT3X_t *dev) {
 8008212:	b580      	push	{r7, lr}
 8008214:	b082      	sub	sp, #8
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
	return sendCommand(dev, SHT3X_CMD_SOFT_RESET);
 800821a:	f243 01a2 	movw	r1, #12450	@ 0x30a2
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7ff ff9d 	bl	800815e <sendCommand>
 8008224:	4603      	mov	r3, r0
}
 8008226:	4618      	mov	r0, r3
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <SHT3X_ReadRaw>:

HAL_StatusTypeDef SHT3X_ReadRaw(SHT3X_t *dev, uint16_t *rawT, uint16_t *rawRH) {
 800822e:	b580      	push	{r7, lr}
 8008230:	b088      	sub	sp, #32
 8008232:	af00      	add	r7, sp, #0
 8008234:	60f8      	str	r0, [r7, #12]
 8008236:	60b9      	str	r1, [r7, #8]
 8008238:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t cmd = singleShotCMD(dev);
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7ff ff64 	bl	8008108 <singleShotCMD>
 8008240:	4603      	mov	r3, r0
 8008242:	83fb      	strh	r3, [r7, #30]

    // Lanzar medicin
    ret = sendCommand(dev, cmd);
 8008244:	8bfb      	ldrh	r3, [r7, #30]
 8008246:	4619      	mov	r1, r3
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f7ff ff88 	bl	800815e <sendCommand>
 800824e:	4603      	mov	r3, r0
 8008250:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 8008252:	7f7b      	ldrb	r3, [r7, #29]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d001      	beq.n	800825c <SHT3X_ReadRaw+0x2e>
 8008258:	7f7b      	ldrb	r3, [r7, #29]
 800825a:	e04a      	b.n	80082f2 <SHT3X_ReadRaw+0xc4>

    // Si no usamos clock stretching, esperamos conversin
    if (dev->clockStretch == SHT3X_NOSTRETCH) {
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	795b      	ldrb	r3, [r3, #5]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d106      	bne.n	8008272 <SHT3X_ReadRaw+0x44>
        HAL_Delay(convTime_ms(dev));
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f7ff ffae 	bl	80081c6 <convTime_ms>
 800826a:	4603      	mov	r3, r0
 800826c:	4618      	mov	r0, r3
 800826e:	f7f9 ffbb 	bl	80021e8 <HAL_Delay>
    }

    // Leer 6 bytes: T[2]+CRC, RH[2]+CRC
    uint8_t buf[6];
    ret = readRegister(dev, buf, sizeof(buf));
 8008272:	f107 0314 	add.w	r3, r7, #20
 8008276:	2206      	movs	r2, #6
 8008278:	4619      	mov	r1, r3
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f7ff ff8d 	bl	800819a <readRegister>
 8008280:	4603      	mov	r3, r0
 8008282:	777b      	strb	r3, [r7, #29]
    if (ret != HAL_OK) return ret;
 8008284:	7f7b      	ldrb	r3, [r7, #29]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d001      	beq.n	800828e <SHT3X_ReadRaw+0x60>
 800828a:	7f7b      	ldrb	r3, [r7, #29]
 800828c:	e031      	b.n	80082f2 <SHT3X_ReadRaw+0xc4>

    // Verificar CRC
    if (calculateCRC(buf, 2) != buf[2]) return HAL_ERROR;
 800828e:	f107 0314 	add.w	r3, r7, #20
 8008292:	2102      	movs	r1, #2
 8008294:	4618      	mov	r0, r3
 8008296:	f7ff fefe 	bl	8008096 <calculateCRC>
 800829a:	4603      	mov	r3, r0
 800829c:	461a      	mov	r2, r3
 800829e:	7dbb      	ldrb	r3, [r7, #22]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d001      	beq.n	80082a8 <SHT3X_ReadRaw+0x7a>
 80082a4:	2301      	movs	r3, #1
 80082a6:	e024      	b.n	80082f2 <SHT3X_ReadRaw+0xc4>
    if (calculateCRC(buf + 3, 2) != buf[5]) return HAL_ERROR;
 80082a8:	f107 0314 	add.w	r3, r7, #20
 80082ac:	3303      	adds	r3, #3
 80082ae:	2102      	movs	r1, #2
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7ff fef0 	bl	8008096 <calculateCRC>
 80082b6:	4603      	mov	r3, r0
 80082b8:	461a      	mov	r2, r3
 80082ba:	7e7b      	ldrb	r3, [r7, #25]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d001      	beq.n	80082c4 <SHT3X_ReadRaw+0x96>
 80082c0:	2301      	movs	r3, #1
 80082c2:	e016      	b.n	80082f2 <SHT3X_ReadRaw+0xc4>

    *rawT  = (uint16_t)((buf[0] << 8) | buf[1]);
 80082c4:	7d3b      	ldrb	r3, [r7, #20]
 80082c6:	b21b      	sxth	r3, r3
 80082c8:	021b      	lsls	r3, r3, #8
 80082ca:	b21a      	sxth	r2, r3
 80082cc:	7d7b      	ldrb	r3, [r7, #21]
 80082ce:	b21b      	sxth	r3, r3
 80082d0:	4313      	orrs	r3, r2
 80082d2:	b21b      	sxth	r3, r3
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	801a      	strh	r2, [r3, #0]
    *rawRH = (uint16_t)((buf[3] << 8) | buf[4]);
 80082da:	7dfb      	ldrb	r3, [r7, #23]
 80082dc:	b21b      	sxth	r3, r3
 80082de:	021b      	lsls	r3, r3, #8
 80082e0:	b21a      	sxth	r2, r3
 80082e2:	7e3b      	ldrb	r3, [r7, #24]
 80082e4:	b21b      	sxth	r3, r3
 80082e6:	4313      	orrs	r3, r2
 80082e8:	b21b      	sxth	r3, r3
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3720      	adds	r7, #32
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <SHT3X_ReadSingleShot>:

HAL_StatusTypeDef SHT3X_ReadSingleShot(SHT3X_t *dev, float *temp_c, float *rh_perc) {
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef ret;
    uint16_t rawT, rawRH;

    ret = SHT3X_ReadRaw(dev, &rawT, &rawRH);
 8008308:	f107 0212 	add.w	r2, r7, #18
 800830c:	f107 0314 	add.w	r3, r7, #20
 8008310:	4619      	mov	r1, r3
 8008312:	68f8      	ldr	r0, [r7, #12]
 8008314:	f7ff ff8b 	bl	800822e <SHT3X_ReadRaw>
 8008318:	4603      	mov	r3, r0
 800831a:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 800831c:	7dfb      	ldrb	r3, [r7, #23]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d001      	beq.n	8008326 <SHT3X_ReadSingleShot+0x2a>
 8008322:	7dfb      	ldrb	r3, [r7, #23]
 8008324:	e03d      	b.n	80083a2 <SHT3X_ReadSingleShot+0xa6>

    // Conversin
    *temp_c  = -45.0f + 175.0f * ((float)rawT  / 65535.0f);
 8008326:	8abb      	ldrh	r3, [r7, #20]
 8008328:	ee07 3a90 	vmov	s15, r3
 800832c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008330:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80083ac <SHT3X_ReadSingleShot+0xb0>
 8008334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008338:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80083b0 <SHT3X_ReadSingleShot+0xb4>
 800833c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008340:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80083b4 <SHT3X_ReadSingleShot+0xb8>
 8008344:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	edc3 7a00 	vstr	s15, [r3]
    *rh_perc = 100.0f * ((float)rawRH / 65535.0f);
 800834e:	8a7b      	ldrh	r3, [r7, #18]
 8008350:	ee07 3a90 	vmov	s15, r3
 8008354:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008358:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80083ac <SHT3X_ReadSingleShot+0xb0>
 800835c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008360:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80083b8 <SHT3X_ReadSingleShot+0xbc>
 8008364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	edc3 7a00 	vstr	s15, [r3]

    // Limitar RH a [0,100]
    if (*rh_perc < 0.0f)   *rh_perc = 0.0f;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	edd3 7a00 	vldr	s15, [r3]
 8008374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800837c:	d503      	bpl.n	8008386 <SHT3X_ReadSingleShot+0x8a>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f04f 0200 	mov.w	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
    if (*rh_perc > 100.0f) *rh_perc = 100.0f;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	edd3 7a00 	vldr	s15, [r3]
 800838c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80083b8 <SHT3X_ReadSingleShot+0xbc>
 8008390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008398:	dd02      	ble.n	80083a0 <SHT3X_ReadSingleShot+0xa4>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a07      	ldr	r2, [pc, #28]	@ (80083bc <SHT3X_ReadSingleShot+0xc0>)
 800839e:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3718      	adds	r7, #24
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	477fff00 	.word	0x477fff00
 80083b0:	432f0000 	.word	0x432f0000
 80083b4:	42340000 	.word	0x42340000
 80083b8:	42c80000 	.word	0x42c80000
 80083bc:	42c80000 	.word	0x42c80000

080083c0 <SHT3X_CalculateDewpoint_Simple>:

float SHT3X_CalculateDewpoint_Simple(float temp_c, float rh_perc) {
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80083ca:	edc7 0a00 	vstr	s1, [r7]
	if (rh_perc < 1.0f) rh_perc = 1.0f; // Evita log(0)
 80083ce:	edd7 7a00 	vldr	s15, [r7]
 80083d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083de:	d502      	bpl.n	80083e6 <SHT3X_CalculateDewpoint_Simple+0x26>
 80083e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80083e4:	603b      	str	r3, [r7, #0]
	if (rh_perc > 100.0f) rh_perc = 100.0f;
 80083e6:	edd7 7a00 	vldr	s15, [r7]
 80083ea:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800846c <SHT3X_CalculateDewpoint_Simple+0xac>
 80083ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083f6:	dd01      	ble.n	80083fc <SHT3X_CalculateDewpoint_Simple+0x3c>
 80083f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008470 <SHT3X_CalculateDewpoint_Simple+0xb0>)
 80083fa:	603b      	str	r3, [r7, #0]

	float a = 17.625f, b = 243.04f;
 80083fc:	4b1d      	ldr	r3, [pc, #116]	@ (8008474 <SHT3X_CalculateDewpoint_Simple+0xb4>)
 80083fe:	617b      	str	r3, [r7, #20]
 8008400:	4b1d      	ldr	r3, [pc, #116]	@ (8008478 <SHT3X_CalculateDewpoint_Simple+0xb8>)
 8008402:	613b      	str	r3, [r7, #16]
	float gamma = logf(rh_perc / 100.0f) + (a * temp_c) / (b + temp_c);
 8008404:	edd7 7a00 	vldr	s15, [r7]
 8008408:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800846c <SHT3X_CalculateDewpoint_Simple+0xac>
 800840c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008410:	eeb0 0a47 	vmov.f32	s0, s14
 8008414:	f002 ffc8 	bl	800b3a8 <logf>
 8008418:	eeb0 6a40 	vmov.f32	s12, s0
 800841c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008420:	edd7 7a01 	vldr	s15, [r7, #4]
 8008424:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008428:	ed97 7a04 	vldr	s14, [r7, #16]
 800842c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008438:	ee76 7a27 	vadd.f32	s15, s12, s15
 800843c:	edc7 7a03 	vstr	s15, [r7, #12]

	return (b * gamma) / (a - gamma);
 8008440:	ed97 7a04 	vldr	s14, [r7, #16]
 8008444:	edd7 7a03 	vldr	s15, [r7, #12]
 8008448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800844c:	edd7 6a05 	vldr	s13, [r7, #20]
 8008450:	edd7 7a03 	vldr	s15, [r7, #12]
 8008454:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008458:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800845c:	eef0 7a66 	vmov.f32	s15, s13
}
 8008460:	eeb0 0a67 	vmov.f32	s0, s15
 8008464:	3718      	adds	r7, #24
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	42c80000 	.word	0x42c80000
 8008470:	42c80000 	.word	0x42c80000
 8008474:	418d0000 	.word	0x418d0000
 8008478:	43730a3d 	.word	0x43730a3d

0800847c <SHT3X_CalculateDewpoint>:

float SHT3X_CalculateDewpoint(float temp_c, float rh_perc) {
 800847c:	b580      	push	{r7, lr}
 800847e:	b086      	sub	sp, #24
 8008480:	af00      	add	r7, sp, #0
 8008482:	ed87 0a01 	vstr	s0, [r7, #4]
 8008486:	edc7 0a00 	vstr	s1, [r7]
	if (rh_perc < 1.0f) rh_perc = 1.0f; // Evita log(0)
 800848a:	edd7 7a00 	vldr	s15, [r7]
 800848e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008492:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800849a:	d502      	bpl.n	80084a2 <SHT3X_CalculateDewpoint+0x26>
 800849c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80084a0:	603b      	str	r3, [r7, #0]
	if (rh_perc > 100.0f) rh_perc = 100.0f;
 80084a2:	edd7 7a00 	vldr	s15, [r7]
 80084a6:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80085e8 <SHT3X_CalculateDewpoint+0x16c>
 80084aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084b2:	dd01      	ble.n	80084b8 <SHT3X_CalculateDewpoint+0x3c>
 80084b4:	4b4d      	ldr	r3, [pc, #308]	@ (80085ec <SHT3X_CalculateDewpoint+0x170>)
 80084b6:	603b      	str	r3, [r7, #0]

	float es = (temp_c >= 0.0f) ?
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 80084b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80084bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084c4:	db20      	blt.n	8008508 <SHT3X_CalculateDewpoint+0x8c>
 80084c6:	ed97 7a01 	vldr	s14, [r7, #4]
 80084ca:	eddf 6a49 	vldr	s13, [pc, #292]	@ 80085f0 <SHT3X_CalculateDewpoint+0x174>
 80084ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80084d2:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80085f4 <SHT3X_CalculateDewpoint+0x178>
 80084d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80084da:	edd7 7a01 	vldr	s15, [r7, #4]
 80084de:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80085f8 <SHT3X_CalculateDewpoint+0x17c>
 80084e2:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80084e6:	ed97 6a01 	vldr	s12, [r7, #4]
 80084ea:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80084ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084f2:	eeb0 0a67 	vmov.f32	s0, s15
 80084f6:	f002 ff21 	bl	800b33c <expf>
 80084fa:	eef0 7a40 	vmov.f32	s15, s0
 80084fe:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80085fc <SHT3X_CalculateDewpoint+0x180>
 8008502:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008506:	e01f      	b.n	8008548 <SHT3X_CalculateDewpoint+0xcc>
				6.1115f * expf((23.036f - temp_c/333.7f) * (temp_c / (279.82f + temp_c)));
 8008508:	ed97 7a01 	vldr	s14, [r7, #4]
 800850c:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8008600 <SHT3X_CalculateDewpoint+0x184>
 8008510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008514:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8008604 <SHT3X_CalculateDewpoint+0x188>
 8008518:	ee37 7a67 	vsub.f32	s14, s14, s15
 800851c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008520:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8008608 <SHT3X_CalculateDewpoint+0x18c>
 8008524:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8008528:	ed97 6a01 	vldr	s12, [r7, #4]
 800852c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008534:	eeb0 0a67 	vmov.f32	s0, s15
 8008538:	f002 ff00 	bl	800b33c <expf>
 800853c:	eef0 7a40 	vmov.f32	s15, s0
				6.1121f * expf((18.678f - temp_c/234.5f) * (temp_c / (257.14f + temp_c))) :
 8008540:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800860c <SHT3X_CalculateDewpoint+0x190>
 8008544:	ee67 7a87 	vmul.f32	s15, s15, s14
	float es = (temp_c >= 0.0f) ?
 8008548:	edc7 7a05 	vstr	s15, [r7, #20]
	float e  = (rh_perc / 100.0f) * es;
 800854c:	ed97 7a00 	vldr	s14, [r7]
 8008550:	eddf 6a25 	vldr	s13, [pc, #148]	@ 80085e8 <SHT3X_CalculateDewpoint+0x16c>
 8008554:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008558:	ed97 7a05 	vldr	s14, [r7, #20]
 800855c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008560:	edc7 7a04 	vstr	s15, [r7, #16]

	if (temp_c >= 0.0f) {
 8008564:	edd7 7a01 	vldr	s15, [r7, #4]
 8008568:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800856c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008570:	db1a      	blt.n	80085a8 <SHT3X_CalculateDewpoint+0x12c>
		float x = logf(e / 6.1121f);
 8008572:	edd7 7a04 	vldr	s15, [r7, #16]
 8008576:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80085fc <SHT3X_CalculateDewpoint+0x180>
 800857a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800857e:	eeb0 0a47 	vmov.f32	s0, s14
 8008582:	f002 ff11 	bl	800b3a8 <logf>
 8008586:	ed87 0a02 	vstr	s0, [r7, #8]
		return (257.14f * x) / (18.678f - x);
 800858a:	edd7 7a02 	vldr	s15, [r7, #8]
 800858e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80085f8 <SHT3X_CalculateDewpoint+0x17c>
 8008592:	ee67 6a87 	vmul.f32	s13, s15, s14
 8008596:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80085f4 <SHT3X_CalculateDewpoint+0x178>
 800859a:	edd7 7a02 	vldr	s15, [r7, #8]
 800859e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085a6:	e019      	b.n	80085dc <SHT3X_CalculateDewpoint+0x160>
	}
	else {
		float x = logf(e / 6.1115f);
 80085a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80085ac:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800860c <SHT3X_CalculateDewpoint+0x190>
 80085b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80085b4:	eeb0 0a47 	vmov.f32	s0, s14
 80085b8:	f002 fef6 	bl	800b3a8 <logf>
 80085bc:	ed87 0a03 	vstr	s0, [r7, #12]
		return (279.82f * x) / (23.036f - x);
 80085c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80085c4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8008608 <SHT3X_CalculateDewpoint+0x18c>
 80085c8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80085cc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008604 <SHT3X_CalculateDewpoint+0x188>
 80085d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80085d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}
}
 80085dc:	eeb0 0a67 	vmov.f32	s0, s15
 80085e0:	3718      	adds	r7, #24
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	42c80000 	.word	0x42c80000
 80085ec:	42c80000 	.word	0x42c80000
 80085f0:	436a8000 	.word	0x436a8000
 80085f4:	41956c8b 	.word	0x41956c8b
 80085f8:	438091ec 	.word	0x438091ec
 80085fc:	40c39653 	.word	0x40c39653
 8008600:	43a6d99a 	.word	0x43a6d99a
 8008604:	41b849ba 	.word	0x41b849ba
 8008608:	438be8f6 	.word	0x438be8f6
 800860c:	40c39168 	.word	0x40c39168

08008610 <SHT3X_Heater>:

HAL_StatusTypeDef SHT3X_ClearStatus(SHT3X_t *dev) {
    return sendCommand(dev, SHT3X_CMD_STATUS_CLEAR);
}

HAL_StatusTypeDef SHT3X_Heater(SHT3X_t *dev, SHT3X_Heater_t state) {
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	460b      	mov	r3, r1
 800861a:	70fb      	strb	r3, [r7, #3]
    return sendCommand(dev, (state == SHT3X_HEATER_ON) ? SHT3X_CMD_HEATER_ENABLE : SHT3X_CMD_HEATER_DISABLE);
 800861c:	78fb      	ldrb	r3, [r7, #3]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d102      	bne.n	8008628 <SHT3X_Heater+0x18>
 8008622:	f243 036d 	movw	r3, #12397	@ 0x306d
 8008626:	e001      	b.n	800862c <SHT3X_Heater+0x1c>
 8008628:	f243 0366 	movw	r3, #12390	@ 0x3066
 800862c:	4619      	mov	r1, r3
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f7ff fd95 	bl	800815e <sendCommand>
 8008634:	4603      	mov	r3, r0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3708      	adds	r7, #8
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <writeRegister>:

#include "tsl2591.h"

#include <math.h>

static HAL_StatusTypeDef writeRegister(TSL2591_t *dev, uint8_t reg, uint8_t value) {
 800863e:	b580      	push	{r7, lr}
 8008640:	b086      	sub	sp, #24
 8008642:	af04      	add	r7, sp, #16
 8008644:	6078      	str	r0, [r7, #4]
 8008646:	460b      	mov	r3, r1
 8008648:	70fb      	strb	r3, [r7, #3]
 800864a:	4613      	mov	r3, r2
 800864c:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(dev->hi2c,
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	78fb      	ldrb	r3, [r7, #3]
 8008654:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8008658:	b2db      	uxtb	r3, r3
 800865a:	461a      	mov	r2, r3
 800865c:	f04f 33ff 	mov.w	r3, #4294967295
 8008660:	9302      	str	r3, [sp, #8]
 8008662:	2301      	movs	r3, #1
 8008664:	9301      	str	r3, [sp, #4]
 8008666:	1cbb      	adds	r3, r7, #2
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	2301      	movs	r3, #1
 800866c:	2152      	movs	r1, #82	@ 0x52
 800866e:	f7fb fd07 	bl	8004080 <HAL_I2C_Mem_Write>
 8008672:	4603      	mov	r3, r0
                             TSL2591_CMD_BIT | reg,
                             I2C_MEMADD_SIZE_8BIT,
                             &value,
                             1,
                             HAL_MAX_DELAY);
}
 8008674:	4618      	mov	r0, r3
 8008676:	3708      	adds	r7, #8
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <readRegister>:

static HAL_StatusTypeDef readRegister(TSL2591_t *dev, uint8_t reg, uint8_t *data, uint8_t len) {
 800867c:	b580      	push	{r7, lr}
 800867e:	b088      	sub	sp, #32
 8008680:	af04      	add	r7, sp, #16
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	607a      	str	r2, [r7, #4]
 8008686:	461a      	mov	r2, r3
 8008688:	460b      	mov	r3, r1
 800868a:	72fb      	strb	r3, [r7, #11]
 800868c:	4613      	mov	r3, r2
 800868e:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(dev->hi2c,
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6818      	ldr	r0, [r3, #0]
 8008694:	7afb      	ldrb	r3, [r7, #11]
 8008696:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800869a:	b2db      	uxtb	r3, r3
 800869c:	4619      	mov	r1, r3
 800869e:	7abb      	ldrb	r3, [r7, #10]
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	f04f 32ff 	mov.w	r2, #4294967295
 80086a6:	9202      	str	r2, [sp, #8]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	9300      	str	r3, [sp, #0]
 80086ae:	2301      	movs	r3, #1
 80086b0:	460a      	mov	r2, r1
 80086b2:	2152      	movs	r1, #82	@ 0x52
 80086b4:	f7fb fdf8 	bl	80042a8 <HAL_I2C_Mem_Read>
 80086b8:	4603      	mov	r3, r0
                            TSL2591_CMD_BIT | reg,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            HAL_MAX_DELAY);
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <TSL2591_Init>:

HAL_StatusTypeDef TSL2591_Init(TSL2591_t *dev) {
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b084      	sub	sp, #16
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Encender el sensor
    TSL2591_Enable(dev);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f819 	bl	8008702 <TSL2591_Enable>
    HAL_Delay(10);
 80086d0:	200a      	movs	r0, #10
 80086d2:	f7f9 fd89 	bl	80021e8 <HAL_Delay>

    // Configurar ganancia e integracin
    uint8_t ctrl = dev->integrationTime | dev->gain;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	795a      	ldrb	r2, [r3, #5]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	791b      	ldrb	r3, [r3, #4]
 80086de:	4313      	orrs	r3, r2
 80086e0:	73fb      	strb	r3, [r7, #15]
    ret = writeRegister(dev, TSL2591_CONTROL, ctrl);
 80086e2:	7bfb      	ldrb	r3, [r7, #15]
 80086e4:	461a      	mov	r2, r3
 80086e6:	2101      	movs	r1, #1
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f7ff ffa8 	bl	800863e <writeRegister>
 80086ee:	4603      	mov	r3, r0
 80086f0:	73bb      	strb	r3, [r7, #14]
    HAL_Delay(100);
 80086f2:	2064      	movs	r0, #100	@ 0x64
 80086f4:	f7f9 fd78 	bl	80021e8 <HAL_Delay>

    return ret;
 80086f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <TSL2591_Enable>:

void TSL2591_Enable(TSL2591_t *dev) {
 8008702:	b580      	push	{r7, lr}
 8008704:	b084      	sub	sp, #16
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
    uint8_t val = TSL2591_ENABLE_PON | TSL2591_ENABLE_AEN;
 800870a:	2303      	movs	r3, #3
 800870c:	73fb      	strb	r3, [r7, #15]
    writeRegister(dev, TSL2591_ENABLE, val);
 800870e:	7bfb      	ldrb	r3, [r7, #15]
 8008710:	461a      	mov	r2, r3
 8008712:	2100      	movs	r1, #0
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff ff92 	bl	800863e <writeRegister>
}
 800871a:	bf00      	nop
 800871c:	3710      	adds	r7, #16
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <TSL2591_ReadChannels>:
void TSL2591_Disable(TSL2591_t *dev) {
    uint8_t val = 0x00;
    writeRegister(dev, TSL2591_ENABLE, val);
}

HAL_StatusTypeDef TSL2591_ReadChannels(TSL2591_t *dev, uint16_t *ch0, uint16_t *ch1) {
 8008722:	b580      	push	{r7, lr}
 8008724:	b086      	sub	sp, #24
 8008726:	af00      	add	r7, sp, #0
 8008728:	60f8      	str	r0, [r7, #12]
 800872a:	60b9      	str	r1, [r7, #8]
 800872c:	607a      	str	r2, [r7, #4]
    uint8_t buf[4];
    HAL_StatusTypeDef ret;

    ret = readRegister(dev, TSL2591_CHAN0_LOW, buf, 4);
 800872e:	f107 0210 	add.w	r2, r7, #16
 8008732:	2304      	movs	r3, #4
 8008734:	2114      	movs	r1, #20
 8008736:	68f8      	ldr	r0, [r7, #12]
 8008738:	f7ff ffa0 	bl	800867c <readRegister>
 800873c:	4603      	mov	r3, r0
 800873e:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 8008740:	7dfb      	ldrb	r3, [r7, #23]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d001      	beq.n	800874a <TSL2591_ReadChannels+0x28>
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	e016      	b.n	8008778 <TSL2591_ReadChannels+0x56>

    *ch0 = (buf[1] << 8) | buf[0]; // FULL spectrum (CH0)
 800874a:	7c7b      	ldrb	r3, [r7, #17]
 800874c:	b21b      	sxth	r3, r3
 800874e:	021b      	lsls	r3, r3, #8
 8008750:	b21a      	sxth	r2, r3
 8008752:	7c3b      	ldrb	r3, [r7, #16]
 8008754:	b21b      	sxth	r3, r3
 8008756:	4313      	orrs	r3, r2
 8008758:	b21b      	sxth	r3, r3
 800875a:	b29a      	uxth	r2, r3
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	801a      	strh	r2, [r3, #0]
    *ch1 = (buf[3] << 8) | buf[2]; // IR only (CH1)
 8008760:	7cfb      	ldrb	r3, [r7, #19]
 8008762:	b21b      	sxth	r3, r3
 8008764:	021b      	lsls	r3, r3, #8
 8008766:	b21a      	sxth	r2, r3
 8008768:	7cbb      	ldrb	r3, [r7, #18]
 800876a:	b21b      	sxth	r3, r3
 800876c:	4313      	orrs	r3, r2
 800876e:	b21b      	sxth	r3, r3
 8008770:	b29a      	uxth	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3718      	adds	r7, #24
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <TSL2591_CalculateLux>:

float TSL2591_CalculateLux(TSL2591_t *dev, uint16_t full, uint16_t ir) {
 8008780:	b480      	push	{r7}
 8008782:	b089      	sub	sp, #36	@ 0x24
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	460b      	mov	r3, r1
 800878a:	807b      	strh	r3, [r7, #2]
 800878c:	4613      	mov	r3, r2
 800878e:	803b      	strh	r3, [r7, #0]
	if ((full == 0xFFFF) || (ir == 0xFFFF)) return -1.0f;  // Overflow
 8008790:	887b      	ldrh	r3, [r7, #2]
 8008792:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008796:	4293      	cmp	r3, r2
 8008798:	d004      	beq.n	80087a4 <TSL2591_CalculateLux+0x24>
 800879a:	883b      	ldrh	r3, [r7, #0]
 800879c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d101      	bne.n	80087a8 <TSL2591_CalculateLux+0x28>
 80087a4:	4b54      	ldr	r3, [pc, #336]	@ (80088f8 <TSL2591_CalculateLux+0x178>)
 80087a6:	e09d      	b.n	80088e4 <TSL2591_CalculateLux+0x164>

    float atime_ms, again;
	switch (dev->integrationTime) {
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	795b      	ldrb	r3, [r3, #5]
 80087ac:	2b05      	cmp	r3, #5
 80087ae:	d821      	bhi.n	80087f4 <TSL2591_CalculateLux+0x74>
 80087b0:	a201      	add	r2, pc, #4	@ (adr r2, 80087b8 <TSL2591_CalculateLux+0x38>)
 80087b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b6:	bf00      	nop
 80087b8:	080087d1 	.word	0x080087d1
 80087bc:	080087d7 	.word	0x080087d7
 80087c0:	080087dd 	.word	0x080087dd
 80087c4:	080087e3 	.word	0x080087e3
 80087c8:	080087e9 	.word	0x080087e9
 80087cc:	080087ef 	.word	0x080087ef
		case TSL2591_INTEGRATION_100MS: atime_ms = 100.0f; break;
 80087d0:	4b4a      	ldr	r3, [pc, #296]	@ (80088fc <TSL2591_CalculateLux+0x17c>)
 80087d2:	61fb      	str	r3, [r7, #28]
 80087d4:	e011      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_200MS: atime_ms = 200.0f; break;
 80087d6:	4b4a      	ldr	r3, [pc, #296]	@ (8008900 <TSL2591_CalculateLux+0x180>)
 80087d8:	61fb      	str	r3, [r7, #28]
 80087da:	e00e      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_300MS: atime_ms = 300.0f; break;
 80087dc:	4b49      	ldr	r3, [pc, #292]	@ (8008904 <TSL2591_CalculateLux+0x184>)
 80087de:	61fb      	str	r3, [r7, #28]
 80087e0:	e00b      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_400MS: atime_ms = 400.0f; break;
 80087e2:	4b49      	ldr	r3, [pc, #292]	@ (8008908 <TSL2591_CalculateLux+0x188>)
 80087e4:	61fb      	str	r3, [r7, #28]
 80087e6:	e008      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_500MS: atime_ms = 500.0f; break;
 80087e8:	4b48      	ldr	r3, [pc, #288]	@ (800890c <TSL2591_CalculateLux+0x18c>)
 80087ea:	61fb      	str	r3, [r7, #28]
 80087ec:	e005      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_600MS: atime_ms = 600.0f; break;
 80087ee:	4b48      	ldr	r3, [pc, #288]	@ (8008910 <TSL2591_CalculateLux+0x190>)
 80087f0:	61fb      	str	r3, [r7, #28]
 80087f2:	e002      	b.n	80087fa <TSL2591_CalculateLux+0x7a>
		default: atime_ms = 100.0f; break;
 80087f4:	4b41      	ldr	r3, [pc, #260]	@ (80088fc <TSL2591_CalculateLux+0x17c>)
 80087f6:	61fb      	str	r3, [r7, #28]
 80087f8:	bf00      	nop
	}

	switch (dev->gain) {
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	791b      	ldrb	r3, [r3, #4]
 80087fe:	2b30      	cmp	r3, #48	@ 0x30
 8008800:	d014      	beq.n	800882c <TSL2591_CalculateLux+0xac>
 8008802:	2b30      	cmp	r3, #48	@ 0x30
 8008804:	dc15      	bgt.n	8008832 <TSL2591_CalculateLux+0xb2>
 8008806:	2b20      	cmp	r3, #32
 8008808:	d00d      	beq.n	8008826 <TSL2591_CalculateLux+0xa6>
 800880a:	2b20      	cmp	r3, #32
 800880c:	dc11      	bgt.n	8008832 <TSL2591_CalculateLux+0xb2>
 800880e:	2b00      	cmp	r3, #0
 8008810:	d002      	beq.n	8008818 <TSL2591_CalculateLux+0x98>
 8008812:	2b10      	cmp	r3, #16
 8008814:	d004      	beq.n	8008820 <TSL2591_CalculateLux+0xa0>
 8008816:	e00c      	b.n	8008832 <TSL2591_CalculateLux+0xb2>
		case TSL2591_GAIN_LOW:  again = 1.0f; break;
 8008818:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800881c:	61bb      	str	r3, [r7, #24]
 800881e:	e00c      	b.n	800883a <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MED:  again = 25.0f; break;
 8008820:	4b3c      	ldr	r3, [pc, #240]	@ (8008914 <TSL2591_CalculateLux+0x194>)
 8008822:	61bb      	str	r3, [r7, #24]
 8008824:	e009      	b.n	800883a <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_HIGH: again = 428.0f; break;
 8008826:	4b3c      	ldr	r3, [pc, #240]	@ (8008918 <TSL2591_CalculateLux+0x198>)
 8008828:	61bb      	str	r3, [r7, #24]
 800882a:	e006      	b.n	800883a <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MAX:  again = 9876.0f; break;
 800882c:	4b3b      	ldr	r3, [pc, #236]	@ (800891c <TSL2591_CalculateLux+0x19c>)
 800882e:	61bb      	str	r3, [r7, #24]
 8008830:	e003      	b.n	800883a <TSL2591_CalculateLux+0xba>
		default: again = 1.0f; break;
 8008832:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8008836:	61bb      	str	r3, [r7, #24]
 8008838:	bf00      	nop
	}

    float cpl = (atime_ms * again) / TSL2591_LUX_DF;
 800883a:	ed97 7a07 	vldr	s14, [r7, #28]
 800883e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008842:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008846:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8008920 <TSL2591_CalculateLux+0x1a0>
 800884a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800884e:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cpl <= 0.0f || full == 0) return 0.0f;
 8008852:	edd7 7a03 	vldr	s15, [r7, #12]
 8008856:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800885a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885e:	d902      	bls.n	8008866 <TSL2591_CalculateLux+0xe6>
 8008860:	887b      	ldrh	r3, [r7, #2]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d102      	bne.n	800886c <TSL2591_CalculateLux+0xec>
 8008866:	f04f 0300 	mov.w	r3, #0
 800886a:	e03b      	b.n	80088e4 <TSL2591_CalculateLux+0x164>

    float lux_raw = ((float)(full - ir)) * (1.0f - ((float)ir / (float)full)) / cpl;
 800886c:	887a      	ldrh	r2, [r7, #2]
 800886e:	883b      	ldrh	r3, [r7, #0]
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	ee07 3a90 	vmov	s15, r3
 8008876:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800887a:	883b      	ldrh	r3, [r7, #0]
 800887c:	ee07 3a90 	vmov	s15, r3
 8008880:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8008884:	887b      	ldrh	r3, [r7, #2]
 8008886:	ee07 3a90 	vmov	s15, r3
 800888a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800888e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008896:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800889a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800889e:	ed97 7a03 	vldr	s14, [r7, #12]
 80088a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088a6:	edc7 7a05 	vstr	s15, [r7, #20]
    if (lux_raw < 0.0f) lux_raw = 0.0f;
 80088aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80088ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80088b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088b6:	d502      	bpl.n	80088be <TSL2591_CalculateLux+0x13e>
 80088b8:	f04f 0300 	mov.w	r3, #0
 80088bc:	617b      	str	r3, [r7, #20]

    float lux_cal = (TSL2591_CALIB_A * lux_raw) + TSL2591_CALIB_B;
 80088be:	edd7 7a05 	vldr	s15, [r7, #20]
 80088c2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008924 <TSL2591_CalculateLux+0x1a4>
 80088c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088ca:	edc7 7a04 	vstr	s15, [r7, #16]
    if (lux_cal < 0.0f) lux_cal = 0.0f;
 80088ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80088d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80088d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088da:	d502      	bpl.n	80088e2 <TSL2591_CalculateLux+0x162>
 80088dc:	f04f 0300 	mov.w	r3, #0
 80088e0:	613b      	str	r3, [r7, #16]

    return lux_cal;
 80088e2:	693b      	ldr	r3, [r7, #16]
}
 80088e4:	ee07 3a90 	vmov	s15, r3
 80088e8:	eeb0 0a67 	vmov.f32	s0, s15
 80088ec:	3724      	adds	r7, #36	@ 0x24
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	bf800000 	.word	0xbf800000
 80088fc:	42c80000 	.word	0x42c80000
 8008900:	43480000 	.word	0x43480000
 8008904:	43960000 	.word	0x43960000
 8008908:	43c80000 	.word	0x43c80000
 800890c:	43fa0000 	.word	0x43fa0000
 8008910:	44160000 	.word	0x44160000
 8008914:	41c80000 	.word	0x41c80000
 8008918:	43d60000 	.word	0x43d60000
 800891c:	461a5000 	.word	0x461a5000
 8008920:	43cc0000 	.word	0x43cc0000
 8008924:	00000000 	.word	0x00000000

08008928 <TSL2591_CalculateIrradiance>:

float TSL2591_CalculateIrradiance(float lux) {
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	ed87 0a01 	vstr	s0, [r7, #4]
	return lux / TSL2591_LUM_EFF;
 8008932:	edd7 7a01 	vldr	s15, [r7, #4]
 8008936:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8008950 <TSL2591_CalculateIrradiance+0x28>
 800893a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800893e:	eef0 7a66 	vmov.f32	s15, s13
}
 8008942:	eeb0 0a67 	vmov.f32	s0, s15
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr
 8008950:	42ba0000 	.word	0x42ba0000

08008954 <__cvt>:
 8008954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008958:	ec57 6b10 	vmov	r6, r7, d0
 800895c:	2f00      	cmp	r7, #0
 800895e:	460c      	mov	r4, r1
 8008960:	4619      	mov	r1, r3
 8008962:	463b      	mov	r3, r7
 8008964:	bfbb      	ittet	lt
 8008966:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800896a:	461f      	movlt	r7, r3
 800896c:	2300      	movge	r3, #0
 800896e:	232d      	movlt	r3, #45	@ 0x2d
 8008970:	700b      	strb	r3, [r1, #0]
 8008972:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008974:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008978:	4691      	mov	r9, r2
 800897a:	f023 0820 	bic.w	r8, r3, #32
 800897e:	bfbc      	itt	lt
 8008980:	4632      	movlt	r2, r6
 8008982:	4616      	movlt	r6, r2
 8008984:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008988:	d005      	beq.n	8008996 <__cvt+0x42>
 800898a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800898e:	d100      	bne.n	8008992 <__cvt+0x3e>
 8008990:	3401      	adds	r4, #1
 8008992:	2102      	movs	r1, #2
 8008994:	e000      	b.n	8008998 <__cvt+0x44>
 8008996:	2103      	movs	r1, #3
 8008998:	ab03      	add	r3, sp, #12
 800899a:	9301      	str	r3, [sp, #4]
 800899c:	ab02      	add	r3, sp, #8
 800899e:	9300      	str	r3, [sp, #0]
 80089a0:	ec47 6b10 	vmov	d0, r6, r7
 80089a4:	4653      	mov	r3, sl
 80089a6:	4622      	mov	r2, r4
 80089a8:	f000 ff3e 	bl	8009828 <_dtoa_r>
 80089ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80089b0:	4605      	mov	r5, r0
 80089b2:	d119      	bne.n	80089e8 <__cvt+0x94>
 80089b4:	f019 0f01 	tst.w	r9, #1
 80089b8:	d00e      	beq.n	80089d8 <__cvt+0x84>
 80089ba:	eb00 0904 	add.w	r9, r0, r4
 80089be:	2200      	movs	r2, #0
 80089c0:	2300      	movs	r3, #0
 80089c2:	4630      	mov	r0, r6
 80089c4:	4639      	mov	r1, r7
 80089c6:	f7f8 f857 	bl	8000a78 <__aeabi_dcmpeq>
 80089ca:	b108      	cbz	r0, 80089d0 <__cvt+0x7c>
 80089cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80089d0:	2230      	movs	r2, #48	@ 0x30
 80089d2:	9b03      	ldr	r3, [sp, #12]
 80089d4:	454b      	cmp	r3, r9
 80089d6:	d31e      	bcc.n	8008a16 <__cvt+0xc2>
 80089d8:	9b03      	ldr	r3, [sp, #12]
 80089da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089dc:	1b5b      	subs	r3, r3, r5
 80089de:	4628      	mov	r0, r5
 80089e0:	6013      	str	r3, [r2, #0]
 80089e2:	b004      	add	sp, #16
 80089e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80089ec:	eb00 0904 	add.w	r9, r0, r4
 80089f0:	d1e5      	bne.n	80089be <__cvt+0x6a>
 80089f2:	7803      	ldrb	r3, [r0, #0]
 80089f4:	2b30      	cmp	r3, #48	@ 0x30
 80089f6:	d10a      	bne.n	8008a0e <__cvt+0xba>
 80089f8:	2200      	movs	r2, #0
 80089fa:	2300      	movs	r3, #0
 80089fc:	4630      	mov	r0, r6
 80089fe:	4639      	mov	r1, r7
 8008a00:	f7f8 f83a 	bl	8000a78 <__aeabi_dcmpeq>
 8008a04:	b918      	cbnz	r0, 8008a0e <__cvt+0xba>
 8008a06:	f1c4 0401 	rsb	r4, r4, #1
 8008a0a:	f8ca 4000 	str.w	r4, [sl]
 8008a0e:	f8da 3000 	ldr.w	r3, [sl]
 8008a12:	4499      	add	r9, r3
 8008a14:	e7d3      	b.n	80089be <__cvt+0x6a>
 8008a16:	1c59      	adds	r1, r3, #1
 8008a18:	9103      	str	r1, [sp, #12]
 8008a1a:	701a      	strb	r2, [r3, #0]
 8008a1c:	e7d9      	b.n	80089d2 <__cvt+0x7e>

08008a1e <__exponent>:
 8008a1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a20:	2900      	cmp	r1, #0
 8008a22:	bfba      	itte	lt
 8008a24:	4249      	neglt	r1, r1
 8008a26:	232d      	movlt	r3, #45	@ 0x2d
 8008a28:	232b      	movge	r3, #43	@ 0x2b
 8008a2a:	2909      	cmp	r1, #9
 8008a2c:	7002      	strb	r2, [r0, #0]
 8008a2e:	7043      	strb	r3, [r0, #1]
 8008a30:	dd29      	ble.n	8008a86 <__exponent+0x68>
 8008a32:	f10d 0307 	add.w	r3, sp, #7
 8008a36:	461d      	mov	r5, r3
 8008a38:	270a      	movs	r7, #10
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008a40:	fb07 1416 	mls	r4, r7, r6, r1
 8008a44:	3430      	adds	r4, #48	@ 0x30
 8008a46:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008a4a:	460c      	mov	r4, r1
 8008a4c:	2c63      	cmp	r4, #99	@ 0x63
 8008a4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a52:	4631      	mov	r1, r6
 8008a54:	dcf1      	bgt.n	8008a3a <__exponent+0x1c>
 8008a56:	3130      	adds	r1, #48	@ 0x30
 8008a58:	1e94      	subs	r4, r2, #2
 8008a5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008a5e:	1c41      	adds	r1, r0, #1
 8008a60:	4623      	mov	r3, r4
 8008a62:	42ab      	cmp	r3, r5
 8008a64:	d30a      	bcc.n	8008a7c <__exponent+0x5e>
 8008a66:	f10d 0309 	add.w	r3, sp, #9
 8008a6a:	1a9b      	subs	r3, r3, r2
 8008a6c:	42ac      	cmp	r4, r5
 8008a6e:	bf88      	it	hi
 8008a70:	2300      	movhi	r3, #0
 8008a72:	3302      	adds	r3, #2
 8008a74:	4403      	add	r3, r0
 8008a76:	1a18      	subs	r0, r3, r0
 8008a78:	b003      	add	sp, #12
 8008a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008a80:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008a84:	e7ed      	b.n	8008a62 <__exponent+0x44>
 8008a86:	2330      	movs	r3, #48	@ 0x30
 8008a88:	3130      	adds	r1, #48	@ 0x30
 8008a8a:	7083      	strb	r3, [r0, #2]
 8008a8c:	70c1      	strb	r1, [r0, #3]
 8008a8e:	1d03      	adds	r3, r0, #4
 8008a90:	e7f1      	b.n	8008a76 <__exponent+0x58>
	...

08008a94 <_printf_float>:
 8008a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a98:	b08d      	sub	sp, #52	@ 0x34
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008aa0:	4616      	mov	r6, r2
 8008aa2:	461f      	mov	r7, r3
 8008aa4:	4605      	mov	r5, r0
 8008aa6:	f000 fdbd 	bl	8009624 <_localeconv_r>
 8008aaa:	6803      	ldr	r3, [r0, #0]
 8008aac:	9304      	str	r3, [sp, #16]
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7f7 fbb6 	bl	8000220 <strlen>
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ab8:	f8d8 3000 	ldr.w	r3, [r8]
 8008abc:	9005      	str	r0, [sp, #20]
 8008abe:	3307      	adds	r3, #7
 8008ac0:	f023 0307 	bic.w	r3, r3, #7
 8008ac4:	f103 0208 	add.w	r2, r3, #8
 8008ac8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008acc:	f8d4 b000 	ldr.w	fp, [r4]
 8008ad0:	f8c8 2000 	str.w	r2, [r8]
 8008ad4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ad8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008adc:	9307      	str	r3, [sp, #28]
 8008ade:	f8cd 8018 	str.w	r8, [sp, #24]
 8008ae2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008ae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008aea:	4b9c      	ldr	r3, [pc, #624]	@ (8008d5c <_printf_float+0x2c8>)
 8008aec:	f04f 32ff 	mov.w	r2, #4294967295
 8008af0:	f7f7 fff4 	bl	8000adc <__aeabi_dcmpun>
 8008af4:	bb70      	cbnz	r0, 8008b54 <_printf_float+0xc0>
 8008af6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008afa:	4b98      	ldr	r3, [pc, #608]	@ (8008d5c <_printf_float+0x2c8>)
 8008afc:	f04f 32ff 	mov.w	r2, #4294967295
 8008b00:	f7f7 ffce 	bl	8000aa0 <__aeabi_dcmple>
 8008b04:	bb30      	cbnz	r0, 8008b54 <_printf_float+0xc0>
 8008b06:	2200      	movs	r2, #0
 8008b08:	2300      	movs	r3, #0
 8008b0a:	4640      	mov	r0, r8
 8008b0c:	4649      	mov	r1, r9
 8008b0e:	f7f7 ffbd 	bl	8000a8c <__aeabi_dcmplt>
 8008b12:	b110      	cbz	r0, 8008b1a <_printf_float+0x86>
 8008b14:	232d      	movs	r3, #45	@ 0x2d
 8008b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b1a:	4a91      	ldr	r2, [pc, #580]	@ (8008d60 <_printf_float+0x2cc>)
 8008b1c:	4b91      	ldr	r3, [pc, #580]	@ (8008d64 <_printf_float+0x2d0>)
 8008b1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008b22:	bf8c      	ite	hi
 8008b24:	4690      	movhi	r8, r2
 8008b26:	4698      	movls	r8, r3
 8008b28:	2303      	movs	r3, #3
 8008b2a:	6123      	str	r3, [r4, #16]
 8008b2c:	f02b 0304 	bic.w	r3, fp, #4
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	f04f 0900 	mov.w	r9, #0
 8008b36:	9700      	str	r7, [sp, #0]
 8008b38:	4633      	mov	r3, r6
 8008b3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008b3c:	4621      	mov	r1, r4
 8008b3e:	4628      	mov	r0, r5
 8008b40:	f000 f9d2 	bl	8008ee8 <_printf_common>
 8008b44:	3001      	adds	r0, #1
 8008b46:	f040 808d 	bne.w	8008c64 <_printf_float+0x1d0>
 8008b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4e:	b00d      	add	sp, #52	@ 0x34
 8008b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b54:	4642      	mov	r2, r8
 8008b56:	464b      	mov	r3, r9
 8008b58:	4640      	mov	r0, r8
 8008b5a:	4649      	mov	r1, r9
 8008b5c:	f7f7 ffbe 	bl	8000adc <__aeabi_dcmpun>
 8008b60:	b140      	cbz	r0, 8008b74 <_printf_float+0xe0>
 8008b62:	464b      	mov	r3, r9
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	bfbc      	itt	lt
 8008b68:	232d      	movlt	r3, #45	@ 0x2d
 8008b6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008b6e:	4a7e      	ldr	r2, [pc, #504]	@ (8008d68 <_printf_float+0x2d4>)
 8008b70:	4b7e      	ldr	r3, [pc, #504]	@ (8008d6c <_printf_float+0x2d8>)
 8008b72:	e7d4      	b.n	8008b1e <_printf_float+0x8a>
 8008b74:	6863      	ldr	r3, [r4, #4]
 8008b76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008b7a:	9206      	str	r2, [sp, #24]
 8008b7c:	1c5a      	adds	r2, r3, #1
 8008b7e:	d13b      	bne.n	8008bf8 <_printf_float+0x164>
 8008b80:	2306      	movs	r3, #6
 8008b82:	6063      	str	r3, [r4, #4]
 8008b84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008b88:	2300      	movs	r3, #0
 8008b8a:	6022      	str	r2, [r4, #0]
 8008b8c:	9303      	str	r3, [sp, #12]
 8008b8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008b90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008b94:	ab09      	add	r3, sp, #36	@ 0x24
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	6861      	ldr	r1, [r4, #4]
 8008b9a:	ec49 8b10 	vmov	d0, r8, r9
 8008b9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	f7ff fed6 	bl	8008954 <__cvt>
 8008ba8:	9b06      	ldr	r3, [sp, #24]
 8008baa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bac:	2b47      	cmp	r3, #71	@ 0x47
 8008bae:	4680      	mov	r8, r0
 8008bb0:	d129      	bne.n	8008c06 <_printf_float+0x172>
 8008bb2:	1cc8      	adds	r0, r1, #3
 8008bb4:	db02      	blt.n	8008bbc <_printf_float+0x128>
 8008bb6:	6863      	ldr	r3, [r4, #4]
 8008bb8:	4299      	cmp	r1, r3
 8008bba:	dd41      	ble.n	8008c40 <_printf_float+0x1ac>
 8008bbc:	f1aa 0a02 	sub.w	sl, sl, #2
 8008bc0:	fa5f fa8a 	uxtb.w	sl, sl
 8008bc4:	3901      	subs	r1, #1
 8008bc6:	4652      	mov	r2, sl
 8008bc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008bcc:	9109      	str	r1, [sp, #36]	@ 0x24
 8008bce:	f7ff ff26 	bl	8008a1e <__exponent>
 8008bd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bd4:	1813      	adds	r3, r2, r0
 8008bd6:	2a01      	cmp	r2, #1
 8008bd8:	4681      	mov	r9, r0
 8008bda:	6123      	str	r3, [r4, #16]
 8008bdc:	dc02      	bgt.n	8008be4 <_printf_float+0x150>
 8008bde:	6822      	ldr	r2, [r4, #0]
 8008be0:	07d2      	lsls	r2, r2, #31
 8008be2:	d501      	bpl.n	8008be8 <_printf_float+0x154>
 8008be4:	3301      	adds	r3, #1
 8008be6:	6123      	str	r3, [r4, #16]
 8008be8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d0a2      	beq.n	8008b36 <_printf_float+0xa2>
 8008bf0:	232d      	movs	r3, #45	@ 0x2d
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bf6:	e79e      	b.n	8008b36 <_printf_float+0xa2>
 8008bf8:	9a06      	ldr	r2, [sp, #24]
 8008bfa:	2a47      	cmp	r2, #71	@ 0x47
 8008bfc:	d1c2      	bne.n	8008b84 <_printf_float+0xf0>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1c0      	bne.n	8008b84 <_printf_float+0xf0>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e7bd      	b.n	8008b82 <_printf_float+0xee>
 8008c06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c0a:	d9db      	bls.n	8008bc4 <_printf_float+0x130>
 8008c0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008c10:	d118      	bne.n	8008c44 <_printf_float+0x1b0>
 8008c12:	2900      	cmp	r1, #0
 8008c14:	6863      	ldr	r3, [r4, #4]
 8008c16:	dd0b      	ble.n	8008c30 <_printf_float+0x19c>
 8008c18:	6121      	str	r1, [r4, #16]
 8008c1a:	b913      	cbnz	r3, 8008c22 <_printf_float+0x18e>
 8008c1c:	6822      	ldr	r2, [r4, #0]
 8008c1e:	07d0      	lsls	r0, r2, #31
 8008c20:	d502      	bpl.n	8008c28 <_printf_float+0x194>
 8008c22:	3301      	adds	r3, #1
 8008c24:	440b      	add	r3, r1
 8008c26:	6123      	str	r3, [r4, #16]
 8008c28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008c2a:	f04f 0900 	mov.w	r9, #0
 8008c2e:	e7db      	b.n	8008be8 <_printf_float+0x154>
 8008c30:	b913      	cbnz	r3, 8008c38 <_printf_float+0x1a4>
 8008c32:	6822      	ldr	r2, [r4, #0]
 8008c34:	07d2      	lsls	r2, r2, #31
 8008c36:	d501      	bpl.n	8008c3c <_printf_float+0x1a8>
 8008c38:	3302      	adds	r3, #2
 8008c3a:	e7f4      	b.n	8008c26 <_printf_float+0x192>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e7f2      	b.n	8008c26 <_printf_float+0x192>
 8008c40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008c44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c46:	4299      	cmp	r1, r3
 8008c48:	db05      	blt.n	8008c56 <_printf_float+0x1c2>
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	6121      	str	r1, [r4, #16]
 8008c4e:	07d8      	lsls	r0, r3, #31
 8008c50:	d5ea      	bpl.n	8008c28 <_printf_float+0x194>
 8008c52:	1c4b      	adds	r3, r1, #1
 8008c54:	e7e7      	b.n	8008c26 <_printf_float+0x192>
 8008c56:	2900      	cmp	r1, #0
 8008c58:	bfd4      	ite	le
 8008c5a:	f1c1 0202 	rsble	r2, r1, #2
 8008c5e:	2201      	movgt	r2, #1
 8008c60:	4413      	add	r3, r2
 8008c62:	e7e0      	b.n	8008c26 <_printf_float+0x192>
 8008c64:	6823      	ldr	r3, [r4, #0]
 8008c66:	055a      	lsls	r2, r3, #21
 8008c68:	d407      	bmi.n	8008c7a <_printf_float+0x1e6>
 8008c6a:	6923      	ldr	r3, [r4, #16]
 8008c6c:	4642      	mov	r2, r8
 8008c6e:	4631      	mov	r1, r6
 8008c70:	4628      	mov	r0, r5
 8008c72:	47b8      	blx	r7
 8008c74:	3001      	adds	r0, #1
 8008c76:	d12b      	bne.n	8008cd0 <_printf_float+0x23c>
 8008c78:	e767      	b.n	8008b4a <_printf_float+0xb6>
 8008c7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c7e:	f240 80dd 	bls.w	8008e3c <_printf_float+0x3a8>
 8008c82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c86:	2200      	movs	r2, #0
 8008c88:	2300      	movs	r3, #0
 8008c8a:	f7f7 fef5 	bl	8000a78 <__aeabi_dcmpeq>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d033      	beq.n	8008cfa <_printf_float+0x266>
 8008c92:	4a37      	ldr	r2, [pc, #220]	@ (8008d70 <_printf_float+0x2dc>)
 8008c94:	2301      	movs	r3, #1
 8008c96:	4631      	mov	r1, r6
 8008c98:	4628      	mov	r0, r5
 8008c9a:	47b8      	blx	r7
 8008c9c:	3001      	adds	r0, #1
 8008c9e:	f43f af54 	beq.w	8008b4a <_printf_float+0xb6>
 8008ca2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008ca6:	4543      	cmp	r3, r8
 8008ca8:	db02      	blt.n	8008cb0 <_printf_float+0x21c>
 8008caa:	6823      	ldr	r3, [r4, #0]
 8008cac:	07d8      	lsls	r0, r3, #31
 8008cae:	d50f      	bpl.n	8008cd0 <_printf_float+0x23c>
 8008cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cb4:	4631      	mov	r1, r6
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	47b8      	blx	r7
 8008cba:	3001      	adds	r0, #1
 8008cbc:	f43f af45 	beq.w	8008b4a <_printf_float+0xb6>
 8008cc0:	f04f 0900 	mov.w	r9, #0
 8008cc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cc8:	f104 0a1a 	add.w	sl, r4, #26
 8008ccc:	45c8      	cmp	r8, r9
 8008cce:	dc09      	bgt.n	8008ce4 <_printf_float+0x250>
 8008cd0:	6823      	ldr	r3, [r4, #0]
 8008cd2:	079b      	lsls	r3, r3, #30
 8008cd4:	f100 8103 	bmi.w	8008ede <_printf_float+0x44a>
 8008cd8:	68e0      	ldr	r0, [r4, #12]
 8008cda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cdc:	4298      	cmp	r0, r3
 8008cde:	bfb8      	it	lt
 8008ce0:	4618      	movlt	r0, r3
 8008ce2:	e734      	b.n	8008b4e <_printf_float+0xba>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	4652      	mov	r2, sl
 8008ce8:	4631      	mov	r1, r6
 8008cea:	4628      	mov	r0, r5
 8008cec:	47b8      	blx	r7
 8008cee:	3001      	adds	r0, #1
 8008cf0:	f43f af2b 	beq.w	8008b4a <_printf_float+0xb6>
 8008cf4:	f109 0901 	add.w	r9, r9, #1
 8008cf8:	e7e8      	b.n	8008ccc <_printf_float+0x238>
 8008cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	dc39      	bgt.n	8008d74 <_printf_float+0x2e0>
 8008d00:	4a1b      	ldr	r2, [pc, #108]	@ (8008d70 <_printf_float+0x2dc>)
 8008d02:	2301      	movs	r3, #1
 8008d04:	4631      	mov	r1, r6
 8008d06:	4628      	mov	r0, r5
 8008d08:	47b8      	blx	r7
 8008d0a:	3001      	adds	r0, #1
 8008d0c:	f43f af1d 	beq.w	8008b4a <_printf_float+0xb6>
 8008d10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008d14:	ea59 0303 	orrs.w	r3, r9, r3
 8008d18:	d102      	bne.n	8008d20 <_printf_float+0x28c>
 8008d1a:	6823      	ldr	r3, [r4, #0]
 8008d1c:	07d9      	lsls	r1, r3, #31
 8008d1e:	d5d7      	bpl.n	8008cd0 <_printf_float+0x23c>
 8008d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d24:	4631      	mov	r1, r6
 8008d26:	4628      	mov	r0, r5
 8008d28:	47b8      	blx	r7
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	f43f af0d 	beq.w	8008b4a <_printf_float+0xb6>
 8008d30:	f04f 0a00 	mov.w	sl, #0
 8008d34:	f104 0b1a 	add.w	fp, r4, #26
 8008d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d3a:	425b      	negs	r3, r3
 8008d3c:	4553      	cmp	r3, sl
 8008d3e:	dc01      	bgt.n	8008d44 <_printf_float+0x2b0>
 8008d40:	464b      	mov	r3, r9
 8008d42:	e793      	b.n	8008c6c <_printf_float+0x1d8>
 8008d44:	2301      	movs	r3, #1
 8008d46:	465a      	mov	r2, fp
 8008d48:	4631      	mov	r1, r6
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	47b8      	blx	r7
 8008d4e:	3001      	adds	r0, #1
 8008d50:	f43f aefb 	beq.w	8008b4a <_printf_float+0xb6>
 8008d54:	f10a 0a01 	add.w	sl, sl, #1
 8008d58:	e7ee      	b.n	8008d38 <_printf_float+0x2a4>
 8008d5a:	bf00      	nop
 8008d5c:	7fefffff 	.word	0x7fefffff
 8008d60:	0800bd08 	.word	0x0800bd08
 8008d64:	0800bd04 	.word	0x0800bd04
 8008d68:	0800bd10 	.word	0x0800bd10
 8008d6c:	0800bd0c 	.word	0x0800bd0c
 8008d70:	0800bd14 	.word	0x0800bd14
 8008d74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008d76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008d7a:	4553      	cmp	r3, sl
 8008d7c:	bfa8      	it	ge
 8008d7e:	4653      	movge	r3, sl
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	4699      	mov	r9, r3
 8008d84:	dc36      	bgt.n	8008df4 <_printf_float+0x360>
 8008d86:	f04f 0b00 	mov.w	fp, #0
 8008d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d8e:	f104 021a 	add.w	r2, r4, #26
 8008d92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008d94:	9306      	str	r3, [sp, #24]
 8008d96:	eba3 0309 	sub.w	r3, r3, r9
 8008d9a:	455b      	cmp	r3, fp
 8008d9c:	dc31      	bgt.n	8008e02 <_printf_float+0x36e>
 8008d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da0:	459a      	cmp	sl, r3
 8008da2:	dc3a      	bgt.n	8008e1a <_printf_float+0x386>
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	07da      	lsls	r2, r3, #31
 8008da8:	d437      	bmi.n	8008e1a <_printf_float+0x386>
 8008daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dac:	ebaa 0903 	sub.w	r9, sl, r3
 8008db0:	9b06      	ldr	r3, [sp, #24]
 8008db2:	ebaa 0303 	sub.w	r3, sl, r3
 8008db6:	4599      	cmp	r9, r3
 8008db8:	bfa8      	it	ge
 8008dba:	4699      	movge	r9, r3
 8008dbc:	f1b9 0f00 	cmp.w	r9, #0
 8008dc0:	dc33      	bgt.n	8008e2a <_printf_float+0x396>
 8008dc2:	f04f 0800 	mov.w	r8, #0
 8008dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dca:	f104 0b1a 	add.w	fp, r4, #26
 8008dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd0:	ebaa 0303 	sub.w	r3, sl, r3
 8008dd4:	eba3 0309 	sub.w	r3, r3, r9
 8008dd8:	4543      	cmp	r3, r8
 8008dda:	f77f af79 	ble.w	8008cd0 <_printf_float+0x23c>
 8008dde:	2301      	movs	r3, #1
 8008de0:	465a      	mov	r2, fp
 8008de2:	4631      	mov	r1, r6
 8008de4:	4628      	mov	r0, r5
 8008de6:	47b8      	blx	r7
 8008de8:	3001      	adds	r0, #1
 8008dea:	f43f aeae 	beq.w	8008b4a <_printf_float+0xb6>
 8008dee:	f108 0801 	add.w	r8, r8, #1
 8008df2:	e7ec      	b.n	8008dce <_printf_float+0x33a>
 8008df4:	4642      	mov	r2, r8
 8008df6:	4631      	mov	r1, r6
 8008df8:	4628      	mov	r0, r5
 8008dfa:	47b8      	blx	r7
 8008dfc:	3001      	adds	r0, #1
 8008dfe:	d1c2      	bne.n	8008d86 <_printf_float+0x2f2>
 8008e00:	e6a3      	b.n	8008b4a <_printf_float+0xb6>
 8008e02:	2301      	movs	r3, #1
 8008e04:	4631      	mov	r1, r6
 8008e06:	4628      	mov	r0, r5
 8008e08:	9206      	str	r2, [sp, #24]
 8008e0a:	47b8      	blx	r7
 8008e0c:	3001      	adds	r0, #1
 8008e0e:	f43f ae9c 	beq.w	8008b4a <_printf_float+0xb6>
 8008e12:	9a06      	ldr	r2, [sp, #24]
 8008e14:	f10b 0b01 	add.w	fp, fp, #1
 8008e18:	e7bb      	b.n	8008d92 <_printf_float+0x2fe>
 8008e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4628      	mov	r0, r5
 8008e22:	47b8      	blx	r7
 8008e24:	3001      	adds	r0, #1
 8008e26:	d1c0      	bne.n	8008daa <_printf_float+0x316>
 8008e28:	e68f      	b.n	8008b4a <_printf_float+0xb6>
 8008e2a:	9a06      	ldr	r2, [sp, #24]
 8008e2c:	464b      	mov	r3, r9
 8008e2e:	4442      	add	r2, r8
 8008e30:	4631      	mov	r1, r6
 8008e32:	4628      	mov	r0, r5
 8008e34:	47b8      	blx	r7
 8008e36:	3001      	adds	r0, #1
 8008e38:	d1c3      	bne.n	8008dc2 <_printf_float+0x32e>
 8008e3a:	e686      	b.n	8008b4a <_printf_float+0xb6>
 8008e3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e40:	f1ba 0f01 	cmp.w	sl, #1
 8008e44:	dc01      	bgt.n	8008e4a <_printf_float+0x3b6>
 8008e46:	07db      	lsls	r3, r3, #31
 8008e48:	d536      	bpl.n	8008eb8 <_printf_float+0x424>
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	4642      	mov	r2, r8
 8008e4e:	4631      	mov	r1, r6
 8008e50:	4628      	mov	r0, r5
 8008e52:	47b8      	blx	r7
 8008e54:	3001      	adds	r0, #1
 8008e56:	f43f ae78 	beq.w	8008b4a <_printf_float+0xb6>
 8008e5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e5e:	4631      	mov	r1, r6
 8008e60:	4628      	mov	r0, r5
 8008e62:	47b8      	blx	r7
 8008e64:	3001      	adds	r0, #1
 8008e66:	f43f ae70 	beq.w	8008b4a <_printf_float+0xb6>
 8008e6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e6e:	2200      	movs	r2, #0
 8008e70:	2300      	movs	r3, #0
 8008e72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e76:	f7f7 fdff 	bl	8000a78 <__aeabi_dcmpeq>
 8008e7a:	b9c0      	cbnz	r0, 8008eae <_printf_float+0x41a>
 8008e7c:	4653      	mov	r3, sl
 8008e7e:	f108 0201 	add.w	r2, r8, #1
 8008e82:	4631      	mov	r1, r6
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b8      	blx	r7
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d10c      	bne.n	8008ea6 <_printf_float+0x412>
 8008e8c:	e65d      	b.n	8008b4a <_printf_float+0xb6>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	465a      	mov	r2, fp
 8008e92:	4631      	mov	r1, r6
 8008e94:	4628      	mov	r0, r5
 8008e96:	47b8      	blx	r7
 8008e98:	3001      	adds	r0, #1
 8008e9a:	f43f ae56 	beq.w	8008b4a <_printf_float+0xb6>
 8008e9e:	f108 0801 	add.w	r8, r8, #1
 8008ea2:	45d0      	cmp	r8, sl
 8008ea4:	dbf3      	blt.n	8008e8e <_printf_float+0x3fa>
 8008ea6:	464b      	mov	r3, r9
 8008ea8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008eac:	e6df      	b.n	8008c6e <_printf_float+0x1da>
 8008eae:	f04f 0800 	mov.w	r8, #0
 8008eb2:	f104 0b1a 	add.w	fp, r4, #26
 8008eb6:	e7f4      	b.n	8008ea2 <_printf_float+0x40e>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	4642      	mov	r2, r8
 8008ebc:	e7e1      	b.n	8008e82 <_printf_float+0x3ee>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	464a      	mov	r2, r9
 8008ec2:	4631      	mov	r1, r6
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	47b8      	blx	r7
 8008ec8:	3001      	adds	r0, #1
 8008eca:	f43f ae3e 	beq.w	8008b4a <_printf_float+0xb6>
 8008ece:	f108 0801 	add.w	r8, r8, #1
 8008ed2:	68e3      	ldr	r3, [r4, #12]
 8008ed4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ed6:	1a5b      	subs	r3, r3, r1
 8008ed8:	4543      	cmp	r3, r8
 8008eda:	dcf0      	bgt.n	8008ebe <_printf_float+0x42a>
 8008edc:	e6fc      	b.n	8008cd8 <_printf_float+0x244>
 8008ede:	f04f 0800 	mov.w	r8, #0
 8008ee2:	f104 0919 	add.w	r9, r4, #25
 8008ee6:	e7f4      	b.n	8008ed2 <_printf_float+0x43e>

08008ee8 <_printf_common>:
 8008ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eec:	4616      	mov	r6, r2
 8008eee:	4698      	mov	r8, r3
 8008ef0:	688a      	ldr	r2, [r1, #8]
 8008ef2:	690b      	ldr	r3, [r1, #16]
 8008ef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	bfb8      	it	lt
 8008efc:	4613      	movlt	r3, r2
 8008efe:	6033      	str	r3, [r6, #0]
 8008f00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f04:	4607      	mov	r7, r0
 8008f06:	460c      	mov	r4, r1
 8008f08:	b10a      	cbz	r2, 8008f0e <_printf_common+0x26>
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	6033      	str	r3, [r6, #0]
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	0699      	lsls	r1, r3, #26
 8008f12:	bf42      	ittt	mi
 8008f14:	6833      	ldrmi	r3, [r6, #0]
 8008f16:	3302      	addmi	r3, #2
 8008f18:	6033      	strmi	r3, [r6, #0]
 8008f1a:	6825      	ldr	r5, [r4, #0]
 8008f1c:	f015 0506 	ands.w	r5, r5, #6
 8008f20:	d106      	bne.n	8008f30 <_printf_common+0x48>
 8008f22:	f104 0a19 	add.w	sl, r4, #25
 8008f26:	68e3      	ldr	r3, [r4, #12]
 8008f28:	6832      	ldr	r2, [r6, #0]
 8008f2a:	1a9b      	subs	r3, r3, r2
 8008f2c:	42ab      	cmp	r3, r5
 8008f2e:	dc26      	bgt.n	8008f7e <_printf_common+0x96>
 8008f30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f34:	6822      	ldr	r2, [r4, #0]
 8008f36:	3b00      	subs	r3, #0
 8008f38:	bf18      	it	ne
 8008f3a:	2301      	movne	r3, #1
 8008f3c:	0692      	lsls	r2, r2, #26
 8008f3e:	d42b      	bmi.n	8008f98 <_printf_common+0xb0>
 8008f40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f44:	4641      	mov	r1, r8
 8008f46:	4638      	mov	r0, r7
 8008f48:	47c8      	blx	r9
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	d01e      	beq.n	8008f8c <_printf_common+0xa4>
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	6922      	ldr	r2, [r4, #16]
 8008f52:	f003 0306 	and.w	r3, r3, #6
 8008f56:	2b04      	cmp	r3, #4
 8008f58:	bf02      	ittt	eq
 8008f5a:	68e5      	ldreq	r5, [r4, #12]
 8008f5c:	6833      	ldreq	r3, [r6, #0]
 8008f5e:	1aed      	subeq	r5, r5, r3
 8008f60:	68a3      	ldr	r3, [r4, #8]
 8008f62:	bf0c      	ite	eq
 8008f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f68:	2500      	movne	r5, #0
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	bfc4      	itt	gt
 8008f6e:	1a9b      	subgt	r3, r3, r2
 8008f70:	18ed      	addgt	r5, r5, r3
 8008f72:	2600      	movs	r6, #0
 8008f74:	341a      	adds	r4, #26
 8008f76:	42b5      	cmp	r5, r6
 8008f78:	d11a      	bne.n	8008fb0 <_printf_common+0xc8>
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	e008      	b.n	8008f90 <_printf_common+0xa8>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	4652      	mov	r2, sl
 8008f82:	4641      	mov	r1, r8
 8008f84:	4638      	mov	r0, r7
 8008f86:	47c8      	blx	r9
 8008f88:	3001      	adds	r0, #1
 8008f8a:	d103      	bne.n	8008f94 <_printf_common+0xac>
 8008f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f94:	3501      	adds	r5, #1
 8008f96:	e7c6      	b.n	8008f26 <_printf_common+0x3e>
 8008f98:	18e1      	adds	r1, r4, r3
 8008f9a:	1c5a      	adds	r2, r3, #1
 8008f9c:	2030      	movs	r0, #48	@ 0x30
 8008f9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008fa2:	4422      	add	r2, r4
 8008fa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008fa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008fac:	3302      	adds	r3, #2
 8008fae:	e7c7      	b.n	8008f40 <_printf_common+0x58>
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	4622      	mov	r2, r4
 8008fb4:	4641      	mov	r1, r8
 8008fb6:	4638      	mov	r0, r7
 8008fb8:	47c8      	blx	r9
 8008fba:	3001      	adds	r0, #1
 8008fbc:	d0e6      	beq.n	8008f8c <_printf_common+0xa4>
 8008fbe:	3601      	adds	r6, #1
 8008fc0:	e7d9      	b.n	8008f76 <_printf_common+0x8e>
	...

08008fc4 <_printf_i>:
 8008fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc8:	7e0f      	ldrb	r7, [r1, #24]
 8008fca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008fcc:	2f78      	cmp	r7, #120	@ 0x78
 8008fce:	4691      	mov	r9, r2
 8008fd0:	4680      	mov	r8, r0
 8008fd2:	460c      	mov	r4, r1
 8008fd4:	469a      	mov	sl, r3
 8008fd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008fda:	d807      	bhi.n	8008fec <_printf_i+0x28>
 8008fdc:	2f62      	cmp	r7, #98	@ 0x62
 8008fde:	d80a      	bhi.n	8008ff6 <_printf_i+0x32>
 8008fe0:	2f00      	cmp	r7, #0
 8008fe2:	f000 80d1 	beq.w	8009188 <_printf_i+0x1c4>
 8008fe6:	2f58      	cmp	r7, #88	@ 0x58
 8008fe8:	f000 80b8 	beq.w	800915c <_printf_i+0x198>
 8008fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ff0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ff4:	e03a      	b.n	800906c <_printf_i+0xa8>
 8008ff6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ffa:	2b15      	cmp	r3, #21
 8008ffc:	d8f6      	bhi.n	8008fec <_printf_i+0x28>
 8008ffe:	a101      	add	r1, pc, #4	@ (adr r1, 8009004 <_printf_i+0x40>)
 8009000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009004:	0800905d 	.word	0x0800905d
 8009008:	08009071 	.word	0x08009071
 800900c:	08008fed 	.word	0x08008fed
 8009010:	08008fed 	.word	0x08008fed
 8009014:	08008fed 	.word	0x08008fed
 8009018:	08008fed 	.word	0x08008fed
 800901c:	08009071 	.word	0x08009071
 8009020:	08008fed 	.word	0x08008fed
 8009024:	08008fed 	.word	0x08008fed
 8009028:	08008fed 	.word	0x08008fed
 800902c:	08008fed 	.word	0x08008fed
 8009030:	0800916f 	.word	0x0800916f
 8009034:	0800909b 	.word	0x0800909b
 8009038:	08009129 	.word	0x08009129
 800903c:	08008fed 	.word	0x08008fed
 8009040:	08008fed 	.word	0x08008fed
 8009044:	08009191 	.word	0x08009191
 8009048:	08008fed 	.word	0x08008fed
 800904c:	0800909b 	.word	0x0800909b
 8009050:	08008fed 	.word	0x08008fed
 8009054:	08008fed 	.word	0x08008fed
 8009058:	08009131 	.word	0x08009131
 800905c:	6833      	ldr	r3, [r6, #0]
 800905e:	1d1a      	adds	r2, r3, #4
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	6032      	str	r2, [r6, #0]
 8009064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009068:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800906c:	2301      	movs	r3, #1
 800906e:	e09c      	b.n	80091aa <_printf_i+0x1e6>
 8009070:	6833      	ldr	r3, [r6, #0]
 8009072:	6820      	ldr	r0, [r4, #0]
 8009074:	1d19      	adds	r1, r3, #4
 8009076:	6031      	str	r1, [r6, #0]
 8009078:	0606      	lsls	r6, r0, #24
 800907a:	d501      	bpl.n	8009080 <_printf_i+0xbc>
 800907c:	681d      	ldr	r5, [r3, #0]
 800907e:	e003      	b.n	8009088 <_printf_i+0xc4>
 8009080:	0645      	lsls	r5, r0, #25
 8009082:	d5fb      	bpl.n	800907c <_printf_i+0xb8>
 8009084:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009088:	2d00      	cmp	r5, #0
 800908a:	da03      	bge.n	8009094 <_printf_i+0xd0>
 800908c:	232d      	movs	r3, #45	@ 0x2d
 800908e:	426d      	negs	r5, r5
 8009090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009094:	4858      	ldr	r0, [pc, #352]	@ (80091f8 <_printf_i+0x234>)
 8009096:	230a      	movs	r3, #10
 8009098:	e011      	b.n	80090be <_printf_i+0xfa>
 800909a:	6821      	ldr	r1, [r4, #0]
 800909c:	6833      	ldr	r3, [r6, #0]
 800909e:	0608      	lsls	r0, r1, #24
 80090a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80090a4:	d402      	bmi.n	80090ac <_printf_i+0xe8>
 80090a6:	0649      	lsls	r1, r1, #25
 80090a8:	bf48      	it	mi
 80090aa:	b2ad      	uxthmi	r5, r5
 80090ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80090ae:	4852      	ldr	r0, [pc, #328]	@ (80091f8 <_printf_i+0x234>)
 80090b0:	6033      	str	r3, [r6, #0]
 80090b2:	bf14      	ite	ne
 80090b4:	230a      	movne	r3, #10
 80090b6:	2308      	moveq	r3, #8
 80090b8:	2100      	movs	r1, #0
 80090ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80090be:	6866      	ldr	r6, [r4, #4]
 80090c0:	60a6      	str	r6, [r4, #8]
 80090c2:	2e00      	cmp	r6, #0
 80090c4:	db05      	blt.n	80090d2 <_printf_i+0x10e>
 80090c6:	6821      	ldr	r1, [r4, #0]
 80090c8:	432e      	orrs	r6, r5
 80090ca:	f021 0104 	bic.w	r1, r1, #4
 80090ce:	6021      	str	r1, [r4, #0]
 80090d0:	d04b      	beq.n	800916a <_printf_i+0x1a6>
 80090d2:	4616      	mov	r6, r2
 80090d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80090d8:	fb03 5711 	mls	r7, r3, r1, r5
 80090dc:	5dc7      	ldrb	r7, [r0, r7]
 80090de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80090e2:	462f      	mov	r7, r5
 80090e4:	42bb      	cmp	r3, r7
 80090e6:	460d      	mov	r5, r1
 80090e8:	d9f4      	bls.n	80090d4 <_printf_i+0x110>
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d10b      	bne.n	8009106 <_printf_i+0x142>
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	07df      	lsls	r7, r3, #31
 80090f2:	d508      	bpl.n	8009106 <_printf_i+0x142>
 80090f4:	6923      	ldr	r3, [r4, #16]
 80090f6:	6861      	ldr	r1, [r4, #4]
 80090f8:	4299      	cmp	r1, r3
 80090fa:	bfde      	ittt	le
 80090fc:	2330      	movle	r3, #48	@ 0x30
 80090fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009102:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009106:	1b92      	subs	r2, r2, r6
 8009108:	6122      	str	r2, [r4, #16]
 800910a:	f8cd a000 	str.w	sl, [sp]
 800910e:	464b      	mov	r3, r9
 8009110:	aa03      	add	r2, sp, #12
 8009112:	4621      	mov	r1, r4
 8009114:	4640      	mov	r0, r8
 8009116:	f7ff fee7 	bl	8008ee8 <_printf_common>
 800911a:	3001      	adds	r0, #1
 800911c:	d14a      	bne.n	80091b4 <_printf_i+0x1f0>
 800911e:	f04f 30ff 	mov.w	r0, #4294967295
 8009122:	b004      	add	sp, #16
 8009124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	f043 0320 	orr.w	r3, r3, #32
 800912e:	6023      	str	r3, [r4, #0]
 8009130:	4832      	ldr	r0, [pc, #200]	@ (80091fc <_printf_i+0x238>)
 8009132:	2778      	movs	r7, #120	@ 0x78
 8009134:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009138:	6823      	ldr	r3, [r4, #0]
 800913a:	6831      	ldr	r1, [r6, #0]
 800913c:	061f      	lsls	r7, r3, #24
 800913e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009142:	d402      	bmi.n	800914a <_printf_i+0x186>
 8009144:	065f      	lsls	r7, r3, #25
 8009146:	bf48      	it	mi
 8009148:	b2ad      	uxthmi	r5, r5
 800914a:	6031      	str	r1, [r6, #0]
 800914c:	07d9      	lsls	r1, r3, #31
 800914e:	bf44      	itt	mi
 8009150:	f043 0320 	orrmi.w	r3, r3, #32
 8009154:	6023      	strmi	r3, [r4, #0]
 8009156:	b11d      	cbz	r5, 8009160 <_printf_i+0x19c>
 8009158:	2310      	movs	r3, #16
 800915a:	e7ad      	b.n	80090b8 <_printf_i+0xf4>
 800915c:	4826      	ldr	r0, [pc, #152]	@ (80091f8 <_printf_i+0x234>)
 800915e:	e7e9      	b.n	8009134 <_printf_i+0x170>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	f023 0320 	bic.w	r3, r3, #32
 8009166:	6023      	str	r3, [r4, #0]
 8009168:	e7f6      	b.n	8009158 <_printf_i+0x194>
 800916a:	4616      	mov	r6, r2
 800916c:	e7bd      	b.n	80090ea <_printf_i+0x126>
 800916e:	6833      	ldr	r3, [r6, #0]
 8009170:	6825      	ldr	r5, [r4, #0]
 8009172:	6961      	ldr	r1, [r4, #20]
 8009174:	1d18      	adds	r0, r3, #4
 8009176:	6030      	str	r0, [r6, #0]
 8009178:	062e      	lsls	r6, r5, #24
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	d501      	bpl.n	8009182 <_printf_i+0x1be>
 800917e:	6019      	str	r1, [r3, #0]
 8009180:	e002      	b.n	8009188 <_printf_i+0x1c4>
 8009182:	0668      	lsls	r0, r5, #25
 8009184:	d5fb      	bpl.n	800917e <_printf_i+0x1ba>
 8009186:	8019      	strh	r1, [r3, #0]
 8009188:	2300      	movs	r3, #0
 800918a:	6123      	str	r3, [r4, #16]
 800918c:	4616      	mov	r6, r2
 800918e:	e7bc      	b.n	800910a <_printf_i+0x146>
 8009190:	6833      	ldr	r3, [r6, #0]
 8009192:	1d1a      	adds	r2, r3, #4
 8009194:	6032      	str	r2, [r6, #0]
 8009196:	681e      	ldr	r6, [r3, #0]
 8009198:	6862      	ldr	r2, [r4, #4]
 800919a:	2100      	movs	r1, #0
 800919c:	4630      	mov	r0, r6
 800919e:	f7f6 ffef 	bl	8000180 <memchr>
 80091a2:	b108      	cbz	r0, 80091a8 <_printf_i+0x1e4>
 80091a4:	1b80      	subs	r0, r0, r6
 80091a6:	6060      	str	r0, [r4, #4]
 80091a8:	6863      	ldr	r3, [r4, #4]
 80091aa:	6123      	str	r3, [r4, #16]
 80091ac:	2300      	movs	r3, #0
 80091ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091b2:	e7aa      	b.n	800910a <_printf_i+0x146>
 80091b4:	6923      	ldr	r3, [r4, #16]
 80091b6:	4632      	mov	r2, r6
 80091b8:	4649      	mov	r1, r9
 80091ba:	4640      	mov	r0, r8
 80091bc:	47d0      	blx	sl
 80091be:	3001      	adds	r0, #1
 80091c0:	d0ad      	beq.n	800911e <_printf_i+0x15a>
 80091c2:	6823      	ldr	r3, [r4, #0]
 80091c4:	079b      	lsls	r3, r3, #30
 80091c6:	d413      	bmi.n	80091f0 <_printf_i+0x22c>
 80091c8:	68e0      	ldr	r0, [r4, #12]
 80091ca:	9b03      	ldr	r3, [sp, #12]
 80091cc:	4298      	cmp	r0, r3
 80091ce:	bfb8      	it	lt
 80091d0:	4618      	movlt	r0, r3
 80091d2:	e7a6      	b.n	8009122 <_printf_i+0x15e>
 80091d4:	2301      	movs	r3, #1
 80091d6:	4632      	mov	r2, r6
 80091d8:	4649      	mov	r1, r9
 80091da:	4640      	mov	r0, r8
 80091dc:	47d0      	blx	sl
 80091de:	3001      	adds	r0, #1
 80091e0:	d09d      	beq.n	800911e <_printf_i+0x15a>
 80091e2:	3501      	adds	r5, #1
 80091e4:	68e3      	ldr	r3, [r4, #12]
 80091e6:	9903      	ldr	r1, [sp, #12]
 80091e8:	1a5b      	subs	r3, r3, r1
 80091ea:	42ab      	cmp	r3, r5
 80091ec:	dcf2      	bgt.n	80091d4 <_printf_i+0x210>
 80091ee:	e7eb      	b.n	80091c8 <_printf_i+0x204>
 80091f0:	2500      	movs	r5, #0
 80091f2:	f104 0619 	add.w	r6, r4, #25
 80091f6:	e7f5      	b.n	80091e4 <_printf_i+0x220>
 80091f8:	0800bd16 	.word	0x0800bd16
 80091fc:	0800bd27 	.word	0x0800bd27

08009200 <std>:
 8009200:	2300      	movs	r3, #0
 8009202:	b510      	push	{r4, lr}
 8009204:	4604      	mov	r4, r0
 8009206:	e9c0 3300 	strd	r3, r3, [r0]
 800920a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800920e:	6083      	str	r3, [r0, #8]
 8009210:	8181      	strh	r1, [r0, #12]
 8009212:	6643      	str	r3, [r0, #100]	@ 0x64
 8009214:	81c2      	strh	r2, [r0, #14]
 8009216:	6183      	str	r3, [r0, #24]
 8009218:	4619      	mov	r1, r3
 800921a:	2208      	movs	r2, #8
 800921c:	305c      	adds	r0, #92	@ 0x5c
 800921e:	f000 f9f9 	bl	8009614 <memset>
 8009222:	4b0d      	ldr	r3, [pc, #52]	@ (8009258 <std+0x58>)
 8009224:	6263      	str	r3, [r4, #36]	@ 0x24
 8009226:	4b0d      	ldr	r3, [pc, #52]	@ (800925c <std+0x5c>)
 8009228:	62a3      	str	r3, [r4, #40]	@ 0x28
 800922a:	4b0d      	ldr	r3, [pc, #52]	@ (8009260 <std+0x60>)
 800922c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800922e:	4b0d      	ldr	r3, [pc, #52]	@ (8009264 <std+0x64>)
 8009230:	6323      	str	r3, [r4, #48]	@ 0x30
 8009232:	4b0d      	ldr	r3, [pc, #52]	@ (8009268 <std+0x68>)
 8009234:	6224      	str	r4, [r4, #32]
 8009236:	429c      	cmp	r4, r3
 8009238:	d006      	beq.n	8009248 <std+0x48>
 800923a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800923e:	4294      	cmp	r4, r2
 8009240:	d002      	beq.n	8009248 <std+0x48>
 8009242:	33d0      	adds	r3, #208	@ 0xd0
 8009244:	429c      	cmp	r4, r3
 8009246:	d105      	bne.n	8009254 <std+0x54>
 8009248:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800924c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009250:	f000 ba5c 	b.w	800970c <__retarget_lock_init_recursive>
 8009254:	bd10      	pop	{r4, pc}
 8009256:	bf00      	nop
 8009258:	08009465 	.word	0x08009465
 800925c:	08009487 	.word	0x08009487
 8009260:	080094bf 	.word	0x080094bf
 8009264:	080094e3 	.word	0x080094e3
 8009268:	200004a0 	.word	0x200004a0

0800926c <stdio_exit_handler>:
 800926c:	4a02      	ldr	r2, [pc, #8]	@ (8009278 <stdio_exit_handler+0xc>)
 800926e:	4903      	ldr	r1, [pc, #12]	@ (800927c <stdio_exit_handler+0x10>)
 8009270:	4803      	ldr	r0, [pc, #12]	@ (8009280 <stdio_exit_handler+0x14>)
 8009272:	f000 b869 	b.w	8009348 <_fwalk_sglue>
 8009276:	bf00      	nop
 8009278:	20000014 	.word	0x20000014
 800927c:	0800b049 	.word	0x0800b049
 8009280:	20000024 	.word	0x20000024

08009284 <cleanup_stdio>:
 8009284:	6841      	ldr	r1, [r0, #4]
 8009286:	4b0c      	ldr	r3, [pc, #48]	@ (80092b8 <cleanup_stdio+0x34>)
 8009288:	4299      	cmp	r1, r3
 800928a:	b510      	push	{r4, lr}
 800928c:	4604      	mov	r4, r0
 800928e:	d001      	beq.n	8009294 <cleanup_stdio+0x10>
 8009290:	f001 feda 	bl	800b048 <_fflush_r>
 8009294:	68a1      	ldr	r1, [r4, #8]
 8009296:	4b09      	ldr	r3, [pc, #36]	@ (80092bc <cleanup_stdio+0x38>)
 8009298:	4299      	cmp	r1, r3
 800929a:	d002      	beq.n	80092a2 <cleanup_stdio+0x1e>
 800929c:	4620      	mov	r0, r4
 800929e:	f001 fed3 	bl	800b048 <_fflush_r>
 80092a2:	68e1      	ldr	r1, [r4, #12]
 80092a4:	4b06      	ldr	r3, [pc, #24]	@ (80092c0 <cleanup_stdio+0x3c>)
 80092a6:	4299      	cmp	r1, r3
 80092a8:	d004      	beq.n	80092b4 <cleanup_stdio+0x30>
 80092aa:	4620      	mov	r0, r4
 80092ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092b0:	f001 beca 	b.w	800b048 <_fflush_r>
 80092b4:	bd10      	pop	{r4, pc}
 80092b6:	bf00      	nop
 80092b8:	200004a0 	.word	0x200004a0
 80092bc:	20000508 	.word	0x20000508
 80092c0:	20000570 	.word	0x20000570

080092c4 <global_stdio_init.part.0>:
 80092c4:	b510      	push	{r4, lr}
 80092c6:	4b0b      	ldr	r3, [pc, #44]	@ (80092f4 <global_stdio_init.part.0+0x30>)
 80092c8:	4c0b      	ldr	r4, [pc, #44]	@ (80092f8 <global_stdio_init.part.0+0x34>)
 80092ca:	4a0c      	ldr	r2, [pc, #48]	@ (80092fc <global_stdio_init.part.0+0x38>)
 80092cc:	601a      	str	r2, [r3, #0]
 80092ce:	4620      	mov	r0, r4
 80092d0:	2200      	movs	r2, #0
 80092d2:	2104      	movs	r1, #4
 80092d4:	f7ff ff94 	bl	8009200 <std>
 80092d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80092dc:	2201      	movs	r2, #1
 80092de:	2109      	movs	r1, #9
 80092e0:	f7ff ff8e 	bl	8009200 <std>
 80092e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80092e8:	2202      	movs	r2, #2
 80092ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092ee:	2112      	movs	r1, #18
 80092f0:	f7ff bf86 	b.w	8009200 <std>
 80092f4:	200005d8 	.word	0x200005d8
 80092f8:	200004a0 	.word	0x200004a0
 80092fc:	0800926d 	.word	0x0800926d

08009300 <__sfp_lock_acquire>:
 8009300:	4801      	ldr	r0, [pc, #4]	@ (8009308 <__sfp_lock_acquire+0x8>)
 8009302:	f000 ba04 	b.w	800970e <__retarget_lock_acquire_recursive>
 8009306:	bf00      	nop
 8009308:	200005e1 	.word	0x200005e1

0800930c <__sfp_lock_release>:
 800930c:	4801      	ldr	r0, [pc, #4]	@ (8009314 <__sfp_lock_release+0x8>)
 800930e:	f000 b9ff 	b.w	8009710 <__retarget_lock_release_recursive>
 8009312:	bf00      	nop
 8009314:	200005e1 	.word	0x200005e1

08009318 <__sinit>:
 8009318:	b510      	push	{r4, lr}
 800931a:	4604      	mov	r4, r0
 800931c:	f7ff fff0 	bl	8009300 <__sfp_lock_acquire>
 8009320:	6a23      	ldr	r3, [r4, #32]
 8009322:	b11b      	cbz	r3, 800932c <__sinit+0x14>
 8009324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009328:	f7ff bff0 	b.w	800930c <__sfp_lock_release>
 800932c:	4b04      	ldr	r3, [pc, #16]	@ (8009340 <__sinit+0x28>)
 800932e:	6223      	str	r3, [r4, #32]
 8009330:	4b04      	ldr	r3, [pc, #16]	@ (8009344 <__sinit+0x2c>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1f5      	bne.n	8009324 <__sinit+0xc>
 8009338:	f7ff ffc4 	bl	80092c4 <global_stdio_init.part.0>
 800933c:	e7f2      	b.n	8009324 <__sinit+0xc>
 800933e:	bf00      	nop
 8009340:	08009285 	.word	0x08009285
 8009344:	200005d8 	.word	0x200005d8

08009348 <_fwalk_sglue>:
 8009348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800934c:	4607      	mov	r7, r0
 800934e:	4688      	mov	r8, r1
 8009350:	4614      	mov	r4, r2
 8009352:	2600      	movs	r6, #0
 8009354:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009358:	f1b9 0901 	subs.w	r9, r9, #1
 800935c:	d505      	bpl.n	800936a <_fwalk_sglue+0x22>
 800935e:	6824      	ldr	r4, [r4, #0]
 8009360:	2c00      	cmp	r4, #0
 8009362:	d1f7      	bne.n	8009354 <_fwalk_sglue+0xc>
 8009364:	4630      	mov	r0, r6
 8009366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800936a:	89ab      	ldrh	r3, [r5, #12]
 800936c:	2b01      	cmp	r3, #1
 800936e:	d907      	bls.n	8009380 <_fwalk_sglue+0x38>
 8009370:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009374:	3301      	adds	r3, #1
 8009376:	d003      	beq.n	8009380 <_fwalk_sglue+0x38>
 8009378:	4629      	mov	r1, r5
 800937a:	4638      	mov	r0, r7
 800937c:	47c0      	blx	r8
 800937e:	4306      	orrs	r6, r0
 8009380:	3568      	adds	r5, #104	@ 0x68
 8009382:	e7e9      	b.n	8009358 <_fwalk_sglue+0x10>

08009384 <iprintf>:
 8009384:	b40f      	push	{r0, r1, r2, r3}
 8009386:	b507      	push	{r0, r1, r2, lr}
 8009388:	4906      	ldr	r1, [pc, #24]	@ (80093a4 <iprintf+0x20>)
 800938a:	ab04      	add	r3, sp, #16
 800938c:	6808      	ldr	r0, [r1, #0]
 800938e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009392:	6881      	ldr	r1, [r0, #8]
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	f001 fcbb 	bl	800ad10 <_vfiprintf_r>
 800939a:	b003      	add	sp, #12
 800939c:	f85d eb04 	ldr.w	lr, [sp], #4
 80093a0:	b004      	add	sp, #16
 80093a2:	4770      	bx	lr
 80093a4:	20000020 	.word	0x20000020

080093a8 <_puts_r>:
 80093a8:	6a03      	ldr	r3, [r0, #32]
 80093aa:	b570      	push	{r4, r5, r6, lr}
 80093ac:	6884      	ldr	r4, [r0, #8]
 80093ae:	4605      	mov	r5, r0
 80093b0:	460e      	mov	r6, r1
 80093b2:	b90b      	cbnz	r3, 80093b8 <_puts_r+0x10>
 80093b4:	f7ff ffb0 	bl	8009318 <__sinit>
 80093b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093ba:	07db      	lsls	r3, r3, #31
 80093bc:	d405      	bmi.n	80093ca <_puts_r+0x22>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	0598      	lsls	r0, r3, #22
 80093c2:	d402      	bmi.n	80093ca <_puts_r+0x22>
 80093c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093c6:	f000 f9a2 	bl	800970e <__retarget_lock_acquire_recursive>
 80093ca:	89a3      	ldrh	r3, [r4, #12]
 80093cc:	0719      	lsls	r1, r3, #28
 80093ce:	d502      	bpl.n	80093d6 <_puts_r+0x2e>
 80093d0:	6923      	ldr	r3, [r4, #16]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d135      	bne.n	8009442 <_puts_r+0x9a>
 80093d6:	4621      	mov	r1, r4
 80093d8:	4628      	mov	r0, r5
 80093da:	f000 f8c5 	bl	8009568 <__swsetup_r>
 80093de:	b380      	cbz	r0, 8009442 <_puts_r+0x9a>
 80093e0:	f04f 35ff 	mov.w	r5, #4294967295
 80093e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093e6:	07da      	lsls	r2, r3, #31
 80093e8:	d405      	bmi.n	80093f6 <_puts_r+0x4e>
 80093ea:	89a3      	ldrh	r3, [r4, #12]
 80093ec:	059b      	lsls	r3, r3, #22
 80093ee:	d402      	bmi.n	80093f6 <_puts_r+0x4e>
 80093f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093f2:	f000 f98d 	bl	8009710 <__retarget_lock_release_recursive>
 80093f6:	4628      	mov	r0, r5
 80093f8:	bd70      	pop	{r4, r5, r6, pc}
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	da04      	bge.n	8009408 <_puts_r+0x60>
 80093fe:	69a2      	ldr	r2, [r4, #24]
 8009400:	429a      	cmp	r2, r3
 8009402:	dc17      	bgt.n	8009434 <_puts_r+0x8c>
 8009404:	290a      	cmp	r1, #10
 8009406:	d015      	beq.n	8009434 <_puts_r+0x8c>
 8009408:	6823      	ldr	r3, [r4, #0]
 800940a:	1c5a      	adds	r2, r3, #1
 800940c:	6022      	str	r2, [r4, #0]
 800940e:	7019      	strb	r1, [r3, #0]
 8009410:	68a3      	ldr	r3, [r4, #8]
 8009412:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009416:	3b01      	subs	r3, #1
 8009418:	60a3      	str	r3, [r4, #8]
 800941a:	2900      	cmp	r1, #0
 800941c:	d1ed      	bne.n	80093fa <_puts_r+0x52>
 800941e:	2b00      	cmp	r3, #0
 8009420:	da11      	bge.n	8009446 <_puts_r+0x9e>
 8009422:	4622      	mov	r2, r4
 8009424:	210a      	movs	r1, #10
 8009426:	4628      	mov	r0, r5
 8009428:	f000 f85f 	bl	80094ea <__swbuf_r>
 800942c:	3001      	adds	r0, #1
 800942e:	d0d7      	beq.n	80093e0 <_puts_r+0x38>
 8009430:	250a      	movs	r5, #10
 8009432:	e7d7      	b.n	80093e4 <_puts_r+0x3c>
 8009434:	4622      	mov	r2, r4
 8009436:	4628      	mov	r0, r5
 8009438:	f000 f857 	bl	80094ea <__swbuf_r>
 800943c:	3001      	adds	r0, #1
 800943e:	d1e7      	bne.n	8009410 <_puts_r+0x68>
 8009440:	e7ce      	b.n	80093e0 <_puts_r+0x38>
 8009442:	3e01      	subs	r6, #1
 8009444:	e7e4      	b.n	8009410 <_puts_r+0x68>
 8009446:	6823      	ldr	r3, [r4, #0]
 8009448:	1c5a      	adds	r2, r3, #1
 800944a:	6022      	str	r2, [r4, #0]
 800944c:	220a      	movs	r2, #10
 800944e:	701a      	strb	r2, [r3, #0]
 8009450:	e7ee      	b.n	8009430 <_puts_r+0x88>
	...

08009454 <puts>:
 8009454:	4b02      	ldr	r3, [pc, #8]	@ (8009460 <puts+0xc>)
 8009456:	4601      	mov	r1, r0
 8009458:	6818      	ldr	r0, [r3, #0]
 800945a:	f7ff bfa5 	b.w	80093a8 <_puts_r>
 800945e:	bf00      	nop
 8009460:	20000020 	.word	0x20000020

08009464 <__sread>:
 8009464:	b510      	push	{r4, lr}
 8009466:	460c      	mov	r4, r1
 8009468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800946c:	f000 f900 	bl	8009670 <_read_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	bfab      	itete	ge
 8009474:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009476:	89a3      	ldrhlt	r3, [r4, #12]
 8009478:	181b      	addge	r3, r3, r0
 800947a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800947e:	bfac      	ite	ge
 8009480:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009482:	81a3      	strhlt	r3, [r4, #12]
 8009484:	bd10      	pop	{r4, pc}

08009486 <__swrite>:
 8009486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800948a:	461f      	mov	r7, r3
 800948c:	898b      	ldrh	r3, [r1, #12]
 800948e:	05db      	lsls	r3, r3, #23
 8009490:	4605      	mov	r5, r0
 8009492:	460c      	mov	r4, r1
 8009494:	4616      	mov	r6, r2
 8009496:	d505      	bpl.n	80094a4 <__swrite+0x1e>
 8009498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949c:	2302      	movs	r3, #2
 800949e:	2200      	movs	r2, #0
 80094a0:	f000 f8d4 	bl	800964c <_lseek_r>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094ae:	81a3      	strh	r3, [r4, #12]
 80094b0:	4632      	mov	r2, r6
 80094b2:	463b      	mov	r3, r7
 80094b4:	4628      	mov	r0, r5
 80094b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ba:	f000 b8eb 	b.w	8009694 <_write_r>

080094be <__sseek>:
 80094be:	b510      	push	{r4, lr}
 80094c0:	460c      	mov	r4, r1
 80094c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c6:	f000 f8c1 	bl	800964c <_lseek_r>
 80094ca:	1c43      	adds	r3, r0, #1
 80094cc:	89a3      	ldrh	r3, [r4, #12]
 80094ce:	bf15      	itete	ne
 80094d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094da:	81a3      	strheq	r3, [r4, #12]
 80094dc:	bf18      	it	ne
 80094de:	81a3      	strhne	r3, [r4, #12]
 80094e0:	bd10      	pop	{r4, pc}

080094e2 <__sclose>:
 80094e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e6:	f000 b8a1 	b.w	800962c <_close_r>

080094ea <__swbuf_r>:
 80094ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ec:	460e      	mov	r6, r1
 80094ee:	4614      	mov	r4, r2
 80094f0:	4605      	mov	r5, r0
 80094f2:	b118      	cbz	r0, 80094fc <__swbuf_r+0x12>
 80094f4:	6a03      	ldr	r3, [r0, #32]
 80094f6:	b90b      	cbnz	r3, 80094fc <__swbuf_r+0x12>
 80094f8:	f7ff ff0e 	bl	8009318 <__sinit>
 80094fc:	69a3      	ldr	r3, [r4, #24]
 80094fe:	60a3      	str	r3, [r4, #8]
 8009500:	89a3      	ldrh	r3, [r4, #12]
 8009502:	071a      	lsls	r2, r3, #28
 8009504:	d501      	bpl.n	800950a <__swbuf_r+0x20>
 8009506:	6923      	ldr	r3, [r4, #16]
 8009508:	b943      	cbnz	r3, 800951c <__swbuf_r+0x32>
 800950a:	4621      	mov	r1, r4
 800950c:	4628      	mov	r0, r5
 800950e:	f000 f82b 	bl	8009568 <__swsetup_r>
 8009512:	b118      	cbz	r0, 800951c <__swbuf_r+0x32>
 8009514:	f04f 37ff 	mov.w	r7, #4294967295
 8009518:	4638      	mov	r0, r7
 800951a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	6922      	ldr	r2, [r4, #16]
 8009520:	1a98      	subs	r0, r3, r2
 8009522:	6963      	ldr	r3, [r4, #20]
 8009524:	b2f6      	uxtb	r6, r6
 8009526:	4283      	cmp	r3, r0
 8009528:	4637      	mov	r7, r6
 800952a:	dc05      	bgt.n	8009538 <__swbuf_r+0x4e>
 800952c:	4621      	mov	r1, r4
 800952e:	4628      	mov	r0, r5
 8009530:	f001 fd8a 	bl	800b048 <_fflush_r>
 8009534:	2800      	cmp	r0, #0
 8009536:	d1ed      	bne.n	8009514 <__swbuf_r+0x2a>
 8009538:	68a3      	ldr	r3, [r4, #8]
 800953a:	3b01      	subs	r3, #1
 800953c:	60a3      	str	r3, [r4, #8]
 800953e:	6823      	ldr	r3, [r4, #0]
 8009540:	1c5a      	adds	r2, r3, #1
 8009542:	6022      	str	r2, [r4, #0]
 8009544:	701e      	strb	r6, [r3, #0]
 8009546:	6962      	ldr	r2, [r4, #20]
 8009548:	1c43      	adds	r3, r0, #1
 800954a:	429a      	cmp	r2, r3
 800954c:	d004      	beq.n	8009558 <__swbuf_r+0x6e>
 800954e:	89a3      	ldrh	r3, [r4, #12]
 8009550:	07db      	lsls	r3, r3, #31
 8009552:	d5e1      	bpl.n	8009518 <__swbuf_r+0x2e>
 8009554:	2e0a      	cmp	r6, #10
 8009556:	d1df      	bne.n	8009518 <__swbuf_r+0x2e>
 8009558:	4621      	mov	r1, r4
 800955a:	4628      	mov	r0, r5
 800955c:	f001 fd74 	bl	800b048 <_fflush_r>
 8009560:	2800      	cmp	r0, #0
 8009562:	d0d9      	beq.n	8009518 <__swbuf_r+0x2e>
 8009564:	e7d6      	b.n	8009514 <__swbuf_r+0x2a>
	...

08009568 <__swsetup_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4b29      	ldr	r3, [pc, #164]	@ (8009610 <__swsetup_r+0xa8>)
 800956c:	4605      	mov	r5, r0
 800956e:	6818      	ldr	r0, [r3, #0]
 8009570:	460c      	mov	r4, r1
 8009572:	b118      	cbz	r0, 800957c <__swsetup_r+0x14>
 8009574:	6a03      	ldr	r3, [r0, #32]
 8009576:	b90b      	cbnz	r3, 800957c <__swsetup_r+0x14>
 8009578:	f7ff fece 	bl	8009318 <__sinit>
 800957c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009580:	0719      	lsls	r1, r3, #28
 8009582:	d422      	bmi.n	80095ca <__swsetup_r+0x62>
 8009584:	06da      	lsls	r2, r3, #27
 8009586:	d407      	bmi.n	8009598 <__swsetup_r+0x30>
 8009588:	2209      	movs	r2, #9
 800958a:	602a      	str	r2, [r5, #0]
 800958c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009590:	81a3      	strh	r3, [r4, #12]
 8009592:	f04f 30ff 	mov.w	r0, #4294967295
 8009596:	e033      	b.n	8009600 <__swsetup_r+0x98>
 8009598:	0758      	lsls	r0, r3, #29
 800959a:	d512      	bpl.n	80095c2 <__swsetup_r+0x5a>
 800959c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800959e:	b141      	cbz	r1, 80095b2 <__swsetup_r+0x4a>
 80095a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095a4:	4299      	cmp	r1, r3
 80095a6:	d002      	beq.n	80095ae <__swsetup_r+0x46>
 80095a8:	4628      	mov	r0, r5
 80095aa:	f000 ff0d 	bl	800a3c8 <_free_r>
 80095ae:	2300      	movs	r3, #0
 80095b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80095b8:	81a3      	strh	r3, [r4, #12]
 80095ba:	2300      	movs	r3, #0
 80095bc:	6063      	str	r3, [r4, #4]
 80095be:	6923      	ldr	r3, [r4, #16]
 80095c0:	6023      	str	r3, [r4, #0]
 80095c2:	89a3      	ldrh	r3, [r4, #12]
 80095c4:	f043 0308 	orr.w	r3, r3, #8
 80095c8:	81a3      	strh	r3, [r4, #12]
 80095ca:	6923      	ldr	r3, [r4, #16]
 80095cc:	b94b      	cbnz	r3, 80095e2 <__swsetup_r+0x7a>
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80095d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095d8:	d003      	beq.n	80095e2 <__swsetup_r+0x7a>
 80095da:	4621      	mov	r1, r4
 80095dc:	4628      	mov	r0, r5
 80095de:	f001 fd81 	bl	800b0e4 <__smakebuf_r>
 80095e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095e6:	f013 0201 	ands.w	r2, r3, #1
 80095ea:	d00a      	beq.n	8009602 <__swsetup_r+0x9a>
 80095ec:	2200      	movs	r2, #0
 80095ee:	60a2      	str	r2, [r4, #8]
 80095f0:	6962      	ldr	r2, [r4, #20]
 80095f2:	4252      	negs	r2, r2
 80095f4:	61a2      	str	r2, [r4, #24]
 80095f6:	6922      	ldr	r2, [r4, #16]
 80095f8:	b942      	cbnz	r2, 800960c <__swsetup_r+0xa4>
 80095fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095fe:	d1c5      	bne.n	800958c <__swsetup_r+0x24>
 8009600:	bd38      	pop	{r3, r4, r5, pc}
 8009602:	0799      	lsls	r1, r3, #30
 8009604:	bf58      	it	pl
 8009606:	6962      	ldrpl	r2, [r4, #20]
 8009608:	60a2      	str	r2, [r4, #8]
 800960a:	e7f4      	b.n	80095f6 <__swsetup_r+0x8e>
 800960c:	2000      	movs	r0, #0
 800960e:	e7f7      	b.n	8009600 <__swsetup_r+0x98>
 8009610:	20000020 	.word	0x20000020

08009614 <memset>:
 8009614:	4402      	add	r2, r0
 8009616:	4603      	mov	r3, r0
 8009618:	4293      	cmp	r3, r2
 800961a:	d100      	bne.n	800961e <memset+0xa>
 800961c:	4770      	bx	lr
 800961e:	f803 1b01 	strb.w	r1, [r3], #1
 8009622:	e7f9      	b.n	8009618 <memset+0x4>

08009624 <_localeconv_r>:
 8009624:	4800      	ldr	r0, [pc, #0]	@ (8009628 <_localeconv_r+0x4>)
 8009626:	4770      	bx	lr
 8009628:	20000160 	.word	0x20000160

0800962c <_close_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4d06      	ldr	r5, [pc, #24]	@ (8009648 <_close_r+0x1c>)
 8009630:	2300      	movs	r3, #0
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	602b      	str	r3, [r5, #0]
 8009638:	f7f8 fc59 	bl	8001eee <_close>
 800963c:	1c43      	adds	r3, r0, #1
 800963e:	d102      	bne.n	8009646 <_close_r+0x1a>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	b103      	cbz	r3, 8009646 <_close_r+0x1a>
 8009644:	6023      	str	r3, [r4, #0]
 8009646:	bd38      	pop	{r3, r4, r5, pc}
 8009648:	200005dc 	.word	0x200005dc

0800964c <_lseek_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d07      	ldr	r5, [pc, #28]	@ (800966c <_lseek_r+0x20>)
 8009650:	4604      	mov	r4, r0
 8009652:	4608      	mov	r0, r1
 8009654:	4611      	mov	r1, r2
 8009656:	2200      	movs	r2, #0
 8009658:	602a      	str	r2, [r5, #0]
 800965a:	461a      	mov	r2, r3
 800965c:	f7f8 fc6e 	bl	8001f3c <_lseek>
 8009660:	1c43      	adds	r3, r0, #1
 8009662:	d102      	bne.n	800966a <_lseek_r+0x1e>
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	b103      	cbz	r3, 800966a <_lseek_r+0x1e>
 8009668:	6023      	str	r3, [r4, #0]
 800966a:	bd38      	pop	{r3, r4, r5, pc}
 800966c:	200005dc 	.word	0x200005dc

08009670 <_read_r>:
 8009670:	b538      	push	{r3, r4, r5, lr}
 8009672:	4d07      	ldr	r5, [pc, #28]	@ (8009690 <_read_r+0x20>)
 8009674:	4604      	mov	r4, r0
 8009676:	4608      	mov	r0, r1
 8009678:	4611      	mov	r1, r2
 800967a:	2200      	movs	r2, #0
 800967c:	602a      	str	r2, [r5, #0]
 800967e:	461a      	mov	r2, r3
 8009680:	f7f8 fc18 	bl	8001eb4 <_read>
 8009684:	1c43      	adds	r3, r0, #1
 8009686:	d102      	bne.n	800968e <_read_r+0x1e>
 8009688:	682b      	ldr	r3, [r5, #0]
 800968a:	b103      	cbz	r3, 800968e <_read_r+0x1e>
 800968c:	6023      	str	r3, [r4, #0]
 800968e:	bd38      	pop	{r3, r4, r5, pc}
 8009690:	200005dc 	.word	0x200005dc

08009694 <_write_r>:
 8009694:	b538      	push	{r3, r4, r5, lr}
 8009696:	4d07      	ldr	r5, [pc, #28]	@ (80096b4 <_write_r+0x20>)
 8009698:	4604      	mov	r4, r0
 800969a:	4608      	mov	r0, r1
 800969c:	4611      	mov	r1, r2
 800969e:	2200      	movs	r2, #0
 80096a0:	602a      	str	r2, [r5, #0]
 80096a2:	461a      	mov	r2, r3
 80096a4:	f7f7 ff48 	bl	8001538 <_write>
 80096a8:	1c43      	adds	r3, r0, #1
 80096aa:	d102      	bne.n	80096b2 <_write_r+0x1e>
 80096ac:	682b      	ldr	r3, [r5, #0]
 80096ae:	b103      	cbz	r3, 80096b2 <_write_r+0x1e>
 80096b0:	6023      	str	r3, [r4, #0]
 80096b2:	bd38      	pop	{r3, r4, r5, pc}
 80096b4:	200005dc 	.word	0x200005dc

080096b8 <__errno>:
 80096b8:	4b01      	ldr	r3, [pc, #4]	@ (80096c0 <__errno+0x8>)
 80096ba:	6818      	ldr	r0, [r3, #0]
 80096bc:	4770      	bx	lr
 80096be:	bf00      	nop
 80096c0:	20000020 	.word	0x20000020

080096c4 <__libc_init_array>:
 80096c4:	b570      	push	{r4, r5, r6, lr}
 80096c6:	4d0d      	ldr	r5, [pc, #52]	@ (80096fc <__libc_init_array+0x38>)
 80096c8:	4c0d      	ldr	r4, [pc, #52]	@ (8009700 <__libc_init_array+0x3c>)
 80096ca:	1b64      	subs	r4, r4, r5
 80096cc:	10a4      	asrs	r4, r4, #2
 80096ce:	2600      	movs	r6, #0
 80096d0:	42a6      	cmp	r6, r4
 80096d2:	d109      	bne.n	80096e8 <__libc_init_array+0x24>
 80096d4:	4d0b      	ldr	r5, [pc, #44]	@ (8009704 <__libc_init_array+0x40>)
 80096d6:	4c0c      	ldr	r4, [pc, #48]	@ (8009708 <__libc_init_array+0x44>)
 80096d8:	f002 f88a 	bl	800b7f0 <_init>
 80096dc:	1b64      	subs	r4, r4, r5
 80096de:	10a4      	asrs	r4, r4, #2
 80096e0:	2600      	movs	r6, #0
 80096e2:	42a6      	cmp	r6, r4
 80096e4:	d105      	bne.n	80096f2 <__libc_init_array+0x2e>
 80096e6:	bd70      	pop	{r4, r5, r6, pc}
 80096e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096ec:	4798      	blx	r3
 80096ee:	3601      	adds	r6, #1
 80096f0:	e7ee      	b.n	80096d0 <__libc_init_array+0xc>
 80096f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096f6:	4798      	blx	r3
 80096f8:	3601      	adds	r6, #1
 80096fa:	e7f2      	b.n	80096e2 <__libc_init_array+0x1e>
 80096fc:	0800c09c 	.word	0x0800c09c
 8009700:	0800c09c 	.word	0x0800c09c
 8009704:	0800c09c 	.word	0x0800c09c
 8009708:	0800c0a0 	.word	0x0800c0a0

0800970c <__retarget_lock_init_recursive>:
 800970c:	4770      	bx	lr

0800970e <__retarget_lock_acquire_recursive>:
 800970e:	4770      	bx	lr

08009710 <__retarget_lock_release_recursive>:
 8009710:	4770      	bx	lr

08009712 <quorem>:
 8009712:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009716:	6903      	ldr	r3, [r0, #16]
 8009718:	690c      	ldr	r4, [r1, #16]
 800971a:	42a3      	cmp	r3, r4
 800971c:	4607      	mov	r7, r0
 800971e:	db7e      	blt.n	800981e <quorem+0x10c>
 8009720:	3c01      	subs	r4, #1
 8009722:	f101 0814 	add.w	r8, r1, #20
 8009726:	00a3      	lsls	r3, r4, #2
 8009728:	f100 0514 	add.w	r5, r0, #20
 800972c:	9300      	str	r3, [sp, #0]
 800972e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009732:	9301      	str	r3, [sp, #4]
 8009734:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009738:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800973c:	3301      	adds	r3, #1
 800973e:	429a      	cmp	r2, r3
 8009740:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009744:	fbb2 f6f3 	udiv	r6, r2, r3
 8009748:	d32e      	bcc.n	80097a8 <quorem+0x96>
 800974a:	f04f 0a00 	mov.w	sl, #0
 800974e:	46c4      	mov	ip, r8
 8009750:	46ae      	mov	lr, r5
 8009752:	46d3      	mov	fp, sl
 8009754:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009758:	b298      	uxth	r0, r3
 800975a:	fb06 a000 	mla	r0, r6, r0, sl
 800975e:	0c02      	lsrs	r2, r0, #16
 8009760:	0c1b      	lsrs	r3, r3, #16
 8009762:	fb06 2303 	mla	r3, r6, r3, r2
 8009766:	f8de 2000 	ldr.w	r2, [lr]
 800976a:	b280      	uxth	r0, r0
 800976c:	b292      	uxth	r2, r2
 800976e:	1a12      	subs	r2, r2, r0
 8009770:	445a      	add	r2, fp
 8009772:	f8de 0000 	ldr.w	r0, [lr]
 8009776:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800977a:	b29b      	uxth	r3, r3
 800977c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009780:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009784:	b292      	uxth	r2, r2
 8009786:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800978a:	45e1      	cmp	r9, ip
 800978c:	f84e 2b04 	str.w	r2, [lr], #4
 8009790:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009794:	d2de      	bcs.n	8009754 <quorem+0x42>
 8009796:	9b00      	ldr	r3, [sp, #0]
 8009798:	58eb      	ldr	r3, [r5, r3]
 800979a:	b92b      	cbnz	r3, 80097a8 <quorem+0x96>
 800979c:	9b01      	ldr	r3, [sp, #4]
 800979e:	3b04      	subs	r3, #4
 80097a0:	429d      	cmp	r5, r3
 80097a2:	461a      	mov	r2, r3
 80097a4:	d32f      	bcc.n	8009806 <quorem+0xf4>
 80097a6:	613c      	str	r4, [r7, #16]
 80097a8:	4638      	mov	r0, r7
 80097aa:	f001 f97f 	bl	800aaac <__mcmp>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	db25      	blt.n	80097fe <quorem+0xec>
 80097b2:	4629      	mov	r1, r5
 80097b4:	2000      	movs	r0, #0
 80097b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80097ba:	f8d1 c000 	ldr.w	ip, [r1]
 80097be:	fa1f fe82 	uxth.w	lr, r2
 80097c2:	fa1f f38c 	uxth.w	r3, ip
 80097c6:	eba3 030e 	sub.w	r3, r3, lr
 80097ca:	4403      	add	r3, r0
 80097cc:	0c12      	lsrs	r2, r2, #16
 80097ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80097d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097dc:	45c1      	cmp	r9, r8
 80097de:	f841 3b04 	str.w	r3, [r1], #4
 80097e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80097e6:	d2e6      	bcs.n	80097b6 <quorem+0xa4>
 80097e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097f0:	b922      	cbnz	r2, 80097fc <quorem+0xea>
 80097f2:	3b04      	subs	r3, #4
 80097f4:	429d      	cmp	r5, r3
 80097f6:	461a      	mov	r2, r3
 80097f8:	d30b      	bcc.n	8009812 <quorem+0x100>
 80097fa:	613c      	str	r4, [r7, #16]
 80097fc:	3601      	adds	r6, #1
 80097fe:	4630      	mov	r0, r6
 8009800:	b003      	add	sp, #12
 8009802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009806:	6812      	ldr	r2, [r2, #0]
 8009808:	3b04      	subs	r3, #4
 800980a:	2a00      	cmp	r2, #0
 800980c:	d1cb      	bne.n	80097a6 <quorem+0x94>
 800980e:	3c01      	subs	r4, #1
 8009810:	e7c6      	b.n	80097a0 <quorem+0x8e>
 8009812:	6812      	ldr	r2, [r2, #0]
 8009814:	3b04      	subs	r3, #4
 8009816:	2a00      	cmp	r2, #0
 8009818:	d1ef      	bne.n	80097fa <quorem+0xe8>
 800981a:	3c01      	subs	r4, #1
 800981c:	e7ea      	b.n	80097f4 <quorem+0xe2>
 800981e:	2000      	movs	r0, #0
 8009820:	e7ee      	b.n	8009800 <quorem+0xee>
 8009822:	0000      	movs	r0, r0
 8009824:	0000      	movs	r0, r0
	...

08009828 <_dtoa_r>:
 8009828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982c:	69c7      	ldr	r7, [r0, #28]
 800982e:	b097      	sub	sp, #92	@ 0x5c
 8009830:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009834:	ec55 4b10 	vmov	r4, r5, d0
 8009838:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800983a:	9107      	str	r1, [sp, #28]
 800983c:	4681      	mov	r9, r0
 800983e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009840:	9311      	str	r3, [sp, #68]	@ 0x44
 8009842:	b97f      	cbnz	r7, 8009864 <_dtoa_r+0x3c>
 8009844:	2010      	movs	r0, #16
 8009846:	f000 fe09 	bl	800a45c <malloc>
 800984a:	4602      	mov	r2, r0
 800984c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009850:	b920      	cbnz	r0, 800985c <_dtoa_r+0x34>
 8009852:	4ba9      	ldr	r3, [pc, #676]	@ (8009af8 <_dtoa_r+0x2d0>)
 8009854:	21ef      	movs	r1, #239	@ 0xef
 8009856:	48a9      	ldr	r0, [pc, #676]	@ (8009afc <_dtoa_r+0x2d4>)
 8009858:	f001 fcc0 	bl	800b1dc <__assert_func>
 800985c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009860:	6007      	str	r7, [r0, #0]
 8009862:	60c7      	str	r7, [r0, #12]
 8009864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009868:	6819      	ldr	r1, [r3, #0]
 800986a:	b159      	cbz	r1, 8009884 <_dtoa_r+0x5c>
 800986c:	685a      	ldr	r2, [r3, #4]
 800986e:	604a      	str	r2, [r1, #4]
 8009870:	2301      	movs	r3, #1
 8009872:	4093      	lsls	r3, r2
 8009874:	608b      	str	r3, [r1, #8]
 8009876:	4648      	mov	r0, r9
 8009878:	f000 fee6 	bl	800a648 <_Bfree>
 800987c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009880:	2200      	movs	r2, #0
 8009882:	601a      	str	r2, [r3, #0]
 8009884:	1e2b      	subs	r3, r5, #0
 8009886:	bfb9      	ittee	lt
 8009888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800988c:	9305      	strlt	r3, [sp, #20]
 800988e:	2300      	movge	r3, #0
 8009890:	6033      	strge	r3, [r6, #0]
 8009892:	9f05      	ldr	r7, [sp, #20]
 8009894:	4b9a      	ldr	r3, [pc, #616]	@ (8009b00 <_dtoa_r+0x2d8>)
 8009896:	bfbc      	itt	lt
 8009898:	2201      	movlt	r2, #1
 800989a:	6032      	strlt	r2, [r6, #0]
 800989c:	43bb      	bics	r3, r7
 800989e:	d112      	bne.n	80098c6 <_dtoa_r+0x9e>
 80098a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80098a6:	6013      	str	r3, [r2, #0]
 80098a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098ac:	4323      	orrs	r3, r4
 80098ae:	f000 855a 	beq.w	800a366 <_dtoa_r+0xb3e>
 80098b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009b14 <_dtoa_r+0x2ec>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 855c 	beq.w	800a376 <_dtoa_r+0xb4e>
 80098be:	f10a 0303 	add.w	r3, sl, #3
 80098c2:	f000 bd56 	b.w	800a372 <_dtoa_r+0xb4a>
 80098c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098ca:	2200      	movs	r2, #0
 80098cc:	ec51 0b17 	vmov	r0, r1, d7
 80098d0:	2300      	movs	r3, #0
 80098d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80098d6:	f7f7 f8cf 	bl	8000a78 <__aeabi_dcmpeq>
 80098da:	4680      	mov	r8, r0
 80098dc:	b158      	cbz	r0, 80098f6 <_dtoa_r+0xce>
 80098de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098e0:	2301      	movs	r3, #1
 80098e2:	6013      	str	r3, [r2, #0]
 80098e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098e6:	b113      	cbz	r3, 80098ee <_dtoa_r+0xc6>
 80098e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80098ea:	4b86      	ldr	r3, [pc, #536]	@ (8009b04 <_dtoa_r+0x2dc>)
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009b18 <_dtoa_r+0x2f0>
 80098f2:	f000 bd40 	b.w	800a376 <_dtoa_r+0xb4e>
 80098f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80098fa:	aa14      	add	r2, sp, #80	@ 0x50
 80098fc:	a915      	add	r1, sp, #84	@ 0x54
 80098fe:	4648      	mov	r0, r9
 8009900:	f001 f984 	bl	800ac0c <__d2b>
 8009904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009908:	9002      	str	r0, [sp, #8]
 800990a:	2e00      	cmp	r6, #0
 800990c:	d078      	beq.n	8009a00 <_dtoa_r+0x1d8>
 800990e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009910:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800991c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009928:	4619      	mov	r1, r3
 800992a:	2200      	movs	r2, #0
 800992c:	4b76      	ldr	r3, [pc, #472]	@ (8009b08 <_dtoa_r+0x2e0>)
 800992e:	f7f6 fc83 	bl	8000238 <__aeabi_dsub>
 8009932:	a36b      	add	r3, pc, #428	@ (adr r3, 8009ae0 <_dtoa_r+0x2b8>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7f6 fe36 	bl	80005a8 <__aeabi_dmul>
 800993c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009ae8 <_dtoa_r+0x2c0>)
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	f7f6 fc7b 	bl	800023c <__adddf3>
 8009946:	4604      	mov	r4, r0
 8009948:	4630      	mov	r0, r6
 800994a:	460d      	mov	r5, r1
 800994c:	f7f6 fdc2 	bl	80004d4 <__aeabi_i2d>
 8009950:	a367      	add	r3, pc, #412	@ (adr r3, 8009af0 <_dtoa_r+0x2c8>)
 8009952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009956:	f7f6 fe27 	bl	80005a8 <__aeabi_dmul>
 800995a:	4602      	mov	r2, r0
 800995c:	460b      	mov	r3, r1
 800995e:	4620      	mov	r0, r4
 8009960:	4629      	mov	r1, r5
 8009962:	f7f6 fc6b 	bl	800023c <__adddf3>
 8009966:	4604      	mov	r4, r0
 8009968:	460d      	mov	r5, r1
 800996a:	f7f7 f8cd 	bl	8000b08 <__aeabi_d2iz>
 800996e:	2200      	movs	r2, #0
 8009970:	4607      	mov	r7, r0
 8009972:	2300      	movs	r3, #0
 8009974:	4620      	mov	r0, r4
 8009976:	4629      	mov	r1, r5
 8009978:	f7f7 f888 	bl	8000a8c <__aeabi_dcmplt>
 800997c:	b140      	cbz	r0, 8009990 <_dtoa_r+0x168>
 800997e:	4638      	mov	r0, r7
 8009980:	f7f6 fda8 	bl	80004d4 <__aeabi_i2d>
 8009984:	4622      	mov	r2, r4
 8009986:	462b      	mov	r3, r5
 8009988:	f7f7 f876 	bl	8000a78 <__aeabi_dcmpeq>
 800998c:	b900      	cbnz	r0, 8009990 <_dtoa_r+0x168>
 800998e:	3f01      	subs	r7, #1
 8009990:	2f16      	cmp	r7, #22
 8009992:	d852      	bhi.n	8009a3a <_dtoa_r+0x212>
 8009994:	4b5d      	ldr	r3, [pc, #372]	@ (8009b0c <_dtoa_r+0x2e4>)
 8009996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099a2:	f7f7 f873 	bl	8000a8c <__aeabi_dcmplt>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d049      	beq.n	8009a3e <_dtoa_r+0x216>
 80099aa:	3f01      	subs	r7, #1
 80099ac:	2300      	movs	r3, #0
 80099ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80099b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099b2:	1b9b      	subs	r3, r3, r6
 80099b4:	1e5a      	subs	r2, r3, #1
 80099b6:	bf45      	ittet	mi
 80099b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80099bc:	9300      	strmi	r3, [sp, #0]
 80099be:	2300      	movpl	r3, #0
 80099c0:	2300      	movmi	r3, #0
 80099c2:	9206      	str	r2, [sp, #24]
 80099c4:	bf54      	ite	pl
 80099c6:	9300      	strpl	r3, [sp, #0]
 80099c8:	9306      	strmi	r3, [sp, #24]
 80099ca:	2f00      	cmp	r7, #0
 80099cc:	db39      	blt.n	8009a42 <_dtoa_r+0x21a>
 80099ce:	9b06      	ldr	r3, [sp, #24]
 80099d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80099d2:	443b      	add	r3, r7
 80099d4:	9306      	str	r3, [sp, #24]
 80099d6:	2300      	movs	r3, #0
 80099d8:	9308      	str	r3, [sp, #32]
 80099da:	9b07      	ldr	r3, [sp, #28]
 80099dc:	2b09      	cmp	r3, #9
 80099de:	d863      	bhi.n	8009aa8 <_dtoa_r+0x280>
 80099e0:	2b05      	cmp	r3, #5
 80099e2:	bfc4      	itt	gt
 80099e4:	3b04      	subgt	r3, #4
 80099e6:	9307      	strgt	r3, [sp, #28]
 80099e8:	9b07      	ldr	r3, [sp, #28]
 80099ea:	f1a3 0302 	sub.w	r3, r3, #2
 80099ee:	bfcc      	ite	gt
 80099f0:	2400      	movgt	r4, #0
 80099f2:	2401      	movle	r4, #1
 80099f4:	2b03      	cmp	r3, #3
 80099f6:	d863      	bhi.n	8009ac0 <_dtoa_r+0x298>
 80099f8:	e8df f003 	tbb	[pc, r3]
 80099fc:	2b375452 	.word	0x2b375452
 8009a00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009a04:	441e      	add	r6, r3
 8009a06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a0a:	2b20      	cmp	r3, #32
 8009a0c:	bfc1      	itttt	gt
 8009a0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a12:	409f      	lslgt	r7, r3
 8009a14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a18:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009a1c:	bfd6      	itet	le
 8009a1e:	f1c3 0320 	rsble	r3, r3, #32
 8009a22:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a26:	fa04 f003 	lslle.w	r0, r4, r3
 8009a2a:	f7f6 fd43 	bl	80004b4 <__aeabi_ui2d>
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009a34:	3e01      	subs	r6, #1
 8009a36:	9212      	str	r2, [sp, #72]	@ 0x48
 8009a38:	e776      	b.n	8009928 <_dtoa_r+0x100>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e7b7      	b.n	80099ae <_dtoa_r+0x186>
 8009a3e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009a40:	e7b6      	b.n	80099b0 <_dtoa_r+0x188>
 8009a42:	9b00      	ldr	r3, [sp, #0]
 8009a44:	1bdb      	subs	r3, r3, r7
 8009a46:	9300      	str	r3, [sp, #0]
 8009a48:	427b      	negs	r3, r7
 8009a4a:	9308      	str	r3, [sp, #32]
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a50:	e7c3      	b.n	80099da <_dtoa_r+0x1b2>
 8009a52:	2301      	movs	r3, #1
 8009a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a58:	eb07 0b03 	add.w	fp, r7, r3
 8009a5c:	f10b 0301 	add.w	r3, fp, #1
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	9303      	str	r3, [sp, #12]
 8009a64:	bfb8      	it	lt
 8009a66:	2301      	movlt	r3, #1
 8009a68:	e006      	b.n	8009a78 <_dtoa_r+0x250>
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	dd28      	ble.n	8009ac6 <_dtoa_r+0x29e>
 8009a74:	469b      	mov	fp, r3
 8009a76:	9303      	str	r3, [sp, #12]
 8009a78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009a7c:	2100      	movs	r1, #0
 8009a7e:	2204      	movs	r2, #4
 8009a80:	f102 0514 	add.w	r5, r2, #20
 8009a84:	429d      	cmp	r5, r3
 8009a86:	d926      	bls.n	8009ad6 <_dtoa_r+0x2ae>
 8009a88:	6041      	str	r1, [r0, #4]
 8009a8a:	4648      	mov	r0, r9
 8009a8c:	f000 fd9c 	bl	800a5c8 <_Balloc>
 8009a90:	4682      	mov	sl, r0
 8009a92:	2800      	cmp	r0, #0
 8009a94:	d142      	bne.n	8009b1c <_dtoa_r+0x2f4>
 8009a96:	4b1e      	ldr	r3, [pc, #120]	@ (8009b10 <_dtoa_r+0x2e8>)
 8009a98:	4602      	mov	r2, r0
 8009a9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009a9e:	e6da      	b.n	8009856 <_dtoa_r+0x2e>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	e7e3      	b.n	8009a6c <_dtoa_r+0x244>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	e7d5      	b.n	8009a54 <_dtoa_r+0x22c>
 8009aa8:	2401      	movs	r4, #1
 8009aaa:	2300      	movs	r3, #0
 8009aac:	9307      	str	r3, [sp, #28]
 8009aae:	9409      	str	r4, [sp, #36]	@ 0x24
 8009ab0:	f04f 3bff 	mov.w	fp, #4294967295
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009aba:	2312      	movs	r3, #18
 8009abc:	920c      	str	r2, [sp, #48]	@ 0x30
 8009abe:	e7db      	b.n	8009a78 <_dtoa_r+0x250>
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac4:	e7f4      	b.n	8009ab0 <_dtoa_r+0x288>
 8009ac6:	f04f 0b01 	mov.w	fp, #1
 8009aca:	f8cd b00c 	str.w	fp, [sp, #12]
 8009ace:	465b      	mov	r3, fp
 8009ad0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009ad4:	e7d0      	b.n	8009a78 <_dtoa_r+0x250>
 8009ad6:	3101      	adds	r1, #1
 8009ad8:	0052      	lsls	r2, r2, #1
 8009ada:	e7d1      	b.n	8009a80 <_dtoa_r+0x258>
 8009adc:	f3af 8000 	nop.w
 8009ae0:	636f4361 	.word	0x636f4361
 8009ae4:	3fd287a7 	.word	0x3fd287a7
 8009ae8:	8b60c8b3 	.word	0x8b60c8b3
 8009aec:	3fc68a28 	.word	0x3fc68a28
 8009af0:	509f79fb 	.word	0x509f79fb
 8009af4:	3fd34413 	.word	0x3fd34413
 8009af8:	0800bd45 	.word	0x0800bd45
 8009afc:	0800bd5c 	.word	0x0800bd5c
 8009b00:	7ff00000 	.word	0x7ff00000
 8009b04:	0800bd15 	.word	0x0800bd15
 8009b08:	3ff80000 	.word	0x3ff80000
 8009b0c:	0800beb0 	.word	0x0800beb0
 8009b10:	0800bdb4 	.word	0x0800bdb4
 8009b14:	0800bd41 	.word	0x0800bd41
 8009b18:	0800bd14 	.word	0x0800bd14
 8009b1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009b20:	6018      	str	r0, [r3, #0]
 8009b22:	9b03      	ldr	r3, [sp, #12]
 8009b24:	2b0e      	cmp	r3, #14
 8009b26:	f200 80a1 	bhi.w	8009c6c <_dtoa_r+0x444>
 8009b2a:	2c00      	cmp	r4, #0
 8009b2c:	f000 809e 	beq.w	8009c6c <_dtoa_r+0x444>
 8009b30:	2f00      	cmp	r7, #0
 8009b32:	dd33      	ble.n	8009b9c <_dtoa_r+0x374>
 8009b34:	4b9c      	ldr	r3, [pc, #624]	@ (8009da8 <_dtoa_r+0x580>)
 8009b36:	f007 020f 	and.w	r2, r7, #15
 8009b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b3e:	ed93 7b00 	vldr	d7, [r3]
 8009b42:	05f8      	lsls	r0, r7, #23
 8009b44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009b48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009b4c:	d516      	bpl.n	8009b7c <_dtoa_r+0x354>
 8009b4e:	4b97      	ldr	r3, [pc, #604]	@ (8009dac <_dtoa_r+0x584>)
 8009b50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b58:	f7f6 fe50 	bl	80007fc <__aeabi_ddiv>
 8009b5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b60:	f004 040f 	and.w	r4, r4, #15
 8009b64:	2603      	movs	r6, #3
 8009b66:	4d91      	ldr	r5, [pc, #580]	@ (8009dac <_dtoa_r+0x584>)
 8009b68:	b954      	cbnz	r4, 8009b80 <_dtoa_r+0x358>
 8009b6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b72:	f7f6 fe43 	bl	80007fc <__aeabi_ddiv>
 8009b76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b7a:	e028      	b.n	8009bce <_dtoa_r+0x3a6>
 8009b7c:	2602      	movs	r6, #2
 8009b7e:	e7f2      	b.n	8009b66 <_dtoa_r+0x33e>
 8009b80:	07e1      	lsls	r1, r4, #31
 8009b82:	d508      	bpl.n	8009b96 <_dtoa_r+0x36e>
 8009b84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b8c:	f7f6 fd0c 	bl	80005a8 <__aeabi_dmul>
 8009b90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b94:	3601      	adds	r6, #1
 8009b96:	1064      	asrs	r4, r4, #1
 8009b98:	3508      	adds	r5, #8
 8009b9a:	e7e5      	b.n	8009b68 <_dtoa_r+0x340>
 8009b9c:	f000 80af 	beq.w	8009cfe <_dtoa_r+0x4d6>
 8009ba0:	427c      	negs	r4, r7
 8009ba2:	4b81      	ldr	r3, [pc, #516]	@ (8009da8 <_dtoa_r+0x580>)
 8009ba4:	4d81      	ldr	r5, [pc, #516]	@ (8009dac <_dtoa_r+0x584>)
 8009ba6:	f004 020f 	and.w	r2, r4, #15
 8009baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009bb6:	f7f6 fcf7 	bl	80005a8 <__aeabi_dmul>
 8009bba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bbe:	1124      	asrs	r4, r4, #4
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	2602      	movs	r6, #2
 8009bc4:	2c00      	cmp	r4, #0
 8009bc6:	f040 808f 	bne.w	8009ce8 <_dtoa_r+0x4c0>
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1d3      	bne.n	8009b76 <_dtoa_r+0x34e>
 8009bce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009bd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	f000 8094 	beq.w	8009d02 <_dtoa_r+0x4da>
 8009bda:	4b75      	ldr	r3, [pc, #468]	@ (8009db0 <_dtoa_r+0x588>)
 8009bdc:	2200      	movs	r2, #0
 8009bde:	4620      	mov	r0, r4
 8009be0:	4629      	mov	r1, r5
 8009be2:	f7f6 ff53 	bl	8000a8c <__aeabi_dcmplt>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f000 808b 	beq.w	8009d02 <_dtoa_r+0x4da>
 8009bec:	9b03      	ldr	r3, [sp, #12]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 8087 	beq.w	8009d02 <_dtoa_r+0x4da>
 8009bf4:	f1bb 0f00 	cmp.w	fp, #0
 8009bf8:	dd34      	ble.n	8009c64 <_dtoa_r+0x43c>
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	4b6d      	ldr	r3, [pc, #436]	@ (8009db4 <_dtoa_r+0x58c>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	4629      	mov	r1, r5
 8009c02:	f7f6 fcd1 	bl	80005a8 <__aeabi_dmul>
 8009c06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c0a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009c0e:	3601      	adds	r6, #1
 8009c10:	465c      	mov	r4, fp
 8009c12:	4630      	mov	r0, r6
 8009c14:	f7f6 fc5e 	bl	80004d4 <__aeabi_i2d>
 8009c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c1c:	f7f6 fcc4 	bl	80005a8 <__aeabi_dmul>
 8009c20:	4b65      	ldr	r3, [pc, #404]	@ (8009db8 <_dtoa_r+0x590>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	f7f6 fb0a 	bl	800023c <__adddf3>
 8009c28:	4605      	mov	r5, r0
 8009c2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c2e:	2c00      	cmp	r4, #0
 8009c30:	d16a      	bne.n	8009d08 <_dtoa_r+0x4e0>
 8009c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c36:	4b61      	ldr	r3, [pc, #388]	@ (8009dbc <_dtoa_r+0x594>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f7f6 fafd 	bl	8000238 <__aeabi_dsub>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c46:	462a      	mov	r2, r5
 8009c48:	4633      	mov	r3, r6
 8009c4a:	f7f6 ff3d 	bl	8000ac8 <__aeabi_dcmpgt>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	f040 8298 	bne.w	800a184 <_dtoa_r+0x95c>
 8009c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c58:	462a      	mov	r2, r5
 8009c5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009c5e:	f7f6 ff15 	bl	8000a8c <__aeabi_dcmplt>
 8009c62:	bb38      	cbnz	r0, 8009cb4 <_dtoa_r+0x48c>
 8009c64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009c68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f2c0 8157 	blt.w	8009f22 <_dtoa_r+0x6fa>
 8009c74:	2f0e      	cmp	r7, #14
 8009c76:	f300 8154 	bgt.w	8009f22 <_dtoa_r+0x6fa>
 8009c7a:	4b4b      	ldr	r3, [pc, #300]	@ (8009da8 <_dtoa_r+0x580>)
 8009c7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c80:	ed93 7b00 	vldr	d7, [r3]
 8009c84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	ed8d 7b00 	vstr	d7, [sp]
 8009c8c:	f280 80e5 	bge.w	8009e5a <_dtoa_r+0x632>
 8009c90:	9b03      	ldr	r3, [sp, #12]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	f300 80e1 	bgt.w	8009e5a <_dtoa_r+0x632>
 8009c98:	d10c      	bne.n	8009cb4 <_dtoa_r+0x48c>
 8009c9a:	4b48      	ldr	r3, [pc, #288]	@ (8009dbc <_dtoa_r+0x594>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	ec51 0b17 	vmov	r0, r1, d7
 8009ca2:	f7f6 fc81 	bl	80005a8 <__aeabi_dmul>
 8009ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009caa:	f7f6 ff03 	bl	8000ab4 <__aeabi_dcmpge>
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	f000 8266 	beq.w	800a180 <_dtoa_r+0x958>
 8009cb4:	2400      	movs	r4, #0
 8009cb6:	4625      	mov	r5, r4
 8009cb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cba:	4656      	mov	r6, sl
 8009cbc:	ea6f 0803 	mvn.w	r8, r3
 8009cc0:	2700      	movs	r7, #0
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	4648      	mov	r0, r9
 8009cc6:	f000 fcbf 	bl	800a648 <_Bfree>
 8009cca:	2d00      	cmp	r5, #0
 8009ccc:	f000 80bd 	beq.w	8009e4a <_dtoa_r+0x622>
 8009cd0:	b12f      	cbz	r7, 8009cde <_dtoa_r+0x4b6>
 8009cd2:	42af      	cmp	r7, r5
 8009cd4:	d003      	beq.n	8009cde <_dtoa_r+0x4b6>
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	4648      	mov	r0, r9
 8009cda:	f000 fcb5 	bl	800a648 <_Bfree>
 8009cde:	4629      	mov	r1, r5
 8009ce0:	4648      	mov	r0, r9
 8009ce2:	f000 fcb1 	bl	800a648 <_Bfree>
 8009ce6:	e0b0      	b.n	8009e4a <_dtoa_r+0x622>
 8009ce8:	07e2      	lsls	r2, r4, #31
 8009cea:	d505      	bpl.n	8009cf8 <_dtoa_r+0x4d0>
 8009cec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cf0:	f7f6 fc5a 	bl	80005a8 <__aeabi_dmul>
 8009cf4:	3601      	adds	r6, #1
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	1064      	asrs	r4, r4, #1
 8009cfa:	3508      	adds	r5, #8
 8009cfc:	e762      	b.n	8009bc4 <_dtoa_r+0x39c>
 8009cfe:	2602      	movs	r6, #2
 8009d00:	e765      	b.n	8009bce <_dtoa_r+0x3a6>
 8009d02:	9c03      	ldr	r4, [sp, #12]
 8009d04:	46b8      	mov	r8, r7
 8009d06:	e784      	b.n	8009c12 <_dtoa_r+0x3ea>
 8009d08:	4b27      	ldr	r3, [pc, #156]	@ (8009da8 <_dtoa_r+0x580>)
 8009d0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d14:	4454      	add	r4, sl
 8009d16:	2900      	cmp	r1, #0
 8009d18:	d054      	beq.n	8009dc4 <_dtoa_r+0x59c>
 8009d1a:	4929      	ldr	r1, [pc, #164]	@ (8009dc0 <_dtoa_r+0x598>)
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	f7f6 fd6d 	bl	80007fc <__aeabi_ddiv>
 8009d22:	4633      	mov	r3, r6
 8009d24:	462a      	mov	r2, r5
 8009d26:	f7f6 fa87 	bl	8000238 <__aeabi_dsub>
 8009d2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d2e:	4656      	mov	r6, sl
 8009d30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d34:	f7f6 fee8 	bl	8000b08 <__aeabi_d2iz>
 8009d38:	4605      	mov	r5, r0
 8009d3a:	f7f6 fbcb 	bl	80004d4 <__aeabi_i2d>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	460b      	mov	r3, r1
 8009d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d46:	f7f6 fa77 	bl	8000238 <__aeabi_dsub>
 8009d4a:	3530      	adds	r5, #48	@ 0x30
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	460b      	mov	r3, r1
 8009d50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d54:	f806 5b01 	strb.w	r5, [r6], #1
 8009d58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d5c:	f7f6 fe96 	bl	8000a8c <__aeabi_dcmplt>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d172      	bne.n	8009e4a <_dtoa_r+0x622>
 8009d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d68:	4911      	ldr	r1, [pc, #68]	@ (8009db0 <_dtoa_r+0x588>)
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	f7f6 fa64 	bl	8000238 <__aeabi_dsub>
 8009d70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d74:	f7f6 fe8a 	bl	8000a8c <__aeabi_dcmplt>
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	f040 80b4 	bne.w	8009ee6 <_dtoa_r+0x6be>
 8009d7e:	42a6      	cmp	r6, r4
 8009d80:	f43f af70 	beq.w	8009c64 <_dtoa_r+0x43c>
 8009d84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d88:	4b0a      	ldr	r3, [pc, #40]	@ (8009db4 <_dtoa_r+0x58c>)
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f7f6 fc0c 	bl	80005a8 <__aeabi_dmul>
 8009d90:	4b08      	ldr	r3, [pc, #32]	@ (8009db4 <_dtoa_r+0x58c>)
 8009d92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d96:	2200      	movs	r2, #0
 8009d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d9c:	f7f6 fc04 	bl	80005a8 <__aeabi_dmul>
 8009da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009da4:	e7c4      	b.n	8009d30 <_dtoa_r+0x508>
 8009da6:	bf00      	nop
 8009da8:	0800beb0 	.word	0x0800beb0
 8009dac:	0800be88 	.word	0x0800be88
 8009db0:	3ff00000 	.word	0x3ff00000
 8009db4:	40240000 	.word	0x40240000
 8009db8:	401c0000 	.word	0x401c0000
 8009dbc:	40140000 	.word	0x40140000
 8009dc0:	3fe00000 	.word	0x3fe00000
 8009dc4:	4631      	mov	r1, r6
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f7f6 fbee 	bl	80005a8 <__aeabi_dmul>
 8009dcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009dd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009dd2:	4656      	mov	r6, sl
 8009dd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009dd8:	f7f6 fe96 	bl	8000b08 <__aeabi_d2iz>
 8009ddc:	4605      	mov	r5, r0
 8009dde:	f7f6 fb79 	bl	80004d4 <__aeabi_i2d>
 8009de2:	4602      	mov	r2, r0
 8009de4:	460b      	mov	r3, r1
 8009de6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009dea:	f7f6 fa25 	bl	8000238 <__aeabi_dsub>
 8009dee:	3530      	adds	r5, #48	@ 0x30
 8009df0:	f806 5b01 	strb.w	r5, [r6], #1
 8009df4:	4602      	mov	r2, r0
 8009df6:	460b      	mov	r3, r1
 8009df8:	42a6      	cmp	r6, r4
 8009dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009dfe:	f04f 0200 	mov.w	r2, #0
 8009e02:	d124      	bne.n	8009e4e <_dtoa_r+0x626>
 8009e04:	4baf      	ldr	r3, [pc, #700]	@ (800a0c4 <_dtoa_r+0x89c>)
 8009e06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e0a:	f7f6 fa17 	bl	800023c <__adddf3>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	460b      	mov	r3, r1
 8009e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e16:	f7f6 fe57 	bl	8000ac8 <__aeabi_dcmpgt>
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d163      	bne.n	8009ee6 <_dtoa_r+0x6be>
 8009e1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e22:	49a8      	ldr	r1, [pc, #672]	@ (800a0c4 <_dtoa_r+0x89c>)
 8009e24:	2000      	movs	r0, #0
 8009e26:	f7f6 fa07 	bl	8000238 <__aeabi_dsub>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e32:	f7f6 fe2b 	bl	8000a8c <__aeabi_dcmplt>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	f43f af14 	beq.w	8009c64 <_dtoa_r+0x43c>
 8009e3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009e3e:	1e73      	subs	r3, r6, #1
 8009e40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e46:	2b30      	cmp	r3, #48	@ 0x30
 8009e48:	d0f8      	beq.n	8009e3c <_dtoa_r+0x614>
 8009e4a:	4647      	mov	r7, r8
 8009e4c:	e03b      	b.n	8009ec6 <_dtoa_r+0x69e>
 8009e4e:	4b9e      	ldr	r3, [pc, #632]	@ (800a0c8 <_dtoa_r+0x8a0>)
 8009e50:	f7f6 fbaa 	bl	80005a8 <__aeabi_dmul>
 8009e54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e58:	e7bc      	b.n	8009dd4 <_dtoa_r+0x5ac>
 8009e5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009e5e:	4656      	mov	r6, sl
 8009e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e64:	4620      	mov	r0, r4
 8009e66:	4629      	mov	r1, r5
 8009e68:	f7f6 fcc8 	bl	80007fc <__aeabi_ddiv>
 8009e6c:	f7f6 fe4c 	bl	8000b08 <__aeabi_d2iz>
 8009e70:	4680      	mov	r8, r0
 8009e72:	f7f6 fb2f 	bl	80004d4 <__aeabi_i2d>
 8009e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e7a:	f7f6 fb95 	bl	80005a8 <__aeabi_dmul>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	460b      	mov	r3, r1
 8009e82:	4620      	mov	r0, r4
 8009e84:	4629      	mov	r1, r5
 8009e86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009e8a:	f7f6 f9d5 	bl	8000238 <__aeabi_dsub>
 8009e8e:	f806 4b01 	strb.w	r4, [r6], #1
 8009e92:	9d03      	ldr	r5, [sp, #12]
 8009e94:	eba6 040a 	sub.w	r4, r6, sl
 8009e98:	42a5      	cmp	r5, r4
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	d133      	bne.n	8009f08 <_dtoa_r+0x6e0>
 8009ea0:	f7f6 f9cc 	bl	800023c <__adddf3>
 8009ea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	460d      	mov	r5, r1
 8009eac:	f7f6 fe0c 	bl	8000ac8 <__aeabi_dcmpgt>
 8009eb0:	b9c0      	cbnz	r0, 8009ee4 <_dtoa_r+0x6bc>
 8009eb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eb6:	4620      	mov	r0, r4
 8009eb8:	4629      	mov	r1, r5
 8009eba:	f7f6 fddd 	bl	8000a78 <__aeabi_dcmpeq>
 8009ebe:	b110      	cbz	r0, 8009ec6 <_dtoa_r+0x69e>
 8009ec0:	f018 0f01 	tst.w	r8, #1
 8009ec4:	d10e      	bne.n	8009ee4 <_dtoa_r+0x6bc>
 8009ec6:	9902      	ldr	r1, [sp, #8]
 8009ec8:	4648      	mov	r0, r9
 8009eca:	f000 fbbd 	bl	800a648 <_Bfree>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	7033      	strb	r3, [r6, #0]
 8009ed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ed4:	3701      	adds	r7, #1
 8009ed6:	601f      	str	r7, [r3, #0]
 8009ed8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f000 824b 	beq.w	800a376 <_dtoa_r+0xb4e>
 8009ee0:	601e      	str	r6, [r3, #0]
 8009ee2:	e248      	b.n	800a376 <_dtoa_r+0xb4e>
 8009ee4:	46b8      	mov	r8, r7
 8009ee6:	4633      	mov	r3, r6
 8009ee8:	461e      	mov	r6, r3
 8009eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009eee:	2a39      	cmp	r2, #57	@ 0x39
 8009ef0:	d106      	bne.n	8009f00 <_dtoa_r+0x6d8>
 8009ef2:	459a      	cmp	sl, r3
 8009ef4:	d1f8      	bne.n	8009ee8 <_dtoa_r+0x6c0>
 8009ef6:	2230      	movs	r2, #48	@ 0x30
 8009ef8:	f108 0801 	add.w	r8, r8, #1
 8009efc:	f88a 2000 	strb.w	r2, [sl]
 8009f00:	781a      	ldrb	r2, [r3, #0]
 8009f02:	3201      	adds	r2, #1
 8009f04:	701a      	strb	r2, [r3, #0]
 8009f06:	e7a0      	b.n	8009e4a <_dtoa_r+0x622>
 8009f08:	4b6f      	ldr	r3, [pc, #444]	@ (800a0c8 <_dtoa_r+0x8a0>)
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f7f6 fb4c 	bl	80005a8 <__aeabi_dmul>
 8009f10:	2200      	movs	r2, #0
 8009f12:	2300      	movs	r3, #0
 8009f14:	4604      	mov	r4, r0
 8009f16:	460d      	mov	r5, r1
 8009f18:	f7f6 fdae 	bl	8000a78 <__aeabi_dcmpeq>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d09f      	beq.n	8009e60 <_dtoa_r+0x638>
 8009f20:	e7d1      	b.n	8009ec6 <_dtoa_r+0x69e>
 8009f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f24:	2a00      	cmp	r2, #0
 8009f26:	f000 80ea 	beq.w	800a0fe <_dtoa_r+0x8d6>
 8009f2a:	9a07      	ldr	r2, [sp, #28]
 8009f2c:	2a01      	cmp	r2, #1
 8009f2e:	f300 80cd 	bgt.w	800a0cc <_dtoa_r+0x8a4>
 8009f32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009f34:	2a00      	cmp	r2, #0
 8009f36:	f000 80c1 	beq.w	800a0bc <_dtoa_r+0x894>
 8009f3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009f3e:	9c08      	ldr	r4, [sp, #32]
 8009f40:	9e00      	ldr	r6, [sp, #0]
 8009f42:	9a00      	ldr	r2, [sp, #0]
 8009f44:	441a      	add	r2, r3
 8009f46:	9200      	str	r2, [sp, #0]
 8009f48:	9a06      	ldr	r2, [sp, #24]
 8009f4a:	2101      	movs	r1, #1
 8009f4c:	441a      	add	r2, r3
 8009f4e:	4648      	mov	r0, r9
 8009f50:	9206      	str	r2, [sp, #24]
 8009f52:	f000 fc2d 	bl	800a7b0 <__i2b>
 8009f56:	4605      	mov	r5, r0
 8009f58:	b166      	cbz	r6, 8009f74 <_dtoa_r+0x74c>
 8009f5a:	9b06      	ldr	r3, [sp, #24]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	dd09      	ble.n	8009f74 <_dtoa_r+0x74c>
 8009f60:	42b3      	cmp	r3, r6
 8009f62:	9a00      	ldr	r2, [sp, #0]
 8009f64:	bfa8      	it	ge
 8009f66:	4633      	movge	r3, r6
 8009f68:	1ad2      	subs	r2, r2, r3
 8009f6a:	9200      	str	r2, [sp, #0]
 8009f6c:	9a06      	ldr	r2, [sp, #24]
 8009f6e:	1af6      	subs	r6, r6, r3
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	9306      	str	r3, [sp, #24]
 8009f74:	9b08      	ldr	r3, [sp, #32]
 8009f76:	b30b      	cbz	r3, 8009fbc <_dtoa_r+0x794>
 8009f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f000 80c6 	beq.w	800a10c <_dtoa_r+0x8e4>
 8009f80:	2c00      	cmp	r4, #0
 8009f82:	f000 80c0 	beq.w	800a106 <_dtoa_r+0x8de>
 8009f86:	4629      	mov	r1, r5
 8009f88:	4622      	mov	r2, r4
 8009f8a:	4648      	mov	r0, r9
 8009f8c:	f000 fcc8 	bl	800a920 <__pow5mult>
 8009f90:	9a02      	ldr	r2, [sp, #8]
 8009f92:	4601      	mov	r1, r0
 8009f94:	4605      	mov	r5, r0
 8009f96:	4648      	mov	r0, r9
 8009f98:	f000 fc20 	bl	800a7dc <__multiply>
 8009f9c:	9902      	ldr	r1, [sp, #8]
 8009f9e:	4680      	mov	r8, r0
 8009fa0:	4648      	mov	r0, r9
 8009fa2:	f000 fb51 	bl	800a648 <_Bfree>
 8009fa6:	9b08      	ldr	r3, [sp, #32]
 8009fa8:	1b1b      	subs	r3, r3, r4
 8009faa:	9308      	str	r3, [sp, #32]
 8009fac:	f000 80b1 	beq.w	800a112 <_dtoa_r+0x8ea>
 8009fb0:	9a08      	ldr	r2, [sp, #32]
 8009fb2:	4641      	mov	r1, r8
 8009fb4:	4648      	mov	r0, r9
 8009fb6:	f000 fcb3 	bl	800a920 <__pow5mult>
 8009fba:	9002      	str	r0, [sp, #8]
 8009fbc:	2101      	movs	r1, #1
 8009fbe:	4648      	mov	r0, r9
 8009fc0:	f000 fbf6 	bl	800a7b0 <__i2b>
 8009fc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fc6:	4604      	mov	r4, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 81d8 	beq.w	800a37e <_dtoa_r+0xb56>
 8009fce:	461a      	mov	r2, r3
 8009fd0:	4601      	mov	r1, r0
 8009fd2:	4648      	mov	r0, r9
 8009fd4:	f000 fca4 	bl	800a920 <__pow5mult>
 8009fd8:	9b07      	ldr	r3, [sp, #28]
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	4604      	mov	r4, r0
 8009fde:	f300 809f 	bgt.w	800a120 <_dtoa_r+0x8f8>
 8009fe2:	9b04      	ldr	r3, [sp, #16]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	f040 8097 	bne.w	800a118 <_dtoa_r+0x8f0>
 8009fea:	9b05      	ldr	r3, [sp, #20]
 8009fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f040 8093 	bne.w	800a11c <_dtoa_r+0x8f4>
 8009ff6:	9b05      	ldr	r3, [sp, #20]
 8009ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ffc:	0d1b      	lsrs	r3, r3, #20
 8009ffe:	051b      	lsls	r3, r3, #20
 800a000:	b133      	cbz	r3, 800a010 <_dtoa_r+0x7e8>
 800a002:	9b00      	ldr	r3, [sp, #0]
 800a004:	3301      	adds	r3, #1
 800a006:	9300      	str	r3, [sp, #0]
 800a008:	9b06      	ldr	r3, [sp, #24]
 800a00a:	3301      	adds	r3, #1
 800a00c:	9306      	str	r3, [sp, #24]
 800a00e:	2301      	movs	r3, #1
 800a010:	9308      	str	r3, [sp, #32]
 800a012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a014:	2b00      	cmp	r3, #0
 800a016:	f000 81b8 	beq.w	800a38a <_dtoa_r+0xb62>
 800a01a:	6923      	ldr	r3, [r4, #16]
 800a01c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a020:	6918      	ldr	r0, [r3, #16]
 800a022:	f000 fb79 	bl	800a718 <__hi0bits>
 800a026:	f1c0 0020 	rsb	r0, r0, #32
 800a02a:	9b06      	ldr	r3, [sp, #24]
 800a02c:	4418      	add	r0, r3
 800a02e:	f010 001f 	ands.w	r0, r0, #31
 800a032:	f000 8082 	beq.w	800a13a <_dtoa_r+0x912>
 800a036:	f1c0 0320 	rsb	r3, r0, #32
 800a03a:	2b04      	cmp	r3, #4
 800a03c:	dd73      	ble.n	800a126 <_dtoa_r+0x8fe>
 800a03e:	9b00      	ldr	r3, [sp, #0]
 800a040:	f1c0 001c 	rsb	r0, r0, #28
 800a044:	4403      	add	r3, r0
 800a046:	9300      	str	r3, [sp, #0]
 800a048:	9b06      	ldr	r3, [sp, #24]
 800a04a:	4403      	add	r3, r0
 800a04c:	4406      	add	r6, r0
 800a04e:	9306      	str	r3, [sp, #24]
 800a050:	9b00      	ldr	r3, [sp, #0]
 800a052:	2b00      	cmp	r3, #0
 800a054:	dd05      	ble.n	800a062 <_dtoa_r+0x83a>
 800a056:	9902      	ldr	r1, [sp, #8]
 800a058:	461a      	mov	r2, r3
 800a05a:	4648      	mov	r0, r9
 800a05c:	f000 fcba 	bl	800a9d4 <__lshift>
 800a060:	9002      	str	r0, [sp, #8]
 800a062:	9b06      	ldr	r3, [sp, #24]
 800a064:	2b00      	cmp	r3, #0
 800a066:	dd05      	ble.n	800a074 <_dtoa_r+0x84c>
 800a068:	4621      	mov	r1, r4
 800a06a:	461a      	mov	r2, r3
 800a06c:	4648      	mov	r0, r9
 800a06e:	f000 fcb1 	bl	800a9d4 <__lshift>
 800a072:	4604      	mov	r4, r0
 800a074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a076:	2b00      	cmp	r3, #0
 800a078:	d061      	beq.n	800a13e <_dtoa_r+0x916>
 800a07a:	9802      	ldr	r0, [sp, #8]
 800a07c:	4621      	mov	r1, r4
 800a07e:	f000 fd15 	bl	800aaac <__mcmp>
 800a082:	2800      	cmp	r0, #0
 800a084:	da5b      	bge.n	800a13e <_dtoa_r+0x916>
 800a086:	2300      	movs	r3, #0
 800a088:	9902      	ldr	r1, [sp, #8]
 800a08a:	220a      	movs	r2, #10
 800a08c:	4648      	mov	r0, r9
 800a08e:	f000 fafd 	bl	800a68c <__multadd>
 800a092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a094:	9002      	str	r0, [sp, #8]
 800a096:	f107 38ff 	add.w	r8, r7, #4294967295
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f000 8177 	beq.w	800a38e <_dtoa_r+0xb66>
 800a0a0:	4629      	mov	r1, r5
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	220a      	movs	r2, #10
 800a0a6:	4648      	mov	r0, r9
 800a0a8:	f000 faf0 	bl	800a68c <__multadd>
 800a0ac:	f1bb 0f00 	cmp.w	fp, #0
 800a0b0:	4605      	mov	r5, r0
 800a0b2:	dc6f      	bgt.n	800a194 <_dtoa_r+0x96c>
 800a0b4:	9b07      	ldr	r3, [sp, #28]
 800a0b6:	2b02      	cmp	r3, #2
 800a0b8:	dc49      	bgt.n	800a14e <_dtoa_r+0x926>
 800a0ba:	e06b      	b.n	800a194 <_dtoa_r+0x96c>
 800a0bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a0c2:	e73c      	b.n	8009f3e <_dtoa_r+0x716>
 800a0c4:	3fe00000 	.word	0x3fe00000
 800a0c8:	40240000 	.word	0x40240000
 800a0cc:	9b03      	ldr	r3, [sp, #12]
 800a0ce:	1e5c      	subs	r4, r3, #1
 800a0d0:	9b08      	ldr	r3, [sp, #32]
 800a0d2:	42a3      	cmp	r3, r4
 800a0d4:	db09      	blt.n	800a0ea <_dtoa_r+0x8c2>
 800a0d6:	1b1c      	subs	r4, r3, r4
 800a0d8:	9b03      	ldr	r3, [sp, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	f6bf af30 	bge.w	8009f40 <_dtoa_r+0x718>
 800a0e0:	9b00      	ldr	r3, [sp, #0]
 800a0e2:	9a03      	ldr	r2, [sp, #12]
 800a0e4:	1a9e      	subs	r6, r3, r2
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	e72b      	b.n	8009f42 <_dtoa_r+0x71a>
 800a0ea:	9b08      	ldr	r3, [sp, #32]
 800a0ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0ee:	9408      	str	r4, [sp, #32]
 800a0f0:	1ae3      	subs	r3, r4, r3
 800a0f2:	441a      	add	r2, r3
 800a0f4:	9e00      	ldr	r6, [sp, #0]
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a0fa:	2400      	movs	r4, #0
 800a0fc:	e721      	b.n	8009f42 <_dtoa_r+0x71a>
 800a0fe:	9c08      	ldr	r4, [sp, #32]
 800a100:	9e00      	ldr	r6, [sp, #0]
 800a102:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a104:	e728      	b.n	8009f58 <_dtoa_r+0x730>
 800a106:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a10a:	e751      	b.n	8009fb0 <_dtoa_r+0x788>
 800a10c:	9a08      	ldr	r2, [sp, #32]
 800a10e:	9902      	ldr	r1, [sp, #8]
 800a110:	e750      	b.n	8009fb4 <_dtoa_r+0x78c>
 800a112:	f8cd 8008 	str.w	r8, [sp, #8]
 800a116:	e751      	b.n	8009fbc <_dtoa_r+0x794>
 800a118:	2300      	movs	r3, #0
 800a11a:	e779      	b.n	800a010 <_dtoa_r+0x7e8>
 800a11c:	9b04      	ldr	r3, [sp, #16]
 800a11e:	e777      	b.n	800a010 <_dtoa_r+0x7e8>
 800a120:	2300      	movs	r3, #0
 800a122:	9308      	str	r3, [sp, #32]
 800a124:	e779      	b.n	800a01a <_dtoa_r+0x7f2>
 800a126:	d093      	beq.n	800a050 <_dtoa_r+0x828>
 800a128:	9a00      	ldr	r2, [sp, #0]
 800a12a:	331c      	adds	r3, #28
 800a12c:	441a      	add	r2, r3
 800a12e:	9200      	str	r2, [sp, #0]
 800a130:	9a06      	ldr	r2, [sp, #24]
 800a132:	441a      	add	r2, r3
 800a134:	441e      	add	r6, r3
 800a136:	9206      	str	r2, [sp, #24]
 800a138:	e78a      	b.n	800a050 <_dtoa_r+0x828>
 800a13a:	4603      	mov	r3, r0
 800a13c:	e7f4      	b.n	800a128 <_dtoa_r+0x900>
 800a13e:	9b03      	ldr	r3, [sp, #12]
 800a140:	2b00      	cmp	r3, #0
 800a142:	46b8      	mov	r8, r7
 800a144:	dc20      	bgt.n	800a188 <_dtoa_r+0x960>
 800a146:	469b      	mov	fp, r3
 800a148:	9b07      	ldr	r3, [sp, #28]
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	dd1e      	ble.n	800a18c <_dtoa_r+0x964>
 800a14e:	f1bb 0f00 	cmp.w	fp, #0
 800a152:	f47f adb1 	bne.w	8009cb8 <_dtoa_r+0x490>
 800a156:	4621      	mov	r1, r4
 800a158:	465b      	mov	r3, fp
 800a15a:	2205      	movs	r2, #5
 800a15c:	4648      	mov	r0, r9
 800a15e:	f000 fa95 	bl	800a68c <__multadd>
 800a162:	4601      	mov	r1, r0
 800a164:	4604      	mov	r4, r0
 800a166:	9802      	ldr	r0, [sp, #8]
 800a168:	f000 fca0 	bl	800aaac <__mcmp>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	f77f ada3 	ble.w	8009cb8 <_dtoa_r+0x490>
 800a172:	4656      	mov	r6, sl
 800a174:	2331      	movs	r3, #49	@ 0x31
 800a176:	f806 3b01 	strb.w	r3, [r6], #1
 800a17a:	f108 0801 	add.w	r8, r8, #1
 800a17e:	e59f      	b.n	8009cc0 <_dtoa_r+0x498>
 800a180:	9c03      	ldr	r4, [sp, #12]
 800a182:	46b8      	mov	r8, r7
 800a184:	4625      	mov	r5, r4
 800a186:	e7f4      	b.n	800a172 <_dtoa_r+0x94a>
 800a188:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a18e:	2b00      	cmp	r3, #0
 800a190:	f000 8101 	beq.w	800a396 <_dtoa_r+0xb6e>
 800a194:	2e00      	cmp	r6, #0
 800a196:	dd05      	ble.n	800a1a4 <_dtoa_r+0x97c>
 800a198:	4629      	mov	r1, r5
 800a19a:	4632      	mov	r2, r6
 800a19c:	4648      	mov	r0, r9
 800a19e:	f000 fc19 	bl	800a9d4 <__lshift>
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	9b08      	ldr	r3, [sp, #32]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d05c      	beq.n	800a264 <_dtoa_r+0xa3c>
 800a1aa:	6869      	ldr	r1, [r5, #4]
 800a1ac:	4648      	mov	r0, r9
 800a1ae:	f000 fa0b 	bl	800a5c8 <_Balloc>
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	b928      	cbnz	r0, 800a1c2 <_dtoa_r+0x99a>
 800a1b6:	4b82      	ldr	r3, [pc, #520]	@ (800a3c0 <_dtoa_r+0xb98>)
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a1be:	f7ff bb4a 	b.w	8009856 <_dtoa_r+0x2e>
 800a1c2:	692a      	ldr	r2, [r5, #16]
 800a1c4:	3202      	adds	r2, #2
 800a1c6:	0092      	lsls	r2, r2, #2
 800a1c8:	f105 010c 	add.w	r1, r5, #12
 800a1cc:	300c      	adds	r0, #12
 800a1ce:	f000 fff7 	bl	800b1c0 <memcpy>
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	4631      	mov	r1, r6
 800a1d6:	4648      	mov	r0, r9
 800a1d8:	f000 fbfc 	bl	800a9d4 <__lshift>
 800a1dc:	f10a 0301 	add.w	r3, sl, #1
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	eb0a 030b 	add.w	r3, sl, fp
 800a1e6:	9308      	str	r3, [sp, #32]
 800a1e8:	9b04      	ldr	r3, [sp, #16]
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	462f      	mov	r7, r5
 800a1f0:	9306      	str	r3, [sp, #24]
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	9b00      	ldr	r3, [sp, #0]
 800a1f6:	9802      	ldr	r0, [sp, #8]
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800a1fe:	f7ff fa88 	bl	8009712 <quorem>
 800a202:	4603      	mov	r3, r0
 800a204:	3330      	adds	r3, #48	@ 0x30
 800a206:	9003      	str	r0, [sp, #12]
 800a208:	4639      	mov	r1, r7
 800a20a:	9802      	ldr	r0, [sp, #8]
 800a20c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a20e:	f000 fc4d 	bl	800aaac <__mcmp>
 800a212:	462a      	mov	r2, r5
 800a214:	9004      	str	r0, [sp, #16]
 800a216:	4621      	mov	r1, r4
 800a218:	4648      	mov	r0, r9
 800a21a:	f000 fc63 	bl	800aae4 <__mdiff>
 800a21e:	68c2      	ldr	r2, [r0, #12]
 800a220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a222:	4606      	mov	r6, r0
 800a224:	bb02      	cbnz	r2, 800a268 <_dtoa_r+0xa40>
 800a226:	4601      	mov	r1, r0
 800a228:	9802      	ldr	r0, [sp, #8]
 800a22a:	f000 fc3f 	bl	800aaac <__mcmp>
 800a22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a230:	4602      	mov	r2, r0
 800a232:	4631      	mov	r1, r6
 800a234:	4648      	mov	r0, r9
 800a236:	920c      	str	r2, [sp, #48]	@ 0x30
 800a238:	9309      	str	r3, [sp, #36]	@ 0x24
 800a23a:	f000 fa05 	bl	800a648 <_Bfree>
 800a23e:	9b07      	ldr	r3, [sp, #28]
 800a240:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a242:	9e00      	ldr	r6, [sp, #0]
 800a244:	ea42 0103 	orr.w	r1, r2, r3
 800a248:	9b06      	ldr	r3, [sp, #24]
 800a24a:	4319      	orrs	r1, r3
 800a24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a24e:	d10d      	bne.n	800a26c <_dtoa_r+0xa44>
 800a250:	2b39      	cmp	r3, #57	@ 0x39
 800a252:	d027      	beq.n	800a2a4 <_dtoa_r+0xa7c>
 800a254:	9a04      	ldr	r2, [sp, #16]
 800a256:	2a00      	cmp	r2, #0
 800a258:	dd01      	ble.n	800a25e <_dtoa_r+0xa36>
 800a25a:	9b03      	ldr	r3, [sp, #12]
 800a25c:	3331      	adds	r3, #49	@ 0x31
 800a25e:	f88b 3000 	strb.w	r3, [fp]
 800a262:	e52e      	b.n	8009cc2 <_dtoa_r+0x49a>
 800a264:	4628      	mov	r0, r5
 800a266:	e7b9      	b.n	800a1dc <_dtoa_r+0x9b4>
 800a268:	2201      	movs	r2, #1
 800a26a:	e7e2      	b.n	800a232 <_dtoa_r+0xa0a>
 800a26c:	9904      	ldr	r1, [sp, #16]
 800a26e:	2900      	cmp	r1, #0
 800a270:	db04      	blt.n	800a27c <_dtoa_r+0xa54>
 800a272:	9807      	ldr	r0, [sp, #28]
 800a274:	4301      	orrs	r1, r0
 800a276:	9806      	ldr	r0, [sp, #24]
 800a278:	4301      	orrs	r1, r0
 800a27a:	d120      	bne.n	800a2be <_dtoa_r+0xa96>
 800a27c:	2a00      	cmp	r2, #0
 800a27e:	ddee      	ble.n	800a25e <_dtoa_r+0xa36>
 800a280:	9902      	ldr	r1, [sp, #8]
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	2201      	movs	r2, #1
 800a286:	4648      	mov	r0, r9
 800a288:	f000 fba4 	bl	800a9d4 <__lshift>
 800a28c:	4621      	mov	r1, r4
 800a28e:	9002      	str	r0, [sp, #8]
 800a290:	f000 fc0c 	bl	800aaac <__mcmp>
 800a294:	2800      	cmp	r0, #0
 800a296:	9b00      	ldr	r3, [sp, #0]
 800a298:	dc02      	bgt.n	800a2a0 <_dtoa_r+0xa78>
 800a29a:	d1e0      	bne.n	800a25e <_dtoa_r+0xa36>
 800a29c:	07da      	lsls	r2, r3, #31
 800a29e:	d5de      	bpl.n	800a25e <_dtoa_r+0xa36>
 800a2a0:	2b39      	cmp	r3, #57	@ 0x39
 800a2a2:	d1da      	bne.n	800a25a <_dtoa_r+0xa32>
 800a2a4:	2339      	movs	r3, #57	@ 0x39
 800a2a6:	f88b 3000 	strb.w	r3, [fp]
 800a2aa:	4633      	mov	r3, r6
 800a2ac:	461e      	mov	r6, r3
 800a2ae:	3b01      	subs	r3, #1
 800a2b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a2b4:	2a39      	cmp	r2, #57	@ 0x39
 800a2b6:	d04e      	beq.n	800a356 <_dtoa_r+0xb2e>
 800a2b8:	3201      	adds	r2, #1
 800a2ba:	701a      	strb	r2, [r3, #0]
 800a2bc:	e501      	b.n	8009cc2 <_dtoa_r+0x49a>
 800a2be:	2a00      	cmp	r2, #0
 800a2c0:	dd03      	ble.n	800a2ca <_dtoa_r+0xaa2>
 800a2c2:	2b39      	cmp	r3, #57	@ 0x39
 800a2c4:	d0ee      	beq.n	800a2a4 <_dtoa_r+0xa7c>
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	e7c9      	b.n	800a25e <_dtoa_r+0xa36>
 800a2ca:	9a00      	ldr	r2, [sp, #0]
 800a2cc:	9908      	ldr	r1, [sp, #32]
 800a2ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a2d2:	428a      	cmp	r2, r1
 800a2d4:	d028      	beq.n	800a328 <_dtoa_r+0xb00>
 800a2d6:	9902      	ldr	r1, [sp, #8]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	220a      	movs	r2, #10
 800a2dc:	4648      	mov	r0, r9
 800a2de:	f000 f9d5 	bl	800a68c <__multadd>
 800a2e2:	42af      	cmp	r7, r5
 800a2e4:	9002      	str	r0, [sp, #8]
 800a2e6:	f04f 0300 	mov.w	r3, #0
 800a2ea:	f04f 020a 	mov.w	r2, #10
 800a2ee:	4639      	mov	r1, r7
 800a2f0:	4648      	mov	r0, r9
 800a2f2:	d107      	bne.n	800a304 <_dtoa_r+0xadc>
 800a2f4:	f000 f9ca 	bl	800a68c <__multadd>
 800a2f8:	4607      	mov	r7, r0
 800a2fa:	4605      	mov	r5, r0
 800a2fc:	9b00      	ldr	r3, [sp, #0]
 800a2fe:	3301      	adds	r3, #1
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	e777      	b.n	800a1f4 <_dtoa_r+0x9cc>
 800a304:	f000 f9c2 	bl	800a68c <__multadd>
 800a308:	4629      	mov	r1, r5
 800a30a:	4607      	mov	r7, r0
 800a30c:	2300      	movs	r3, #0
 800a30e:	220a      	movs	r2, #10
 800a310:	4648      	mov	r0, r9
 800a312:	f000 f9bb 	bl	800a68c <__multadd>
 800a316:	4605      	mov	r5, r0
 800a318:	e7f0      	b.n	800a2fc <_dtoa_r+0xad4>
 800a31a:	f1bb 0f00 	cmp.w	fp, #0
 800a31e:	bfcc      	ite	gt
 800a320:	465e      	movgt	r6, fp
 800a322:	2601      	movle	r6, #1
 800a324:	4456      	add	r6, sl
 800a326:	2700      	movs	r7, #0
 800a328:	9902      	ldr	r1, [sp, #8]
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	2201      	movs	r2, #1
 800a32e:	4648      	mov	r0, r9
 800a330:	f000 fb50 	bl	800a9d4 <__lshift>
 800a334:	4621      	mov	r1, r4
 800a336:	9002      	str	r0, [sp, #8]
 800a338:	f000 fbb8 	bl	800aaac <__mcmp>
 800a33c:	2800      	cmp	r0, #0
 800a33e:	dcb4      	bgt.n	800a2aa <_dtoa_r+0xa82>
 800a340:	d102      	bne.n	800a348 <_dtoa_r+0xb20>
 800a342:	9b00      	ldr	r3, [sp, #0]
 800a344:	07db      	lsls	r3, r3, #31
 800a346:	d4b0      	bmi.n	800a2aa <_dtoa_r+0xa82>
 800a348:	4633      	mov	r3, r6
 800a34a:	461e      	mov	r6, r3
 800a34c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a350:	2a30      	cmp	r2, #48	@ 0x30
 800a352:	d0fa      	beq.n	800a34a <_dtoa_r+0xb22>
 800a354:	e4b5      	b.n	8009cc2 <_dtoa_r+0x49a>
 800a356:	459a      	cmp	sl, r3
 800a358:	d1a8      	bne.n	800a2ac <_dtoa_r+0xa84>
 800a35a:	2331      	movs	r3, #49	@ 0x31
 800a35c:	f108 0801 	add.w	r8, r8, #1
 800a360:	f88a 3000 	strb.w	r3, [sl]
 800a364:	e4ad      	b.n	8009cc2 <_dtoa_r+0x49a>
 800a366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a368:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a3c4 <_dtoa_r+0xb9c>
 800a36c:	b11b      	cbz	r3, 800a376 <_dtoa_r+0xb4e>
 800a36e:	f10a 0308 	add.w	r3, sl, #8
 800a372:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a374:	6013      	str	r3, [r2, #0]
 800a376:	4650      	mov	r0, sl
 800a378:	b017      	add	sp, #92	@ 0x5c
 800a37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37e:	9b07      	ldr	r3, [sp, #28]
 800a380:	2b01      	cmp	r3, #1
 800a382:	f77f ae2e 	ble.w	8009fe2 <_dtoa_r+0x7ba>
 800a386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a388:	9308      	str	r3, [sp, #32]
 800a38a:	2001      	movs	r0, #1
 800a38c:	e64d      	b.n	800a02a <_dtoa_r+0x802>
 800a38e:	f1bb 0f00 	cmp.w	fp, #0
 800a392:	f77f aed9 	ble.w	800a148 <_dtoa_r+0x920>
 800a396:	4656      	mov	r6, sl
 800a398:	9802      	ldr	r0, [sp, #8]
 800a39a:	4621      	mov	r1, r4
 800a39c:	f7ff f9b9 	bl	8009712 <quorem>
 800a3a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a3a4:	f806 3b01 	strb.w	r3, [r6], #1
 800a3a8:	eba6 020a 	sub.w	r2, r6, sl
 800a3ac:	4593      	cmp	fp, r2
 800a3ae:	ddb4      	ble.n	800a31a <_dtoa_r+0xaf2>
 800a3b0:	9902      	ldr	r1, [sp, #8]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	220a      	movs	r2, #10
 800a3b6:	4648      	mov	r0, r9
 800a3b8:	f000 f968 	bl	800a68c <__multadd>
 800a3bc:	9002      	str	r0, [sp, #8]
 800a3be:	e7eb      	b.n	800a398 <_dtoa_r+0xb70>
 800a3c0:	0800bdb4 	.word	0x0800bdb4
 800a3c4:	0800bd38 	.word	0x0800bd38

0800a3c8 <_free_r>:
 800a3c8:	b538      	push	{r3, r4, r5, lr}
 800a3ca:	4605      	mov	r5, r0
 800a3cc:	2900      	cmp	r1, #0
 800a3ce:	d041      	beq.n	800a454 <_free_r+0x8c>
 800a3d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d4:	1f0c      	subs	r4, r1, #4
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	bfb8      	it	lt
 800a3da:	18e4      	addlt	r4, r4, r3
 800a3dc:	f000 f8e8 	bl	800a5b0 <__malloc_lock>
 800a3e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a458 <_free_r+0x90>)
 800a3e2:	6813      	ldr	r3, [r2, #0]
 800a3e4:	b933      	cbnz	r3, 800a3f4 <_free_r+0x2c>
 800a3e6:	6063      	str	r3, [r4, #4]
 800a3e8:	6014      	str	r4, [r2, #0]
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3f0:	f000 b8e4 	b.w	800a5bc <__malloc_unlock>
 800a3f4:	42a3      	cmp	r3, r4
 800a3f6:	d908      	bls.n	800a40a <_free_r+0x42>
 800a3f8:	6820      	ldr	r0, [r4, #0]
 800a3fa:	1821      	adds	r1, r4, r0
 800a3fc:	428b      	cmp	r3, r1
 800a3fe:	bf01      	itttt	eq
 800a400:	6819      	ldreq	r1, [r3, #0]
 800a402:	685b      	ldreq	r3, [r3, #4]
 800a404:	1809      	addeq	r1, r1, r0
 800a406:	6021      	streq	r1, [r4, #0]
 800a408:	e7ed      	b.n	800a3e6 <_free_r+0x1e>
 800a40a:	461a      	mov	r2, r3
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	b10b      	cbz	r3, 800a414 <_free_r+0x4c>
 800a410:	42a3      	cmp	r3, r4
 800a412:	d9fa      	bls.n	800a40a <_free_r+0x42>
 800a414:	6811      	ldr	r1, [r2, #0]
 800a416:	1850      	adds	r0, r2, r1
 800a418:	42a0      	cmp	r0, r4
 800a41a:	d10b      	bne.n	800a434 <_free_r+0x6c>
 800a41c:	6820      	ldr	r0, [r4, #0]
 800a41e:	4401      	add	r1, r0
 800a420:	1850      	adds	r0, r2, r1
 800a422:	4283      	cmp	r3, r0
 800a424:	6011      	str	r1, [r2, #0]
 800a426:	d1e0      	bne.n	800a3ea <_free_r+0x22>
 800a428:	6818      	ldr	r0, [r3, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	6053      	str	r3, [r2, #4]
 800a42e:	4408      	add	r0, r1
 800a430:	6010      	str	r0, [r2, #0]
 800a432:	e7da      	b.n	800a3ea <_free_r+0x22>
 800a434:	d902      	bls.n	800a43c <_free_r+0x74>
 800a436:	230c      	movs	r3, #12
 800a438:	602b      	str	r3, [r5, #0]
 800a43a:	e7d6      	b.n	800a3ea <_free_r+0x22>
 800a43c:	6820      	ldr	r0, [r4, #0]
 800a43e:	1821      	adds	r1, r4, r0
 800a440:	428b      	cmp	r3, r1
 800a442:	bf04      	itt	eq
 800a444:	6819      	ldreq	r1, [r3, #0]
 800a446:	685b      	ldreq	r3, [r3, #4]
 800a448:	6063      	str	r3, [r4, #4]
 800a44a:	bf04      	itt	eq
 800a44c:	1809      	addeq	r1, r1, r0
 800a44e:	6021      	streq	r1, [r4, #0]
 800a450:	6054      	str	r4, [r2, #4]
 800a452:	e7ca      	b.n	800a3ea <_free_r+0x22>
 800a454:	bd38      	pop	{r3, r4, r5, pc}
 800a456:	bf00      	nop
 800a458:	200005e8 	.word	0x200005e8

0800a45c <malloc>:
 800a45c:	4b02      	ldr	r3, [pc, #8]	@ (800a468 <malloc+0xc>)
 800a45e:	4601      	mov	r1, r0
 800a460:	6818      	ldr	r0, [r3, #0]
 800a462:	f000 b825 	b.w	800a4b0 <_malloc_r>
 800a466:	bf00      	nop
 800a468:	20000020 	.word	0x20000020

0800a46c <sbrk_aligned>:
 800a46c:	b570      	push	{r4, r5, r6, lr}
 800a46e:	4e0f      	ldr	r6, [pc, #60]	@ (800a4ac <sbrk_aligned+0x40>)
 800a470:	460c      	mov	r4, r1
 800a472:	6831      	ldr	r1, [r6, #0]
 800a474:	4605      	mov	r5, r0
 800a476:	b911      	cbnz	r1, 800a47e <sbrk_aligned+0x12>
 800a478:	f000 fe92 	bl	800b1a0 <_sbrk_r>
 800a47c:	6030      	str	r0, [r6, #0]
 800a47e:	4621      	mov	r1, r4
 800a480:	4628      	mov	r0, r5
 800a482:	f000 fe8d 	bl	800b1a0 <_sbrk_r>
 800a486:	1c43      	adds	r3, r0, #1
 800a488:	d103      	bne.n	800a492 <sbrk_aligned+0x26>
 800a48a:	f04f 34ff 	mov.w	r4, #4294967295
 800a48e:	4620      	mov	r0, r4
 800a490:	bd70      	pop	{r4, r5, r6, pc}
 800a492:	1cc4      	adds	r4, r0, #3
 800a494:	f024 0403 	bic.w	r4, r4, #3
 800a498:	42a0      	cmp	r0, r4
 800a49a:	d0f8      	beq.n	800a48e <sbrk_aligned+0x22>
 800a49c:	1a21      	subs	r1, r4, r0
 800a49e:	4628      	mov	r0, r5
 800a4a0:	f000 fe7e 	bl	800b1a0 <_sbrk_r>
 800a4a4:	3001      	adds	r0, #1
 800a4a6:	d1f2      	bne.n	800a48e <sbrk_aligned+0x22>
 800a4a8:	e7ef      	b.n	800a48a <sbrk_aligned+0x1e>
 800a4aa:	bf00      	nop
 800a4ac:	200005e4 	.word	0x200005e4

0800a4b0 <_malloc_r>:
 800a4b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4b4:	1ccd      	adds	r5, r1, #3
 800a4b6:	f025 0503 	bic.w	r5, r5, #3
 800a4ba:	3508      	adds	r5, #8
 800a4bc:	2d0c      	cmp	r5, #12
 800a4be:	bf38      	it	cc
 800a4c0:	250c      	movcc	r5, #12
 800a4c2:	2d00      	cmp	r5, #0
 800a4c4:	4606      	mov	r6, r0
 800a4c6:	db01      	blt.n	800a4cc <_malloc_r+0x1c>
 800a4c8:	42a9      	cmp	r1, r5
 800a4ca:	d904      	bls.n	800a4d6 <_malloc_r+0x26>
 800a4cc:	230c      	movs	r3, #12
 800a4ce:	6033      	str	r3, [r6, #0]
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5ac <_malloc_r+0xfc>
 800a4da:	f000 f869 	bl	800a5b0 <__malloc_lock>
 800a4de:	f8d8 3000 	ldr.w	r3, [r8]
 800a4e2:	461c      	mov	r4, r3
 800a4e4:	bb44      	cbnz	r4, 800a538 <_malloc_r+0x88>
 800a4e6:	4629      	mov	r1, r5
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	f7ff ffbf 	bl	800a46c <sbrk_aligned>
 800a4ee:	1c43      	adds	r3, r0, #1
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	d158      	bne.n	800a5a6 <_malloc_r+0xf6>
 800a4f4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4f8:	4627      	mov	r7, r4
 800a4fa:	2f00      	cmp	r7, #0
 800a4fc:	d143      	bne.n	800a586 <_malloc_r+0xd6>
 800a4fe:	2c00      	cmp	r4, #0
 800a500:	d04b      	beq.n	800a59a <_malloc_r+0xea>
 800a502:	6823      	ldr	r3, [r4, #0]
 800a504:	4639      	mov	r1, r7
 800a506:	4630      	mov	r0, r6
 800a508:	eb04 0903 	add.w	r9, r4, r3
 800a50c:	f000 fe48 	bl	800b1a0 <_sbrk_r>
 800a510:	4581      	cmp	r9, r0
 800a512:	d142      	bne.n	800a59a <_malloc_r+0xea>
 800a514:	6821      	ldr	r1, [r4, #0]
 800a516:	1a6d      	subs	r5, r5, r1
 800a518:	4629      	mov	r1, r5
 800a51a:	4630      	mov	r0, r6
 800a51c:	f7ff ffa6 	bl	800a46c <sbrk_aligned>
 800a520:	3001      	adds	r0, #1
 800a522:	d03a      	beq.n	800a59a <_malloc_r+0xea>
 800a524:	6823      	ldr	r3, [r4, #0]
 800a526:	442b      	add	r3, r5
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	f8d8 3000 	ldr.w	r3, [r8]
 800a52e:	685a      	ldr	r2, [r3, #4]
 800a530:	bb62      	cbnz	r2, 800a58c <_malloc_r+0xdc>
 800a532:	f8c8 7000 	str.w	r7, [r8]
 800a536:	e00f      	b.n	800a558 <_malloc_r+0xa8>
 800a538:	6822      	ldr	r2, [r4, #0]
 800a53a:	1b52      	subs	r2, r2, r5
 800a53c:	d420      	bmi.n	800a580 <_malloc_r+0xd0>
 800a53e:	2a0b      	cmp	r2, #11
 800a540:	d917      	bls.n	800a572 <_malloc_r+0xc2>
 800a542:	1961      	adds	r1, r4, r5
 800a544:	42a3      	cmp	r3, r4
 800a546:	6025      	str	r5, [r4, #0]
 800a548:	bf18      	it	ne
 800a54a:	6059      	strne	r1, [r3, #4]
 800a54c:	6863      	ldr	r3, [r4, #4]
 800a54e:	bf08      	it	eq
 800a550:	f8c8 1000 	streq.w	r1, [r8]
 800a554:	5162      	str	r2, [r4, r5]
 800a556:	604b      	str	r3, [r1, #4]
 800a558:	4630      	mov	r0, r6
 800a55a:	f000 f82f 	bl	800a5bc <__malloc_unlock>
 800a55e:	f104 000b 	add.w	r0, r4, #11
 800a562:	1d23      	adds	r3, r4, #4
 800a564:	f020 0007 	bic.w	r0, r0, #7
 800a568:	1ac2      	subs	r2, r0, r3
 800a56a:	bf1c      	itt	ne
 800a56c:	1a1b      	subne	r3, r3, r0
 800a56e:	50a3      	strne	r3, [r4, r2]
 800a570:	e7af      	b.n	800a4d2 <_malloc_r+0x22>
 800a572:	6862      	ldr	r2, [r4, #4]
 800a574:	42a3      	cmp	r3, r4
 800a576:	bf0c      	ite	eq
 800a578:	f8c8 2000 	streq.w	r2, [r8]
 800a57c:	605a      	strne	r2, [r3, #4]
 800a57e:	e7eb      	b.n	800a558 <_malloc_r+0xa8>
 800a580:	4623      	mov	r3, r4
 800a582:	6864      	ldr	r4, [r4, #4]
 800a584:	e7ae      	b.n	800a4e4 <_malloc_r+0x34>
 800a586:	463c      	mov	r4, r7
 800a588:	687f      	ldr	r7, [r7, #4]
 800a58a:	e7b6      	b.n	800a4fa <_malloc_r+0x4a>
 800a58c:	461a      	mov	r2, r3
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	42a3      	cmp	r3, r4
 800a592:	d1fb      	bne.n	800a58c <_malloc_r+0xdc>
 800a594:	2300      	movs	r3, #0
 800a596:	6053      	str	r3, [r2, #4]
 800a598:	e7de      	b.n	800a558 <_malloc_r+0xa8>
 800a59a:	230c      	movs	r3, #12
 800a59c:	6033      	str	r3, [r6, #0]
 800a59e:	4630      	mov	r0, r6
 800a5a0:	f000 f80c 	bl	800a5bc <__malloc_unlock>
 800a5a4:	e794      	b.n	800a4d0 <_malloc_r+0x20>
 800a5a6:	6005      	str	r5, [r0, #0]
 800a5a8:	e7d6      	b.n	800a558 <_malloc_r+0xa8>
 800a5aa:	bf00      	nop
 800a5ac:	200005e8 	.word	0x200005e8

0800a5b0 <__malloc_lock>:
 800a5b0:	4801      	ldr	r0, [pc, #4]	@ (800a5b8 <__malloc_lock+0x8>)
 800a5b2:	f7ff b8ac 	b.w	800970e <__retarget_lock_acquire_recursive>
 800a5b6:	bf00      	nop
 800a5b8:	200005e0 	.word	0x200005e0

0800a5bc <__malloc_unlock>:
 800a5bc:	4801      	ldr	r0, [pc, #4]	@ (800a5c4 <__malloc_unlock+0x8>)
 800a5be:	f7ff b8a7 	b.w	8009710 <__retarget_lock_release_recursive>
 800a5c2:	bf00      	nop
 800a5c4:	200005e0 	.word	0x200005e0

0800a5c8 <_Balloc>:
 800a5c8:	b570      	push	{r4, r5, r6, lr}
 800a5ca:	69c6      	ldr	r6, [r0, #28]
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	460d      	mov	r5, r1
 800a5d0:	b976      	cbnz	r6, 800a5f0 <_Balloc+0x28>
 800a5d2:	2010      	movs	r0, #16
 800a5d4:	f7ff ff42 	bl	800a45c <malloc>
 800a5d8:	4602      	mov	r2, r0
 800a5da:	61e0      	str	r0, [r4, #28]
 800a5dc:	b920      	cbnz	r0, 800a5e8 <_Balloc+0x20>
 800a5de:	4b18      	ldr	r3, [pc, #96]	@ (800a640 <_Balloc+0x78>)
 800a5e0:	4818      	ldr	r0, [pc, #96]	@ (800a644 <_Balloc+0x7c>)
 800a5e2:	216b      	movs	r1, #107	@ 0x6b
 800a5e4:	f000 fdfa 	bl	800b1dc <__assert_func>
 800a5e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5ec:	6006      	str	r6, [r0, #0]
 800a5ee:	60c6      	str	r6, [r0, #12]
 800a5f0:	69e6      	ldr	r6, [r4, #28]
 800a5f2:	68f3      	ldr	r3, [r6, #12]
 800a5f4:	b183      	cbz	r3, 800a618 <_Balloc+0x50>
 800a5f6:	69e3      	ldr	r3, [r4, #28]
 800a5f8:	68db      	ldr	r3, [r3, #12]
 800a5fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a5fe:	b9b8      	cbnz	r0, 800a630 <_Balloc+0x68>
 800a600:	2101      	movs	r1, #1
 800a602:	fa01 f605 	lsl.w	r6, r1, r5
 800a606:	1d72      	adds	r2, r6, #5
 800a608:	0092      	lsls	r2, r2, #2
 800a60a:	4620      	mov	r0, r4
 800a60c:	f000 fe04 	bl	800b218 <_calloc_r>
 800a610:	b160      	cbz	r0, 800a62c <_Balloc+0x64>
 800a612:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a616:	e00e      	b.n	800a636 <_Balloc+0x6e>
 800a618:	2221      	movs	r2, #33	@ 0x21
 800a61a:	2104      	movs	r1, #4
 800a61c:	4620      	mov	r0, r4
 800a61e:	f000 fdfb 	bl	800b218 <_calloc_r>
 800a622:	69e3      	ldr	r3, [r4, #28]
 800a624:	60f0      	str	r0, [r6, #12]
 800a626:	68db      	ldr	r3, [r3, #12]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1e4      	bne.n	800a5f6 <_Balloc+0x2e>
 800a62c:	2000      	movs	r0, #0
 800a62e:	bd70      	pop	{r4, r5, r6, pc}
 800a630:	6802      	ldr	r2, [r0, #0]
 800a632:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a636:	2300      	movs	r3, #0
 800a638:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a63c:	e7f7      	b.n	800a62e <_Balloc+0x66>
 800a63e:	bf00      	nop
 800a640:	0800bd45 	.word	0x0800bd45
 800a644:	0800bdc5 	.word	0x0800bdc5

0800a648 <_Bfree>:
 800a648:	b570      	push	{r4, r5, r6, lr}
 800a64a:	69c6      	ldr	r6, [r0, #28]
 800a64c:	4605      	mov	r5, r0
 800a64e:	460c      	mov	r4, r1
 800a650:	b976      	cbnz	r6, 800a670 <_Bfree+0x28>
 800a652:	2010      	movs	r0, #16
 800a654:	f7ff ff02 	bl	800a45c <malloc>
 800a658:	4602      	mov	r2, r0
 800a65a:	61e8      	str	r0, [r5, #28]
 800a65c:	b920      	cbnz	r0, 800a668 <_Bfree+0x20>
 800a65e:	4b09      	ldr	r3, [pc, #36]	@ (800a684 <_Bfree+0x3c>)
 800a660:	4809      	ldr	r0, [pc, #36]	@ (800a688 <_Bfree+0x40>)
 800a662:	218f      	movs	r1, #143	@ 0x8f
 800a664:	f000 fdba 	bl	800b1dc <__assert_func>
 800a668:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a66c:	6006      	str	r6, [r0, #0]
 800a66e:	60c6      	str	r6, [r0, #12]
 800a670:	b13c      	cbz	r4, 800a682 <_Bfree+0x3a>
 800a672:	69eb      	ldr	r3, [r5, #28]
 800a674:	6862      	ldr	r2, [r4, #4]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a67c:	6021      	str	r1, [r4, #0]
 800a67e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a682:	bd70      	pop	{r4, r5, r6, pc}
 800a684:	0800bd45 	.word	0x0800bd45
 800a688:	0800bdc5 	.word	0x0800bdc5

0800a68c <__multadd>:
 800a68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a690:	690d      	ldr	r5, [r1, #16]
 800a692:	4607      	mov	r7, r0
 800a694:	460c      	mov	r4, r1
 800a696:	461e      	mov	r6, r3
 800a698:	f101 0c14 	add.w	ip, r1, #20
 800a69c:	2000      	movs	r0, #0
 800a69e:	f8dc 3000 	ldr.w	r3, [ip]
 800a6a2:	b299      	uxth	r1, r3
 800a6a4:	fb02 6101 	mla	r1, r2, r1, r6
 800a6a8:	0c1e      	lsrs	r6, r3, #16
 800a6aa:	0c0b      	lsrs	r3, r1, #16
 800a6ac:	fb02 3306 	mla	r3, r2, r6, r3
 800a6b0:	b289      	uxth	r1, r1
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a6b8:	4285      	cmp	r5, r0
 800a6ba:	f84c 1b04 	str.w	r1, [ip], #4
 800a6be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6c2:	dcec      	bgt.n	800a69e <__multadd+0x12>
 800a6c4:	b30e      	cbz	r6, 800a70a <__multadd+0x7e>
 800a6c6:	68a3      	ldr	r3, [r4, #8]
 800a6c8:	42ab      	cmp	r3, r5
 800a6ca:	dc19      	bgt.n	800a700 <__multadd+0x74>
 800a6cc:	6861      	ldr	r1, [r4, #4]
 800a6ce:	4638      	mov	r0, r7
 800a6d0:	3101      	adds	r1, #1
 800a6d2:	f7ff ff79 	bl	800a5c8 <_Balloc>
 800a6d6:	4680      	mov	r8, r0
 800a6d8:	b928      	cbnz	r0, 800a6e6 <__multadd+0x5a>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	4b0c      	ldr	r3, [pc, #48]	@ (800a710 <__multadd+0x84>)
 800a6de:	480d      	ldr	r0, [pc, #52]	@ (800a714 <__multadd+0x88>)
 800a6e0:	21ba      	movs	r1, #186	@ 0xba
 800a6e2:	f000 fd7b 	bl	800b1dc <__assert_func>
 800a6e6:	6922      	ldr	r2, [r4, #16]
 800a6e8:	3202      	adds	r2, #2
 800a6ea:	f104 010c 	add.w	r1, r4, #12
 800a6ee:	0092      	lsls	r2, r2, #2
 800a6f0:	300c      	adds	r0, #12
 800a6f2:	f000 fd65 	bl	800b1c0 <memcpy>
 800a6f6:	4621      	mov	r1, r4
 800a6f8:	4638      	mov	r0, r7
 800a6fa:	f7ff ffa5 	bl	800a648 <_Bfree>
 800a6fe:	4644      	mov	r4, r8
 800a700:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a704:	3501      	adds	r5, #1
 800a706:	615e      	str	r6, [r3, #20]
 800a708:	6125      	str	r5, [r4, #16]
 800a70a:	4620      	mov	r0, r4
 800a70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a710:	0800bdb4 	.word	0x0800bdb4
 800a714:	0800bdc5 	.word	0x0800bdc5

0800a718 <__hi0bits>:
 800a718:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a71c:	4603      	mov	r3, r0
 800a71e:	bf36      	itet	cc
 800a720:	0403      	lslcc	r3, r0, #16
 800a722:	2000      	movcs	r0, #0
 800a724:	2010      	movcc	r0, #16
 800a726:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a72a:	bf3c      	itt	cc
 800a72c:	021b      	lslcc	r3, r3, #8
 800a72e:	3008      	addcc	r0, #8
 800a730:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a734:	bf3c      	itt	cc
 800a736:	011b      	lslcc	r3, r3, #4
 800a738:	3004      	addcc	r0, #4
 800a73a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a73e:	bf3c      	itt	cc
 800a740:	009b      	lslcc	r3, r3, #2
 800a742:	3002      	addcc	r0, #2
 800a744:	2b00      	cmp	r3, #0
 800a746:	db05      	blt.n	800a754 <__hi0bits+0x3c>
 800a748:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a74c:	f100 0001 	add.w	r0, r0, #1
 800a750:	bf08      	it	eq
 800a752:	2020      	moveq	r0, #32
 800a754:	4770      	bx	lr

0800a756 <__lo0bits>:
 800a756:	6803      	ldr	r3, [r0, #0]
 800a758:	4602      	mov	r2, r0
 800a75a:	f013 0007 	ands.w	r0, r3, #7
 800a75e:	d00b      	beq.n	800a778 <__lo0bits+0x22>
 800a760:	07d9      	lsls	r1, r3, #31
 800a762:	d421      	bmi.n	800a7a8 <__lo0bits+0x52>
 800a764:	0798      	lsls	r0, r3, #30
 800a766:	bf49      	itett	mi
 800a768:	085b      	lsrmi	r3, r3, #1
 800a76a:	089b      	lsrpl	r3, r3, #2
 800a76c:	2001      	movmi	r0, #1
 800a76e:	6013      	strmi	r3, [r2, #0]
 800a770:	bf5c      	itt	pl
 800a772:	6013      	strpl	r3, [r2, #0]
 800a774:	2002      	movpl	r0, #2
 800a776:	4770      	bx	lr
 800a778:	b299      	uxth	r1, r3
 800a77a:	b909      	cbnz	r1, 800a780 <__lo0bits+0x2a>
 800a77c:	0c1b      	lsrs	r3, r3, #16
 800a77e:	2010      	movs	r0, #16
 800a780:	b2d9      	uxtb	r1, r3
 800a782:	b909      	cbnz	r1, 800a788 <__lo0bits+0x32>
 800a784:	3008      	adds	r0, #8
 800a786:	0a1b      	lsrs	r3, r3, #8
 800a788:	0719      	lsls	r1, r3, #28
 800a78a:	bf04      	itt	eq
 800a78c:	091b      	lsreq	r3, r3, #4
 800a78e:	3004      	addeq	r0, #4
 800a790:	0799      	lsls	r1, r3, #30
 800a792:	bf04      	itt	eq
 800a794:	089b      	lsreq	r3, r3, #2
 800a796:	3002      	addeq	r0, #2
 800a798:	07d9      	lsls	r1, r3, #31
 800a79a:	d403      	bmi.n	800a7a4 <__lo0bits+0x4e>
 800a79c:	085b      	lsrs	r3, r3, #1
 800a79e:	f100 0001 	add.w	r0, r0, #1
 800a7a2:	d003      	beq.n	800a7ac <__lo0bits+0x56>
 800a7a4:	6013      	str	r3, [r2, #0]
 800a7a6:	4770      	bx	lr
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	4770      	bx	lr
 800a7ac:	2020      	movs	r0, #32
 800a7ae:	4770      	bx	lr

0800a7b0 <__i2b>:
 800a7b0:	b510      	push	{r4, lr}
 800a7b2:	460c      	mov	r4, r1
 800a7b4:	2101      	movs	r1, #1
 800a7b6:	f7ff ff07 	bl	800a5c8 <_Balloc>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	b928      	cbnz	r0, 800a7ca <__i2b+0x1a>
 800a7be:	4b05      	ldr	r3, [pc, #20]	@ (800a7d4 <__i2b+0x24>)
 800a7c0:	4805      	ldr	r0, [pc, #20]	@ (800a7d8 <__i2b+0x28>)
 800a7c2:	f240 1145 	movw	r1, #325	@ 0x145
 800a7c6:	f000 fd09 	bl	800b1dc <__assert_func>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	6144      	str	r4, [r0, #20]
 800a7ce:	6103      	str	r3, [r0, #16]
 800a7d0:	bd10      	pop	{r4, pc}
 800a7d2:	bf00      	nop
 800a7d4:	0800bdb4 	.word	0x0800bdb4
 800a7d8:	0800bdc5 	.word	0x0800bdc5

0800a7dc <__multiply>:
 800a7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e0:	4617      	mov	r7, r2
 800a7e2:	690a      	ldr	r2, [r1, #16]
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	bfa8      	it	ge
 800a7ea:	463b      	movge	r3, r7
 800a7ec:	4689      	mov	r9, r1
 800a7ee:	bfa4      	itt	ge
 800a7f0:	460f      	movge	r7, r1
 800a7f2:	4699      	movge	r9, r3
 800a7f4:	693d      	ldr	r5, [r7, #16]
 800a7f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	6879      	ldr	r1, [r7, #4]
 800a7fe:	eb05 060a 	add.w	r6, r5, sl
 800a802:	42b3      	cmp	r3, r6
 800a804:	b085      	sub	sp, #20
 800a806:	bfb8      	it	lt
 800a808:	3101      	addlt	r1, #1
 800a80a:	f7ff fedd 	bl	800a5c8 <_Balloc>
 800a80e:	b930      	cbnz	r0, 800a81e <__multiply+0x42>
 800a810:	4602      	mov	r2, r0
 800a812:	4b41      	ldr	r3, [pc, #260]	@ (800a918 <__multiply+0x13c>)
 800a814:	4841      	ldr	r0, [pc, #260]	@ (800a91c <__multiply+0x140>)
 800a816:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a81a:	f000 fcdf 	bl	800b1dc <__assert_func>
 800a81e:	f100 0414 	add.w	r4, r0, #20
 800a822:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a826:	4623      	mov	r3, r4
 800a828:	2200      	movs	r2, #0
 800a82a:	4573      	cmp	r3, lr
 800a82c:	d320      	bcc.n	800a870 <__multiply+0x94>
 800a82e:	f107 0814 	add.w	r8, r7, #20
 800a832:	f109 0114 	add.w	r1, r9, #20
 800a836:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a83a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a83e:	9302      	str	r3, [sp, #8]
 800a840:	1beb      	subs	r3, r5, r7
 800a842:	3b15      	subs	r3, #21
 800a844:	f023 0303 	bic.w	r3, r3, #3
 800a848:	3304      	adds	r3, #4
 800a84a:	3715      	adds	r7, #21
 800a84c:	42bd      	cmp	r5, r7
 800a84e:	bf38      	it	cc
 800a850:	2304      	movcc	r3, #4
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	9b02      	ldr	r3, [sp, #8]
 800a856:	9103      	str	r1, [sp, #12]
 800a858:	428b      	cmp	r3, r1
 800a85a:	d80c      	bhi.n	800a876 <__multiply+0x9a>
 800a85c:	2e00      	cmp	r6, #0
 800a85e:	dd03      	ble.n	800a868 <__multiply+0x8c>
 800a860:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a864:	2b00      	cmp	r3, #0
 800a866:	d055      	beq.n	800a914 <__multiply+0x138>
 800a868:	6106      	str	r6, [r0, #16]
 800a86a:	b005      	add	sp, #20
 800a86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a870:	f843 2b04 	str.w	r2, [r3], #4
 800a874:	e7d9      	b.n	800a82a <__multiply+0x4e>
 800a876:	f8b1 a000 	ldrh.w	sl, [r1]
 800a87a:	f1ba 0f00 	cmp.w	sl, #0
 800a87e:	d01f      	beq.n	800a8c0 <__multiply+0xe4>
 800a880:	46c4      	mov	ip, r8
 800a882:	46a1      	mov	r9, r4
 800a884:	2700      	movs	r7, #0
 800a886:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a88a:	f8d9 3000 	ldr.w	r3, [r9]
 800a88e:	fa1f fb82 	uxth.w	fp, r2
 800a892:	b29b      	uxth	r3, r3
 800a894:	fb0a 330b 	mla	r3, sl, fp, r3
 800a898:	443b      	add	r3, r7
 800a89a:	f8d9 7000 	ldr.w	r7, [r9]
 800a89e:	0c12      	lsrs	r2, r2, #16
 800a8a0:	0c3f      	lsrs	r7, r7, #16
 800a8a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800a8a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8b0:	4565      	cmp	r5, ip
 800a8b2:	f849 3b04 	str.w	r3, [r9], #4
 800a8b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a8ba:	d8e4      	bhi.n	800a886 <__multiply+0xaa>
 800a8bc:	9b01      	ldr	r3, [sp, #4]
 800a8be:	50e7      	str	r7, [r4, r3]
 800a8c0:	9b03      	ldr	r3, [sp, #12]
 800a8c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a8c6:	3104      	adds	r1, #4
 800a8c8:	f1b9 0f00 	cmp.w	r9, #0
 800a8cc:	d020      	beq.n	800a910 <__multiply+0x134>
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	4647      	mov	r7, r8
 800a8d2:	46a4      	mov	ip, r4
 800a8d4:	f04f 0a00 	mov.w	sl, #0
 800a8d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800a8dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a8e0:	fb09 220b 	mla	r2, r9, fp, r2
 800a8e4:	4452      	add	r2, sl
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8ec:	f84c 3b04 	str.w	r3, [ip], #4
 800a8f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800a8f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800a8fc:	fb09 330a 	mla	r3, r9, sl, r3
 800a900:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a904:	42bd      	cmp	r5, r7
 800a906:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a90a:	d8e5      	bhi.n	800a8d8 <__multiply+0xfc>
 800a90c:	9a01      	ldr	r2, [sp, #4]
 800a90e:	50a3      	str	r3, [r4, r2]
 800a910:	3404      	adds	r4, #4
 800a912:	e79f      	b.n	800a854 <__multiply+0x78>
 800a914:	3e01      	subs	r6, #1
 800a916:	e7a1      	b.n	800a85c <__multiply+0x80>
 800a918:	0800bdb4 	.word	0x0800bdb4
 800a91c:	0800bdc5 	.word	0x0800bdc5

0800a920 <__pow5mult>:
 800a920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a924:	4615      	mov	r5, r2
 800a926:	f012 0203 	ands.w	r2, r2, #3
 800a92a:	4607      	mov	r7, r0
 800a92c:	460e      	mov	r6, r1
 800a92e:	d007      	beq.n	800a940 <__pow5mult+0x20>
 800a930:	4c25      	ldr	r4, [pc, #148]	@ (800a9c8 <__pow5mult+0xa8>)
 800a932:	3a01      	subs	r2, #1
 800a934:	2300      	movs	r3, #0
 800a936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a93a:	f7ff fea7 	bl	800a68c <__multadd>
 800a93e:	4606      	mov	r6, r0
 800a940:	10ad      	asrs	r5, r5, #2
 800a942:	d03d      	beq.n	800a9c0 <__pow5mult+0xa0>
 800a944:	69fc      	ldr	r4, [r7, #28]
 800a946:	b97c      	cbnz	r4, 800a968 <__pow5mult+0x48>
 800a948:	2010      	movs	r0, #16
 800a94a:	f7ff fd87 	bl	800a45c <malloc>
 800a94e:	4602      	mov	r2, r0
 800a950:	61f8      	str	r0, [r7, #28]
 800a952:	b928      	cbnz	r0, 800a960 <__pow5mult+0x40>
 800a954:	4b1d      	ldr	r3, [pc, #116]	@ (800a9cc <__pow5mult+0xac>)
 800a956:	481e      	ldr	r0, [pc, #120]	@ (800a9d0 <__pow5mult+0xb0>)
 800a958:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a95c:	f000 fc3e 	bl	800b1dc <__assert_func>
 800a960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a964:	6004      	str	r4, [r0, #0]
 800a966:	60c4      	str	r4, [r0, #12]
 800a968:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a96c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a970:	b94c      	cbnz	r4, 800a986 <__pow5mult+0x66>
 800a972:	f240 2171 	movw	r1, #625	@ 0x271
 800a976:	4638      	mov	r0, r7
 800a978:	f7ff ff1a 	bl	800a7b0 <__i2b>
 800a97c:	2300      	movs	r3, #0
 800a97e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a982:	4604      	mov	r4, r0
 800a984:	6003      	str	r3, [r0, #0]
 800a986:	f04f 0900 	mov.w	r9, #0
 800a98a:	07eb      	lsls	r3, r5, #31
 800a98c:	d50a      	bpl.n	800a9a4 <__pow5mult+0x84>
 800a98e:	4631      	mov	r1, r6
 800a990:	4622      	mov	r2, r4
 800a992:	4638      	mov	r0, r7
 800a994:	f7ff ff22 	bl	800a7dc <__multiply>
 800a998:	4631      	mov	r1, r6
 800a99a:	4680      	mov	r8, r0
 800a99c:	4638      	mov	r0, r7
 800a99e:	f7ff fe53 	bl	800a648 <_Bfree>
 800a9a2:	4646      	mov	r6, r8
 800a9a4:	106d      	asrs	r5, r5, #1
 800a9a6:	d00b      	beq.n	800a9c0 <__pow5mult+0xa0>
 800a9a8:	6820      	ldr	r0, [r4, #0]
 800a9aa:	b938      	cbnz	r0, 800a9bc <__pow5mult+0x9c>
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	4621      	mov	r1, r4
 800a9b0:	4638      	mov	r0, r7
 800a9b2:	f7ff ff13 	bl	800a7dc <__multiply>
 800a9b6:	6020      	str	r0, [r4, #0]
 800a9b8:	f8c0 9000 	str.w	r9, [r0]
 800a9bc:	4604      	mov	r4, r0
 800a9be:	e7e4      	b.n	800a98a <__pow5mult+0x6a>
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9c6:	bf00      	nop
 800a9c8:	0800be78 	.word	0x0800be78
 800a9cc:	0800bd45 	.word	0x0800bd45
 800a9d0:	0800bdc5 	.word	0x0800bdc5

0800a9d4 <__lshift>:
 800a9d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d8:	460c      	mov	r4, r1
 800a9da:	6849      	ldr	r1, [r1, #4]
 800a9dc:	6923      	ldr	r3, [r4, #16]
 800a9de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9e2:	68a3      	ldr	r3, [r4, #8]
 800a9e4:	4607      	mov	r7, r0
 800a9e6:	4691      	mov	r9, r2
 800a9e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9ec:	f108 0601 	add.w	r6, r8, #1
 800a9f0:	42b3      	cmp	r3, r6
 800a9f2:	db0b      	blt.n	800aa0c <__lshift+0x38>
 800a9f4:	4638      	mov	r0, r7
 800a9f6:	f7ff fde7 	bl	800a5c8 <_Balloc>
 800a9fa:	4605      	mov	r5, r0
 800a9fc:	b948      	cbnz	r0, 800aa12 <__lshift+0x3e>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	4b28      	ldr	r3, [pc, #160]	@ (800aaa4 <__lshift+0xd0>)
 800aa02:	4829      	ldr	r0, [pc, #164]	@ (800aaa8 <__lshift+0xd4>)
 800aa04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aa08:	f000 fbe8 	bl	800b1dc <__assert_func>
 800aa0c:	3101      	adds	r1, #1
 800aa0e:	005b      	lsls	r3, r3, #1
 800aa10:	e7ee      	b.n	800a9f0 <__lshift+0x1c>
 800aa12:	2300      	movs	r3, #0
 800aa14:	f100 0114 	add.w	r1, r0, #20
 800aa18:	f100 0210 	add.w	r2, r0, #16
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	4553      	cmp	r3, sl
 800aa20:	db33      	blt.n	800aa8a <__lshift+0xb6>
 800aa22:	6920      	ldr	r0, [r4, #16]
 800aa24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa28:	f104 0314 	add.w	r3, r4, #20
 800aa2c:	f019 091f 	ands.w	r9, r9, #31
 800aa30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa38:	d02b      	beq.n	800aa92 <__lshift+0xbe>
 800aa3a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa3e:	468a      	mov	sl, r1
 800aa40:	2200      	movs	r2, #0
 800aa42:	6818      	ldr	r0, [r3, #0]
 800aa44:	fa00 f009 	lsl.w	r0, r0, r9
 800aa48:	4310      	orrs	r0, r2
 800aa4a:	f84a 0b04 	str.w	r0, [sl], #4
 800aa4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa52:	459c      	cmp	ip, r3
 800aa54:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa58:	d8f3      	bhi.n	800aa42 <__lshift+0x6e>
 800aa5a:	ebac 0304 	sub.w	r3, ip, r4
 800aa5e:	3b15      	subs	r3, #21
 800aa60:	f023 0303 	bic.w	r3, r3, #3
 800aa64:	3304      	adds	r3, #4
 800aa66:	f104 0015 	add.w	r0, r4, #21
 800aa6a:	4560      	cmp	r0, ip
 800aa6c:	bf88      	it	hi
 800aa6e:	2304      	movhi	r3, #4
 800aa70:	50ca      	str	r2, [r1, r3]
 800aa72:	b10a      	cbz	r2, 800aa78 <__lshift+0xa4>
 800aa74:	f108 0602 	add.w	r6, r8, #2
 800aa78:	3e01      	subs	r6, #1
 800aa7a:	4638      	mov	r0, r7
 800aa7c:	612e      	str	r6, [r5, #16]
 800aa7e:	4621      	mov	r1, r4
 800aa80:	f7ff fde2 	bl	800a648 <_Bfree>
 800aa84:	4628      	mov	r0, r5
 800aa86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa8e:	3301      	adds	r3, #1
 800aa90:	e7c5      	b.n	800aa1e <__lshift+0x4a>
 800aa92:	3904      	subs	r1, #4
 800aa94:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa98:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa9c:	459c      	cmp	ip, r3
 800aa9e:	d8f9      	bhi.n	800aa94 <__lshift+0xc0>
 800aaa0:	e7ea      	b.n	800aa78 <__lshift+0xa4>
 800aaa2:	bf00      	nop
 800aaa4:	0800bdb4 	.word	0x0800bdb4
 800aaa8:	0800bdc5 	.word	0x0800bdc5

0800aaac <__mcmp>:
 800aaac:	690a      	ldr	r2, [r1, #16]
 800aaae:	4603      	mov	r3, r0
 800aab0:	6900      	ldr	r0, [r0, #16]
 800aab2:	1a80      	subs	r0, r0, r2
 800aab4:	b530      	push	{r4, r5, lr}
 800aab6:	d10e      	bne.n	800aad6 <__mcmp+0x2a>
 800aab8:	3314      	adds	r3, #20
 800aaba:	3114      	adds	r1, #20
 800aabc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aac0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aac4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aac8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aacc:	4295      	cmp	r5, r2
 800aace:	d003      	beq.n	800aad8 <__mcmp+0x2c>
 800aad0:	d205      	bcs.n	800aade <__mcmp+0x32>
 800aad2:	f04f 30ff 	mov.w	r0, #4294967295
 800aad6:	bd30      	pop	{r4, r5, pc}
 800aad8:	42a3      	cmp	r3, r4
 800aada:	d3f3      	bcc.n	800aac4 <__mcmp+0x18>
 800aadc:	e7fb      	b.n	800aad6 <__mcmp+0x2a>
 800aade:	2001      	movs	r0, #1
 800aae0:	e7f9      	b.n	800aad6 <__mcmp+0x2a>
	...

0800aae4 <__mdiff>:
 800aae4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae8:	4689      	mov	r9, r1
 800aaea:	4606      	mov	r6, r0
 800aaec:	4611      	mov	r1, r2
 800aaee:	4648      	mov	r0, r9
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	f7ff ffdb 	bl	800aaac <__mcmp>
 800aaf6:	1e05      	subs	r5, r0, #0
 800aaf8:	d112      	bne.n	800ab20 <__mdiff+0x3c>
 800aafa:	4629      	mov	r1, r5
 800aafc:	4630      	mov	r0, r6
 800aafe:	f7ff fd63 	bl	800a5c8 <_Balloc>
 800ab02:	4602      	mov	r2, r0
 800ab04:	b928      	cbnz	r0, 800ab12 <__mdiff+0x2e>
 800ab06:	4b3f      	ldr	r3, [pc, #252]	@ (800ac04 <__mdiff+0x120>)
 800ab08:	f240 2137 	movw	r1, #567	@ 0x237
 800ab0c:	483e      	ldr	r0, [pc, #248]	@ (800ac08 <__mdiff+0x124>)
 800ab0e:	f000 fb65 	bl	800b1dc <__assert_func>
 800ab12:	2301      	movs	r3, #1
 800ab14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab18:	4610      	mov	r0, r2
 800ab1a:	b003      	add	sp, #12
 800ab1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab20:	bfbc      	itt	lt
 800ab22:	464b      	movlt	r3, r9
 800ab24:	46a1      	movlt	r9, r4
 800ab26:	4630      	mov	r0, r6
 800ab28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ab2c:	bfba      	itte	lt
 800ab2e:	461c      	movlt	r4, r3
 800ab30:	2501      	movlt	r5, #1
 800ab32:	2500      	movge	r5, #0
 800ab34:	f7ff fd48 	bl	800a5c8 <_Balloc>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	b918      	cbnz	r0, 800ab44 <__mdiff+0x60>
 800ab3c:	4b31      	ldr	r3, [pc, #196]	@ (800ac04 <__mdiff+0x120>)
 800ab3e:	f240 2145 	movw	r1, #581	@ 0x245
 800ab42:	e7e3      	b.n	800ab0c <__mdiff+0x28>
 800ab44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ab48:	6926      	ldr	r6, [r4, #16]
 800ab4a:	60c5      	str	r5, [r0, #12]
 800ab4c:	f109 0310 	add.w	r3, r9, #16
 800ab50:	f109 0514 	add.w	r5, r9, #20
 800ab54:	f104 0e14 	add.w	lr, r4, #20
 800ab58:	f100 0b14 	add.w	fp, r0, #20
 800ab5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ab60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ab64:	9301      	str	r3, [sp, #4]
 800ab66:	46d9      	mov	r9, fp
 800ab68:	f04f 0c00 	mov.w	ip, #0
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ab72:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab76:	9301      	str	r3, [sp, #4]
 800ab78:	fa1f f38a 	uxth.w	r3, sl
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	b283      	uxth	r3, r0
 800ab80:	1acb      	subs	r3, r1, r3
 800ab82:	0c00      	lsrs	r0, r0, #16
 800ab84:	4463      	add	r3, ip
 800ab86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab94:	4576      	cmp	r6, lr
 800ab96:	f849 3b04 	str.w	r3, [r9], #4
 800ab9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab9e:	d8e5      	bhi.n	800ab6c <__mdiff+0x88>
 800aba0:	1b33      	subs	r3, r6, r4
 800aba2:	3b15      	subs	r3, #21
 800aba4:	f023 0303 	bic.w	r3, r3, #3
 800aba8:	3415      	adds	r4, #21
 800abaa:	3304      	adds	r3, #4
 800abac:	42a6      	cmp	r6, r4
 800abae:	bf38      	it	cc
 800abb0:	2304      	movcc	r3, #4
 800abb2:	441d      	add	r5, r3
 800abb4:	445b      	add	r3, fp
 800abb6:	461e      	mov	r6, r3
 800abb8:	462c      	mov	r4, r5
 800abba:	4544      	cmp	r4, r8
 800abbc:	d30e      	bcc.n	800abdc <__mdiff+0xf8>
 800abbe:	f108 0103 	add.w	r1, r8, #3
 800abc2:	1b49      	subs	r1, r1, r5
 800abc4:	f021 0103 	bic.w	r1, r1, #3
 800abc8:	3d03      	subs	r5, #3
 800abca:	45a8      	cmp	r8, r5
 800abcc:	bf38      	it	cc
 800abce:	2100      	movcc	r1, #0
 800abd0:	440b      	add	r3, r1
 800abd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abd6:	b191      	cbz	r1, 800abfe <__mdiff+0x11a>
 800abd8:	6117      	str	r7, [r2, #16]
 800abda:	e79d      	b.n	800ab18 <__mdiff+0x34>
 800abdc:	f854 1b04 	ldr.w	r1, [r4], #4
 800abe0:	46e6      	mov	lr, ip
 800abe2:	0c08      	lsrs	r0, r1, #16
 800abe4:	fa1c fc81 	uxtah	ip, ip, r1
 800abe8:	4471      	add	r1, lr
 800abea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800abee:	b289      	uxth	r1, r1
 800abf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800abf4:	f846 1b04 	str.w	r1, [r6], #4
 800abf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800abfc:	e7dd      	b.n	800abba <__mdiff+0xd6>
 800abfe:	3f01      	subs	r7, #1
 800ac00:	e7e7      	b.n	800abd2 <__mdiff+0xee>
 800ac02:	bf00      	nop
 800ac04:	0800bdb4 	.word	0x0800bdb4
 800ac08:	0800bdc5 	.word	0x0800bdc5

0800ac0c <__d2b>:
 800ac0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac10:	460f      	mov	r7, r1
 800ac12:	2101      	movs	r1, #1
 800ac14:	ec59 8b10 	vmov	r8, r9, d0
 800ac18:	4616      	mov	r6, r2
 800ac1a:	f7ff fcd5 	bl	800a5c8 <_Balloc>
 800ac1e:	4604      	mov	r4, r0
 800ac20:	b930      	cbnz	r0, 800ac30 <__d2b+0x24>
 800ac22:	4602      	mov	r2, r0
 800ac24:	4b23      	ldr	r3, [pc, #140]	@ (800acb4 <__d2b+0xa8>)
 800ac26:	4824      	ldr	r0, [pc, #144]	@ (800acb8 <__d2b+0xac>)
 800ac28:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac2c:	f000 fad6 	bl	800b1dc <__assert_func>
 800ac30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ac34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac38:	b10d      	cbz	r5, 800ac3e <__d2b+0x32>
 800ac3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	f1b8 0300 	subs.w	r3, r8, #0
 800ac44:	d023      	beq.n	800ac8e <__d2b+0x82>
 800ac46:	4668      	mov	r0, sp
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	f7ff fd84 	bl	800a756 <__lo0bits>
 800ac4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ac52:	b1d0      	cbz	r0, 800ac8a <__d2b+0x7e>
 800ac54:	f1c0 0320 	rsb	r3, r0, #32
 800ac58:	fa02 f303 	lsl.w	r3, r2, r3
 800ac5c:	430b      	orrs	r3, r1
 800ac5e:	40c2      	lsrs	r2, r0
 800ac60:	6163      	str	r3, [r4, #20]
 800ac62:	9201      	str	r2, [sp, #4]
 800ac64:	9b01      	ldr	r3, [sp, #4]
 800ac66:	61a3      	str	r3, [r4, #24]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	bf0c      	ite	eq
 800ac6c:	2201      	moveq	r2, #1
 800ac6e:	2202      	movne	r2, #2
 800ac70:	6122      	str	r2, [r4, #16]
 800ac72:	b1a5      	cbz	r5, 800ac9e <__d2b+0x92>
 800ac74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ac78:	4405      	add	r5, r0
 800ac7a:	603d      	str	r5, [r7, #0]
 800ac7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ac80:	6030      	str	r0, [r6, #0]
 800ac82:	4620      	mov	r0, r4
 800ac84:	b003      	add	sp, #12
 800ac86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac8a:	6161      	str	r1, [r4, #20]
 800ac8c:	e7ea      	b.n	800ac64 <__d2b+0x58>
 800ac8e:	a801      	add	r0, sp, #4
 800ac90:	f7ff fd61 	bl	800a756 <__lo0bits>
 800ac94:	9b01      	ldr	r3, [sp, #4]
 800ac96:	6163      	str	r3, [r4, #20]
 800ac98:	3020      	adds	r0, #32
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	e7e8      	b.n	800ac70 <__d2b+0x64>
 800ac9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aca2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aca6:	6038      	str	r0, [r7, #0]
 800aca8:	6918      	ldr	r0, [r3, #16]
 800acaa:	f7ff fd35 	bl	800a718 <__hi0bits>
 800acae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acb2:	e7e5      	b.n	800ac80 <__d2b+0x74>
 800acb4:	0800bdb4 	.word	0x0800bdb4
 800acb8:	0800bdc5 	.word	0x0800bdc5

0800acbc <__sfputc_r>:
 800acbc:	6893      	ldr	r3, [r2, #8]
 800acbe:	3b01      	subs	r3, #1
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	b410      	push	{r4}
 800acc4:	6093      	str	r3, [r2, #8]
 800acc6:	da08      	bge.n	800acda <__sfputc_r+0x1e>
 800acc8:	6994      	ldr	r4, [r2, #24]
 800acca:	42a3      	cmp	r3, r4
 800accc:	db01      	blt.n	800acd2 <__sfputc_r+0x16>
 800acce:	290a      	cmp	r1, #10
 800acd0:	d103      	bne.n	800acda <__sfputc_r+0x1e>
 800acd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acd6:	f7fe bc08 	b.w	80094ea <__swbuf_r>
 800acda:	6813      	ldr	r3, [r2, #0]
 800acdc:	1c58      	adds	r0, r3, #1
 800acde:	6010      	str	r0, [r2, #0]
 800ace0:	7019      	strb	r1, [r3, #0]
 800ace2:	4608      	mov	r0, r1
 800ace4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <__sfputs_r>:
 800acea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acec:	4606      	mov	r6, r0
 800acee:	460f      	mov	r7, r1
 800acf0:	4614      	mov	r4, r2
 800acf2:	18d5      	adds	r5, r2, r3
 800acf4:	42ac      	cmp	r4, r5
 800acf6:	d101      	bne.n	800acfc <__sfputs_r+0x12>
 800acf8:	2000      	movs	r0, #0
 800acfa:	e007      	b.n	800ad0c <__sfputs_r+0x22>
 800acfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad00:	463a      	mov	r2, r7
 800ad02:	4630      	mov	r0, r6
 800ad04:	f7ff ffda 	bl	800acbc <__sfputc_r>
 800ad08:	1c43      	adds	r3, r0, #1
 800ad0a:	d1f3      	bne.n	800acf4 <__sfputs_r+0xa>
 800ad0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad10 <_vfiprintf_r>:
 800ad10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad14:	460d      	mov	r5, r1
 800ad16:	b09d      	sub	sp, #116	@ 0x74
 800ad18:	4614      	mov	r4, r2
 800ad1a:	4698      	mov	r8, r3
 800ad1c:	4606      	mov	r6, r0
 800ad1e:	b118      	cbz	r0, 800ad28 <_vfiprintf_r+0x18>
 800ad20:	6a03      	ldr	r3, [r0, #32]
 800ad22:	b90b      	cbnz	r3, 800ad28 <_vfiprintf_r+0x18>
 800ad24:	f7fe faf8 	bl	8009318 <__sinit>
 800ad28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad2a:	07d9      	lsls	r1, r3, #31
 800ad2c:	d405      	bmi.n	800ad3a <_vfiprintf_r+0x2a>
 800ad2e:	89ab      	ldrh	r3, [r5, #12]
 800ad30:	059a      	lsls	r2, r3, #22
 800ad32:	d402      	bmi.n	800ad3a <_vfiprintf_r+0x2a>
 800ad34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad36:	f7fe fcea 	bl	800970e <__retarget_lock_acquire_recursive>
 800ad3a:	89ab      	ldrh	r3, [r5, #12]
 800ad3c:	071b      	lsls	r3, r3, #28
 800ad3e:	d501      	bpl.n	800ad44 <_vfiprintf_r+0x34>
 800ad40:	692b      	ldr	r3, [r5, #16]
 800ad42:	b99b      	cbnz	r3, 800ad6c <_vfiprintf_r+0x5c>
 800ad44:	4629      	mov	r1, r5
 800ad46:	4630      	mov	r0, r6
 800ad48:	f7fe fc0e 	bl	8009568 <__swsetup_r>
 800ad4c:	b170      	cbz	r0, 800ad6c <_vfiprintf_r+0x5c>
 800ad4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad50:	07dc      	lsls	r4, r3, #31
 800ad52:	d504      	bpl.n	800ad5e <_vfiprintf_r+0x4e>
 800ad54:	f04f 30ff 	mov.w	r0, #4294967295
 800ad58:	b01d      	add	sp, #116	@ 0x74
 800ad5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5e:	89ab      	ldrh	r3, [r5, #12]
 800ad60:	0598      	lsls	r0, r3, #22
 800ad62:	d4f7      	bmi.n	800ad54 <_vfiprintf_r+0x44>
 800ad64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad66:	f7fe fcd3 	bl	8009710 <__retarget_lock_release_recursive>
 800ad6a:	e7f3      	b.n	800ad54 <_vfiprintf_r+0x44>
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad70:	2320      	movs	r3, #32
 800ad72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad76:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad7a:	2330      	movs	r3, #48	@ 0x30
 800ad7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af2c <_vfiprintf_r+0x21c>
 800ad80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad84:	f04f 0901 	mov.w	r9, #1
 800ad88:	4623      	mov	r3, r4
 800ad8a:	469a      	mov	sl, r3
 800ad8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad90:	b10a      	cbz	r2, 800ad96 <_vfiprintf_r+0x86>
 800ad92:	2a25      	cmp	r2, #37	@ 0x25
 800ad94:	d1f9      	bne.n	800ad8a <_vfiprintf_r+0x7a>
 800ad96:	ebba 0b04 	subs.w	fp, sl, r4
 800ad9a:	d00b      	beq.n	800adb4 <_vfiprintf_r+0xa4>
 800ad9c:	465b      	mov	r3, fp
 800ad9e:	4622      	mov	r2, r4
 800ada0:	4629      	mov	r1, r5
 800ada2:	4630      	mov	r0, r6
 800ada4:	f7ff ffa1 	bl	800acea <__sfputs_r>
 800ada8:	3001      	adds	r0, #1
 800adaa:	f000 80a7 	beq.w	800aefc <_vfiprintf_r+0x1ec>
 800adae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adb0:	445a      	add	r2, fp
 800adb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800adb4:	f89a 3000 	ldrb.w	r3, [sl]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	f000 809f 	beq.w	800aefc <_vfiprintf_r+0x1ec>
 800adbe:	2300      	movs	r3, #0
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adc8:	f10a 0a01 	add.w	sl, sl, #1
 800adcc:	9304      	str	r3, [sp, #16]
 800adce:	9307      	str	r3, [sp, #28]
 800add0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800add4:	931a      	str	r3, [sp, #104]	@ 0x68
 800add6:	4654      	mov	r4, sl
 800add8:	2205      	movs	r2, #5
 800adda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adde:	4853      	ldr	r0, [pc, #332]	@ (800af2c <_vfiprintf_r+0x21c>)
 800ade0:	f7f5 f9ce 	bl	8000180 <memchr>
 800ade4:	9a04      	ldr	r2, [sp, #16]
 800ade6:	b9d8      	cbnz	r0, 800ae20 <_vfiprintf_r+0x110>
 800ade8:	06d1      	lsls	r1, r2, #27
 800adea:	bf44      	itt	mi
 800adec:	2320      	movmi	r3, #32
 800adee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adf2:	0713      	lsls	r3, r2, #28
 800adf4:	bf44      	itt	mi
 800adf6:	232b      	movmi	r3, #43	@ 0x2b
 800adf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ae00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae02:	d015      	beq.n	800ae30 <_vfiprintf_r+0x120>
 800ae04:	9a07      	ldr	r2, [sp, #28]
 800ae06:	4654      	mov	r4, sl
 800ae08:	2000      	movs	r0, #0
 800ae0a:	f04f 0c0a 	mov.w	ip, #10
 800ae0e:	4621      	mov	r1, r4
 800ae10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae14:	3b30      	subs	r3, #48	@ 0x30
 800ae16:	2b09      	cmp	r3, #9
 800ae18:	d94b      	bls.n	800aeb2 <_vfiprintf_r+0x1a2>
 800ae1a:	b1b0      	cbz	r0, 800ae4a <_vfiprintf_r+0x13a>
 800ae1c:	9207      	str	r2, [sp, #28]
 800ae1e:	e014      	b.n	800ae4a <_vfiprintf_r+0x13a>
 800ae20:	eba0 0308 	sub.w	r3, r0, r8
 800ae24:	fa09 f303 	lsl.w	r3, r9, r3
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	9304      	str	r3, [sp, #16]
 800ae2c:	46a2      	mov	sl, r4
 800ae2e:	e7d2      	b.n	800add6 <_vfiprintf_r+0xc6>
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	1d19      	adds	r1, r3, #4
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	9103      	str	r1, [sp, #12]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	bfbb      	ittet	lt
 800ae3c:	425b      	neglt	r3, r3
 800ae3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ae42:	9307      	strge	r3, [sp, #28]
 800ae44:	9307      	strlt	r3, [sp, #28]
 800ae46:	bfb8      	it	lt
 800ae48:	9204      	strlt	r2, [sp, #16]
 800ae4a:	7823      	ldrb	r3, [r4, #0]
 800ae4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae4e:	d10a      	bne.n	800ae66 <_vfiprintf_r+0x156>
 800ae50:	7863      	ldrb	r3, [r4, #1]
 800ae52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae54:	d132      	bne.n	800aebc <_vfiprintf_r+0x1ac>
 800ae56:	9b03      	ldr	r3, [sp, #12]
 800ae58:	1d1a      	adds	r2, r3, #4
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	9203      	str	r2, [sp, #12]
 800ae5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae62:	3402      	adds	r4, #2
 800ae64:	9305      	str	r3, [sp, #20]
 800ae66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af3c <_vfiprintf_r+0x22c>
 800ae6a:	7821      	ldrb	r1, [r4, #0]
 800ae6c:	2203      	movs	r2, #3
 800ae6e:	4650      	mov	r0, sl
 800ae70:	f7f5 f986 	bl	8000180 <memchr>
 800ae74:	b138      	cbz	r0, 800ae86 <_vfiprintf_r+0x176>
 800ae76:	9b04      	ldr	r3, [sp, #16]
 800ae78:	eba0 000a 	sub.w	r0, r0, sl
 800ae7c:	2240      	movs	r2, #64	@ 0x40
 800ae7e:	4082      	lsls	r2, r0
 800ae80:	4313      	orrs	r3, r2
 800ae82:	3401      	adds	r4, #1
 800ae84:	9304      	str	r3, [sp, #16]
 800ae86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae8a:	4829      	ldr	r0, [pc, #164]	@ (800af30 <_vfiprintf_r+0x220>)
 800ae8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae90:	2206      	movs	r2, #6
 800ae92:	f7f5 f975 	bl	8000180 <memchr>
 800ae96:	2800      	cmp	r0, #0
 800ae98:	d03f      	beq.n	800af1a <_vfiprintf_r+0x20a>
 800ae9a:	4b26      	ldr	r3, [pc, #152]	@ (800af34 <_vfiprintf_r+0x224>)
 800ae9c:	bb1b      	cbnz	r3, 800aee6 <_vfiprintf_r+0x1d6>
 800ae9e:	9b03      	ldr	r3, [sp, #12]
 800aea0:	3307      	adds	r3, #7
 800aea2:	f023 0307 	bic.w	r3, r3, #7
 800aea6:	3308      	adds	r3, #8
 800aea8:	9303      	str	r3, [sp, #12]
 800aeaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeac:	443b      	add	r3, r7
 800aeae:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeb0:	e76a      	b.n	800ad88 <_vfiprintf_r+0x78>
 800aeb2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	2001      	movs	r0, #1
 800aeba:	e7a8      	b.n	800ae0e <_vfiprintf_r+0xfe>
 800aebc:	2300      	movs	r3, #0
 800aebe:	3401      	adds	r4, #1
 800aec0:	9305      	str	r3, [sp, #20]
 800aec2:	4619      	mov	r1, r3
 800aec4:	f04f 0c0a 	mov.w	ip, #10
 800aec8:	4620      	mov	r0, r4
 800aeca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aece:	3a30      	subs	r2, #48	@ 0x30
 800aed0:	2a09      	cmp	r2, #9
 800aed2:	d903      	bls.n	800aedc <_vfiprintf_r+0x1cc>
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d0c6      	beq.n	800ae66 <_vfiprintf_r+0x156>
 800aed8:	9105      	str	r1, [sp, #20]
 800aeda:	e7c4      	b.n	800ae66 <_vfiprintf_r+0x156>
 800aedc:	fb0c 2101 	mla	r1, ip, r1, r2
 800aee0:	4604      	mov	r4, r0
 800aee2:	2301      	movs	r3, #1
 800aee4:	e7f0      	b.n	800aec8 <_vfiprintf_r+0x1b8>
 800aee6:	ab03      	add	r3, sp, #12
 800aee8:	9300      	str	r3, [sp, #0]
 800aeea:	462a      	mov	r2, r5
 800aeec:	4b12      	ldr	r3, [pc, #72]	@ (800af38 <_vfiprintf_r+0x228>)
 800aeee:	a904      	add	r1, sp, #16
 800aef0:	4630      	mov	r0, r6
 800aef2:	f7fd fdcf 	bl	8008a94 <_printf_float>
 800aef6:	4607      	mov	r7, r0
 800aef8:	1c78      	adds	r0, r7, #1
 800aefa:	d1d6      	bne.n	800aeaa <_vfiprintf_r+0x19a>
 800aefc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aefe:	07d9      	lsls	r1, r3, #31
 800af00:	d405      	bmi.n	800af0e <_vfiprintf_r+0x1fe>
 800af02:	89ab      	ldrh	r3, [r5, #12]
 800af04:	059a      	lsls	r2, r3, #22
 800af06:	d402      	bmi.n	800af0e <_vfiprintf_r+0x1fe>
 800af08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af0a:	f7fe fc01 	bl	8009710 <__retarget_lock_release_recursive>
 800af0e:	89ab      	ldrh	r3, [r5, #12]
 800af10:	065b      	lsls	r3, r3, #25
 800af12:	f53f af1f 	bmi.w	800ad54 <_vfiprintf_r+0x44>
 800af16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af18:	e71e      	b.n	800ad58 <_vfiprintf_r+0x48>
 800af1a:	ab03      	add	r3, sp, #12
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	462a      	mov	r2, r5
 800af20:	4b05      	ldr	r3, [pc, #20]	@ (800af38 <_vfiprintf_r+0x228>)
 800af22:	a904      	add	r1, sp, #16
 800af24:	4630      	mov	r0, r6
 800af26:	f7fe f84d 	bl	8008fc4 <_printf_i>
 800af2a:	e7e4      	b.n	800aef6 <_vfiprintf_r+0x1e6>
 800af2c:	0800be1e 	.word	0x0800be1e
 800af30:	0800be28 	.word	0x0800be28
 800af34:	08008a95 	.word	0x08008a95
 800af38:	0800aceb 	.word	0x0800aceb
 800af3c:	0800be24 	.word	0x0800be24

0800af40 <__sflush_r>:
 800af40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af48:	0716      	lsls	r6, r2, #28
 800af4a:	4605      	mov	r5, r0
 800af4c:	460c      	mov	r4, r1
 800af4e:	d454      	bmi.n	800affa <__sflush_r+0xba>
 800af50:	684b      	ldr	r3, [r1, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	dc02      	bgt.n	800af5c <__sflush_r+0x1c>
 800af56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800af58:	2b00      	cmp	r3, #0
 800af5a:	dd48      	ble.n	800afee <__sflush_r+0xae>
 800af5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af5e:	2e00      	cmp	r6, #0
 800af60:	d045      	beq.n	800afee <__sflush_r+0xae>
 800af62:	2300      	movs	r3, #0
 800af64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800af68:	682f      	ldr	r7, [r5, #0]
 800af6a:	6a21      	ldr	r1, [r4, #32]
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	d030      	beq.n	800afd2 <__sflush_r+0x92>
 800af70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800af72:	89a3      	ldrh	r3, [r4, #12]
 800af74:	0759      	lsls	r1, r3, #29
 800af76:	d505      	bpl.n	800af84 <__sflush_r+0x44>
 800af78:	6863      	ldr	r3, [r4, #4]
 800af7a:	1ad2      	subs	r2, r2, r3
 800af7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800af7e:	b10b      	cbz	r3, 800af84 <__sflush_r+0x44>
 800af80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af82:	1ad2      	subs	r2, r2, r3
 800af84:	2300      	movs	r3, #0
 800af86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af88:	6a21      	ldr	r1, [r4, #32]
 800af8a:	4628      	mov	r0, r5
 800af8c:	47b0      	blx	r6
 800af8e:	1c43      	adds	r3, r0, #1
 800af90:	89a3      	ldrh	r3, [r4, #12]
 800af92:	d106      	bne.n	800afa2 <__sflush_r+0x62>
 800af94:	6829      	ldr	r1, [r5, #0]
 800af96:	291d      	cmp	r1, #29
 800af98:	d82b      	bhi.n	800aff2 <__sflush_r+0xb2>
 800af9a:	4a2a      	ldr	r2, [pc, #168]	@ (800b044 <__sflush_r+0x104>)
 800af9c:	40ca      	lsrs	r2, r1
 800af9e:	07d6      	lsls	r6, r2, #31
 800afa0:	d527      	bpl.n	800aff2 <__sflush_r+0xb2>
 800afa2:	2200      	movs	r2, #0
 800afa4:	6062      	str	r2, [r4, #4]
 800afa6:	04d9      	lsls	r1, r3, #19
 800afa8:	6922      	ldr	r2, [r4, #16]
 800afaa:	6022      	str	r2, [r4, #0]
 800afac:	d504      	bpl.n	800afb8 <__sflush_r+0x78>
 800afae:	1c42      	adds	r2, r0, #1
 800afb0:	d101      	bne.n	800afb6 <__sflush_r+0x76>
 800afb2:	682b      	ldr	r3, [r5, #0]
 800afb4:	b903      	cbnz	r3, 800afb8 <__sflush_r+0x78>
 800afb6:	6560      	str	r0, [r4, #84]	@ 0x54
 800afb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afba:	602f      	str	r7, [r5, #0]
 800afbc:	b1b9      	cbz	r1, 800afee <__sflush_r+0xae>
 800afbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afc2:	4299      	cmp	r1, r3
 800afc4:	d002      	beq.n	800afcc <__sflush_r+0x8c>
 800afc6:	4628      	mov	r0, r5
 800afc8:	f7ff f9fe 	bl	800a3c8 <_free_r>
 800afcc:	2300      	movs	r3, #0
 800afce:	6363      	str	r3, [r4, #52]	@ 0x34
 800afd0:	e00d      	b.n	800afee <__sflush_r+0xae>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b0      	blx	r6
 800afd8:	4602      	mov	r2, r0
 800afda:	1c50      	adds	r0, r2, #1
 800afdc:	d1c9      	bne.n	800af72 <__sflush_r+0x32>
 800afde:	682b      	ldr	r3, [r5, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0c6      	beq.n	800af72 <__sflush_r+0x32>
 800afe4:	2b1d      	cmp	r3, #29
 800afe6:	d001      	beq.n	800afec <__sflush_r+0xac>
 800afe8:	2b16      	cmp	r3, #22
 800afea:	d11e      	bne.n	800b02a <__sflush_r+0xea>
 800afec:	602f      	str	r7, [r5, #0]
 800afee:	2000      	movs	r0, #0
 800aff0:	e022      	b.n	800b038 <__sflush_r+0xf8>
 800aff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aff6:	b21b      	sxth	r3, r3
 800aff8:	e01b      	b.n	800b032 <__sflush_r+0xf2>
 800affa:	690f      	ldr	r7, [r1, #16]
 800affc:	2f00      	cmp	r7, #0
 800affe:	d0f6      	beq.n	800afee <__sflush_r+0xae>
 800b000:	0793      	lsls	r3, r2, #30
 800b002:	680e      	ldr	r6, [r1, #0]
 800b004:	bf08      	it	eq
 800b006:	694b      	ldreq	r3, [r1, #20]
 800b008:	600f      	str	r7, [r1, #0]
 800b00a:	bf18      	it	ne
 800b00c:	2300      	movne	r3, #0
 800b00e:	eba6 0807 	sub.w	r8, r6, r7
 800b012:	608b      	str	r3, [r1, #8]
 800b014:	f1b8 0f00 	cmp.w	r8, #0
 800b018:	dde9      	ble.n	800afee <__sflush_r+0xae>
 800b01a:	6a21      	ldr	r1, [r4, #32]
 800b01c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b01e:	4643      	mov	r3, r8
 800b020:	463a      	mov	r2, r7
 800b022:	4628      	mov	r0, r5
 800b024:	47b0      	blx	r6
 800b026:	2800      	cmp	r0, #0
 800b028:	dc08      	bgt.n	800b03c <__sflush_r+0xfc>
 800b02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b02e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b032:	81a3      	strh	r3, [r4, #12]
 800b034:	f04f 30ff 	mov.w	r0, #4294967295
 800b038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b03c:	4407      	add	r7, r0
 800b03e:	eba8 0800 	sub.w	r8, r8, r0
 800b042:	e7e7      	b.n	800b014 <__sflush_r+0xd4>
 800b044:	20400001 	.word	0x20400001

0800b048 <_fflush_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	690b      	ldr	r3, [r1, #16]
 800b04c:	4605      	mov	r5, r0
 800b04e:	460c      	mov	r4, r1
 800b050:	b913      	cbnz	r3, 800b058 <_fflush_r+0x10>
 800b052:	2500      	movs	r5, #0
 800b054:	4628      	mov	r0, r5
 800b056:	bd38      	pop	{r3, r4, r5, pc}
 800b058:	b118      	cbz	r0, 800b062 <_fflush_r+0x1a>
 800b05a:	6a03      	ldr	r3, [r0, #32]
 800b05c:	b90b      	cbnz	r3, 800b062 <_fflush_r+0x1a>
 800b05e:	f7fe f95b 	bl	8009318 <__sinit>
 800b062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d0f3      	beq.n	800b052 <_fflush_r+0xa>
 800b06a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b06c:	07d0      	lsls	r0, r2, #31
 800b06e:	d404      	bmi.n	800b07a <_fflush_r+0x32>
 800b070:	0599      	lsls	r1, r3, #22
 800b072:	d402      	bmi.n	800b07a <_fflush_r+0x32>
 800b074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b076:	f7fe fb4a 	bl	800970e <__retarget_lock_acquire_recursive>
 800b07a:	4628      	mov	r0, r5
 800b07c:	4621      	mov	r1, r4
 800b07e:	f7ff ff5f 	bl	800af40 <__sflush_r>
 800b082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b084:	07da      	lsls	r2, r3, #31
 800b086:	4605      	mov	r5, r0
 800b088:	d4e4      	bmi.n	800b054 <_fflush_r+0xc>
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	059b      	lsls	r3, r3, #22
 800b08e:	d4e1      	bmi.n	800b054 <_fflush_r+0xc>
 800b090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b092:	f7fe fb3d 	bl	8009710 <__retarget_lock_release_recursive>
 800b096:	e7dd      	b.n	800b054 <_fflush_r+0xc>

0800b098 <__swhatbuf_r>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	460c      	mov	r4, r1
 800b09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a0:	2900      	cmp	r1, #0
 800b0a2:	b096      	sub	sp, #88	@ 0x58
 800b0a4:	4615      	mov	r5, r2
 800b0a6:	461e      	mov	r6, r3
 800b0a8:	da0d      	bge.n	800b0c6 <__swhatbuf_r+0x2e>
 800b0aa:	89a3      	ldrh	r3, [r4, #12]
 800b0ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b0b0:	f04f 0100 	mov.w	r1, #0
 800b0b4:	bf14      	ite	ne
 800b0b6:	2340      	movne	r3, #64	@ 0x40
 800b0b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b0bc:	2000      	movs	r0, #0
 800b0be:	6031      	str	r1, [r6, #0]
 800b0c0:	602b      	str	r3, [r5, #0]
 800b0c2:	b016      	add	sp, #88	@ 0x58
 800b0c4:	bd70      	pop	{r4, r5, r6, pc}
 800b0c6:	466a      	mov	r2, sp
 800b0c8:	f000 f848 	bl	800b15c <_fstat_r>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	dbec      	blt.n	800b0aa <__swhatbuf_r+0x12>
 800b0d0:	9901      	ldr	r1, [sp, #4]
 800b0d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b0d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b0da:	4259      	negs	r1, r3
 800b0dc:	4159      	adcs	r1, r3
 800b0de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0e2:	e7eb      	b.n	800b0bc <__swhatbuf_r+0x24>

0800b0e4 <__smakebuf_r>:
 800b0e4:	898b      	ldrh	r3, [r1, #12]
 800b0e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0e8:	079d      	lsls	r5, r3, #30
 800b0ea:	4606      	mov	r6, r0
 800b0ec:	460c      	mov	r4, r1
 800b0ee:	d507      	bpl.n	800b100 <__smakebuf_r+0x1c>
 800b0f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b0f4:	6023      	str	r3, [r4, #0]
 800b0f6:	6123      	str	r3, [r4, #16]
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	6163      	str	r3, [r4, #20]
 800b0fc:	b003      	add	sp, #12
 800b0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b100:	ab01      	add	r3, sp, #4
 800b102:	466a      	mov	r2, sp
 800b104:	f7ff ffc8 	bl	800b098 <__swhatbuf_r>
 800b108:	9f00      	ldr	r7, [sp, #0]
 800b10a:	4605      	mov	r5, r0
 800b10c:	4639      	mov	r1, r7
 800b10e:	4630      	mov	r0, r6
 800b110:	f7ff f9ce 	bl	800a4b0 <_malloc_r>
 800b114:	b948      	cbnz	r0, 800b12a <__smakebuf_r+0x46>
 800b116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b11a:	059a      	lsls	r2, r3, #22
 800b11c:	d4ee      	bmi.n	800b0fc <__smakebuf_r+0x18>
 800b11e:	f023 0303 	bic.w	r3, r3, #3
 800b122:	f043 0302 	orr.w	r3, r3, #2
 800b126:	81a3      	strh	r3, [r4, #12]
 800b128:	e7e2      	b.n	800b0f0 <__smakebuf_r+0xc>
 800b12a:	89a3      	ldrh	r3, [r4, #12]
 800b12c:	6020      	str	r0, [r4, #0]
 800b12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b132:	81a3      	strh	r3, [r4, #12]
 800b134:	9b01      	ldr	r3, [sp, #4]
 800b136:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b13a:	b15b      	cbz	r3, 800b154 <__smakebuf_r+0x70>
 800b13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b140:	4630      	mov	r0, r6
 800b142:	f000 f81d 	bl	800b180 <_isatty_r>
 800b146:	b128      	cbz	r0, 800b154 <__smakebuf_r+0x70>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	f043 0301 	orr.w	r3, r3, #1
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	431d      	orrs	r5, r3
 800b158:	81a5      	strh	r5, [r4, #12]
 800b15a:	e7cf      	b.n	800b0fc <__smakebuf_r+0x18>

0800b15c <_fstat_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4d07      	ldr	r5, [pc, #28]	@ (800b17c <_fstat_r+0x20>)
 800b160:	2300      	movs	r3, #0
 800b162:	4604      	mov	r4, r0
 800b164:	4608      	mov	r0, r1
 800b166:	4611      	mov	r1, r2
 800b168:	602b      	str	r3, [r5, #0]
 800b16a:	f7f6 fecc 	bl	8001f06 <_fstat>
 800b16e:	1c43      	adds	r3, r0, #1
 800b170:	d102      	bne.n	800b178 <_fstat_r+0x1c>
 800b172:	682b      	ldr	r3, [r5, #0]
 800b174:	b103      	cbz	r3, 800b178 <_fstat_r+0x1c>
 800b176:	6023      	str	r3, [r4, #0]
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	bf00      	nop
 800b17c:	200005dc 	.word	0x200005dc

0800b180 <_isatty_r>:
 800b180:	b538      	push	{r3, r4, r5, lr}
 800b182:	4d06      	ldr	r5, [pc, #24]	@ (800b19c <_isatty_r+0x1c>)
 800b184:	2300      	movs	r3, #0
 800b186:	4604      	mov	r4, r0
 800b188:	4608      	mov	r0, r1
 800b18a:	602b      	str	r3, [r5, #0]
 800b18c:	f7f6 fecb 	bl	8001f26 <_isatty>
 800b190:	1c43      	adds	r3, r0, #1
 800b192:	d102      	bne.n	800b19a <_isatty_r+0x1a>
 800b194:	682b      	ldr	r3, [r5, #0]
 800b196:	b103      	cbz	r3, 800b19a <_isatty_r+0x1a>
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	bd38      	pop	{r3, r4, r5, pc}
 800b19c:	200005dc 	.word	0x200005dc

0800b1a0 <_sbrk_r>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	4d06      	ldr	r5, [pc, #24]	@ (800b1bc <_sbrk_r+0x1c>)
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	4608      	mov	r0, r1
 800b1aa:	602b      	str	r3, [r5, #0]
 800b1ac:	f7f6 fed4 	bl	8001f58 <_sbrk>
 800b1b0:	1c43      	adds	r3, r0, #1
 800b1b2:	d102      	bne.n	800b1ba <_sbrk_r+0x1a>
 800b1b4:	682b      	ldr	r3, [r5, #0]
 800b1b6:	b103      	cbz	r3, 800b1ba <_sbrk_r+0x1a>
 800b1b8:	6023      	str	r3, [r4, #0]
 800b1ba:	bd38      	pop	{r3, r4, r5, pc}
 800b1bc:	200005dc 	.word	0x200005dc

0800b1c0 <memcpy>:
 800b1c0:	440a      	add	r2, r1
 800b1c2:	4291      	cmp	r1, r2
 800b1c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1c8:	d100      	bne.n	800b1cc <memcpy+0xc>
 800b1ca:	4770      	bx	lr
 800b1cc:	b510      	push	{r4, lr}
 800b1ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1d6:	4291      	cmp	r1, r2
 800b1d8:	d1f9      	bne.n	800b1ce <memcpy+0xe>
 800b1da:	bd10      	pop	{r4, pc}

0800b1dc <__assert_func>:
 800b1dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1de:	4614      	mov	r4, r2
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	4b09      	ldr	r3, [pc, #36]	@ (800b208 <__assert_func+0x2c>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	4605      	mov	r5, r0
 800b1e8:	68d8      	ldr	r0, [r3, #12]
 800b1ea:	b14c      	cbz	r4, 800b200 <__assert_func+0x24>
 800b1ec:	4b07      	ldr	r3, [pc, #28]	@ (800b20c <__assert_func+0x30>)
 800b1ee:	9100      	str	r1, [sp, #0]
 800b1f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b1f4:	4906      	ldr	r1, [pc, #24]	@ (800b210 <__assert_func+0x34>)
 800b1f6:	462b      	mov	r3, r5
 800b1f8:	f000 f842 	bl	800b280 <fiprintf>
 800b1fc:	f000 f852 	bl	800b2a4 <abort>
 800b200:	4b04      	ldr	r3, [pc, #16]	@ (800b214 <__assert_func+0x38>)
 800b202:	461c      	mov	r4, r3
 800b204:	e7f3      	b.n	800b1ee <__assert_func+0x12>
 800b206:	bf00      	nop
 800b208:	20000020 	.word	0x20000020
 800b20c:	0800be39 	.word	0x0800be39
 800b210:	0800be46 	.word	0x0800be46
 800b214:	0800be74 	.word	0x0800be74

0800b218 <_calloc_r>:
 800b218:	b570      	push	{r4, r5, r6, lr}
 800b21a:	fba1 5402 	umull	r5, r4, r1, r2
 800b21e:	b934      	cbnz	r4, 800b22e <_calloc_r+0x16>
 800b220:	4629      	mov	r1, r5
 800b222:	f7ff f945 	bl	800a4b0 <_malloc_r>
 800b226:	4606      	mov	r6, r0
 800b228:	b928      	cbnz	r0, 800b236 <_calloc_r+0x1e>
 800b22a:	4630      	mov	r0, r6
 800b22c:	bd70      	pop	{r4, r5, r6, pc}
 800b22e:	220c      	movs	r2, #12
 800b230:	6002      	str	r2, [r0, #0]
 800b232:	2600      	movs	r6, #0
 800b234:	e7f9      	b.n	800b22a <_calloc_r+0x12>
 800b236:	462a      	mov	r2, r5
 800b238:	4621      	mov	r1, r4
 800b23a:	f7fe f9eb 	bl	8009614 <memset>
 800b23e:	e7f4      	b.n	800b22a <_calloc_r+0x12>

0800b240 <__ascii_mbtowc>:
 800b240:	b082      	sub	sp, #8
 800b242:	b901      	cbnz	r1, 800b246 <__ascii_mbtowc+0x6>
 800b244:	a901      	add	r1, sp, #4
 800b246:	b142      	cbz	r2, 800b25a <__ascii_mbtowc+0x1a>
 800b248:	b14b      	cbz	r3, 800b25e <__ascii_mbtowc+0x1e>
 800b24a:	7813      	ldrb	r3, [r2, #0]
 800b24c:	600b      	str	r3, [r1, #0]
 800b24e:	7812      	ldrb	r2, [r2, #0]
 800b250:	1e10      	subs	r0, r2, #0
 800b252:	bf18      	it	ne
 800b254:	2001      	movne	r0, #1
 800b256:	b002      	add	sp, #8
 800b258:	4770      	bx	lr
 800b25a:	4610      	mov	r0, r2
 800b25c:	e7fb      	b.n	800b256 <__ascii_mbtowc+0x16>
 800b25e:	f06f 0001 	mvn.w	r0, #1
 800b262:	e7f8      	b.n	800b256 <__ascii_mbtowc+0x16>

0800b264 <__ascii_wctomb>:
 800b264:	4603      	mov	r3, r0
 800b266:	4608      	mov	r0, r1
 800b268:	b141      	cbz	r1, 800b27c <__ascii_wctomb+0x18>
 800b26a:	2aff      	cmp	r2, #255	@ 0xff
 800b26c:	d904      	bls.n	800b278 <__ascii_wctomb+0x14>
 800b26e:	228a      	movs	r2, #138	@ 0x8a
 800b270:	601a      	str	r2, [r3, #0]
 800b272:	f04f 30ff 	mov.w	r0, #4294967295
 800b276:	4770      	bx	lr
 800b278:	700a      	strb	r2, [r1, #0]
 800b27a:	2001      	movs	r0, #1
 800b27c:	4770      	bx	lr
	...

0800b280 <fiprintf>:
 800b280:	b40e      	push	{r1, r2, r3}
 800b282:	b503      	push	{r0, r1, lr}
 800b284:	4601      	mov	r1, r0
 800b286:	ab03      	add	r3, sp, #12
 800b288:	4805      	ldr	r0, [pc, #20]	@ (800b2a0 <fiprintf+0x20>)
 800b28a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b28e:	6800      	ldr	r0, [r0, #0]
 800b290:	9301      	str	r3, [sp, #4]
 800b292:	f7ff fd3d 	bl	800ad10 <_vfiprintf_r>
 800b296:	b002      	add	sp, #8
 800b298:	f85d eb04 	ldr.w	lr, [sp], #4
 800b29c:	b003      	add	sp, #12
 800b29e:	4770      	bx	lr
 800b2a0:	20000020 	.word	0x20000020

0800b2a4 <abort>:
 800b2a4:	b508      	push	{r3, lr}
 800b2a6:	2006      	movs	r0, #6
 800b2a8:	f000 f82c 	bl	800b304 <raise>
 800b2ac:	2001      	movs	r0, #1
 800b2ae:	f7f6 fdf6 	bl	8001e9e <_exit>

0800b2b2 <_raise_r>:
 800b2b2:	291f      	cmp	r1, #31
 800b2b4:	b538      	push	{r3, r4, r5, lr}
 800b2b6:	4605      	mov	r5, r0
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	d904      	bls.n	800b2c6 <_raise_r+0x14>
 800b2bc:	2316      	movs	r3, #22
 800b2be:	6003      	str	r3, [r0, #0]
 800b2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c4:	bd38      	pop	{r3, r4, r5, pc}
 800b2c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b2c8:	b112      	cbz	r2, 800b2d0 <_raise_r+0x1e>
 800b2ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2ce:	b94b      	cbnz	r3, 800b2e4 <_raise_r+0x32>
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f000 f831 	bl	800b338 <_getpid_r>
 800b2d6:	4622      	mov	r2, r4
 800b2d8:	4601      	mov	r1, r0
 800b2da:	4628      	mov	r0, r5
 800b2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2e0:	f000 b818 	b.w	800b314 <_kill_r>
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d00a      	beq.n	800b2fe <_raise_r+0x4c>
 800b2e8:	1c59      	adds	r1, r3, #1
 800b2ea:	d103      	bne.n	800b2f4 <_raise_r+0x42>
 800b2ec:	2316      	movs	r3, #22
 800b2ee:	6003      	str	r3, [r0, #0]
 800b2f0:	2001      	movs	r0, #1
 800b2f2:	e7e7      	b.n	800b2c4 <_raise_r+0x12>
 800b2f4:	2100      	movs	r1, #0
 800b2f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	4798      	blx	r3
 800b2fe:	2000      	movs	r0, #0
 800b300:	e7e0      	b.n	800b2c4 <_raise_r+0x12>
	...

0800b304 <raise>:
 800b304:	4b02      	ldr	r3, [pc, #8]	@ (800b310 <raise+0xc>)
 800b306:	4601      	mov	r1, r0
 800b308:	6818      	ldr	r0, [r3, #0]
 800b30a:	f7ff bfd2 	b.w	800b2b2 <_raise_r>
 800b30e:	bf00      	nop
 800b310:	20000020 	.word	0x20000020

0800b314 <_kill_r>:
 800b314:	b538      	push	{r3, r4, r5, lr}
 800b316:	4d07      	ldr	r5, [pc, #28]	@ (800b334 <_kill_r+0x20>)
 800b318:	2300      	movs	r3, #0
 800b31a:	4604      	mov	r4, r0
 800b31c:	4608      	mov	r0, r1
 800b31e:	4611      	mov	r1, r2
 800b320:	602b      	str	r3, [r5, #0]
 800b322:	f7f6 fdac 	bl	8001e7e <_kill>
 800b326:	1c43      	adds	r3, r0, #1
 800b328:	d102      	bne.n	800b330 <_kill_r+0x1c>
 800b32a:	682b      	ldr	r3, [r5, #0]
 800b32c:	b103      	cbz	r3, 800b330 <_kill_r+0x1c>
 800b32e:	6023      	str	r3, [r4, #0]
 800b330:	bd38      	pop	{r3, r4, r5, pc}
 800b332:	bf00      	nop
 800b334:	200005dc 	.word	0x200005dc

0800b338 <_getpid_r>:
 800b338:	f7f6 bd99 	b.w	8001e6e <_getpid>

0800b33c <expf>:
 800b33c:	b508      	push	{r3, lr}
 800b33e:	ed2d 8b02 	vpush	{d8}
 800b342:	eef0 8a40 	vmov.f32	s17, s0
 800b346:	f000 f86d 	bl	800b424 <__ieee754_expf>
 800b34a:	eeb0 8a40 	vmov.f32	s16, s0
 800b34e:	eeb0 0a68 	vmov.f32	s0, s17
 800b352:	f000 f857 	bl	800b404 <finitef>
 800b356:	b160      	cbz	r0, 800b372 <expf+0x36>
 800b358:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800b398 <expf+0x5c>
 800b35c:	eef4 8ae7 	vcmpe.f32	s17, s15
 800b360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b364:	dd0a      	ble.n	800b37c <expf+0x40>
 800b366:	f7fe f9a7 	bl	80096b8 <__errno>
 800b36a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800b39c <expf+0x60>
 800b36e:	2322      	movs	r3, #34	@ 0x22
 800b370:	6003      	str	r3, [r0, #0]
 800b372:	eeb0 0a48 	vmov.f32	s0, s16
 800b376:	ecbd 8b02 	vpop	{d8}
 800b37a:	bd08      	pop	{r3, pc}
 800b37c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800b3a0 <expf+0x64>
 800b380:	eef4 8ae7 	vcmpe.f32	s17, s15
 800b384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b388:	d5f3      	bpl.n	800b372 <expf+0x36>
 800b38a:	f7fe f995 	bl	80096b8 <__errno>
 800b38e:	2322      	movs	r3, #34	@ 0x22
 800b390:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800b3a4 <expf+0x68>
 800b394:	6003      	str	r3, [r0, #0]
 800b396:	e7ec      	b.n	800b372 <expf+0x36>
 800b398:	42b17217 	.word	0x42b17217
 800b39c:	7f800000 	.word	0x7f800000
 800b3a0:	c2cff1b5 	.word	0xc2cff1b5
 800b3a4:	00000000 	.word	0x00000000

0800b3a8 <logf>:
 800b3a8:	b508      	push	{r3, lr}
 800b3aa:	ed2d 8b02 	vpush	{d8}
 800b3ae:	eeb0 8a40 	vmov.f32	s16, s0
 800b3b2:	f000 f905 	bl	800b5c0 <__ieee754_logf>
 800b3b6:	eeb4 8a48 	vcmp.f32	s16, s16
 800b3ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3be:	d60f      	bvs.n	800b3e0 <logf+0x38>
 800b3c0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b3c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3c8:	dc0a      	bgt.n	800b3e0 <logf+0x38>
 800b3ca:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3d2:	d108      	bne.n	800b3e6 <logf+0x3e>
 800b3d4:	f7fe f970 	bl	80096b8 <__errno>
 800b3d8:	2322      	movs	r3, #34	@ 0x22
 800b3da:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b3fc <logf+0x54>
 800b3de:	6003      	str	r3, [r0, #0]
 800b3e0:	ecbd 8b02 	vpop	{d8}
 800b3e4:	bd08      	pop	{r3, pc}
 800b3e6:	f7fe f967 	bl	80096b8 <__errno>
 800b3ea:	ecbd 8b02 	vpop	{d8}
 800b3ee:	2321      	movs	r3, #33	@ 0x21
 800b3f0:	6003      	str	r3, [r0, #0]
 800b3f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b3f6:	4802      	ldr	r0, [pc, #8]	@ (800b400 <logf+0x58>)
 800b3f8:	f000 b80e 	b.w	800b418 <nanf>
 800b3fc:	ff800000 	.word	0xff800000
 800b400:	0800be74 	.word	0x0800be74

0800b404 <finitef>:
 800b404:	ee10 3a10 	vmov	r3, s0
 800b408:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800b40c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b410:	bfac      	ite	ge
 800b412:	2000      	movge	r0, #0
 800b414:	2001      	movlt	r0, #1
 800b416:	4770      	bx	lr

0800b418 <nanf>:
 800b418:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b420 <nanf+0x8>
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	7fc00000 	.word	0x7fc00000

0800b424 <__ieee754_expf>:
 800b424:	ee10 2a10 	vmov	r2, s0
 800b428:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800b42c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b430:	d902      	bls.n	800b438 <__ieee754_expf+0x14>
 800b432:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b436:	4770      	bx	lr
 800b438:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800b43c:	d106      	bne.n	800b44c <__ieee754_expf+0x28>
 800b43e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800b578 <__ieee754_expf+0x154>
 800b442:	2900      	cmp	r1, #0
 800b444:	bf18      	it	ne
 800b446:	eeb0 0a67 	vmovne.f32	s0, s15
 800b44a:	4770      	bx	lr
 800b44c:	484b      	ldr	r0, [pc, #300]	@ (800b57c <__ieee754_expf+0x158>)
 800b44e:	4282      	cmp	r2, r0
 800b450:	dd02      	ble.n	800b458 <__ieee754_expf+0x34>
 800b452:	2000      	movs	r0, #0
 800b454:	f000 b9c6 	b.w	800b7e4 <__math_oflowf>
 800b458:	2a00      	cmp	r2, #0
 800b45a:	da05      	bge.n	800b468 <__ieee754_expf+0x44>
 800b45c:	4a48      	ldr	r2, [pc, #288]	@ (800b580 <__ieee754_expf+0x15c>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d902      	bls.n	800b468 <__ieee754_expf+0x44>
 800b462:	2000      	movs	r0, #0
 800b464:	f000 b9b8 	b.w	800b7d8 <__math_uflowf>
 800b468:	4a46      	ldr	r2, [pc, #280]	@ (800b584 <__ieee754_expf+0x160>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800b470:	d952      	bls.n	800b518 <__ieee754_expf+0xf4>
 800b472:	4a45      	ldr	r2, [pc, #276]	@ (800b588 <__ieee754_expf+0x164>)
 800b474:	4293      	cmp	r3, r2
 800b476:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800b47a:	d834      	bhi.n	800b4e6 <__ieee754_expf+0xc2>
 800b47c:	4b43      	ldr	r3, [pc, #268]	@ (800b58c <__ieee754_expf+0x168>)
 800b47e:	4413      	add	r3, r2
 800b480:	ed93 7a00 	vldr	s14, [r3]
 800b484:	4b42      	ldr	r3, [pc, #264]	@ (800b590 <__ieee754_expf+0x16c>)
 800b486:	4413      	add	r3, r2
 800b488:	ee30 7a47 	vsub.f32	s14, s0, s14
 800b48c:	f081 0201 	eor.w	r2, r1, #1
 800b490:	edd3 7a00 	vldr	s15, [r3]
 800b494:	1a52      	subs	r2, r2, r1
 800b496:	ee37 0a67 	vsub.f32	s0, s14, s15
 800b49a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800b49e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800b594 <__ieee754_expf+0x170>
 800b4a2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b598 <__ieee754_expf+0x174>
 800b4a6:	eee6 6a05 	vfma.f32	s13, s12, s10
 800b4aa:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800b59c <__ieee754_expf+0x178>
 800b4ae:	eea6 5a86 	vfma.f32	s10, s13, s12
 800b4b2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b5a0 <__ieee754_expf+0x17c>
 800b4b6:	eee5 6a06 	vfma.f32	s13, s10, s12
 800b4ba:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800b5a4 <__ieee754_expf+0x180>
 800b4be:	eea6 5a86 	vfma.f32	s10, s13, s12
 800b4c2:	eef0 6a40 	vmov.f32	s13, s0
 800b4c6:	eee5 6a46 	vfms.f32	s13, s10, s12
 800b4ca:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800b4ce:	ee20 5a26 	vmul.f32	s10, s0, s13
 800b4d2:	bb92      	cbnz	r2, 800b53a <__ieee754_expf+0x116>
 800b4d4:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800b4d8:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800b4dc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b4e0:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800b4e4:	4770      	bx	lr
 800b4e6:	4b30      	ldr	r3, [pc, #192]	@ (800b5a8 <__ieee754_expf+0x184>)
 800b4e8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800b5ac <__ieee754_expf+0x188>
 800b4ec:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800b5b0 <__ieee754_expf+0x18c>
 800b4f0:	4413      	add	r3, r2
 800b4f2:	edd3 7a00 	vldr	s15, [r3]
 800b4f6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b4fa:	eeb0 7a40 	vmov.f32	s14, s0
 800b4fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b502:	ee17 2a90 	vmov	r2, s15
 800b506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b50a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800b50e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800b5b4 <__ieee754_expf+0x190>
 800b512:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b516:	e7be      	b.n	800b496 <__ieee754_expf+0x72>
 800b518:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800b51c:	d20b      	bcs.n	800b536 <__ieee754_expf+0x112>
 800b51e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b5b8 <__ieee754_expf+0x194>
 800b522:	ee70 6a26 	vadd.f32	s13, s0, s13
 800b526:	eef4 6ae5 	vcmpe.f32	s13, s11
 800b52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b52e:	dd02      	ble.n	800b536 <__ieee754_expf+0x112>
 800b530:	ee30 0a25 	vadd.f32	s0, s0, s11
 800b534:	4770      	bx	lr
 800b536:	2200      	movs	r2, #0
 800b538:	e7af      	b.n	800b49a <__ieee754_expf+0x76>
 800b53a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800b53e:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800b542:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800b546:	bfb8      	it	lt
 800b548:	3264      	addlt	r2, #100	@ 0x64
 800b54a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b54e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b552:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800b556:	ee17 3a90 	vmov	r3, s15
 800b55a:	bfab      	itete	ge
 800b55c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800b560:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800b564:	ee00 3a10 	vmovge	s0, r3
 800b568:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800b5bc <__ieee754_expf+0x198>
 800b56c:	bfbc      	itt	lt
 800b56e:	ee00 3a10 	vmovlt	s0, r3
 800b572:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800b576:	4770      	bx	lr
 800b578:	00000000 	.word	0x00000000
 800b57c:	42b17217 	.word	0x42b17217
 800b580:	42cff1b5 	.word	0x42cff1b5
 800b584:	3eb17218 	.word	0x3eb17218
 800b588:	3f851591 	.word	0x3f851591
 800b58c:	0800c084 	.word	0x0800c084
 800b590:	0800c07c 	.word	0x0800c07c
 800b594:	3331bb4c 	.word	0x3331bb4c
 800b598:	b5ddea0e 	.word	0xb5ddea0e
 800b59c:	388ab355 	.word	0x388ab355
 800b5a0:	bb360b61 	.word	0xbb360b61
 800b5a4:	3e2aaaab 	.word	0x3e2aaaab
 800b5a8:	0800c08c 	.word	0x0800c08c
 800b5ac:	3fb8aa3b 	.word	0x3fb8aa3b
 800b5b0:	3f317180 	.word	0x3f317180
 800b5b4:	3717f7d1 	.word	0x3717f7d1
 800b5b8:	7149f2ca 	.word	0x7149f2ca
 800b5bc:	0d800000 	.word	0x0d800000

0800b5c0 <__ieee754_logf>:
 800b5c0:	ee10 3a10 	vmov	r3, s0
 800b5c4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b5c8:	d106      	bne.n	800b5d8 <__ieee754_logf+0x18>
 800b5ca:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800b764 <__ieee754_logf+0x1a4>
 800b5ce:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800b768 <__ieee754_logf+0x1a8>
 800b5d2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800b5d6:	4770      	bx	lr
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	461a      	mov	r2, r3
 800b5dc:	da02      	bge.n	800b5e4 <__ieee754_logf+0x24>
 800b5de:	ee30 7a40 	vsub.f32	s14, s0, s0
 800b5e2:	e7f4      	b.n	800b5ce <__ieee754_logf+0xe>
 800b5e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b5e8:	db02      	blt.n	800b5f0 <__ieee754_logf+0x30>
 800b5ea:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b5ee:	4770      	bx	lr
 800b5f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b5f4:	bfb8      	it	lt
 800b5f6:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800b76c <__ieee754_logf+0x1ac>
 800b5fa:	485d      	ldr	r0, [pc, #372]	@ (800b770 <__ieee754_logf+0x1b0>)
 800b5fc:	bfbe      	ittt	lt
 800b5fe:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800b602:	f06f 0118 	mvnlt.w	r1, #24
 800b606:	ee17 2a90 	vmovlt	r2, s15
 800b60a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800b60e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800b612:	4410      	add	r0, r2
 800b614:	bfa8      	it	ge
 800b616:	2100      	movge	r1, #0
 800b618:	3b7f      	subs	r3, #127	@ 0x7f
 800b61a:	440b      	add	r3, r1
 800b61c:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800b620:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800b624:	4311      	orrs	r1, r2
 800b626:	ee00 1a10 	vmov	s0, r1
 800b62a:	4952      	ldr	r1, [pc, #328]	@ (800b774 <__ieee754_logf+0x1b4>)
 800b62c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800b630:	f102 000f 	add.w	r0, r2, #15
 800b634:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b638:	4001      	ands	r1, r0
 800b63a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b63e:	bb89      	cbnz	r1, 800b6a4 <__ieee754_logf+0xe4>
 800b640:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b648:	d10f      	bne.n	800b66a <__ieee754_logf+0xaa>
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	f000 8087 	beq.w	800b75e <__ieee754_logf+0x19e>
 800b650:	ee07 3a90 	vmov	s15, r3
 800b654:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800b778 <__ieee754_logf+0x1b8>
 800b658:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800b77c <__ieee754_logf+0x1bc>
 800b65c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b660:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b664:	eea7 0a87 	vfma.f32	s0, s15, s14
 800b668:	4770      	bx	lr
 800b66a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800b780 <__ieee754_logf+0x1c0>
 800b66e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b672:	eee0 7a66 	vfms.f32	s15, s0, s13
 800b676:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b67a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b67e:	b913      	cbnz	r3, 800b686 <__ieee754_logf+0xc6>
 800b680:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b684:	4770      	bx	lr
 800b686:	ee07 3a90 	vmov	s15, r3
 800b68a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b778 <__ieee754_logf+0x1b8>
 800b68e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b692:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800b696:	ee37 0a40 	vsub.f32	s0, s14, s0
 800b69a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b77c <__ieee754_logf+0x1bc>
 800b69e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800b6a2:	4770      	bx	lr
 800b6a4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b6a8:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b6ac:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b784 <__ieee754_logf+0x1c4>
 800b6b0:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800b788 <__ieee754_logf+0x1c8>
 800b6b4:	4935      	ldr	r1, [pc, #212]	@ (800b78c <__ieee754_logf+0x1cc>)
 800b6b6:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800b6ba:	4411      	add	r1, r2
 800b6bc:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800b6c0:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800b6c4:	430a      	orrs	r2, r1
 800b6c6:	2a00      	cmp	r2, #0
 800b6c8:	ee07 3a90 	vmov	s15, r3
 800b6cc:	ee26 5a06 	vmul.f32	s10, s12, s12
 800b6d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b6d4:	ee25 7a05 	vmul.f32	s14, s10, s10
 800b6d8:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800b790 <__ieee754_logf+0x1d0>
 800b6dc:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b6e0:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800b794 <__ieee754_logf+0x1d4>
 800b6e4:	eee7 5a87 	vfma.f32	s11, s15, s14
 800b6e8:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800b798 <__ieee754_logf+0x1d8>
 800b6ec:	eee7 7a24 	vfma.f32	s15, s14, s9
 800b6f0:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800b79c <__ieee754_logf+0x1dc>
 800b6f4:	eee7 4a87 	vfma.f32	s9, s15, s14
 800b6f8:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800b7a0 <__ieee754_logf+0x1e0>
 800b6fc:	eee4 7a87 	vfma.f32	s15, s9, s14
 800b700:	ee67 7a85 	vmul.f32	s15, s15, s10
 800b704:	eee5 7a87 	vfma.f32	s15, s11, s14
 800b708:	dd1a      	ble.n	800b740 <__ieee754_logf+0x180>
 800b70a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800b70e:	ee20 7a07 	vmul.f32	s14, s0, s14
 800b712:	ee27 7a00 	vmul.f32	s14, s14, s0
 800b716:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b71a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b71e:	b913      	cbnz	r3, 800b726 <__ieee754_logf+0x166>
 800b720:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b724:	e7ac      	b.n	800b680 <__ieee754_logf+0xc0>
 800b726:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800b778 <__ieee754_logf+0x1b8>
 800b72a:	eee6 7a86 	vfma.f32	s15, s13, s12
 800b72e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b732:	ee37 0a40 	vsub.f32	s0, s14, s0
 800b736:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b77c <__ieee754_logf+0x1bc>
 800b73a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800b73e:	4770      	bx	lr
 800b740:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b744:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b748:	b913      	cbnz	r3, 800b750 <__ieee754_logf+0x190>
 800b74a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b74e:	4770      	bx	lr
 800b750:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800b778 <__ieee754_logf+0x1b8>
 800b754:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800b758:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b75c:	e7eb      	b.n	800b736 <__ieee754_logf+0x176>
 800b75e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800b768 <__ieee754_logf+0x1a8>
 800b762:	4770      	bx	lr
 800b764:	cc000000 	.word	0xcc000000
 800b768:	00000000 	.word	0x00000000
 800b76c:	4c000000 	.word	0x4c000000
 800b770:	004afb20 	.word	0x004afb20
 800b774:	007ffff0 	.word	0x007ffff0
 800b778:	3717f7d1 	.word	0x3717f7d1
 800b77c:	3f317180 	.word	0x3f317180
 800b780:	3eaaaaab 	.word	0x3eaaaaab
 800b784:	3e1cd04f 	.word	0x3e1cd04f
 800b788:	3e178897 	.word	0x3e178897
 800b78c:	ffcf5c30 	.word	0xffcf5c30
 800b790:	3e638e29 	.word	0x3e638e29
 800b794:	3ecccccd 	.word	0x3ecccccd
 800b798:	3e3a3325 	.word	0x3e3a3325
 800b79c:	3e924925 	.word	0x3e924925
 800b7a0:	3f2aaaab 	.word	0x3f2aaaab

0800b7a4 <with_errnof>:
 800b7a4:	b510      	push	{r4, lr}
 800b7a6:	ed2d 8b02 	vpush	{d8}
 800b7aa:	eeb0 8a40 	vmov.f32	s16, s0
 800b7ae:	4604      	mov	r4, r0
 800b7b0:	f7fd ff82 	bl	80096b8 <__errno>
 800b7b4:	eeb0 0a48 	vmov.f32	s0, s16
 800b7b8:	ecbd 8b02 	vpop	{d8}
 800b7bc:	6004      	str	r4, [r0, #0]
 800b7be:	bd10      	pop	{r4, pc}

0800b7c0 <xflowf>:
 800b7c0:	b130      	cbz	r0, 800b7d0 <xflowf+0x10>
 800b7c2:	eef1 7a40 	vneg.f32	s15, s0
 800b7c6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b7ca:	2022      	movs	r0, #34	@ 0x22
 800b7cc:	f7ff bfea 	b.w	800b7a4 <with_errnof>
 800b7d0:	eef0 7a40 	vmov.f32	s15, s0
 800b7d4:	e7f7      	b.n	800b7c6 <xflowf+0x6>
	...

0800b7d8 <__math_uflowf>:
 800b7d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b7e0 <__math_uflowf+0x8>
 800b7dc:	f7ff bff0 	b.w	800b7c0 <xflowf>
 800b7e0:	10000000 	.word	0x10000000

0800b7e4 <__math_oflowf>:
 800b7e4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b7ec <__math_oflowf+0x8>
 800b7e8:	f7ff bfea 	b.w	800b7c0 <xflowf>
 800b7ec:	70000000 	.word	0x70000000

0800b7f0 <_init>:
 800b7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7f2:	bf00      	nop
 800b7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7f6:	bc08      	pop	{r3}
 800b7f8:	469e      	mov	lr, r3
 800b7fa:	4770      	bx	lr

0800b7fc <_fini>:
 800b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fe:	bf00      	nop
 800b800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b802:	bc08      	pop	{r3}
 800b804:	469e      	mov	lr, r3
 800b806:	4770      	bx	lr
