<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="185" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Memory Interfaces and Controllers,Library/University Program,Library,Library/Memory Interfaces and Controllers/SDRAM,Project,Library/University Program/Clock,Library/University Program/Memory" />
 <window width="398" height="1976" x="-7" y="0" />
 <generation
   synthesis="VHDL"
   path="_PROJECT_NAME_"
   block_symbol_file="0"
   simulation="VHDL" />
</preferences>
