Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Moghaddam, M.G., Ababei, C.","Performance Evaluation of Network-on-Chip-Based H.264 Video Decoders via Full System Simulation",2017,"IEEE Embedded Systems Letters","9","2", 7888929,"49","52",,,10.1109/LES.2017.2689036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020244120&doi=10.1109%2fLES.2017.2689036&partnerID=40&md5=6e333a78075021629b529bd0f40e6252",Article,Scopus,2-s2.0-85020244120
"Moghaddam, M.G., Ababei, C.","Investigation of DVFS for network-on-chip based H.264 video decoders with truly real workload",2017,"2016 7th International Green and Sustainable Computing Conference, IGSC 2016",,, 7892586,"","",,,10.1109/IGCC.2016.7892586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018375903&doi=10.1109%2fIGCC.2016.7892586&partnerID=40&md5=71dd7f7a811371ff4e1af31c89e589cf",Conference Paper,Scopus,2-s2.0-85018375903
"Duerr, S., Ababei, C., Ionel, D.M.","SmartBuilds: An energy and power simulation framework for buildings and districts",2017,"IEEE Transactions on Industry Applications","53","1", 7572062,"402","410",,,10.1109/TIA.2016.2611667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010311069&doi=10.1109%2fTIA.2016.2611667&partnerID=40&md5=a8f870f0ddcb1e256e3e3d5bc8971e22",Conference Paper,Scopus,2-s2.0-85010311069
"Ababei, C., Duerr, S., Ebel, J., Marineau, R., Moghaddam, M.G., Sewell, T.","Open source digital camera on field programmable gate arrays",2016,"IEEE International Conference on Electro Information Technology","2016-August",, 7535230,"151","155",,,10.1109/EIT.2016.7535230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84984623209&doi=10.1109%2fEIT.2016.7535230&partnerID=40&md5=9aaeb8fca73ac96ac71eb2f97e0867cc",Conference Paper,Scopus,2-s2.0-84984623209
"Zimmerman, N., Carey, K., Ababei, C.","On aerial indoor position control and system integration for quadcopters using lidars and inertial measurement units",2016,"ASME 2016 Dynamic Systems and Control Conference, DSCC 2016","1",,,"","",,,10.1115/DSCC2016-9842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015913309&doi=10.1115%2fDSCC2016-9842&partnerID=40&md5=d408d309e51abd13013702c0de636d58",Conference Paper,Scopus,2-s2.0-85015913309
"Kia, H.S., Ababei, C.","A new reliability evaluation methodology and its application to network-on-chip routers",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","07-10-October-2012",, 7332112,"259","262",,,10.1109/VLSI-SoC.2012.7332112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959019420&doi=10.1109%2fVLSI-SoC.2012.7332112&partnerID=40&md5=8672b7d58fa16dcd505b641ae793dede",Conference Paper,Scopus,2-s2.0-84959019420
"Duerr, S., Ababei, C., Ionel, D.M.","SmartBuilds: An energy and power simulation framework for buildings and districts",2015,"2015 IEEE Energy Conversion Congress and Exposition, ECCE 2015",,, 7310604,"6747","6754",,2,10.1109/ECCE.2015.7310604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963517230&doi=10.1109%2fECCE.2015.7310604&partnerID=40&md5=57e33f0869de5245023a8f451e8ee01b",Conference Paper,Scopus,2-s2.0-84963517230
"Kia, H.S., Ababei, C., Srinivasan, S., Jabeen, S.","A new scalable fault tolerant routing algorithm for networks-on-chip",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282047,"","",,,10.1109/MWSCAS.2015.7282047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962106703&doi=10.1109%2fMWSCAS.2015.7282047&partnerID=40&md5=8e44c40ace46e1770062b6b433002c2b",Conference Paper,Scopus,2-s2.0-84962106703
"Moghaddam, M.G., Yamamoto, A., Ababei, C.","Investigation of DVFS based dynamic reliability management for chip multiprocessors",2015,"Proceedings of the 2015 International Conference on High Performance Computing and Simulation, HPCS 2015",,, 7237093,"563","568",,,10.1109/HPCSim.2015.7237093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948416475&doi=10.1109%2fHPCSim.2015.7237093&partnerID=40&md5=e62f7e6c8465d90f4ee98046eeec9044",Conference Paper,Scopus,2-s2.0-84948416475
"Ababei, C., Kavasseri, R.G., Zare, M.A.","Net reordering and multicommodity flow based global routing for FPGAs",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032540,"","",,,10.1109/ReConFig.2014.7032540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946689866&doi=10.1109%2fReConFig.2014.7032540&partnerID=40&md5=3fef581e232b4031282d07ffe8928621",Conference Paper,Scopus,2-s2.0-84946689866
"Zare, M.A., Kavasseri, R.G., Ababei, C.","FPGA-based design and implementation of direct torque control for induction machines",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032520,"","",,2,10.1109/ReConFig.2014.7032520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946686999&doi=10.1109%2fReConFig.2014.7032520&partnerID=40&md5=52f40799f55abdd43348072318c71893",Conference Paper,Scopus,2-s2.0-84946686999
"Yamamoto, A.Y., Ababei, C.","Unified reliability estimation and management of NoC based chip multiprocessors",2014,"Microprocessors and Microsystems","38","1",,"53","63",,4,10.1016/j.micpro.2013.11.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890469316&doi=10.1016%2fj.micpro.2013.11.009&partnerID=40&md5=5e5eaeb1bcd0b1d5c046ea976e72d8ab",Article,Scopus,2-s2.0-84890469316
"Ababei, C., Tamma, C.","Distributed minimum energy point tracking for systems-on-chip",2014,"IEEE International Conference on Electro Information Technology",,, 6871770,"246","251",,,10.1109/EIT.2014.6871770,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906539643&doi=10.1109%2fEIT.2014.6871770&partnerID=40&md5=5f3f3404e2b6c187de5d5dc42508955d",Conference Paper,Scopus,2-s2.0-84906539643
"Ababei, C., Mastronarde, N.","Benefits and costs of prediction based DVFS for NoCs at router level",2014,"International System on Chip Conference",,, 6948937,"255","260",,2,10.1109/SOCC.2014.6948937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911939797&doi=10.1109%2fSOCC.2014.6948937&partnerID=40&md5=7acc1316301eed8440190916d03f6dce",Conference Paper,Scopus,2-s2.0-84911939797
"Sajjadi-Kia, H., Ababei, C.","A new reliability evaluation methodology with application to lifetime oriented circuit design",2013,"IEEE Transactions on Device and Materials Reliability","13","1", 6357233,"192","202",,3,10.1109/TDMR.2012.2228862,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874980681&doi=10.1109%2fTDMR.2012.2228862&partnerID=40&md5=2a62935b2c07ac834a6f32367cbdfccd",Article,Scopus,2-s2.0-84874980681
"Kia, H.S., Zare, M.A., Kavasseri, R.G., Ababei, C.","Dynamic simulation of direct torque control of induction motors with FPGA based accelerators",2013,"2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013",,, 6732281,"","",,1,10.1109/ReConFig.2013.6732281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894482599&doi=10.1109%2fReConFig.2013.6732281&partnerID=40&md5=aea65e7fb2d409c7cd4054b024ab204b",Conference Paper,Scopus,2-s2.0-84894482599
"Kia, H.S., Ababei, C.","A new reliability evaluation methodology and its application to network-on-chip routers",2012,"20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings",,, 6379041,"259","262",,,10.1109/VLSI-SoC.2012.6379041,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872184670&doi=10.1109%2fVLSI-SoC.2012.6379041&partnerID=40&md5=5d1b701d30a77df0bc02748942bf4b48",Conference Paper,Scopus,2-s2.0-84872184670
"Kia, H.S., Ababei, C.","Efficient high-speed current-mode links for network-on-chip performance optimization",2012,"International System on Chip  Conference",,, 6398387,"153","158",,2,10.1109/SOCC.2012.6398387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872506209&doi=10.1109%2fSOCC.2012.6398387&partnerID=40&md5=9f8be574578d9e16ea393e2b0456bda5",Conference Paper,Scopus,2-s2.0-84872506209
"Yamamoto, A.Y., Ababei, C.","Unified system level reliability evaluation methodology for multiprocessor systems-on-chip",2012,"2012 International Green Computing Conference, IGCC 2012",,, 6322282,"","",,3,10.1109/IGCC.2012.6322282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869486434&doi=10.1109%2fIGCC.2012.6322282&partnerID=40&md5=2a5aee18452c272f0f42090a3de48fdd",Conference Paper,Scopus,2-s2.0-84869486434
"Kia, H.S., Ababei, C.","Improving fault tolerance of network-on-chip links via minimal redundancy and reconfiguration",2011,"Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",,, 6128604,"363","368",,2,10.1109/ReConFig.2011.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856832031&doi=10.1109%2fReConFig.2011.52&partnerID=40&md5=b43a1bbe3546c877af17dceead88b047",Conference Paper,Scopus,2-s2.0-84856832031
"Vinnakota, B.-R.V., Ababei, C.","Determination of the minimum breakpoint set of directional relay networks based on k-trees of the network graphs",2011,"IEEE Transactions on Power Delivery","26","4", 5783494,"2318","2323",,1,10.1109/TPWRD.2011.2150249,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054062953&doi=10.1109%2fTPWRD.2011.2150249&partnerID=40&md5=3e0463b937cbb7ac5aa33e60870fbe6a",Article,Scopus,2-s2.0-80054062953
"Kia, H.S., Ababei, C.","A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip",2011,"2011 IEEE Congress of Evolutionary Computation, CEC 2011",,, 5949923,"2465","2472",,6,10.1109/CEC.2011.5949923,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052013316&doi=10.1109%2fCEC.2011.5949923&partnerID=40&md5=63f2eda7b8597c14dd023fd2101f9864",Conference Paper,Scopus,2-s2.0-80052013316
"Ababei, C., Kia, H.S., Yadav, O.P., Hu, J.","Energy and reliability oriented mapping for regular networks-on-chip",2011,"NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip",,,,"121","128",,18,10.1145/1999946.1999966,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960337164&doi=10.1145%2f1999946.1999966&partnerID=40&md5=ad1f236db7abed9cfd8d42f895e6b518",Conference Paper,Scopus,2-s2.0-79960337164
"Ababei, C., Kavasseri, R.","Efficient network reconfiguration using minimum cost maximum flow-based branch exchanges and random walks-based loss estimations",2011,"IEEE Transactions on Power Systems","26","1", 5497200,"30","37",,40,10.1109/TPWRS.2010.2052076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79251530751&doi=10.1109%2fTPWRS.2010.2052076&partnerID=40&md5=8f3b0a906d22e31404c3d0ad9f0bc302",Article,Scopus,2-s2.0-79251530751
"Ababei, C., Kavasseri, R.","Efficient extreme event screening for power systems using constrained and unbalanced partitioning",2010,"IEEE PES General Meeting, PES 2010",,, 5588052,"","",,1,10.1109/PES.2010.5588052,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649576458&doi=10.1109%2fPES.2010.5588052&partnerID=40&md5=77ad5d8e68a264536ea21aa9a792a5d4",Conference Paper,Scopus,2-s2.0-78649576458
"Ababei, C.","Efficient congestion-oriented custom network-on-chip topology synthesis",2010,"Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010",,, 5695331,"352","357",,3,10.1109/ReConFig.2010.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951766673&doi=10.1109%2fReConFig.2010.27&partnerID=40&md5=71de57b0ca0a667854ab7448b5d4dae0",Conference Paper,Scopus,2-s2.0-79951766673
"Ababei, C., De Paulo, V.","3D network-on-chip architectures using homogeneous meshes and heterogeneous floorplans",2010,"International Journal of Reconfigurable Computing","2010",, 603059,"","",,12,10.1155/2010/603059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78349289293&doi=10.1155%2f2010%2f603059&partnerID=40&md5=d5e415ba0436e027d41af73e29f45805",Article,Scopus,2-s2.0-78349289293
"Ababei, C.","Network on Chip design and optimization using specialized influence models",2010,"Proceedings - Design Automation Conference",,,,"625","626",,2,10.1145/1837274.1837431,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956205951&doi=10.1145%2f1837274.1837431&partnerID=40&md5=0985fff10573cbbc690b7914258c2974",Conference Paper,Scopus,2-s2.0-77956205951
"Ababei, C., Kavasseri, R.","Speeding-up network reconfiguration by minimum cost maximum flow based branch exchanges",2010,"2010 IEEE PES Transmission and Distribution Conference and Exposition: Smart Solutions for a Changing World",,, 5484268,"","",,1,10.1109/TDC.2010.5484268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954765993&doi=10.1109%2fTDC.2010.5484268&partnerID=40&md5=f253f5804089a78e819b30933348ed66",Conference Paper,Scopus,2-s2.0-77954765993
"Ababei, C., Yuvarajan, S., Schulz, D.L.","Toward integrated PV panels and power electronics using printing technologies",2010,"Solar Energy","84","7",,"1111","1123",,6,10.1016/j.solener.2010.03.016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953133163&doi=10.1016%2fj.solener.2010.03.016&partnerID=40&md5=a6c32047b0345a16c544a9776d3e5e8a",Article,Scopus,2-s2.0-77953133163
"De Paulo, V., Ababei, C.","A framework for 2.5D NoC exploration using homogeneous networks over heterogeneous floorplans",2009,"ReConFig'09 - 2009 International Conference on ReConFigurable Computing and FPGAs",,, 5382063,"267","272",,6,10.1109/ReConFig.2009.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950472279&doi=10.1109%2fReConFig.2009.14&partnerID=40&md5=587672e1baaf393b4edcb5286f16552e",Conference Paper,Scopus,2-s2.0-77950472279
"Ababei, C., Katti, R.","Achieving network on chip fault tolerance by adaptive remapping",2009,"IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium",,, 5161202,"","",,16,10.1109/IPDPS.2009.5161202,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450058021&doi=10.1109%2fIPDPS.2009.5161202&partnerID=40&md5=498624bb75fbbfd807f97aabf209cd01",Conference Paper,Scopus,2-s2.0-70450058021
"Wang, G., Sivaswamy, S., Ababei, C., Bazargan, K., Kastner, R., Bozorgzadeh, E.","Statistical analysis and design of HARP FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677693,"2088","2101",,11,10.1109/TCAD.2005.859485,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748308927&doi=10.1109%2fTCAD.2005.859485&partnerID=40&md5=56bc7a2394f51f9db094d4a926990c28",Article,Scopus,2-s2.0-33748308927
"Ababei, C., Mogal, H., Bazargan, K.","Three-dimensional place and route for FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"1132","1140",,54,10.1109/TCAD.2005.855945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646720911&doi=10.1109%2fTCAD.2005.855945&partnerID=40&md5=aa700a348c09a12e37f0da286fce4a12",Article,Scopus,2-s2.0-33646720911
"Ababei, C., Bazargan, K.","Non-contiguous linear placement for reconfigurable fabrics",2006,"International Journal of Embedded Systems","2","1-2",,"86","94",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349136108&partnerID=40&md5=6ffdbc9334d8175699cb84cb874ce2bf",Article,Scopus,2-s2.0-70349136108
"Ababei, C., Mogal, H., Bazargan, K.","Three-dimensional place and route for FPGAs",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466456,"773","778",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344456185&partnerID=40&md5=ea6eae403472b6b44195fbe6d9d6e764",Conference Paper,Scopus,2-s2.0-28344456185
"Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.","Placement and routing in 3D integrated circuits",2005,"IEEE Design and Test of Computers","22","6",,"520","531",,98,10.1109/MDT.2005.150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344432776&doi=10.1109%2fMDT.2005.150&partnerID=40&md5=e55656906de716a56c3503e66005dc6c",Article,Scopus,2-s2.0-28344432776
"Ababei, C., Mogal, H., Bazargan, K.","3D FPGAs: Placement, routing, and architecture evaluation",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"263","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344394203&partnerID=40&md5=16108a5c070ee83f52154596d4b9d785",Conference Paper,Scopus,2-s2.0-20344394203
"Sivaswamy, S., Wang, G., Ababei, C., Bazargan, K., Kastner, R., Bozorgzadeh, E.","HARP: Hard-wired routing pattern FPGAs",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"21","29",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344386500&partnerID=40&md5=15b9a4e192aa55bccab9bfe6617ceb1f",Conference Paper,Scopus,2-s2.0-20344386500
"Maidee, P., Ababei, C., Bazargan, K.","Timing-driven partitioning-based placement for island style FPGAs",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","3",,"395","406",,26,10.1109/TCAD.2004.842812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15244346293&doi=10.1109%2fTCAD.2004.842812&partnerID=40&md5=5d31951a3d2c223ada27b0c4ff9e8598",Article,Scopus,2-s2.0-15244346293
"Ababei, C., Bazargan, K.","Non-contiguous linear placement for reconfigurable fabrics",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"1931","1938",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444324587&partnerID=40&md5=f526f857d82b567778e445875ae11ea9",Conference Paper,Scopus,2-s2.0-12444324587
"Ababei, C.","TPR: Three-D place and route for FPGAs",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"","",1172,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947968980&partnerID=40&md5=6fb50a1ea4b4225ce0876e9053ff6230",Conference Paper,Scopus,2-s2.0-84947968980
"Ababei, C., Maidee, P., Bazargan, K.","Exploring potential benefits of 3D FPGA integration",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"874","880",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889831892&partnerID=40&md5=a6e59c10899ed42c3cdafff59f032d1e",Conference Paper,Scopus,2-s2.0-84889831892
"Ababei, C., Bazargan, K.","Placement Method Targeting Predictability Robustness and Performance",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"81","85",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346778805&partnerID=40&md5=ecad98f56a719aed0c1d5eb52e74e7b6",Conference Paper,Scopus,2-s2.0-0346778805
"Maidee, P., Ababei, C., Bazargan, K.","Fast timing-driven partitioning-based placement for island style FPGAs",2003,"Proceedings - Design Automation Conference",,,,"598","603",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042635650&partnerID=40&md5=f7b771ebe85b3f6c4d85377855732aac",Conference Paper,Scopus,2-s2.0-0042635650
"Ababei, C., Bazargan, K.","Timing minimization by statistical timing hMetis-based partitioning",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183115,"58","63",,4,10.1109/ICVD.2003.1183115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-45449083656&doi=10.1109%2fICVD.2003.1183115&partnerID=40&md5=70d1b4fbf3a479d7906c8f44e48aae1f",Conference Paper,Scopus,2-s2.0-45449083656
"Ababei, C., Bazargan, K.","Statistical timing driven partitioning for VLSI circuits",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998465,"1109","",,5,10.1109/DATE.2002.998465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893771007&doi=10.1109%2fDATE.2002.998465&partnerID=40&md5=ab4af3e752f86e4954f53b37939fd455",Conference Paper,Scopus,2-s2.0-84893771007
"Ababei, C., Navaratnasothie, S., Bazargan, K., Karypis, G.","Multi-objective circuit partitioning for cutsize and path-based delay minimization",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"181","185",,33,10.1145/774572.774599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911943&doi=10.1145%2f774572.774599&partnerID=40&md5=04d479bb964ca491bc9976dc92afe50a",Conference Paper,Scopus,2-s2.0-0036911943
"Ababei, C., Marculescu, R.","Low-power realizations of secure chaotic communication schemes",2000,"IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings",,,,"30","33",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342466089&partnerID=40&md5=cecaac9bb6fe8fc9b7cc76b61d8f8c7f",Conference Paper,Scopus,2-s2.0-2342466089
"Marculescu, Radu, Ababei, Cristinel","Improving simulation efficiency for circuit-level power estimation",2000,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","471-I-474",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033683322&partnerID=40&md5=8d553c3102838237715e4a0f501419fd",Conference Paper,Scopus,2-s2.0-0033683322
"Ababei, Cristinel, Marculescu, Radu, Sundarajan, Venkat","Probabilistic aspects of crosstalk problems in CMOS ICs",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"117","120",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033682140&partnerID=40&md5=78ac2f2da61aa08dc76015651e525a95",Conference Paper,Scopus,2-s2.0-0033682140
