$date
	Sun Mar 09 10:44:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SPad_tb $end
$var wire 32 ! r_data [31:0] $end
$var reg 1 " clk $end
$var reg 8 # r_addr [7:0] $end
$var reg 1 $ ren $end
$var reg 1 % rst_n $end
$var reg 8 & w_addr [7:0] $end
$var reg 32 ' w_data [31:0] $end
$var reg 1 ( wen $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 ) r_addr [7:0] $end
$var wire 1 $ ren $end
$var wire 1 % rst_n $end
$var wire 8 * w_addr [7:0] $end
$var wire 32 + w_data [31:0] $end
$var wire 1 ( wen $end
$var reg 32 , r_data [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
1%
0$
b0 #
0"
bx !
$end
#3000
b100000000 -
0%
#5000
b100000000 -
1"
#10000
0"
#13000
1%
#15000
1"
#20000
0"
#23000
1$
#25000
b0 !
b0 ,
1"
#30000
0"
#35000
1"
#40000
0"
#43000
b1 #
b1 )
#45000
1"
#50000
0"
#53000
0$
#55000
1"
#60000
0"
#63000
b1100100 '
b1100100 +
1(
#65000
1"
#70000
0"
#73000
b11001000 '
b11001000 +
b10100 &
b10100 *
#75000
1"
#80000
0"
#83000
0(
#85000
1"
#90000
0"
#93000
b0 #
b0 )
1$
#95000
b1100100 !
b1100100 ,
1"
#100000
0"
#105000
1"
#110000
0"
#113000
b10100 #
b10100 )
#115000
b11001000 !
b11001000 ,
1"
#120000
0"
#125000
1"
#130000
0"
#133000
b101 #
b101 )
#135000
b0 !
b0 ,
1"
#140000
0"
#143000
0$
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#193000
