// Seed: 3799131629
module module_0;
  assign id_1[1'b0] = 1;
  assign module_2.id_20 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wire id_9,
    output supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output wire id_14,
    input wand id_15,
    output tri0 id_16,
    input tri id_17,
    input tri0 id_18,
    input wire id_19,
    input wand id_20,
    input tri0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input wor id_25,
    output wand id_26
);
  wire id_28;
  module_0 modCall_1 ();
endmodule
