* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Nov 7 2023 09:20:33

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer  /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev  /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic  --package  VQ100  --outdir  /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer  --translator  /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc  --dst_sdc_file  /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: Clocked_Logic
Used Logic Cell: 33/1280
Used Logic Tile: 8/160
Used IO Cell:    3/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 21
Fanout to Tile: 6


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 1 0 0 0 0 0 0 0   
 8|   0 0 0 0 8 4 0 0 0 0 0 0   
 7|   0 0 0 2 8 7 2 0 0 0 0 0   
 6|   0 0 0 0 1 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  2  0  0  0  0  0  0  0    
 8|     0  0  0  0 16 10  0  0  0  0  0  0    
 7|     0  0  0  2 16 21  4  0  0  0  0  0    
 6|     0  0  0  0  4  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 9.38

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  2  0  0  0  0  0  0  0    
 8|     0  0  0  0 16 14  0  0  0  0  0  0    
 7|     0  0  0  3 16 28  4  0  0  0  0  0    
 6|     0  0  0  0  4  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 28
Average number of input pins per logic tile: 10.88

***** Run Time Info *****
Run Time:  0
