

================================================================
== Vivado HLS Report for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_config13_s'
================================================================
* Date:           Sun Apr 23 20:56:54 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.926 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      511| 2.555 us | 2.555 us |  511|  511|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      510|      510|         7|          -|          -|    73|    no    |
        | + ReuseLoop      |        4|        4|         2|          1|          1|     4|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|     70|        -|       -|    -|
|Expression           |        -|      -|        0|    1169|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|      34|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|    1368|    -|
|Register             |        -|      -|     2331|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     70|     2331|    2571|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      1|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |             Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |myproject_mux_42_1120_1_1_U3659  |myproject_mux_42_1120_1_1  |        0|      0|  0|  17|    0|
    |myproject_mux_42_16_1_1_U3658    |myproject_mux_42_16_1_1    |        0|      0|  0|  17|    0|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                            |                           |        0|      0|  0|  34|    0|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +----------------------------------------+----------------------------------+-----------+
    |                Instance                |              Module              | Expression|
    +----------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_24_1_1_U3660  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3661  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3662  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3663  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3664  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3665  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3666  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3667  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3668  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3669  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3670  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3671  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3672  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3673  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3674  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3675  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3676  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3677  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3678  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3679  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3680  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3681  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3682  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3683  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3684  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3685  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3686  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3687  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3688  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3689  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3690  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3691  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3692  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3693  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3694  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3695  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3696  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3697  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3698  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3699  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3700  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3701  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3702  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3703  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3704  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3705  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3706  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3707  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3708  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3709  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3710  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3711  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3712  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3713  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3714  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3715  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3716  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3717  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3718  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3719  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3720  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3721  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3722  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3723  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3724  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3725  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3726  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3727  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3728  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_24_1_1_U3729  |myproject_mul_mul_16s_16s_24_1_1  |  i0 * i1  |
    +----------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_4493_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_4553_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_4559_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_4565_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_4571_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_4577_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_4583_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_4589_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_4595_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_4601_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_4607_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_4499_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_4613_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_4619_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_4625_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_4631_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_4637_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_4643_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_4649_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_4655_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_4661_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_4667_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_4505_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_4673_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_4679_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_32_V_fu_4685_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_33_V_fu_4691_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_34_V_fu_4697_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_35_V_fu_4703_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_36_V_fu_4709_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_37_V_fu_4715_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_38_V_fu_4721_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_39_V_fu_4727_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_4511_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_40_V_fu_4733_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_41_V_fu_4739_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_42_V_fu_4745_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_43_V_fu_4751_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_44_V_fu_4757_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_45_V_fu_4763_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_46_V_fu_4769_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_47_V_fu_4775_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_48_V_fu_4781_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_49_V_fu_4787_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_4517_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_50_V_fu_4793_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_51_V_fu_4799_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_52_V_fu_4805_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_53_V_fu_4811_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_54_V_fu_4817_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_55_V_fu_4823_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_56_V_fu_4829_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_57_V_fu_4835_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_58_V_fu_4841_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_59_V_fu_4847_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_4523_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_60_V_fu_4853_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_61_V_fu_4859_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_62_V_fu_4865_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_63_V_fu_4871_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_64_V_fu_4877_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_65_V_fu_4883_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_66_V_fu_4889_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_67_V_fu_4895_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_68_V_fu_4901_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_69_V_fu_4907_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_4529_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_4535_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_4541_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_4547_p2                |     +    |      0|  0|  16|          16|          16|
    |i_iw_fu_2829_p2                   |     +    |      0|  0|   7|           7|           1|
    |w_index_fu_4471_p2                |     +    |      0|  0|   4|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_4913_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln64_1_fu_4481_p2            |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln64_fu_4487_p2              |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1169|        1145|        1143|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_w_index72_phi_fu_2052_p4  |   9|          2|    2|          4|
    |data_0_V_V_blk_n                     |   9|          2|    1|          2|
    |data_1_V_V_blk_n                     |   9|          2|    1|          2|
    |data_2_V_V_blk_n                     |   9|          2|    1|          2|
    |data_3_V_V_blk_n                     |   9|          2|    1|          2|
    |i_iw_073_reg_2036                    |   9|          2|    7|         14|
    |res_0_V_V_blk_n                      |   9|          2|    1|          2|
    |res_10_V_V_blk_n                     |   9|          2|    1|          2|
    |res_11_V_V_blk_n                     |   9|          2|    1|          2|
    |res_12_V_V_blk_n                     |   9|          2|    1|          2|
    |res_13_V_V_blk_n                     |   9|          2|    1|          2|
    |res_14_V_V_blk_n                     |   9|          2|    1|          2|
    |res_15_V_V_blk_n                     |   9|          2|    1|          2|
    |res_16_V_V_blk_n                     |   9|          2|    1|          2|
    |res_17_V_V_blk_n                     |   9|          2|    1|          2|
    |res_18_V_V_blk_n                     |   9|          2|    1|          2|
    |res_19_V_V_blk_n                     |   9|          2|    1|          2|
    |res_1_V_V_blk_n                      |   9|          2|    1|          2|
    |res_20_V_V_blk_n                     |   9|          2|    1|          2|
    |res_21_V_V_blk_n                     |   9|          2|    1|          2|
    |res_22_V_V_blk_n                     |   9|          2|    1|          2|
    |res_23_V_V_blk_n                     |   9|          2|    1|          2|
    |res_24_V_V_blk_n                     |   9|          2|    1|          2|
    |res_25_V_V_blk_n                     |   9|          2|    1|          2|
    |res_26_V_V_blk_n                     |   9|          2|    1|          2|
    |res_27_V_V_blk_n                     |   9|          2|    1|          2|
    |res_28_V_V_blk_n                     |   9|          2|    1|          2|
    |res_29_V_V_blk_n                     |   9|          2|    1|          2|
    |res_2_V_V_blk_n                      |   9|          2|    1|          2|
    |res_30_V_V_blk_n                     |   9|          2|    1|          2|
    |res_31_V_V_blk_n                     |   9|          2|    1|          2|
    |res_32_V_V_blk_n                     |   9|          2|    1|          2|
    |res_33_V_V_blk_n                     |   9|          2|    1|          2|
    |res_34_V_V_blk_n                     |   9|          2|    1|          2|
    |res_35_V_V_blk_n                     |   9|          2|    1|          2|
    |res_36_V_V_blk_n                     |   9|          2|    1|          2|
    |res_37_V_V_blk_n                     |   9|          2|    1|          2|
    |res_38_V_V_blk_n                     |   9|          2|    1|          2|
    |res_39_V_V_blk_n                     |   9|          2|    1|          2|
    |res_3_V_V_blk_n                      |   9|          2|    1|          2|
    |res_40_V_V_blk_n                     |   9|          2|    1|          2|
    |res_41_V_V_blk_n                     |   9|          2|    1|          2|
    |res_42_V_V_blk_n                     |   9|          2|    1|          2|
    |res_43_V_V_blk_n                     |   9|          2|    1|          2|
    |res_44_V_V_blk_n                     |   9|          2|    1|          2|
    |res_45_V_V_blk_n                     |   9|          2|    1|          2|
    |res_46_V_V_blk_n                     |   9|          2|    1|          2|
    |res_47_V_V_blk_n                     |   9|          2|    1|          2|
    |res_48_V_V_blk_n                     |   9|          2|    1|          2|
    |res_49_V_V_blk_n                     |   9|          2|    1|          2|
    |res_4_V_V_blk_n                      |   9|          2|    1|          2|
    |res_50_V_V_blk_n                     |   9|          2|    1|          2|
    |res_51_V_V_blk_n                     |   9|          2|    1|          2|
    |res_52_V_V_blk_n                     |   9|          2|    1|          2|
    |res_53_V_V_blk_n                     |   9|          2|    1|          2|
    |res_54_V_V_blk_n                     |   9|          2|    1|          2|
    |res_55_V_V_blk_n                     |   9|          2|    1|          2|
    |res_56_V_V_blk_n                     |   9|          2|    1|          2|
    |res_57_V_V_blk_n                     |   9|          2|    1|          2|
    |res_58_V_V_blk_n                     |   9|          2|    1|          2|
    |res_59_V_V_blk_n                     |   9|          2|    1|          2|
    |res_5_V_V_blk_n                      |   9|          2|    1|          2|
    |res_60_V_V_blk_n                     |   9|          2|    1|          2|
    |res_61_V_V_blk_n                     |   9|          2|    1|          2|
    |res_62_V_V_blk_n                     |   9|          2|    1|          2|
    |res_63_V_V_blk_n                     |   9|          2|    1|          2|
    |res_64_V_V_blk_n                     |   9|          2|    1|          2|
    |res_65_V_V_blk_n                     |   9|          2|    1|          2|
    |res_66_V_V_blk_n                     |   9|          2|    1|          2|
    |res_67_V_V_blk_n                     |   9|          2|    1|          2|
    |res_68_V_V_blk_n                     |   9|          2|    1|          2|
    |res_69_V_V_blk_n                     |   9|          2|    1|          2|
    |res_6_V_V_blk_n                      |   9|          2|    1|          2|
    |res_7_V_V_blk_n                      |   9|          2|    1|          2|
    |res_8_V_V_blk_n                      |   9|          2|    1|          2|
    |res_9_V_V_blk_n                      |   9|          2|    1|          2|
    |tmp_V_1063_reg_2136                  |   9|          2|   16|         32|
    |tmp_V_1162_reg_2147                  |   9|          2|   16|         32|
    |tmp_V_1261_reg_2158                  |   9|          2|   16|         32|
    |tmp_V_1360_reg_2169                  |   9|          2|   16|         32|
    |tmp_V_1459_reg_2180                  |   9|          2|   16|         32|
    |tmp_V_1558_reg_2191                  |   9|          2|   16|         32|
    |tmp_V_1657_reg_2202                  |   9|          2|   16|         32|
    |tmp_V_1756_reg_2213                  |   9|          2|   16|         32|
    |tmp_V_1855_reg_2224                  |   9|          2|   16|         32|
    |tmp_V_1954_reg_2235                  |   9|          2|   16|         32|
    |tmp_V_2053_reg_2246                  |   9|          2|   16|         32|
    |tmp_V_2152_reg_2257                  |   9|          2|   16|         32|
    |tmp_V_2251_reg_2268                  |   9|          2|   16|         32|
    |tmp_V_2350_reg_2279                  |   9|          2|   16|         32|
    |tmp_V_2449_reg_2290                  |   9|          2|   16|         32|
    |tmp_V_2548_reg_2301                  |   9|          2|   16|         32|
    |tmp_V_2647_reg_2312                  |   9|          2|   16|         32|
    |tmp_V_271_reg_2059                   |   9|          2|   16|         32|
    |tmp_V_2746_reg_2323                  |   9|          2|   16|         32|
    |tmp_V_2845_reg_2334                  |   9|          2|   16|         32|
    |tmp_V_2944_reg_2345                  |   9|          2|   16|         32|
    |tmp_V_3043_reg_2356                  |   9|          2|   16|         32|
    |tmp_V_3142_reg_2367                  |   9|          2|   16|         32|
    |tmp_V_3241_reg_2378                  |   9|          2|   16|         32|
    |tmp_V_3340_reg_2389                  |   9|          2|   16|         32|
    |tmp_V_3439_reg_2400                  |   9|          2|   16|         32|
    |tmp_V_3538_reg_2411                  |   9|          2|   16|         32|
    |tmp_V_3637_reg_2422                  |   9|          2|   16|         32|
    |tmp_V_3736_reg_2433                  |   9|          2|   16|         32|
    |tmp_V_3835_reg_2444                  |   9|          2|   16|         32|
    |tmp_V_3934_reg_2455                  |   9|          2|   16|         32|
    |tmp_V_4033_reg_2466                  |   9|          2|   16|         32|
    |tmp_V_4132_reg_2477                  |   9|          2|   16|         32|
    |tmp_V_4231_reg_2488                  |   9|          2|   16|         32|
    |tmp_V_4330_reg_2499                  |   9|          2|   16|         32|
    |tmp_V_4429_reg_2510                  |   9|          2|   16|         32|
    |tmp_V_4528_reg_2521                  |   9|          2|   16|         32|
    |tmp_V_4627_reg_2532                  |   9|          2|   16|         32|
    |tmp_V_470_reg_2070                   |   9|          2|   16|         32|
    |tmp_V_4726_reg_2543                  |   9|          2|   16|         32|
    |tmp_V_4825_reg_2554                  |   9|          2|   16|         32|
    |tmp_V_4924_reg_2565                  |   9|          2|   16|         32|
    |tmp_V_5023_reg_2576                  |   9|          2|   16|         32|
    |tmp_V_5122_reg_2587                  |   9|          2|   16|         32|
    |tmp_V_5221_reg_2598                  |   9|          2|   16|         32|
    |tmp_V_5320_reg_2609                  |   9|          2|   16|         32|
    |tmp_V_5419_reg_2620                  |   9|          2|   16|         32|
    |tmp_V_5518_reg_2631                  |   9|          2|   16|         32|
    |tmp_V_5617_reg_2642                  |   9|          2|   16|         32|
    |tmp_V_569_reg_2081                   |   9|          2|   16|         32|
    |tmp_V_5716_reg_2653                  |   9|          2|   16|         32|
    |tmp_V_5815_reg_2664                  |   9|          2|   16|         32|
    |tmp_V_5914_reg_2675                  |   9|          2|   16|         32|
    |tmp_V_6013_reg_2686                  |   9|          2|   16|         32|
    |tmp_V_6112_reg_2697                  |   9|          2|   16|         32|
    |tmp_V_6211_reg_2708                  |   9|          2|   16|         32|
    |tmp_V_6310_reg_2719                  |   9|          2|   16|         32|
    |tmp_V_649_reg_2730                   |   9|          2|   16|         32|
    |tmp_V_658_reg_2741                   |   9|          2|   16|         32|
    |tmp_V_667_reg_2752                   |   9|          2|   16|         32|
    |tmp_V_668_reg_2092                   |   9|          2|   16|         32|
    |tmp_V_676_reg_2763                   |   9|          2|   16|         32|
    |tmp_V_685_reg_2774                   |   9|          2|   16|         32|
    |tmp_V_694_reg_2785                   |   9|          2|   16|         32|
    |tmp_V_703_reg_2796                   |   9|          2|   16|         32|
    |tmp_V_712_reg_2807                   |   9|          2|   16|         32|
    |tmp_V_721_reg_2818                   |   9|          2|   16|         32|
    |tmp_V_766_reg_2103                   |   9|          2|   16|         32|
    |tmp_V_865_reg_2114                   |   9|          2|   16|         32|
    |tmp_V_964_reg_2125                   |   9|          2|   16|         32|
    |w_index72_reg_2048                   |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |1368|        303| 1208|       2419|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_iw_073_reg_2036         |   7|   0|    7|          0|
    |i_iw_reg_5429             |   7|   0|    7|          0|
    |icmp_ln64_1_reg_5789      |   1|   0|    1|          0|
    |icmp_ln64_reg_5793        |   1|   0|    1|          0|
    |tmp_V_1063_reg_2136       |  16|   0|   16|          0|
    |tmp_V_1162_reg_2147       |  16|   0|   16|          0|
    |tmp_V_1261_reg_2158       |  16|   0|   16|          0|
    |tmp_V_1360_reg_2169       |  16|   0|   16|          0|
    |tmp_V_1459_reg_2180       |  16|   0|   16|          0|
    |tmp_V_1558_reg_2191       |  16|   0|   16|          0|
    |tmp_V_1657_reg_2202       |  16|   0|   16|          0|
    |tmp_V_1756_reg_2213       |  16|   0|   16|          0|
    |tmp_V_1855_reg_2224       |  16|   0|   16|          0|
    |tmp_V_1954_reg_2235       |  16|   0|   16|          0|
    |tmp_V_2053_reg_2246       |  16|   0|   16|          0|
    |tmp_V_2152_reg_2257       |  16|   0|   16|          0|
    |tmp_V_2251_reg_2268       |  16|   0|   16|          0|
    |tmp_V_2350_reg_2279       |  16|   0|   16|          0|
    |tmp_V_2449_reg_2290       |  16|   0|   16|          0|
    |tmp_V_2548_reg_2301       |  16|   0|   16|          0|
    |tmp_V_2647_reg_2312       |  16|   0|   16|          0|
    |tmp_V_271_reg_2059        |  16|   0|   16|          0|
    |tmp_V_2746_reg_2323       |  16|   0|   16|          0|
    |tmp_V_2845_reg_2334       |  16|   0|   16|          0|
    |tmp_V_2944_reg_2345       |  16|   0|   16|          0|
    |tmp_V_3043_reg_2356       |  16|   0|   16|          0|
    |tmp_V_3142_reg_2367       |  16|   0|   16|          0|
    |tmp_V_3241_reg_2378       |  16|   0|   16|          0|
    |tmp_V_3340_reg_2389       |  16|   0|   16|          0|
    |tmp_V_3439_reg_2400       |  16|   0|   16|          0|
    |tmp_V_3538_reg_2411       |  16|   0|   16|          0|
    |tmp_V_3637_reg_2422       |  16|   0|   16|          0|
    |tmp_V_3736_reg_2433       |  16|   0|   16|          0|
    |tmp_V_3835_reg_2444       |  16|   0|   16|          0|
    |tmp_V_3934_reg_2455       |  16|   0|   16|          0|
    |tmp_V_4033_reg_2466       |  16|   0|   16|          0|
    |tmp_V_4132_reg_2477       |  16|   0|   16|          0|
    |tmp_V_4231_reg_2488       |  16|   0|   16|          0|
    |tmp_V_4330_reg_2499       |  16|   0|   16|          0|
    |tmp_V_4429_reg_2510       |  16|   0|   16|          0|
    |tmp_V_4528_reg_2521       |  16|   0|   16|          0|
    |tmp_V_4627_reg_2532       |  16|   0|   16|          0|
    |tmp_V_470_reg_2070        |  16|   0|   16|          0|
    |tmp_V_4726_reg_2543       |  16|   0|   16|          0|
    |tmp_V_4825_reg_2554       |  16|   0|   16|          0|
    |tmp_V_4924_reg_2565       |  16|   0|   16|          0|
    |tmp_V_5023_reg_2576       |  16|   0|   16|          0|
    |tmp_V_5122_reg_2587       |  16|   0|   16|          0|
    |tmp_V_5221_reg_2598       |  16|   0|   16|          0|
    |tmp_V_5320_reg_2609       |  16|   0|   16|          0|
    |tmp_V_5419_reg_2620       |  16|   0|   16|          0|
    |tmp_V_5518_reg_2631       |  16|   0|   16|          0|
    |tmp_V_5617_reg_2642       |  16|   0|   16|          0|
    |tmp_V_569_reg_2081        |  16|   0|   16|          0|
    |tmp_V_5716_reg_2653       |  16|   0|   16|          0|
    |tmp_V_5815_reg_2664       |  16|   0|   16|          0|
    |tmp_V_5914_reg_2675       |  16|   0|   16|          0|
    |tmp_V_6013_reg_2686       |  16|   0|   16|          0|
    |tmp_V_6112_reg_2697       |  16|   0|   16|          0|
    |tmp_V_6211_reg_2708       |  16|   0|   16|          0|
    |tmp_V_6310_reg_2719       |  16|   0|   16|          0|
    |tmp_V_649_reg_2730        |  16|   0|   16|          0|
    |tmp_V_658_reg_2741        |  16|   0|   16|          0|
    |tmp_V_667_reg_2752        |  16|   0|   16|          0|
    |tmp_V_668_reg_2092        |  16|   0|   16|          0|
    |tmp_V_676_reg_2763        |  16|   0|   16|          0|
    |tmp_V_685_reg_2774        |  16|   0|   16|          0|
    |tmp_V_694_reg_2785        |  16|   0|   16|          0|
    |tmp_V_703_reg_2796        |  16|   0|   16|          0|
    |tmp_V_70_reg_5409         |  16|   0|   16|          0|
    |tmp_V_712_reg_2807        |  16|   0|   16|          0|
    |tmp_V_71_reg_5414         |  16|   0|   16|          0|
    |tmp_V_721_reg_2818        |  16|   0|   16|          0|
    |tmp_V_72_reg_5419         |  16|   0|   16|          0|
    |tmp_V_73_reg_5424         |  16|   0|   16|          0|
    |tmp_V_766_reg_2103        |  16|   0|   16|          0|
    |tmp_V_865_reg_2114        |  16|   0|   16|          0|
    |tmp_V_964_reg_2125        |  16|   0|   16|          0|
    |trunc_ln64_reg_5784       |   2|   0|    2|          0|
    |trunc_ln708_125_reg_5444  |  16|   0|   16|          0|
    |trunc_ln708_126_reg_5449  |  16|   0|   16|          0|
    |trunc_ln708_127_reg_5454  |  16|   0|   16|          0|
    |trunc_ln708_128_reg_5459  |  16|   0|   16|          0|
    |trunc_ln708_129_reg_5464  |  16|   0|   16|          0|
    |trunc_ln708_130_reg_5469  |  16|   0|   16|          0|
    |trunc_ln708_131_reg_5474  |  16|   0|   16|          0|
    |trunc_ln708_132_reg_5479  |  16|   0|   16|          0|
    |trunc_ln708_133_reg_5484  |  16|   0|   16|          0|
    |trunc_ln708_134_reg_5489  |  16|   0|   16|          0|
    |trunc_ln708_135_reg_5494  |  16|   0|   16|          0|
    |trunc_ln708_136_reg_5499  |  16|   0|   16|          0|
    |trunc_ln708_137_reg_5504  |  16|   0|   16|          0|
    |trunc_ln708_138_reg_5509  |  16|   0|   16|          0|
    |trunc_ln708_139_reg_5514  |  16|   0|   16|          0|
    |trunc_ln708_140_reg_5519  |  16|   0|   16|          0|
    |trunc_ln708_141_reg_5524  |  16|   0|   16|          0|
    |trunc_ln708_142_reg_5529  |  16|   0|   16|          0|
    |trunc_ln708_143_reg_5534  |  16|   0|   16|          0|
    |trunc_ln708_144_reg_5539  |  16|   0|   16|          0|
    |trunc_ln708_145_reg_5544  |  16|   0|   16|          0|
    |trunc_ln708_146_reg_5549  |  16|   0|   16|          0|
    |trunc_ln708_147_reg_5554  |  16|   0|   16|          0|
    |trunc_ln708_148_reg_5559  |  16|   0|   16|          0|
    |trunc_ln708_149_reg_5564  |  16|   0|   16|          0|
    |trunc_ln708_150_reg_5569  |  16|   0|   16|          0|
    |trunc_ln708_151_reg_5574  |  16|   0|   16|          0|
    |trunc_ln708_152_reg_5579  |  16|   0|   16|          0|
    |trunc_ln708_153_reg_5584  |  16|   0|   16|          0|
    |trunc_ln708_154_reg_5589  |  16|   0|   16|          0|
    |trunc_ln708_155_reg_5594  |  16|   0|   16|          0|
    |trunc_ln708_156_reg_5599  |  16|   0|   16|          0|
    |trunc_ln708_157_reg_5604  |  16|   0|   16|          0|
    |trunc_ln708_158_reg_5609  |  16|   0|   16|          0|
    |trunc_ln708_159_reg_5614  |  16|   0|   16|          0|
    |trunc_ln708_160_reg_5619  |  16|   0|   16|          0|
    |trunc_ln708_161_reg_5624  |  16|   0|   16|          0|
    |trunc_ln708_162_reg_5629  |  16|   0|   16|          0|
    |trunc_ln708_163_reg_5634  |  16|   0|   16|          0|
    |trunc_ln708_164_reg_5639  |  16|   0|   16|          0|
    |trunc_ln708_165_reg_5644  |  16|   0|   16|          0|
    |trunc_ln708_166_reg_5649  |  16|   0|   16|          0|
    |trunc_ln708_167_reg_5654  |  16|   0|   16|          0|
    |trunc_ln708_168_reg_5659  |  16|   0|   16|          0|
    |trunc_ln708_169_reg_5664  |  16|   0|   16|          0|
    |trunc_ln708_170_reg_5669  |  16|   0|   16|          0|
    |trunc_ln708_171_reg_5674  |  16|   0|   16|          0|
    |trunc_ln708_172_reg_5679  |  16|   0|   16|          0|
    |trunc_ln708_173_reg_5684  |  16|   0|   16|          0|
    |trunc_ln708_174_reg_5689  |  16|   0|   16|          0|
    |trunc_ln708_175_reg_5694  |  16|   0|   16|          0|
    |trunc_ln708_176_reg_5699  |  16|   0|   16|          0|
    |trunc_ln708_177_reg_5704  |  16|   0|   16|          0|
    |trunc_ln708_178_reg_5709  |  16|   0|   16|          0|
    |trunc_ln708_179_reg_5714  |  16|   0|   16|          0|
    |trunc_ln708_180_reg_5719  |  16|   0|   16|          0|
    |trunc_ln708_181_reg_5724  |  16|   0|   16|          0|
    |trunc_ln708_182_reg_5729  |  16|   0|   16|          0|
    |trunc_ln708_183_reg_5734  |  16|   0|   16|          0|
    |trunc_ln708_184_reg_5739  |  16|   0|   16|          0|
    |trunc_ln708_185_reg_5744  |  16|   0|   16|          0|
    |trunc_ln708_186_reg_5749  |  16|   0|   16|          0|
    |trunc_ln708_187_reg_5754  |  16|   0|   16|          0|
    |trunc_ln708_188_reg_5759  |  16|   0|   16|          0|
    |trunc_ln708_189_reg_5764  |  16|   0|   16|          0|
    |trunc_ln708_190_reg_5769  |  16|   0|   16|          0|
    |trunc_ln708_191_reg_5774  |  16|   0|   16|          0|
    |trunc_ln708_192_reg_5779  |  16|   0|   16|          0|
    |trunc_ln708_s_reg_5439    |  16|   0|   16|          0|
    |trunc_ln7_reg_5434        |  16|   0|   16|          0|
    |w_index72_reg_2048        |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2331|   0| 2331|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|data_0_V_V_dout     |  in |   16|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_1_V_V_dout     |  in |   16|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_2_V_V_dout     |  in |   16|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_3_V_V_dout     |  in |   16|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|res_0_V_V_din       | out |   16|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_1_V_V_din       | out |   16|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_2_V_V_din       | out |   16|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_3_V_V_din       | out |   16|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_4_V_V_din       | out |   16|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_4_V_V_full_n    |  in |    1|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_4_V_V_write     | out |    1|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_5_V_V_din       | out |   16|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_5_V_V_full_n    |  in |    1|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_5_V_V_write     | out |    1|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_6_V_V_din       | out |   16|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_6_V_V_full_n    |  in |    1|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_6_V_V_write     | out |    1|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_7_V_V_din       | out |   16|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_7_V_V_full_n    |  in |    1|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_7_V_V_write     | out |    1|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_8_V_V_din       | out |   16|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_8_V_V_full_n    |  in |    1|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_8_V_V_write     | out |    1|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_9_V_V_din       | out |   16|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_9_V_V_full_n    |  in |    1|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_9_V_V_write     | out |    1|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_10_V_V_din      | out |   16|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_10_V_V_full_n   |  in |    1|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_10_V_V_write    | out |    1|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_11_V_V_din      | out |   16|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_11_V_V_full_n   |  in |    1|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_11_V_V_write    | out |    1|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_12_V_V_din      | out |   16|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_12_V_V_full_n   |  in |    1|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_12_V_V_write    | out |    1|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_13_V_V_din      | out |   16|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_13_V_V_full_n   |  in |    1|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_13_V_V_write    | out |    1|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_14_V_V_din      | out |   16|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_14_V_V_full_n   |  in |    1|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_14_V_V_write    | out |    1|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_15_V_V_din      | out |   16|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_15_V_V_full_n   |  in |    1|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_15_V_V_write    | out |    1|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_16_V_V_din      | out |   16|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_16_V_V_full_n   |  in |    1|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_16_V_V_write    | out |    1|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_17_V_V_din      | out |   16|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_17_V_V_full_n   |  in |    1|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_17_V_V_write    | out |    1|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_18_V_V_din      | out |   16|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_18_V_V_full_n   |  in |    1|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_18_V_V_write    | out |    1|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_19_V_V_din      | out |   16|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_19_V_V_full_n   |  in |    1|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_19_V_V_write    | out |    1|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_20_V_V_din      | out |   16|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_20_V_V_full_n   |  in |    1|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_20_V_V_write    | out |    1|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_21_V_V_din      | out |   16|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_21_V_V_full_n   |  in |    1|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_21_V_V_write    | out |    1|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_22_V_V_din      | out |   16|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_22_V_V_full_n   |  in |    1|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_22_V_V_write    | out |    1|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_23_V_V_din      | out |   16|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_23_V_V_full_n   |  in |    1|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_23_V_V_write    | out |    1|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_24_V_V_din      | out |   16|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_24_V_V_full_n   |  in |    1|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_24_V_V_write    | out |    1|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_25_V_V_din      | out |   16|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_25_V_V_full_n   |  in |    1|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_25_V_V_write    | out |    1|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_26_V_V_din      | out |   16|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_26_V_V_full_n   |  in |    1|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_26_V_V_write    | out |    1|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_27_V_V_din      | out |   16|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_27_V_V_full_n   |  in |    1|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_27_V_V_write    | out |    1|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_28_V_V_din      | out |   16|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_28_V_V_full_n   |  in |    1|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_28_V_V_write    | out |    1|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_29_V_V_din      | out |   16|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_29_V_V_full_n   |  in |    1|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_29_V_V_write    | out |    1|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_30_V_V_din      | out |   16|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_30_V_V_full_n   |  in |    1|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_30_V_V_write    | out |    1|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_31_V_V_din      | out |   16|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_31_V_V_full_n   |  in |    1|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_31_V_V_write    | out |    1|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_32_V_V_din      | out |   16|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_32_V_V_full_n   |  in |    1|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_32_V_V_write    | out |    1|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_33_V_V_din      | out |   16|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_33_V_V_full_n   |  in |    1|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_33_V_V_write    | out |    1|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_34_V_V_din      | out |   16|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_34_V_V_full_n   |  in |    1|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_34_V_V_write    | out |    1|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_35_V_V_din      | out |   16|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_35_V_V_full_n   |  in |    1|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_35_V_V_write    | out |    1|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_36_V_V_din      | out |   16|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_36_V_V_full_n   |  in |    1|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_36_V_V_write    | out |    1|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_37_V_V_din      | out |   16|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_37_V_V_full_n   |  in |    1|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_37_V_V_write    | out |    1|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_38_V_V_din      | out |   16|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_38_V_V_full_n   |  in |    1|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_38_V_V_write    | out |    1|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_39_V_V_din      | out |   16|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_39_V_V_full_n   |  in |    1|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_39_V_V_write    | out |    1|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_40_V_V_din      | out |   16|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_40_V_V_full_n   |  in |    1|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_40_V_V_write    | out |    1|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_41_V_V_din      | out |   16|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_41_V_V_full_n   |  in |    1|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_41_V_V_write    | out |    1|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_42_V_V_din      | out |   16|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_42_V_V_full_n   |  in |    1|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_42_V_V_write    | out |    1|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_43_V_V_din      | out |   16|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_43_V_V_full_n   |  in |    1|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_43_V_V_write    | out |    1|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_44_V_V_din      | out |   16|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_44_V_V_full_n   |  in |    1|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_44_V_V_write    | out |    1|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_45_V_V_din      | out |   16|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_45_V_V_full_n   |  in |    1|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_45_V_V_write    | out |    1|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_46_V_V_din      | out |   16|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_46_V_V_full_n   |  in |    1|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_46_V_V_write    | out |    1|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_47_V_V_din      | out |   16|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_47_V_V_full_n   |  in |    1|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_47_V_V_write    | out |    1|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_48_V_V_din      | out |   16|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_48_V_V_full_n   |  in |    1|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_48_V_V_write    | out |    1|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_49_V_V_din      | out |   16|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_49_V_V_full_n   |  in |    1|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_49_V_V_write    | out |    1|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_50_V_V_din      | out |   16|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_50_V_V_full_n   |  in |    1|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_50_V_V_write    | out |    1|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_51_V_V_din      | out |   16|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_51_V_V_full_n   |  in |    1|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_51_V_V_write    | out |    1|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_52_V_V_din      | out |   16|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_52_V_V_full_n   |  in |    1|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_52_V_V_write    | out |    1|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_53_V_V_din      | out |   16|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_53_V_V_full_n   |  in |    1|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_53_V_V_write    | out |    1|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_54_V_V_din      | out |   16|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_54_V_V_full_n   |  in |    1|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_54_V_V_write    | out |    1|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_55_V_V_din      | out |   16|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_55_V_V_full_n   |  in |    1|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_55_V_V_write    | out |    1|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_56_V_V_din      | out |   16|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_56_V_V_full_n   |  in |    1|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_56_V_V_write    | out |    1|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_57_V_V_din      | out |   16|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_57_V_V_full_n   |  in |    1|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_57_V_V_write    | out |    1|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_58_V_V_din      | out |   16|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_58_V_V_full_n   |  in |    1|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_58_V_V_write    | out |    1|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_59_V_V_din      | out |   16|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_59_V_V_full_n   |  in |    1|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_59_V_V_write    | out |    1|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_60_V_V_din      | out |   16|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_60_V_V_full_n   |  in |    1|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_60_V_V_write    | out |    1|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_61_V_V_din      | out |   16|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_61_V_V_full_n   |  in |    1|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_61_V_V_write    | out |    1|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_62_V_V_din      | out |   16|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_62_V_V_full_n   |  in |    1|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_62_V_V_write    | out |    1|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_63_V_V_din      | out |   16|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_63_V_V_full_n   |  in |    1|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_63_V_V_write    | out |    1|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_64_V_V_din      | out |   16|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_64_V_V_full_n   |  in |    1|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_64_V_V_write    | out |    1|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_65_V_V_din      | out |   16|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_65_V_V_full_n   |  in |    1|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_65_V_V_write    | out |    1|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_66_V_V_din      | out |   16|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_66_V_V_full_n   |  in |    1|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_66_V_V_write    | out |    1|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_67_V_V_din      | out |   16|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_67_V_V_full_n   |  in |    1|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_67_V_V_write    | out |    1|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_68_V_V_din      | out |   16|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_68_V_V_full_n   |  in |    1|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_68_V_V_write    | out |    1|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_69_V_V_din      | out |   16|   ap_fifo  |                       res_69_V_V                       |    pointer   |
|res_69_V_V_full_n   |  in |    1|   ap_fifo  |                       res_69_V_V                       |    pointer   |
|res_69_V_V_write    | out |    1|   ap_fifo  |                       res_69_V_V                       |    pointer   |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

