# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" \

# Do not sort compile order
nosort
