library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;

entity OverflowBabinSigned is
    Port( 
        a: in std_logic_vector(3 downto 0);
        b: in std_logic_vector(3 downto 0);
        overflow: out STD_LOGIC
    );
end entity OverflowBabinSigned;

architecture Behavioral of OverflowBabinSigned is
begin
    process(a,b)
        variable sum: signed(4 downto 0); -- Changed to signed type
    begin
        sum := signed('0' & a) + signed('0' & b); -- Converted a and b to signed

        if sum(sum'high) = '1' then
            overflow <= '1';
        else 
            overflow <= '0';
        end if;
    end process;
end architecture Behavioral;