INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol FlagN, assumed default net type wire [C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol FlagC, assumed default net type wire [C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol FlagV, assumed default net type wire [C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/ALU.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_4/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_5/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_5/new/Lab3_Part4_test_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_Part4_test_32bit
