question,A,B,C,D,E,answer,explanation
"<p>The JTAG signals are named TDI, TDO, TMS, and TCK.</p>",True,False,,,,A,
<p>The programming technologies that are used in CPLD devices are all nonvolatile.</p>,True,False,,,,A,
"<p>Generally, PLDs can be described as being one of four different types.</p>",True,False,,,,B,
"<p>The programming technologies that are used in FPGA devices include SRAM, flash, and antifuse, with flash being most common.</p>",True,False,,,,B,
<p>The Altera UPIX educational development board contains an EP10K60 device in a 280-pin package.</p>,True,False,,,,B,
<p>SPLD is a program language used by PLD software.</p>,True,False,,,,B,
<p>The Boolean sum of the four product terms is called the sum-of-products.</p>,True,False,,,,A,
<p>CPLDs and FPGAs are often referred to as high-capacity programmable logic devices (HCPLDs).</p>,True,False,,,,A,
"<p>In a PLD, a blown fuse at an OR gate is a LOW and a blown fuse at an AND gate is a HIGH.</p>",True,False,,,,A,
<p>The hard core portions of FPGAs are reprogrammable in the field.</p>,True,False,,,,B,
<p>The FPLA has a programmable AND array and a programmable OR array.</p>,True,False,,,,A,
<p>The PAL structure is able to perform any sum-of-products (SOP) operation.</p>,True,False,,,,A,
<p>Using a hardware solution for your digital system design is always faster than a software solution.</p>,True,False,,,,A,
<p>A GAL is a programmable/reprogrammable PAL.</p>,True,False,,,,A,
<p>Altera Corporation and Xilinx Corporation are the two leading PLD manufacturers.</p>,True,False,,,,A,
"<p>The PAL has an AND and OR structure similar to a PROM, but in the PAL the inputs to the AND gates are programmable, whereas the inputs to the OR gate are hard-wired.</p>",True,False,,,,A,
<p>Gate arrays are ULSI circuits that offer hundreds of thousands of gates.</p>,True,False,,,,A,
<p>Schematic capture is a process performed by PLD software.</p>,True,False,,,,A,
<p>An expensive form of programmable logic is SPLD.</p>,True,False,,,,B,
<p>Most PAL devices have a tristate buffer driving the input pins.</p>,True,False,,,,B,
<p>The schematic editor allows you to connect with predefined logic symbols.</p>,True,False,,,,A,
"<p>VHDL code is divided into three sections: library declaration, entity declaration, and architecture body.</p>",True,False,,,,A,
<p>All inputs to the MAX7000S device and all macrocell outputs feed the PIA.</p>,True,False,,,,A,
<p>Sum-of-products is two or more product terms that are NANDed together.</p>,True,False,,,,B,
<p>Most complex digital designs include a mix of different hardware categories.</p>,True,False,,,,A,
<p>The Altera FLEX10K family uses a look-up table (LUT) architecture.</p>,True,False,,,,A,
<p>PLDs cannot meet all the possible requirements of complex digital circuitry.</p>,True,False,,,,B,
<p>The four input-only pins found on devices in the MAX7000S family can be configured as specific high-speed control signals or as general user inputs.</p>,True,False,,,,A,
"<p>In the OLMC of a GAL16V8, the FMUX selects the signal that is fed into the input matrix.</p>",True,False,,,,A,
<p>A PAL consists of an array of fixed AND gates that are connected to a programmable array of OR gates.</p>,True,False,,,,B,
<p>The MAX+PLUS II compiler will automatically program a macrocell to borrow up to six product terms from each of three adjacent macrocells in the same LAB.</p>,True,False,,,,B,
<p>Antifuse devices are volatile.</p>,True,False,,,,B,
"<p>With microcomputer/DSP systems, devices can be electronically controlled and data can be manipulated by executing a program of instructions that has been written for the application.</p>",True,False,,,,A,
"<p>The major digital system categories include Boolean logic, ASICs, and microprocessor/DSP devices.</p>",True,False,,,,B,
<p>The GAL chip uses an EEPROM array that is erasable and reprogrammable at least 1000 times.</p>,True,False,,,,B,
"<p>PLDs did not gain widespread acceptance with digital until the mid-1980s, when a device called a PAL was introduced.</p>",True,False,,,,B,
<p>Expanders make it possible to increase the number of terms in a programmable SOP operation.</p>,True,False,,,,A,
<p>The GAL16V8 has eight dedicated input pins.</p>,True,False,,,,A,
"<p>In the FLEX10K device, the LE can produce two outputs to drive local (LAB) and global (fast track) interconnects on the chip.</p>",True,False,,,,A,
<p>The architecture of a PAL differs slightly from that of a PROM.</p>,True,False,,,,A,
<p>LUT is an acronym for look-up table.</p>,True,False,,,,A,
<p>A PAL uses a programmable OR array followed by a fixed AND array.</p>,True,False,,,,B,
<p>The SRAM technology is volatile.</p>,True,False,,,,A,
<p>The major structures of the MAX7000S are the logic array block (LAB) and the programmable intermediate array (PIA).</p>,True,False,,,,B,
<p>All I/O pins in the MAX7000S family have a tristate buffer.</p>,True,False,,,,A,
"<p>Based on the high-density architecture of logic cells, FLEX10K devices are generally classified as HCPLDs.</p>",True,False,,,,B,
<p>A CPLD is basically a simplified PLD.</p>,True,False,,,,B,
<p>The GAL22V10 has 12 outputs pins and 10 input pins.</p>,True,False,,,,B,
<p>The GAL16V8 has 32 input variables.</p>,True,False,,,,A,
<p>Xilinx software uses triangular symbols called buffers to define pins as input or output.</p>,True,False,,,,B,
