--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10545 paths analyzed, 1186 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.376ns.
--------------------------------------------------------------------------------
Slack:                  11.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.348ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_temp_ans_cow_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.C2      net (fanout=4)        0.551   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<1>1
                                                       game_FSM/M_temp_ans_cow_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.348ns (1.621ns logic, 6.727ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  11.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.209ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_temp_ans_cow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.D3      net (fanout=4)        0.412   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<2>1
                                                       game_FSM/M_temp_ans_cow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.209ns (1.621ns logic, 6.588ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.662 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_temp_ans_cow_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y13.A6      net (fanout=4)        0.377   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y13.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[5]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<3>1
                                                       game_FSM/M_temp_ans_cow_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (1.621ns logic, 6.553ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_temp_ans_cow_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X15Y14.C2      net (fanout=44)       2.139   M_game_FSM_led_out[1]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.C2      net (fanout=4)        0.551   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<1>1
                                                       game_FSM/M_temp_ans_cow_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (1.621ns logic, 6.508ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_temp_ans_cow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X15Y14.C2      net (fanout=44)       2.139   M_game_FSM_led_out[1]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.D3      net (fanout=4)        0.412   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<2>1
                                                       game_FSM/M_temp_ans_cow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (1.621ns logic, 6.369ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_temp_ans_cow_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.B6      net (fanout=4)        0.164   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1
                                                       game_FSM/M_temp_ans_cow_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (1.621ns logic, 6.340ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  12.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.662 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_temp_ans_cow_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X15Y14.C2      net (fanout=44)       2.139   M_game_FSM_led_out[1]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y13.A6      net (fanout=4)        0.377   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y13.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[5]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<3>1
                                                       game_FSM/M_temp_ans_cow_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (1.621ns logic, 6.334ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  12.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd42_1 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.746 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd42_1 to game_FSM/M_temp_ans_cow_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd44_1
                                                       game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D2      net (fanout=1)        2.146   game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D       Tilo                  0.235   game_FSM/M_state_q__n1059212
                                                       game_FSM/M_state_q__n10592121
    SLICE_X8Y24.A1       net (fanout=6)        1.303   game_FSM/M_state_q__n1059212
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.C2      net (fanout=4)        0.551   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<1>1
                                                       game_FSM/M_temp_ans_cow_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (1.597ns logic, 6.327ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  12.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y26.A4      net (fanout=6)        1.372   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y26.A       Tilo                  0.259   game_FSM/N142
                                                       game_FSM/M_state_q__n1271_inv_SW6
    SLICE_X11Y26.B5      net (fanout=1)        1.038   game_FSM/N142
    SLICE_X11Y26.CLK     Tas                   0.373   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (1.621ns logic, 6.259ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  12.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.752 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X9Y41.A1       net (fanout=2)        0.755   btn_cond_1/M_ctr_q[14]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.945ns logic, 5.950ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.752 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X9Y41.A2       net (fanout=2)        0.736   btn_cond_1/M_ctr_q[18]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (1.945ns logic, 5.931ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  12.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.752 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X9Y41.A1       net (fanout=2)        0.755   btn_cond_1/M_ctr_q[14]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.365   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (1.902ns logic, 5.950ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.752 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X9Y41.A2       net (fanout=2)        0.736   btn_cond_1/M_ctr_q[18]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.365   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (1.902ns logic, 5.931ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.752 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X9Y41.A6       net (fanout=2)        0.656   btn_cond_1/M_ctr_q[19]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (1.945ns logic, 5.851ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd42_1 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.746 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd42_1 to game_FSM/M_temp_ans_cow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd44_1
                                                       game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D2      net (fanout=1)        2.146   game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D       Tilo                  0.235   game_FSM/M_state_q__n1059212
                                                       game_FSM/M_state_q__n10592121
    SLICE_X8Y24.A1       net (fanout=6)        1.303   game_FSM/M_state_q__n1059212
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.D3      net (fanout=4)        0.412   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<2>1
                                                       game_FSM/M_temp_ans_cow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (1.597ns logic, 6.188ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  12.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.753ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.752 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X9Y41.A6       net (fanout=2)        0.656   btn_cond_1/M_ctr_q[19]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.365   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.753ns (1.902ns logic, 5.851ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd44 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd44 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd44
    SLICE_X15Y14.C5      net (fanout=40)       2.358   M_game_FSM_led_out[3]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y25.D1      net (fanout=6)        1.421   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y25.D       Tilo                  0.259   game_FSM/N141
                                                       game_FSM/M_state_q__n1271_inv_SW5
    SLICE_X11Y26.B4      net (fanout=1)        0.831   game_FSM/N141
    SLICE_X11Y26.CLK     Tas                   0.373   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (1.621ns logic, 6.101ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.658 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_temp_ans_cow_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X15Y14.C2      net (fanout=44)       2.139   M_game_FSM_led_out[1]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y11.B6      net (fanout=4)        0.164   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y11.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1
                                                       game_FSM/M_temp_ans_cow_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (1.621ns logic, 6.121ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd42_1 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.750 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd42_1 to game_FSM/M_temp_ans_cow_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd44_1
                                                       game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D2      net (fanout=1)        2.146   game_FSM/M_state_q_FSM_FFd42_1
    SLICE_X10Y18.D       Tilo                  0.235   game_FSM/M_state_q__n1059212
                                                       game_FSM/M_state_q__n10592121
    SLICE_X8Y24.A1       net (fanout=6)        1.303   game_FSM/M_state_q__n1059212
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y11.A1      net (fanout=6)        2.327   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y11.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>54
    SLICE_X13Y13.A6      net (fanout=4)        0.377   game_FSM/M_state_q_M_temp_ans_cow_d<0>5
    SLICE_X13Y13.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[5]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<3>1
                                                       game_FSM/M_temp_ans_cow_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (1.597ns logic, 6.153ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  12.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.752 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X10Y38.D2      net (fanout=2)        0.966   btn_cond_1/M_ctr_q[2]
    SLICE_X10Y38.D       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd44_1
                                                       btn_cond_1/out1
    SLICE_X11Y41.C5      net (fanout=3)        0.633   out_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (1.921ns logic, 5.797ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.752 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X13Y42.C2      net (fanout=2)        0.939   btn_cond_2/M_ctr_q[16]
    SLICE_X13Y42.C       Tilo                  0.259   out1_0
                                                       btn_cond_2/out2
    SLICE_X11Y41.A2      net (fanout=3)        1.036   out1_0
    SLICE_X11Y41.A       Tilo                  0.259   M_last_q_1
                                                       btn_cond_2/out4
    SLICE_X11Y26.A6      net (fanout=1)        1.294   M_btn_cond_2_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (1.945ns logic, 5.774ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X15Y14.C2      net (fanout=44)       2.139   M_game_FSM_led_out[1]
    SLICE_X15Y14.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>1121
    SLICE_X8Y24.A6       net (fanout=4)        1.491   game_FSM/M_state_q_M_temp_ans_cow_d<0>112
    SLICE_X8Y24.A        Tilo                  0.254   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<0>111
    SLICE_X13Y26.A4      net (fanout=6)        1.372   game_FSM/M_state_q_M_temp_ans_cow_d<0>11
    SLICE_X13Y26.A       Tilo                  0.259   game_FSM/N142
                                                       game_FSM/M_state_q__n1271_inv_SW6
    SLICE_X11Y26.B5      net (fanout=1)        1.038   game_FSM/N142
    SLICE_X11Y26.CLK     Tas                   0.373   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (1.621ns logic, 6.040ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  12.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.752 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X10Y38.D2      net (fanout=2)        0.966   btn_cond_1/M_ctr_q[2]
    SLICE_X10Y38.D       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd44_1
                                                       btn_cond_1/out1
    SLICE_X11Y41.C5      net (fanout=3)        0.633   out_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.365   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (1.878ns logic, 5.797ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.752 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X13Y42.C2      net (fanout=2)        0.939   btn_cond_2/M_ctr_q[16]
    SLICE_X13Y42.C       Tilo                  0.259   out1_0
                                                       btn_cond_2/out2
    SLICE_X11Y41.A2      net (fanout=3)        1.036   out1_0
    SLICE_X11Y41.A       Tilo                  0.259   M_last_q_1
                                                       btn_cond_2/out4
    SLICE_X11Y26.A6      net (fanout=1)        1.294   M_btn_cond_2_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.365   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (1.902ns logic, 5.774ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  12.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd11 (FF)
  Destination:          game_FSM/M_check_ans_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.630 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd11 to game_FSM/M_check_ans_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q_FSM_FFd11
    SLICE_X10Y18.C1      net (fanout=8)        1.671   game_FSM/M_state_q_FSM_FFd11
    SLICE_X10Y18.C       Tilo                  0.235   game_FSM/M_state_q__n1059212
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<4>41
    SLICE_X11Y17.D1      net (fanout=3)        1.226   game_FSM/M_state_q_M_temp_ans_cow_d<4>4
    SLICE_X11Y17.D       Tilo                  0.259   M_game_FSM_led_out_4[1]
                                                       game_FSM/M_state_q_M_state_q<5>
    SLICE_X15Y25.D6      net (fanout=5)        1.638   game_FSM/M_state_q[5]
    SLICE_X15Y25.D       Tilo                  0.259   game_FSM/N185
                                                       game_FSM/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X8Y16.C5       net (fanout=1)        1.404   game_FSM/N185
    SLICE_X8Y16.CLK      Tas                   0.339   game_FSM/M_check_ans_q[1]
                                                       game_FSM/M_check_ans_q_1_rstpot
                                                       game_FSM/M_check_ans_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.549ns (1.610ns logic, 5.939ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd47 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd47 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd47
                                                       game_FSM/M_state_q_FSM_FFd47
    SLICE_X11Y15.C3      net (fanout=7)        2.402   game_FSM/M_state_q_FSM_FFd47
    SLICE_X11Y15.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q__n10592111
    SLICE_X15Y23.B5      net (fanout=9)        1.447   game_FSM/M_state_q__n1059211
    SLICE_X15Y23.B       Tilo                  0.259   game_FSM/N87
                                                       game_FSM/_n0662<0>1_SW0
    SLICE_X8Y24.C4       net (fanout=3)        1.127   game_FSM/N87
    SLICE_X8Y24.CMUX     Tilo                  0.430   game_FSM/_n1223[2]
                                                       game_FSM/M_state_q__n1271_inv_SW7_G
                                                       game_FSM/M_state_q__n1271_inv_SW7
    SLICE_X11Y26.B3      net (fanout=1)        0.844   game_FSM/N143
    SLICE_X11Y26.CLK     Tas                   0.373   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (1.797ns logic, 5.820ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd37 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.656 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd37 to game_FSM/M_temp_input_cow_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   game_FSM/M_state_q_FSM_FFd43
                                                       game_FSM/M_state_q_FSM_FFd37
    SLICE_X10Y16.A2      net (fanout=7)        2.312   game_FSM/M_state_q_FSM_FFd37
    SLICE_X10Y16.A       Tilo                  0.235   game_FSM/M_state_q__n10591
                                                       game_FSM/M_state_q__n105931
    SLICE_X9Y17.B1       net (fanout=4)        0.771   game_FSM/M_state_q__n10593
    SLICE_X9Y17.B        Tilo                  0.259   game_FSM/M_state_q__n0838<4>2
                                                       game_FSM/M_state_q__n0838<4>21
    SLICE_X14Y10.C2      net (fanout=25)       2.411   game_FSM/M_state_q__n0838<4>2
    SLICE_X14Y10.C       Tilo                  0.235   game_FSM/M_temp_input_cow_q[10]
                                                       game_FSM/M_state_q__n0838<10>11
    SLICE_X14Y10.A1      net (fanout=4)        0.545   game_FSM/M_state_q__n0838<10>1
    SLICE_X14Y10.CLK     Tas                   0.349   game_FSM/M_temp_input_cow_q[10]
                                                       game_FSM/M_state_q__n0838<8>1
                                                       game_FSM/M_temp_input_cow_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (1.603ns logic, 6.039ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.752 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_16 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_16
    SLICE_X9Y41.A4       net (fanout=2)        0.492   btn_cond_1/M_ctr_q[16]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (1.945ns logic, 5.687ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.689 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.CQ       Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X9Y41.A1       net (fanout=2)        0.755   btn_cond_1/M_ctr_q[14]
    SLICE_X9Y41.A        Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out2
    SLICE_X11Y41.C2      net (fanout=3)        0.997   out1_1
    SLICE_X11Y41.C       Tilo                  0.259   M_last_q_1
                                                       btn_cond_1/out4
    SLICE_X11Y26.A2      net (fanout=1)        1.693   M_btn_cond_1_out
    SLICE_X11Y26.A       Tilo                  0.259   game_FSM/M_check_state_q[2]
                                                       game_FSM/_n06521
    SLICE_X10Y25.D3      net (fanout=20)       0.579   game_FSM/_n0652
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X12Y16.CE      net (fanout=8)        1.742   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X12Y16.CLK     Tceck                 0.266   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (1.803ns logic, 5.766ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd47 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.664 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd47 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd47
                                                       game_FSM/M_state_q_FSM_FFd47
    SLICE_X11Y15.C3      net (fanout=7)        2.402   game_FSM/M_state_q_FSM_FFd47
    SLICE_X11Y15.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q__n10592111
    SLICE_X10Y18.B4      net (fanout=9)        0.737   game_FSM/M_state_q__n1059211
    SLICE_X10Y18.B       Tilo                  0.235   game_FSM/M_state_q__n1059212
                                                       game_FSM/M_state_q__n1059213
    SLICE_X10Y25.D4      net (fanout=4)        0.951   game_FSM/M_state_q__n105921
    SLICE_X10Y25.D       Tilo                  0.235   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CE      net (fanout=8)        1.926   game_FSM/M_state_q__n0691_inv1_cepot
    SLICE_X13Y15.CLK     Tceck                 0.408   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.613ns logic, 6.016ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_2/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_3/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_4/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_5/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_6/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_7/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_8/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_9/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_10/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_11/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_12/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_13/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_14/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_15/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_16/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_17/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_18/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_19/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_0/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.376|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10545 paths, 0 nets, and 1797 connections

Design statistics:
   Minimum period:   8.376ns{1}   (Maximum frequency: 119.389MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 10:21:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



