/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd50140)
 * 
 * On Wed Jun 15 06:28:21 KST 2022
 * 
 */

/* Generation options: */
#ifndef __mkCacheSetAssociative_h__
#define __mkCacheSetAssociative_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCacheSetAssociative module */
class MOD_mkCacheSetAssociative : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_RegFile<tUInt8,tUWide> INST_dataArray_0;
  MOD_RegFile<tUInt8,tUWide> INST_dataArray_1;
  MOD_RegFile<tUInt8,tUInt8> INST_dirtyArray_0;
  MOD_RegFile<tUInt8,tUInt8> INST_dirtyArray_1;
  MOD_Reg<tUInt32> INST_hitQ_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_hitQ_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_hitQ_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_hitQ_data_0_wires_0;
  MOD_Wire<tUInt32> INST_hitQ_data_0_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_hitQ_deqP_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_deqP_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_empty_ehrReg;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_2;
  MOD_Wire<tUInt8> INST_hitQ_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_hitQ_enqP_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_enqP_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_full_ehrReg;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_2;
  MOD_Reg<tUInt8> INST_init;
  MOD_RegFile<tUInt8,tUInt8> INST_lruArray_0;
  MOD_RegFile<tUInt8,tUInt8> INST_lruArray_1;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_memReqQ_data_0;
  MOD_Reg<tUWide> INST_memReqQ_data_1;
  MOD_Reg<tUInt8> INST_memReqQ_deqP;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_empty;
  MOD_Reg<tUInt8> INST_memReqQ_enqP;
  MOD_Reg<tUWide> INST_memReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_full;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_memRespQ_data_0;
  MOD_Reg<tUWide> INST_memRespQ_data_1;
  MOD_Reg<tUInt8> INST_memRespQ_deqP;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_empty;
  MOD_Reg<tUInt8> INST_memRespQ_enqP;
  MOD_Reg<tUWide> INST_memRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_full;
  MOD_Reg<tUInt32> INST_missCnt;
  MOD_Reg<tUWide> INST_missReq;
  MOD_Reg<tUInt32> INST_reqCnt;
  MOD_Reg<tUInt8> INST_status;
  MOD_RegFile<tUInt8,tUInt32> INST_tagArray_0;
  MOD_RegFile<tUInt8,tUInt32> INST_tagArray_1;
  MOD_Reg<tUInt8> INST_targetLine;
  MOD_Reg<tUInt8> INST_testflag;
 
 /* Constructor */
 public:
  MOD_mkCacheSetAssociative(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_req_r;
  tUWide PORT_memResp_r;
  tUWide PORT_memReq;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_memRespQ_full__h26980;
  tUInt8 DEF_memReqQ_empty__h15836;
  tUInt8 DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196;
  tUInt8 DEF_x__h36644;
  tUInt8 DEF_x_BIT_5___h28940;
  tUInt8 DEF_memReqQ_full__h15798;
  tUInt8 DEF_status__h29550;
  tUInt8 DEF_idx__h32828;
  tUWide DEF_missReq___d190;
  tUInt32 DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192;
  tUInt32 DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195;
  tUInt8 DEF_x__h29519;
  tUInt8 DEF_memRespQ_empty__h27018;
  tUInt8 DEF_hitQ_full_ehrReg__h5977;
  tUInt8 DEF_hitQ_empty_wires_0_whas____d12;
  tUInt8 DEF_hitQ_empty_wires_0_wget____d13;
  tUInt8 DEF_hitQ_empty_ehrReg__h4861;
  tUInt8 DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193;
  tUInt8 DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206;
  tUInt8 DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201;
  tUInt8 DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194;
  tUInt8 DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263;
  tUInt8 DEF_NOT_memReqQ_full_4___d209;
 
 /* Local definitions */
 private:
  tUInt8 DEF_x__h33278;
  tUInt8 DEF_offset__h31519;
  tUInt8 DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
  tUInt8 DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
  tUWide DEF_memReqQ_enqReq_wires_2_wget____d29;
  tUWide DEF_memReqQ_enqReq_wires_1_wget____d31;
  tUWide DEF_memReqQ_enqReq_wires_0_wget____d33;
  tUWide DEF_memReqQ_enqReq_ehrReg___d34;
  tUWide DEF_memReqQ_data_1___d394;
  tUWide DEF_memReqQ_data_0___d392;
  tUWide DEF_memRespQ_enqReq_wires_2_wget____d107;
  tUWide DEF_memRespQ_enqReq_wires_1_wget____d109;
  tUWide DEF_memRespQ_enqReq_wires_0_wget____d111;
  tUWide DEF_memRespQ_enqReq_ehrReg___d112;
  tUWide DEF_memRespQ_data_1__h33811;
  tUWide DEF_memRespQ_data_0__h33789;
  tUWide DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337;
  tUWide DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227;
  tUWide DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335;
  tUWide DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225;
  tUInt32 DEF_x_wget__h1982;
  tUInt32 DEF_def__h41666;
  tUInt32 DEF_x__h40799;
  tUInt32 DEF_x__h40774;
  tUInt8 DEF_memRespQ_clearReq_wires_0_whas____d128;
  tUInt8 DEF_memRespQ_clearReq_wires_0_wget____d129;
  tUInt8 DEF_memRespQ_clearReq_ehrReg__h22438;
  tUInt8 DEF_memRespQ_deqReq_ehrReg___d122;
  tUInt8 DEF_memRespQ_enqReq_wires_1_whas____d108;
  tUInt8 DEF_memRespQ_enqReq_wires_0_whas____d110;
  tUInt8 DEF_memReqQ_clearReq_wires_0_whas____d50;
  tUInt8 DEF_memReqQ_clearReq_wires_0_wget____d51;
  tUInt8 DEF_memReqQ_clearReq_ehrReg__h10871;
  tUInt8 DEF_memReqQ_deqReq_ehrReg___d44;
  tUInt8 DEF_memReqQ_enqReq_wires_1_whas____d30;
  tUInt8 DEF_memReqQ_enqReq_wires_0_whas____d32;
  tUInt8 DEF_x__h41856;
  tUWide DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
  tUWide DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98;
  tUWide DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99;
  tUWide DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
  tUWide DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176;
  tUWide DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177;
  tUWide DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37;
  tUWide DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
  tUWide DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
  tUWide DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
  tUWide DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102;
  tUWide DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115;
  tUWide DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
  tUWide DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
  tUWide DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
  tUWide DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180;
  tUInt32 DEF_def__h2472;
  tUInt8 DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
  tUInt8 DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
  tUInt8 DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
  tUInt8 DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
  tUWide DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245;
  tUWide DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244;
  tUWide DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376;
  tUWide DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375;
  tUWide DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255;
  tUWide DEF_DONTCARE_CONCAT_4___d254;
  tUWide DEF__0_CONCAT_DONTCARE___d105;
  tUWide DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423;
  tUWide DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414;
  tUWide DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239;
  tUWide DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374;
  tUWide DEF__1_CONCAT_memResp_r___d424;
  tUWide DEF__0_CONCAT_DONTCARE___d183;
  tUWide DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294;
  tUWide DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361;
 
 /* Rules */
 public:
  void RL_hitQ_data_0_canonicalize();
  void RL_hitQ_empty_canonicalize();
  void RL_hitQ_full_canonicalize();
  void RL_memReqQ_enqReq_canonicalize();
  void RL_memReqQ_deqReq_canonicalize();
  void RL_memReqQ_clearReq_canonicalize();
  void RL_memReqQ_canonicalize();
  void RL_memRespQ_enqReq_canonicalize();
  void RL_memRespQ_deqReq_canonicalize();
  void RL_memRespQ_clearReq_canonicalize();
  void RL_memRespQ_canonicalize();
  void RL_initialize();
  void RL_startMiss();
  void RL_sendFillReq();
  void RL_waitFillResp();
 
 /* Methods */
 public:
  void METH_req(tUWide ARG_req_r);
  tUInt8 METH_RDY_req();
  tUInt32 METH_resp();
  tUInt8 METH_RDY_resp();
  tUWide METH_memReq();
  tUInt8 METH_RDY_memReq();
  void METH_memResp(tUWide ARG_memResp_r);
  tUInt8 METH_RDY_memResp();
  tUInt32 METH_getMissCnt();
  tUInt8 METH_RDY_getMissCnt();
  tUInt32 METH_getTotalReq();
  tUInt8 METH_RDY_getTotalReq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCacheSetAssociative &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing);
};

#endif /* ifndef __mkCacheSetAssociative_h__ */
