{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600678276931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600678276931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 10:51:16 2020 " "Processing started: Mon Sep 21 10:51:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600678276931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678276931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AMT -c AMT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AMT -c AMT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678276931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600678277270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600678277270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "streckendecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file streckendecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streckendecoder_tb-Testbench " "Found design unit 1: streckendecoder_tb-Testbench" {  } { { "streckendecoder_tb.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284727 ""} { "Info" "ISGN_ENTITY_NAME" "1 streckendecoder_tb " "Found entity 1: streckendecoder_tb" {  } { { "streckendecoder_tb.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "streckendecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file streckendecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streckendecoder-Behavioral " "Found design unit 1: streckendecoder-Behavioral" {  } { { "streckendecoder.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284729 ""} { "Info" "ISGN_ENTITY_NAME" "1 streckendecoder " "Found entity 1: streckendecoder" {  } { { "streckendecoder.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrstrecke.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fahrstrecke.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fahrstrecke-BEHAVIOR " "Found design unit 1: fahrstrecke-BEHAVIOR" {  } { { "fahrstrecke.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrstrecke.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284730 ""} { "Info" "ISGN_ENTITY_NAME" "1 fahrstrecke " "Found entity 1: fahrstrecke" {  } { { "fahrstrecke.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrstrecke.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrsteuerung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fahrsteuerung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fahrsteuerung-BEHAVIOR " "Found design unit 1: fahrsteuerung-BEHAVIOR" {  } { { "fahrsteuerung.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284732 ""} { "Info" "ISGN_ENTITY_NAME" "1 fahrsteuerung " "Found entity 1: fahrsteuerung" {  } { { "fahrsteuerung.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AMT " "Found entity 1: AMT" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrsteuerung_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fahrsteuerung_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fahrsteuerung_Block " "Found entity 1: fahrsteuerung_Block" {  } { { "fahrsteuerung_Block.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrstrecke.v 1 1 " "Found 1 design units, including 1 entities, in source file fahrstrecke.v" { { "Info" "ISGN_ENTITY_NAME" "1 fahrstreckeVERILOG " "Found entity 1: fahrstreckeVERILOG" {  } { { "fahrstrecke.v" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrstrecke.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrsteuerung_alternative.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fahrsteuerung_alternative.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fahrsteuerung_alternative-BEHAVIOR " "Found design unit 1: fahrsteuerung_alternative-BEHAVIOR" {  } { { "fahrsteuerung_alternative.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung_alternative.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284738 ""} { "Info" "ISGN_ENTITY_NAME" "1 fahrsteuerung_alternative " "Found entity 1: fahrsteuerung_alternative" {  } { { "fahrsteuerung_alternative.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung_alternative.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fahrsteuerung_alternative_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fahrsteuerung_alternative_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fahrsteuerung_alternative_Block " "Found entity 1: fahrsteuerung_alternative_Block" {  } { { "fahrsteuerung_alternative_Block.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/fahrsteuerung_alternative_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bugtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bugtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bugtest-Behavioral " "Found design unit 1: bugtest-Behavioral" {  } { { "bugtest.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/bugtest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284741 ""} { "Info" "ISGN_ENTITY_NAME" "1 bugtest " "Found entity 1: bugtest" {  } { { "bugtest.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/bugtest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "streckendecodertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file streckendecodertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streckendecoderTest-Behavioral " "Found design unit 1: streckendecoderTest-Behavioral" {  } { { "streckendecoderTest.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoderTest.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284743 ""} { "Info" "ISGN_ENTITY_NAME" "1 streckendecoderTest " "Found entity 1: streckendecoderTest" {  } { { "streckendecoderTest.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckendecoderTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "streckenausgabe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file streckenausgabe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streckenausgabe-Behavioral " "Found design unit 1: streckenausgabe-Behavioral" {  } { { "streckenausgabe.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckenausgabe.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284744 ""} { "Info" "ISGN_ENTITY_NAME" "1 streckenausgabe " "Found entity 1: streckenausgabe" {  } { { "streckenausgabe.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/streckenausgabe.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-counters " "Found design unit 1: timer-counters" {  } { { "timer.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/timer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284745 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cioex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cioex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CIOEx-Behavioral " "Found design unit 1: I2CIOEx-Behavioral" {  } { { "I2CIOEx.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/I2CIOEx.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284755 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CIOEx " "Found entity 1: I2CIOEx" {  } { { "I2CIOEx.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/I2CIOEx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678284755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AMT " "Elaborating entity \"AMT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600678284790 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DO_0 " "Pin \"DO_0\" is missing source" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2080 -6312 -6136 -2064 "DO_0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1600678284804 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DO_7 " "Pin \"DO_7\" is missing source" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1928 -5896 -5720 -1912 "DO_7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1600678284805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nstart.bdf 1 1 " "Using design file nstart.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NStart " "Found entity 1: NStart" {  } { { "nstart.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nstart.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NStart NStart:inst5 " "Elaborating entity \"NStart\" for hierarchy \"NStart:inst5\"" {  } { { "AMT.bdf" "inst5" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2048 -6704 -6536 -1824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nfolge.vhd 2 1 " "Using design file nfolge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NFolge-BEHAVIOR " "Found design unit 1: NFolge-BEHAVIOR" {  } { { "nfolge.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nfolge.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284860 ""} { "Info" "ISGN_ENTITY_NAME" "1 NFolge " "Found entity 1: NFolge" {  } { { "nfolge.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nfolge.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NFolge NStart:inst5\|NFolge:inst " "Elaborating entity \"NFolge\" for hierarchy \"NStart:inst5\|NFolge:inst\"" {  } { { "nstart.bdf" "inst" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nstart.bdf" { { 88 1128 1288 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jkflip.vhd 2 1 " "Using design file jkflip.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFLip-BEHAVIOR " "Found design unit 1: JKFLip-BEHAVIOR" {  } { { "jkflip.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/jkflip.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284892 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFLip " "Found entity 1: JKFLip" {  } { { "jkflip.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/jkflip.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFLip NStart:inst5\|JKFLip:inst22 " "Elaborating entity \"JKFLip\" for hierarchy \"NStart:inst5\|JKFLip:inst22\"" {  } { { "nstart.bdf" "inst22" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nstart.bdf" { { 416 408 536 528 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "einlesen.bdf 1 1 " "Using design file einlesen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 einlesen " "Found entity 1: einlesen" {  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "einlesen NStart:inst5\|einlesen:inst52 " "Elaborating entity \"einlesen\" for hierarchy \"NStart:inst5\|einlesen:inst52\"" {  } { { "nstart.bdf" "inst52" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nstart.bdf" { { 216 448 608 376 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex_einsverschoben.vhd 2 1 " "Using design file hex_einsverschoben.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_einsverschoben-BEHAVIOR " "Found design unit 1: HEX_einsverschoben-BEHAVIOR" {  } { { "hex_einsverschoben.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/hex_einsverschoben.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284941 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_einsverschoben " "Found entity 1: HEX_einsverschoben" {  } { { "hex_einsverschoben.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/hex_einsverschoben.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_einsverschoben NStart:inst5\|einlesen:inst52\|HEX_einsverschoben:inst1 " "Elaborating entity \"HEX_einsverschoben\" for hierarchy \"NStart:inst5\|einlesen:inst52\|HEX_einsverschoben:inst1\"" {  } { { "einlesen.bdf" "inst1" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 24 760 888 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.vhd 2 1 " "Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-BEHAVIOR " "Found design unit 1: flipflop-BEHAVIOR" {  } { { "flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/flipflop.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284972 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/flipflop.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop NStart:inst5\|einlesen:inst52\|flipflop:inst2 " "Elaborating entity \"flipflop\" for hierarchy \"NStart:inst5\|einlesen:inst52\|flipflop:inst2\"" {  } { { "einlesen.bdf" "inst2" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 64 576 712 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flipflop.vhd 2 1 " "Using design file d_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-BEHAVIOR " "Found design unit 1: d_flipflop-BEHAVIOR" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284994 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678284994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678284994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop NStart:inst5\|einlesen:inst52\|d_flipflop:inst5 " "Elaborating entity \"d_flipflop\" for hierarchy \"NStart:inst5\|einlesen:inst52\|d_flipflop:inst5\"" {  } { { "einlesen.bdf" "inst5" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 168 912 1040 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678284994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "delay.vhd 2 1 " "Using design file delay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-BEHAVIOR " "Found design unit 1: delay-BEHAVIOR" {  } { { "delay.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/delay.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285017 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/delay.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay NStart:inst5\|einlesen:inst52\|delay:inst4 " "Elaborating entity \"delay\" for hierarchy \"NStart:inst5\|einlesen:inst52\|delay:inst4\"" {  } { { "einlesen.bdf" "inst4" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 176 744 872 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "routen_speicher.bdf 1 1 " "Using design file routen_speicher.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 routen_speicher " "Found entity 1: routen_speicher" {  } { { "routen_speicher.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/routen_speicher.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routen_speicher NStart:inst5\|routen_speicher:inst2 " "Elaborating entity \"routen_speicher\" for hierarchy \"NStart:inst5\|routen_speicher:inst2\"" {  } { { "nstart.bdf" "inst2" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/nstart.bdf" { { 264 840 1008 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vierbit_save.vhd 2 1 " "Using design file vierbit_save.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vierbit_Save-BEHAVIOR " "Found design unit 1: vierbit_Save-BEHAVIOR" {  } { { "vierbit_save.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/vierbit_save.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285066 ""} { "Info" "ISGN_ENTITY_NAME" "1 vierbit_Save " "Found entity 1: vierbit_Save" {  } { { "vierbit_save.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/vierbit_save.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vierbit_Save NStart:inst5\|routen_speicher:inst2\|vierbit_Save:inst9 " "Elaborating entity \"vierbit_Save\" for hierarchy \"NStart:inst5\|routen_speicher:inst2\|vierbit_Save:inst9\"" {  } { { "routen_speicher.bdf" "inst9" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/routen_speicher.bdf" { { 1232 656 800 1376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285067 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux10.bdf 1 1 " "Using design file mux10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Found entity 1: mux10" {  } { { "mux10.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/mux10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10 NStart:inst5\|routen_speicher:inst2\|mux10:inst " "Elaborating entity \"mux10\" for hierarchy \"NStart:inst5\|routen_speicher:inst2\|mux10:inst\"" {  } { { "routen_speicher.bdf" "inst" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/routen_speicher.bdf" { { 88 232 328 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSPU_Debounce_v1_00-Behavioral " "Found design unit 1: PSPU_Debounce_v1_00-Behavioral" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285118 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSPU_Debounce_v1_00 " "Found entity 1: PSPU_Debounce_v1_00" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSPU_Debounce_v1_00 PSPU_Debounce_v1_00:inst82 " "Elaborating entity \"PSPU_Debounce_v1_00\" for hierarchy \"PSPU_Debounce_v1_00:inst82\"" {  } { { "AMT.bdf" "inst82" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1544 -7328 -7152 -1432 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285147 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst46 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst46\"" {  } { { "AMT.bdf" "inst46" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1880 -4328 -4128 -1736 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-counters " "Found design unit 1: prescaler-counters" {  } { { "prescaler.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285181 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:inst41 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:inst41\"" {  } { { "AMT.bdf" "inst41" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2016 -5192 -5024 -1936 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusManager-Behavioral " "Found design unit 1: BusManager-Behavioral" {  } { { "busmanager.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285204 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusManager " "Found entity 1: BusManager" {  } { { "busmanager.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusManager BusManager:inst26 " "Elaborating entity \"BusManager\" for hierarchy \"BusManager:inst26\"" {  } { { "AMT.bdf" "inst26" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1848 -4728 -4480 -1320 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_LCD_PCF8574_cc_op_sIF-Behavioral " "Found design unit 1: I2C_LCD_PCF8574_cc_op_sIF-Behavioral" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285232 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_LCD_PCF8574_cc_op_sIF " "Found entity 1: I2C_LCD_PCF8574_cc_op_sIF" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_LCD_PCF8574_cc_op_sIF I2C_LCD_PCF8574_cc_op_sIF:inst1 " "Elaborating entity \"I2C_LCD_PCF8574_cc_op_sIF\" for hierarchy \"I2C_LCD_PCF8574_cc_op_sIF:inst1\"" {  } { { "AMT.bdf" "inst1" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1744 -5224 -5008 -1600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_sif_builder.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_sif_builder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_LCD_sIF_builder-Behavioral " "Found design unit 1: I2C_LCD_sIF_builder-Behavioral" {  } { { "i2c_lcd_sif_builder.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_sif_builder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285452 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_LCD_sIF_builder " "Found entity 1: I2C_LCD_sIF_builder" {  } { { "i2c_lcd_sif_builder.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_sif_builder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_LCD_sIF_builder I2C_LCD_sIF_builder:inst2 " "Elaborating entity \"I2C_LCD_sIF_builder\" for hierarchy \"I2C_LCD_sIF_builder:inst2\"" {  } { { "AMT.bdf" "inst2" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1712 -5568 -5328 -1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285454 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock i2c_lcd_sif_builder.vhd(57) " "VHDL Process Statement warning at i2c_lcd_sif_builder.vhd(57): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_lcd_sif_builder.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_sif_builder.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600678285457 "|AMT|I2C_LCD_sIF_builder:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/amtdisplaymatch.bdf 1 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/amtdisplaymatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AMTDisplayMatch " "Found entity 1: AMTDisplayMatch" {  } { { "amtdisplaymatch.bdf" "" { Schematic "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/amtdisplaymatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amtdisplaymatch amtdisplaymatch:inst42 " "Elaborating entity \"amtdisplaymatch\" for hierarchy \"amtdisplaymatch:inst42\"" {  } { { "AMT.bdf" "inst42" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1680 -5896 -5672 -1520 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex_counter.vhd 2 1 " "Using design file hex_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_Counter-BEHAVIOR " "Found design unit 1: HEX_Counter-BEHAVIOR" {  } { { "hex_counter.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/hex_counter.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285562 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_Counter " "Found entity 1: HEX_Counter" {  } { { "hex_counter.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/hex_counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_Counter HEX_Counter:inst8 " "Elaborating entity \"HEX_Counter\" for hierarchy \"HEX_Counter:inst8\"" {  } { { "AMT.bdf" "inst8" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1296 -6344 -6216 -1152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CIOEx I2CIOEx:inst80 " "Elaborating entity \"I2CIOEx\" for hierarchy \"I2CIOEx:inst80\"" {  } { { "AMT.bdf" "inst80" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1560 -5264 -5008 -1384 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/split.bdf 1 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/split.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Split " "Found entity 1: Split" {  } { { "split.bdf" "" { Schematic "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/split.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Split Split:inst78 " "Elaborating entity \"Split\" for hierarchy \"Split:inst78\"" {  } { { "AMT.bdf" "inst78" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1112 -5192 -5024 -920 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:inst77 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:inst77\"" {  } { { "AMT.bdf" "inst77" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1112 -5432 -5264 -1032 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cusnano.vhd 2 1 " "Using design file /users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cusnano.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CUSnano-Behavioral " "Found design unit 1: I2CUSnano-Behavioral" {  } { { "i2cusnano.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cusnano.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285646 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CUSnano " "Found entity 1: I2CUSnano" {  } { { "i2cusnano.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2cusnano.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678285646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600678285646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CUSnano I2CUSnano:inst43 " "Elaborating entity \"I2CUSnano\" for hierarchy \"I2CUSnano:inst43\"" {  } { { "AMT.bdf" "inst43" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1376 -5192 -5008 -1232 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678285647 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "I2C_LCD_sIF_builder:inst2\|outString0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"I2C_LCD_sIF_builder:inst2\|outString0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 42 " "Parameter WIDTH set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678287377 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "I2C_LCD_sIF_builder:inst2\|outString_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"I2C_LCD_sIF_builder:inst2\|outString_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1600678287377 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678287377 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1600678287377 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|Mult0\"" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "Mult0" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678287379 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1600678287379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_LCD_sIF_builder:inst2\|altshift_taps:outString0_rtl_0 " "Elaborated megafunction instantiation \"I2C_LCD_sIF_builder:inst2\|altshift_taps:outString0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678287682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_LCD_sIF_builder:inst2\|altshift_taps:outString0_rtl_0 " "Instantiated megafunction \"I2C_LCD_sIF_builder:inst2\|altshift_taps:outString0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678287682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678287682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 42 " "Parameter \"WIDTH\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678287682 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600678287682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/shift_taps_c6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678287735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678287735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd81 " "Found entity 1: altsyncram_sd81" {  } { { "db/altsyncram_sd81.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/altsyncram_sd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678287795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678287795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678287873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678287873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_LCD_sIF_builder:inst2\|altshift_taps:outString_rtl_0 " "Elaborated megafunction instantiation \"I2C_LCD_sIF_builder:inst2\|altshift_taps:outString_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_LCD_sIF_builder:inst2\|altshift_taps:outString_rtl_0 " "Instantiated megafunction \"I2C_LCD_sIF_builder:inst2\|altshift_taps:outString_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288062 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600678288062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_76m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_76m " "Found entity 1: shift_taps_76m" {  } { { "db/shift_taps_76m.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/shift_taps_76m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk31 " "Found entity 1: altsyncram_pk31" {  } { { "db/altsyncram_pk31.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/altsyncram_pk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600678288479 ""}  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600678288479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600678288818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678288818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"I2C_LCD_PCF8574_cc_op_sIF:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/software/quartus_prime/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 557 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678288861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_master.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd" 62 -1 0 } } { "i2c_master.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd" 110 -1 0 } } { "i2c_master.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_master.vhd" 47 -1 0 } } { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 578 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1600678289273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1600678289273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DO_0 GND " "Pin \"DO_0\" is stuck at GND" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2080 -6312 -6136 -2064 "DO_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600678290026 "|AMT|DO_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DO_5 VCC " "Pin \"DO_5\" is stuck at VCC" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2024 -5896 -5720 -2008 "DO_5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600678290026 "|AMT|DO_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "DO_6 VCC " "Pin \"DO_6\" is stuck at VCC" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1976 -5896 -5720 -1960 "DO_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600678290026 "|AMT|DO_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "DO_7 GND " "Pin \"DO_7\" is stuck at GND" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1928 -5896 -5720 -1912 "DO_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600678290026 "|AMT|DO_7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600678290026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600678290122 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[16\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[16\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[15\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[15\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[10\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[10\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[9\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[9\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[7\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[7\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst82\|sCounter\[5\] High " "Register PSPU_Debounce_v1_00:inst82\|sCounter\[5\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[16\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[16\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[15\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[15\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[10\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[10\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[9\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[9\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[7\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[7\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst55\|sCounter\[5\] High " "Register PSPU_Debounce_v1_00:inst55\|sCounter\[5\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[16\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[16\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[15\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[15\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[10\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[10\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[9\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[9\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[7\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[7\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst54\|sCounter\[5\] High " "Register PSPU_Debounce_v1_00:inst54\|sCounter\[5\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[16\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[16\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[15\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[15\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[10\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[10\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[9\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[9\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[7\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[7\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PSPU_Debounce_v1_00:inst56\|sCounter\[5\] High " "Register PSPU_Debounce_v1_00:inst56\|sCounter\[5\] will power up to High" {  } { { "pspu_debounce_v1_00.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/pspu_debounce_v1_00.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[0\] High " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[0\] will power up to High" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 578 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1600678290248 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1600678290248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600678291637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600678292017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600678292017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button_1 " "No output dependent on input pin \"Button_1\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1968 -7648 -7472 -1952 "Button_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|Button_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button_2 " "No output dependent on input pin \"Button_2\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1848 -7648 -7472 -1832 "Button_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|Button_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN_0 " "No output dependent on input pin \"DIN_0\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1728 -7648 -7472 -1712 "DIN_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|DIN_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN_7 " "No output dependent on input pin \"DIN_7\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -888 -7648 -7472 -872 "DIN_7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|DIN_7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN_5 " "No output dependent on input pin \"DIN_5\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1128 -7648 -7472 -1112 "DIN_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|DIN_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN_6 " "No output dependent on input pin \"DIN_6\"" {  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -1008 -7648 -7472 -992 "DIN_6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600678292336 "|AMT|DIN_6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600678292336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1553 " "Implemented 1553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600678292337 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600678292337 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1600678292337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1469 " "Implemented 1469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600678292337 ""} { "Info" "ICUT_CUT_TM_RAMS" "62 " "Implemented 62 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600678292337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600678292337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600678292397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 10:51:32 2020 " "Processing ended: Mon Sep 21 10:51:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600678292397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600678292397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600678292397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600678292397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600678293921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600678293921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 10:51:33 2020 " "Processing started: Mon Sep 21 10:51:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600678293921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600678293921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AMT -c AMT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AMT -c AMT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600678293921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600678294728 ""}
{ "Info" "0" "" "Project  = AMT" {  } {  } 0 0 "Project  = AMT" 0 0 "Fitter" 0 0 1600678294730 ""}
{ "Info" "0" "" "Revision = AMT" {  } {  } 0 0 "Revision = AMT" 0 0 "Fitter" 0 0 1600678294730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600678294831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600678294831 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AMT EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"AMT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600678294850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600678294902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600678294902 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1600678295177 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1600678295177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1600678295195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678295508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678295508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678295508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600678295508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678295530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678295530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678295530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678295530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678295530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1600678295530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600678295541 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600678295592 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1600678296116 ""}
{ "Info" "ISTA_SDC_FOUND" "AMT.sdc " "Reading SDC File: 'AMT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600678296117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 41 altera_reserved_tck port " "Ignored filter at AMT.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600678296121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AMT.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at AMT.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678296122 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600678296122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 81 altera_reserved_tck clock " "Ignored filter at AMT.sdc(81): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600678296122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups AMT.sdc 81 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at AMT.sdc(81): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678296122 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600678296122 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NStart:inst5\|NFolge:inst\|fstate.schlinks CLK " "Register NStart:inst5\|NFolge:inst\|fstate.schlinks is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678296127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678296127 "|AMT|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst41\|clock_tmp " "Node: prescaler:inst41\|clock_tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_master:inst46\|count\[0\] prescaler:inst41\|clock_tmp " "Register i2c_master:inst46\|count\[0\] is being clocked by prescaler:inst41\|clock_tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678296127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678296127 "|AMT|prescaler:inst41|clock_tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BusManager:inst26\|sCurrentState.z_LCD " "Node: BusManager:inst26\|sCurrentState.z_LCD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[3\] BusManager:inst26\|sCurrentState.z_LCD " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[3\] is being clocked by BusManager:inst26\|sCurrentState.z_LCD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678296127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678296127 "|AMT|BusManager:inst26|sCurrentState.z_LCD"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600678296134 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1600678296134 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600678296134 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678296134 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678296134 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678296134 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600678296134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296246 ""}  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2160 -7640 -7472 -2144 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:inst41\|clock_tmp  " "Automatically promoted node prescaler:inst41\|clock_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296246 ""}  } { { "prescaler.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BusManager:inst26\|LCDbusy  " "Automatically promoted node BusManager:inst26\|LCDbusy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN.z_SendCMD " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN.z_SendCMD" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN~17 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN~17" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector4~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector4~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector6~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector6~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector8~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector8~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector1~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector1~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector9~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector9~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector5~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector5~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector3~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector3~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector7~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector7~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1600678296246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678296246 ""}  } { { "busmanager.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NStart:inst5\|einlesen:inst52\|inst18  " "Automatically promoted node NStart:inst5\|einlesen:inst52\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296246 ""}  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 48 464 528 96 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|process_0~0  " "Automatically promoted node I2C_LCD_PCF8574_cc_op_sIF:inst1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|dataArr\[100\]\[5\]~1 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|dataArr\[100\]\[5\]~1" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 578 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678296247 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NStart:inst5\|einlesen:inst52\|inst17  " "Automatically promoted node NStart:inst5\|einlesen:inst52\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678296247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|JKFLip:inst7\|reg_fstate~0 " "Destination node NStart:inst5\|einlesen:inst52\|JKFLip:inst7\|reg_fstate~0" {  } { { "jkflip.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/jkflip.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|d_flipflop:inst5\|reg_fstate~1 " "Destination node NStart:inst5\|einlesen:inst52\|d_flipflop:inst5\|reg_fstate~1" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|d_flipflop:inst6\|reg_fstate~0 " "Destination node NStart:inst5\|einlesen:inst52\|d_flipflop:inst6\|reg_fstate~0" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678296247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678296247 ""}  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 96 464 528 144 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678296247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600678296473 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600678296475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600678296475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600678296477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600678296480 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600678296483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600678296483 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600678296484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600678296496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1600678296498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600678296498 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678296585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1600678296603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600678297302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678297547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600678297576 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600678299778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678299778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600678300070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600678300981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600678300981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678301573 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600678301661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600678301667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600678301848 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678302105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/output_files/AMT.fit.smsg " "Generated suppressed messages file C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/output_files/AMT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600678302491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5521 " "Peak virtual memory: 5521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600678302958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 10:51:42 2020 " "Processing ended: Mon Sep 21 10:51:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600678302958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600678302958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600678302958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600678302958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600678304236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600678304236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 10:51:44 2020 " "Processing started: Mon Sep 21 10:51:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600678304236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600678304236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AMT -c AMT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AMT -c AMT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600678304236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1600678304527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1600678305180 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600678305210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600678305520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 10:51:45 2020 " "Processing ended: Mon Sep 21 10:51:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600678305520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600678305520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600678305520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600678305520 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600678306161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600678306867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600678306867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 10:51:46 2020 " "Processing started: Mon Sep 21 10:51:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600678306867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1600678306867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AMT -c AMT " "Command: quartus_sta AMT -c AMT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1600678306867 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1600678306986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1600678307180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1600678307180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678307224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678307224 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1600678307427 ""}
{ "Info" "ISTA_SDC_FOUND" "AMT.sdc " "Reading SDC File: 'AMT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1600678307498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 41 altera_reserved_tck port " "Ignored filter at AMT.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1600678307503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AMT.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at AMT.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678307503 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1600678307503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 81 altera_reserved_tck clock " "Ignored filter at AMT.sdc(81): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1600678307504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups AMT.sdc 81 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at AMT.sdc(81): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678307504 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1600678307504 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NStart:inst5\|NFolge:inst\|fstate.schlinks CLK " "Register NStart:inst5\|NFolge:inst\|fstate.schlinks is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678307524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678307524 "|AMT|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst41\|clock_tmp " "Node: prescaler:inst41\|clock_tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_master:inst46\|stretch prescaler:inst41\|clock_tmp " "Register i2c_master:inst46\|stretch is being clocked by prescaler:inst41\|clock_tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678307525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678307525 "|AMT|prescaler:inst41|clock_tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BusManager:inst26\|sCurrentState.z_LCD " "Node: BusManager:inst26\|sCurrentState.z_LCD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] BusManager:inst26\|sCurrentState.z_LCD " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] is being clocked by BusManager:inst26\|sCurrentState.z_LCD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678307525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678307525 "|AMT|BusManager:inst26|sCurrentState.z_LCD"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600678307528 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600678307528 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1600678307530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1600678307549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.714 " "Worst-case setup slack is 5.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.714               0.000 CLK  " "    5.714               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678307576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 10.831 " "Worst-case hold slack is 10.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.831               0.000 CLK  " "   10.831               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678307588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678307588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678307599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678307607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678307612 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1600678307636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600678307658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1600678307687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1600678308185 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NStart:inst5\|NFolge:inst\|fstate.schlinks CLK " "Register NStart:inst5\|NFolge:inst\|fstate.schlinks is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308287 "|AMT|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst41\|clock_tmp " "Node: prescaler:inst41\|clock_tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_master:inst46\|stretch prescaler:inst41\|clock_tmp " "Register i2c_master:inst46\|stretch is being clocked by prescaler:inst41\|clock_tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308288 "|AMT|prescaler:inst41|clock_tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BusManager:inst26\|sCurrentState.z_LCD " "Node: BusManager:inst26\|sCurrentState.z_LCD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] BusManager:inst26\|sCurrentState.z_LCD " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] is being clocked by BusManager:inst26\|sCurrentState.z_LCD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308288 "|AMT|BusManager:inst26|sCurrentState.z_LCD"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600678308289 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600678308289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.686 " "Worst-case setup slack is 6.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.686               0.000 CLK  " "    6.686               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678308304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 10.030 " "Worst-case hold slack is 10.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.030               0.000 CLK  " "   10.030               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678308312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308333 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1600678308350 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600678308371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1600678308456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1600678308814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NStart:inst5\|NFolge:inst\|fstate.schlinks CLK " "Register NStart:inst5\|NFolge:inst\|fstate.schlinks is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308918 "|AMT|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst41\|clock_tmp " "Node: prescaler:inst41\|clock_tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_master:inst46\|stretch prescaler:inst41\|clock_tmp " "Register i2c_master:inst46\|stretch is being clocked by prescaler:inst41\|clock_tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308918 "|AMT|prescaler:inst41|clock_tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BusManager:inst26\|sCurrentState.z_LCD " "Node: BusManager:inst26\|sCurrentState.z_LCD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] BusManager:inst26\|sCurrentState.z_LCD " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[4\] is being clocked by BusManager:inst26\|sCurrentState.z_LCD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678308918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1600678308918 "|AMT|BusManager:inst26|sCurrentState.z_LCD"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600678308919 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1600678308919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.836 " "Worst-case setup slack is 8.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.836               0.000 CLK  " "    8.836               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678308926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 7.949 " "Worst-case hold slack is 7.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.949               0.000 CLK  " "    7.949               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600678308934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600678308934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600678308956 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1600678308973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600678309309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600678309310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600678309387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 10:51:49 2020 " "Processing ended: Mon Sep 21 10:51:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600678309387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600678309387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600678309387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1600678309387 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1600678310080 ""}
