$date
	Sun Oct 23 07:34:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#830934
b101 &
b101 %
1$
b101 !
1"
#830935
0"
#830938
b10000 &
b10000 %
#830942
b1000 &
b1000 %
#830946
b100 &
b100 %
#830950
b10 &
b10 %
#830954
b1 &
b1 %
1#
#830958
b0 &
0#
b0 %
0$
#1867064
b11 !
1"
#1867066
b11 &
b11 %
1$
#1867067
0"
#1867070
b1010 &
b1010 %
#1867074
b101 &
b101 %
#1867078
b10000 &
b10000 %
#1867082
b1000 &
b1000 %
#1867086
b100 &
b100 %
#1867090
b10 &
b10 %
#1867094
b1 &
1#
b1 %
#1867098
b0 &
b0 %
0#
0$
#2880516
b1101 !
1"
#2880518
b1101 &
b1101 %
1$
#2880519
0"
#2880522
b101000 &
b101000 %
#2880526
b10100 &
b10100 %
#2880530
b1010 &
b1010 %
#2880534
b101 &
b101 %
#2880538
b10000 &
b10000 %
#2880542
b1000 &
b1000 %
#2880546
b100 &
b100 %
#2880550
b10 &
b10 %
#2880554
b1 &
b1 %
1#
#2880558
b0 &
0#
b0 %
0$
#4500012
