<stg><name>two_complement_adder_Pipeline_VITIS_LOOP_16_2</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %s_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %s_load

]]></Node>
<StgValue><ssdm name="s_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 %s_load_read, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln55 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc35:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc35:1 %icmp_ln16 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc35:2 %add_ln16 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:3 %br_ln16 = br i1 %icmp_ln16, void %for.inc35.split, void %for.end36.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
for.inc35.split:1 %zext_ln16 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:5 %temp_sum_addr = getelementptr i1 %temp_sum, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="temp_sum_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4">
<![CDATA[
for.inc35.split:6 %temp_sum_load = load i4 %temp_sum_addr

]]></Node>
<StgValue><ssdm name="temp_sum_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
for.inc35.split:7 %trunc_ln17 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:16 %store_ln55 = store i4 %add_ln16, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end36.exitStub:0 %p_load5 = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end36.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load5

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end36.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc35.split:0 %p_load = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35.split:2 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35.split:3 %speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln16"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.split:4 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4">
<![CDATA[
for.inc35.split:6 %temp_sum_load = load i4 %temp_sum_addr

]]></Node>
<StgValue><ssdm name="temp_sum_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3">
<![CDATA[
for.inc35.split:8 %zext_ln17_1 = zext i3 %trunc_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35.split:9 %shl_ln17 = shl i8 1, i8 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1">
<![CDATA[
for.inc35.split:10 %zext_ln17 = zext i1 %temp_sum_load

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35.split:11 %shl_ln17_1 = shl i8 %zext_ln17, i8 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35.split:12 %xor_ln17 = xor i8 %shl_ln17, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35.split:13 %and_ln17 = and i8 %p_load, i8 %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35.split:14 %or_ln17 = or i8 %shl_ln17_1, i8 %and_ln17

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:15 %store_ln17 = store i8 %or_ln17, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc35.split:17 %br_ln16 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="s_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_load"/></StgValue>
</port>
<port id="47" name="temp_sum" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_sum"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i_1" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_49" to="empty" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i8" to="s_load_read" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="s_load" to="s_load_read" fromId="46" toId="7">
</dataflow>
<dataflow id="55" from="s_load_read" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="56" from="empty" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="store_ln55" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="i_1" to="store_ln55" fromId="5" toId="9">
</dataflow>
<dataflow id="60" from="i_1" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="61" from="i" to="icmp_ln16" fromId="11" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln16" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="i" to="add_ln16" fromId="11" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln16" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="icmp_ln16" to="br_ln16" fromId="12" toId="14">
</dataflow>
<dataflow id="68" from="i" to="zext_ln16" fromId="11" toId="15">
</dataflow>
<dataflow id="69" from="temp_sum" to="temp_sum_addr" fromId="47" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="temp_sum_addr" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="zext_ln16" to="temp_sum_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="temp_sum_addr" to="temp_sum_load" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="i" to="trunc_ln17" fromId="11" toId="18">
</dataflow>
<dataflow id="75" from="add_ln16" to="store_ln55" fromId="13" toId="19">
</dataflow>
<dataflow id="76" from="i_1" to="store_ln55" fromId="5" toId="19">
</dataflow>
<dataflow id="77" from="empty" to="p_load" fromId="6" toId="20">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="78" toId="21">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln16" fromId="80" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specpipeline_ln16" fromId="82" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specpipeline_ln16" fromId="82" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_82" to="specpipeline_ln16" fromId="82" toId="21">
</dataflow>
<dataflow id="87" from="empty_0" to="specpipeline_ln16" fromId="86" toId="21">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln16" fromId="88" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_90" to="speclooptripcount_ln16" fromId="90" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_90" to="speclooptripcount_ln16" fromId="90" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_90" to="speclooptripcount_ln16" fromId="90" toId="22">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="94" toId="23">
</dataflow>
<dataflow id="97" from="empty_2" to="specloopname_ln16" fromId="96" toId="23">
</dataflow>
<dataflow id="98" from="temp_sum_addr" to="temp_sum_load" fromId="16" toId="24">
</dataflow>
<dataflow id="99" from="trunc_ln17" to="zext_ln17_1" fromId="18" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_100" to="shl_ln17" fromId="100" toId="26">
</dataflow>
<dataflow id="102" from="zext_ln17_1" to="shl_ln17" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="temp_sum_load" to="zext_ln17" fromId="24" toId="27">
</dataflow>
<dataflow id="104" from="zext_ln17" to="shl_ln17_1" fromId="27" toId="28">
</dataflow>
<dataflow id="105" from="zext_ln17_1" to="shl_ln17_1" fromId="25" toId="28">
</dataflow>
<dataflow id="106" from="shl_ln17" to="xor_ln17" fromId="26" toId="29">
</dataflow>
<dataflow id="108" from="StgValue_107" to="xor_ln17" fromId="107" toId="29">
</dataflow>
<dataflow id="109" from="p_load" to="and_ln17" fromId="20" toId="30">
</dataflow>
<dataflow id="110" from="xor_ln17" to="and_ln17" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="shl_ln17_1" to="or_ln17" fromId="28" toId="31">
</dataflow>
<dataflow id="112" from="and_ln17" to="or_ln17" fromId="30" toId="31">
</dataflow>
<dataflow id="113" from="or_ln17" to="store_ln17" fromId="31" toId="32">
</dataflow>
<dataflow id="114" from="empty" to="store_ln17" fromId="6" toId="32">
</dataflow>
<dataflow id="115" from="empty" to="p_load5" fromId="6" toId="34">
</dataflow>
<dataflow id="117" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="116" toId="35">
</dataflow>
<dataflow id="118" from="p_out" to="write_ln0" fromId="48" toId="35">
</dataflow>
<dataflow id="119" from="p_load5" to="write_ln0" fromId="34" toId="35">
</dataflow>
<dataflow id="120" from="icmp_ln16" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
