
RTC_103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003124  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003230  08003230  00013230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032c8  080032c8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080032c8  080032c8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032c8  080032c8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032c8  080032c8  000132c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032cc  080032cc  000132cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000070  08003340  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08003340  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000084f6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a99  00000000  00000000  0002858f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002a028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000758  00000000  00000000  0002a828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175b1  00000000  00000000  0002af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a4d  00000000  00000000  00042531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084a4e  00000000  00000000  0004af7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf9cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022e8  00000000  00000000  000cfa20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003218 	.word	0x08003218

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003218 	.word	0x08003218

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_RTC_AlarmAEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
        snprintf(trans_str, 63, "ALARM\n");
 8000164:	4a09      	ldr	r2, [pc, #36]	; (800018c <HAL_RTC_AlarmAEventCallback+0x30>)
 8000166:	213f      	movs	r1, #63	; 0x3f
 8000168:	4809      	ldr	r0, [pc, #36]	; (8000190 <HAL_RTC_AlarmAEventCallback+0x34>)
 800016a:	f002 fc07 	bl	800297c <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)trans_str, strlen(trans_str), 1000);
 800016e:	4808      	ldr	r0, [pc, #32]	; (8000190 <HAL_RTC_AlarmAEventCallback+0x34>)
 8000170:	f7ff ffec 	bl	800014c <strlen>
 8000174:	4603      	mov	r3, r0
 8000176:	b29a      	uxth	r2, r3
 8000178:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800017c:	4904      	ldr	r1, [pc, #16]	; (8000190 <HAL_RTC_AlarmAEventCallback+0x34>)
 800017e:	4805      	ldr	r0, [pc, #20]	; (8000194 <HAL_RTC_AlarmAEventCallback+0x38>)
 8000180:	f002 fa5f 	bl	8002642 <HAL_UART_Transmit>
}
 8000184:	bf00      	nop
 8000186:	3708      	adds	r7, #8
 8000188:	46bd      	mov	sp, r7
 800018a:	bd80      	pop	{r7, pc}
 800018c:	08003230 	.word	0x08003230
 8000190:	20000094 	.word	0x20000094
 8000194:	200000f4 	.word	0x200000f4

08000198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019e:	f000 fab7 	bl	8000710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001a2:	f000 f859 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a6:	f000 f943 	bl	8000430 <MX_GPIO_Init>
  MX_RTC_Init();
 80001aa:	f000 f8b3 	bl	8000314 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80001ae:	f000 f915 	bl	80003dc <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 80001b2:	2200      	movs	r2, #0
 80001b4:	4921      	ldr	r1, [pc, #132]	; (800023c <main+0xa4>)
 80001b6:	4822      	ldr	r0, [pc, #136]	; (8000240 <main+0xa8>)
 80001b8:	f001 fc90 	bl	8001adc <HAL_RTC_GetTime>
      snprintf(trans_str, 63, "Time %d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80001bc:	4b1f      	ldr	r3, [pc, #124]	; (800023c <main+0xa4>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	4619      	mov	r1, r3
 80001c2:	4b1e      	ldr	r3, [pc, #120]	; (800023c <main+0xa4>)
 80001c4:	785b      	ldrb	r3, [r3, #1]
 80001c6:	461a      	mov	r2, r3
 80001c8:	4b1c      	ldr	r3, [pc, #112]	; (800023c <main+0xa4>)
 80001ca:	789b      	ldrb	r3, [r3, #2]
 80001cc:	9301      	str	r3, [sp, #4]
 80001ce:	9200      	str	r2, [sp, #0]
 80001d0:	460b      	mov	r3, r1
 80001d2:	4a1c      	ldr	r2, [pc, #112]	; (8000244 <main+0xac>)
 80001d4:	213f      	movs	r1, #63	; 0x3f
 80001d6:	481c      	ldr	r0, [pc, #112]	; (8000248 <main+0xb0>)
 80001d8:	f002 fbd0 	bl	800297c <sniprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)trans_str, strlen(trans_str), 1000);
 80001dc:	481a      	ldr	r0, [pc, #104]	; (8000248 <main+0xb0>)
 80001de:	f7ff ffb5 	bl	800014c <strlen>
 80001e2:	4603      	mov	r3, r0
 80001e4:	b29a      	uxth	r2, r3
 80001e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001ea:	4917      	ldr	r1, [pc, #92]	; (8000248 <main+0xb0>)
 80001ec:	4817      	ldr	r0, [pc, #92]	; (800024c <main+0xb4>)
 80001ee:	f002 fa28 	bl	8002642 <HAL_UART_Transmit>

      HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
 80001f2:	2200      	movs	r2, #0
 80001f4:	4916      	ldr	r1, [pc, #88]	; (8000250 <main+0xb8>)
 80001f6:	4812      	ldr	r0, [pc, #72]	; (8000240 <main+0xa8>)
 80001f8:	f001 fdfe 	bl	8001df8 <HAL_RTC_GetDate>
      snprintf(trans_str, 63, "Date %d-%d-20%d\n", DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year);
 80001fc:	4b14      	ldr	r3, [pc, #80]	; (8000250 <main+0xb8>)
 80001fe:	789b      	ldrb	r3, [r3, #2]
 8000200:	4619      	mov	r1, r3
 8000202:	4b13      	ldr	r3, [pc, #76]	; (8000250 <main+0xb8>)
 8000204:	785b      	ldrb	r3, [r3, #1]
 8000206:	461a      	mov	r2, r3
 8000208:	4b11      	ldr	r3, [pc, #68]	; (8000250 <main+0xb8>)
 800020a:	78db      	ldrb	r3, [r3, #3]
 800020c:	9301      	str	r3, [sp, #4]
 800020e:	9200      	str	r2, [sp, #0]
 8000210:	460b      	mov	r3, r1
 8000212:	4a10      	ldr	r2, [pc, #64]	; (8000254 <main+0xbc>)
 8000214:	213f      	movs	r1, #63	; 0x3f
 8000216:	480c      	ldr	r0, [pc, #48]	; (8000248 <main+0xb0>)
 8000218:	f002 fbb0 	bl	800297c <sniprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)trans_str, strlen(trans_str), 1000);
 800021c:	480a      	ldr	r0, [pc, #40]	; (8000248 <main+0xb0>)
 800021e:	f7ff ff95 	bl	800014c <strlen>
 8000222:	4603      	mov	r3, r0
 8000224:	b29a      	uxth	r2, r3
 8000226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800022a:	4907      	ldr	r1, [pc, #28]	; (8000248 <main+0xb0>)
 800022c:	4807      	ldr	r0, [pc, #28]	; (800024c <main+0xb4>)
 800022e:	f002 fa08 	bl	8002642 <HAL_UART_Transmit>

      HAL_Delay(1000);
 8000232:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000236:	f000 facd 	bl	80007d4 <HAL_Delay>
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 800023a:	e7ba      	b.n	80001b2 <main+0x1a>
 800023c:	2000008c 	.word	0x2000008c
 8000240:	200000e0 	.word	0x200000e0
 8000244:	08003238 	.word	0x08003238
 8000248:	20000094 	.word	0x20000094
 800024c:	200000f4 	.word	0x200000f4
 8000250:	20000090 	.word	0x20000090
 8000254:	08003248 	.word	0x08003248

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b094      	sub	sp, #80	; 0x50
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000262:	2228      	movs	r2, #40	; 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f002 fb80 	bl	800296c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 0314 	add.w	r3, r7, #20
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]
 8000284:	609a      	str	r2, [r3, #8]
 8000286:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000288:	2309      	movs	r3, #9
 800028a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000290:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	2301      	movs	r3, #1
 8000298:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	2302      	movs	r3, #2
 80002a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fd50 	bl	8000d58 <HAL_RCC_OscConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80002be:	f000 f8e5 	bl	800048c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	230f      	movs	r3, #15
 80002c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c6:	2302      	movs	r3, #2
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d4:	2300      	movs	r3, #0
 80002d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d8:	f107 0314 	add.w	r3, r7, #20
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 ffba 	bl	8001258 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80002ea:	f000 f8cf 	bl	800048c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80002ee:	2301      	movs	r3, #1
 80002f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80002f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002f6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 f946 	bl	800158c <HAL_RCCEx_PeriphCLKConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000306:	f000 f8c1 	bl	800048c <Error_Handler>
  }
}
 800030a:	bf00      	nop
 800030c:	3750      	adds	r7, #80	; 0x50
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
	...

08000314 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800031a:	f107 030c 	add.w	r3, r7, #12
 800031e:	2100      	movs	r1, #0
 8000320:	460a      	mov	r2, r1
 8000322:	801a      	strh	r2, [r3, #0]
 8000324:	460a      	mov	r2, r1
 8000326:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000328:	2300      	movs	r3, #0
 800032a:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 800032c:	463b      	mov	r3, r7
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000334:	4b27      	ldr	r3, [pc, #156]	; (80003d4 <MX_RTC_Init+0xc0>)
 8000336:	4a28      	ldr	r2, [pc, #160]	; (80003d8 <MX_RTC_Init+0xc4>)
 8000338:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800033a:	4b26      	ldr	r3, [pc, #152]	; (80003d4 <MX_RTC_Init+0xc0>)
 800033c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000340:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000342:	4b24      	ldr	r3, [pc, #144]	; (80003d4 <MX_RTC_Init+0xc0>)
 8000344:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000348:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800034a:	4822      	ldr	r0, [pc, #136]	; (80003d4 <MX_RTC_Init+0xc0>)
 800034c:	f001 fa98 	bl	8001880 <HAL_RTC_Init>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8000356:	f000 f899 	bl	800048c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 14;
 800035a:	230e      	movs	r3, #14
 800035c:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 5;
 800035e:	2305      	movs	r3, #5
 8000360:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 50;
 8000362:	2332      	movs	r3, #50	; 0x32
 8000364:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000366:	f107 030c 	add.w	r3, r7, #12
 800036a:	2200      	movs	r2, #0
 800036c:	4619      	mov	r1, r3
 800036e:	4819      	ldr	r0, [pc, #100]	; (80003d4 <MX_RTC_Init+0xc0>)
 8000370:	f001 fb1c 	bl	80019ac <HAL_RTC_SetTime>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 800037a:	f000 f887 	bl	800048c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800037e:	2304      	movs	r3, #4
 8000380:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8000382:	2310      	movs	r3, #16
 8000384:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 21;
 8000386:	2315      	movs	r3, #21
 8000388:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 21;
 800038a:	2315      	movs	r3, #21
 800038c:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800038e:	f107 0308 	add.w	r3, r7, #8
 8000392:	2200      	movs	r2, #0
 8000394:	4619      	mov	r1, r3
 8000396:	480f      	ldr	r0, [pc, #60]	; (80003d4 <MX_RTC_Init+0xc0>)
 8000398:	f001 fc78 	bl	8001c8c <HAL_RTC_SetDate>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80003a2:	f000 f873 	bl	800048c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 14;
 80003a6:	230e      	movs	r3, #14
 80003a8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 6;
 80003aa:	2306      	movs	r3, #6
 80003ac:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 5;
 80003ae:	2305      	movs	r3, #5
 80003b0:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80003b2:	2300      	movs	r3, #0
 80003b4:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80003b6:	463b      	mov	r3, r7
 80003b8:	2200      	movs	r2, #0
 80003ba:	4619      	mov	r1, r3
 80003bc:	4805      	ldr	r0, [pc, #20]	; (80003d4 <MX_RTC_Init+0xc0>)
 80003be:	f001 fd6f 	bl	8001ea0 <HAL_RTC_SetAlarm_IT>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80003c8:	f000 f860 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80003cc:	bf00      	nop
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	200000e0 	.word	0x200000e0
 80003d8:	40002800 	.word	0x40002800

080003dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003e0:	4b11      	ldr	r3, [pc, #68]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 80003e2:	4a12      	ldr	r2, [pc, #72]	; (800042c <MX_USART2_UART_Init+0x50>)
 80003e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003e6:	4b10      	ldr	r3, [pc, #64]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 80003e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003fa:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000400:	4b09      	ldr	r3, [pc, #36]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 8000402:	220c      	movs	r2, #12
 8000404:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 800040e:	2200      	movs	r2, #0
 8000410:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000412:	4805      	ldr	r0, [pc, #20]	; (8000428 <MX_USART2_UART_Init+0x4c>)
 8000414:	f002 f8c8 	bl	80025a8 <HAL_UART_Init>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800041e:	f000 f835 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	200000f4 	.word	0x200000f4
 800042c:	40004400 	.word	0x40004400

08000430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000430:	b480      	push	{r7}
 8000432:	b085      	sub	sp, #20
 8000434:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000436:	4b14      	ldr	r3, [pc, #80]	; (8000488 <MX_GPIO_Init+0x58>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a13      	ldr	r2, [pc, #76]	; (8000488 <MX_GPIO_Init+0x58>)
 800043c:	f043 0310 	orr.w	r3, r3, #16
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b11      	ldr	r3, [pc, #68]	; (8000488 <MX_GPIO_Init+0x58>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0310 	and.w	r3, r3, #16
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800044e:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <MX_GPIO_Init+0x58>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	4a0d      	ldr	r2, [pc, #52]	; (8000488 <MX_GPIO_Init+0x58>)
 8000454:	f043 0320 	orr.w	r3, r3, #32
 8000458:	6193      	str	r3, [r2, #24]
 800045a:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <MX_GPIO_Init+0x58>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0320 	and.w	r3, r3, #32
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000466:	4b08      	ldr	r3, [pc, #32]	; (8000488 <MX_GPIO_Init+0x58>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	4a07      	ldr	r2, [pc, #28]	; (8000488 <MX_GPIO_Init+0x58>)
 800046c:	f043 0304 	orr.w	r3, r3, #4
 8000470:	6193      	str	r3, [r2, #24]
 8000472:	4b05      	ldr	r3, [pc, #20]	; (8000488 <MX_GPIO_Init+0x58>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	f003 0304 	and.w	r3, r3, #4
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]

}
 800047e:	bf00      	nop
 8000480:	3714      	adds	r7, #20
 8000482:	46bd      	mov	sp, r7
 8000484:	bc80      	pop	{r7}
 8000486:	4770      	bx	lr
 8000488:	40021000 	.word	0x40021000

0800048c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000490:	b672      	cpsid	i
}
 8000492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000494:	e7fe      	b.n	8000494 <Error_Handler+0x8>
	...

08000498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800049e:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <HAL_MspInit+0x5c>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	4a14      	ldr	r2, [pc, #80]	; (80004f4 <HAL_MspInit+0x5c>)
 80004a4:	f043 0301 	orr.w	r3, r3, #1
 80004a8:	6193      	str	r3, [r2, #24]
 80004aa:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <HAL_MspInit+0x5c>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	f003 0301 	and.w	r3, r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004b6:	4b0f      	ldr	r3, [pc, #60]	; (80004f4 <HAL_MspInit+0x5c>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	4a0e      	ldr	r2, [pc, #56]	; (80004f4 <HAL_MspInit+0x5c>)
 80004bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004c0:	61d3      	str	r3, [r2, #28]
 80004c2:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <HAL_MspInit+0x5c>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004ce:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <HAL_MspInit+0x60>)
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004da:	60fb      	str	r3, [r7, #12]
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <HAL_MspInit+0x60>)
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ea:	bf00      	nop
 80004ec:	3714      	adds	r7, #20
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bc80      	pop	{r7}
 80004f2:	4770      	bx	lr
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010000 	.word	0x40010000

080004fc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a0f      	ldr	r2, [pc, #60]	; (8000548 <HAL_RTC_MspInit+0x4c>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d118      	bne.n	8000540 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800050e:	f000 fc17 	bl	8000d40 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <HAL_RTC_MspInit+0x50>)
 8000514:	69db      	ldr	r3, [r3, #28]
 8000516:	4a0d      	ldr	r2, [pc, #52]	; (800054c <HAL_RTC_MspInit+0x50>)
 8000518:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800051c:	61d3      	str	r3, [r2, #28]
 800051e:	4b0b      	ldr	r3, [pc, #44]	; (800054c <HAL_RTC_MspInit+0x50>)
 8000520:	69db      	ldr	r3, [r3, #28]
 8000522:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <HAL_RTC_MspInit+0x54>)
 800052c:	2201      	movs	r2, #1
 800052e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000530:	2200      	movs	r2, #0
 8000532:	2100      	movs	r1, #0
 8000534:	2029      	movs	r0, #41	; 0x29
 8000536:	f000 fa48 	bl	80009ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800053a:	2029      	movs	r0, #41	; 0x29
 800053c:	f000 fa61 	bl	8000a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000540:	bf00      	nop
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40002800 	.word	0x40002800
 800054c:	40021000 	.word	0x40021000
 8000550:	4242043c 	.word	0x4242043c

08000554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b088      	sub	sp, #32
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	f107 0310 	add.w	r3, r7, #16
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a1b      	ldr	r2, [pc, #108]	; (80005dc <HAL_UART_MspInit+0x88>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d12f      	bne.n	80005d4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000574:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000576:	69db      	ldr	r3, [r3, #28]
 8000578:	4a19      	ldr	r2, [pc, #100]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800057a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800057e:	61d3      	str	r3, [r2, #28]
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000582:	69db      	ldr	r3, [r3, #28]
 8000584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000588:	60fb      	str	r3, [r7, #12]
 800058a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	4a13      	ldr	r2, [pc, #76]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 8000592:	f043 0304 	orr.w	r3, r3, #4
 8000596:	6193      	str	r3, [r2, #24]
 8000598:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <HAL_UART_MspInit+0x8c>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f003 0304 	and.w	r3, r3, #4
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005a4:	2304      	movs	r3, #4
 80005a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a8:	2302      	movs	r3, #2
 80005aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ac:	2303      	movs	r3, #3
 80005ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b0:	f107 0310 	add.w	r3, r7, #16
 80005b4:	4619      	mov	r1, r3
 80005b6:	480b      	ldr	r0, [pc, #44]	; (80005e4 <HAL_UART_MspInit+0x90>)
 80005b8:	f000 fa3e 	bl	8000a38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005bc:	2308      	movs	r3, #8
 80005be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	4619      	mov	r1, r3
 80005ce:	4805      	ldr	r0, [pc, #20]	; (80005e4 <HAL_UART_MspInit+0x90>)
 80005d0:	f000 fa32 	bl	8000a38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005d4:	bf00      	nop
 80005d6:	3720      	adds	r7, #32
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40004400 	.word	0x40004400
 80005e0:	40021000 	.word	0x40021000
 80005e4:	40010800 	.word	0x40010800

080005e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005ec:	e7fe      	b.n	80005ec <NMI_Handler+0x4>

080005ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ee:	b480      	push	{r7}
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f2:	e7fe      	b.n	80005f2 <HardFault_Handler+0x4>

080005f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <MemManage_Handler+0x4>

080005fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <BusFault_Handler+0x4>

08000600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000604:	e7fe      	b.n	8000604 <UsageFault_Handler+0x4>

08000606 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000606:	b480      	push	{r7}
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr

08000612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr

0800061e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000622:	bf00      	nop
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr

0800062a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800062e:	f000 f8b5 	bl	800079c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800063c:	4802      	ldr	r0, [pc, #8]	; (8000648 <RTC_Alarm_IRQHandler+0x10>)
 800063e:	f001 fce7 	bl	8002010 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	200000e0 	.word	0x200000e0

0800064c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000654:	4a14      	ldr	r2, [pc, #80]	; (80006a8 <_sbrk+0x5c>)
 8000656:	4b15      	ldr	r3, [pc, #84]	; (80006ac <_sbrk+0x60>)
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <_sbrk+0x64>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d102      	bne.n	800066e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000668:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <_sbrk+0x64>)
 800066a:	4a12      	ldr	r2, [pc, #72]	; (80006b4 <_sbrk+0x68>)
 800066c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800066e:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <_sbrk+0x64>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4413      	add	r3, r2
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	429a      	cmp	r2, r3
 800067a:	d207      	bcs.n	800068c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800067c:	f002 f94c 	bl	8002918 <__errno>
 8000680:	4603      	mov	r3, r0
 8000682:	220c      	movs	r2, #12
 8000684:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000686:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800068a:	e009      	b.n	80006a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800068c:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <_sbrk+0x64>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000692:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <_sbrk+0x64>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4413      	add	r3, r2
 800069a:	4a05      	ldr	r2, [pc, #20]	; (80006b0 <_sbrk+0x64>)
 800069c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800069e:	68fb      	ldr	r3, [r7, #12]
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3718      	adds	r7, #24
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20005000 	.word	0x20005000
 80006ac:	00000400 	.word	0x00000400
 80006b0:	200000d4 	.word	0x200000d4
 80006b4:	20000150 	.word	0x20000150

080006b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c4:	480c      	ldr	r0, [pc, #48]	; (80006f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006c6:	490d      	ldr	r1, [pc, #52]	; (80006fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006c8:	4a0d      	ldr	r2, [pc, #52]	; (8000700 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006cc:	e002      	b.n	80006d4 <LoopCopyDataInit>

080006ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006d2:	3304      	adds	r3, #4

080006d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d8:	d3f9      	bcc.n	80006ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006da:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006dc:	4c0a      	ldr	r4, [pc, #40]	; (8000708 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e0:	e001      	b.n	80006e6 <LoopFillZerobss>

080006e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e4:	3204      	adds	r2, #4

080006e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e8:	d3fb      	bcc.n	80006e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006ea:	f7ff ffe5 	bl	80006b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006ee:	f002 f919 	bl	8002924 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f2:	f7ff fd51 	bl	8000198 <main>
  bx lr
 80006f6:	4770      	bx	lr
  ldr r0, =_sdata
 80006f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006fc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000700:	080032d0 	.word	0x080032d0
  ldr r2, =_sbss
 8000704:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000708:	2000014c 	.word	0x2000014c

0800070c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800070c:	e7fe      	b.n	800070c <ADC1_2_IRQHandler>
	...

08000710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_Init+0x28>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a07      	ldr	r2, [pc, #28]	; (8000738 <HAL_Init+0x28>)
 800071a:	f043 0310 	orr.w	r3, r3, #16
 800071e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000720:	2003      	movs	r0, #3
 8000722:	f000 f947 	bl	80009b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000726:	200f      	movs	r0, #15
 8000728:	f000 f808 	bl	800073c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800072c:	f7ff feb4 	bl	8000498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000730:	2300      	movs	r3, #0
}
 8000732:	4618      	mov	r0, r3
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40022000 	.word	0x40022000

0800073c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <HAL_InitTick+0x54>)
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <HAL_InitTick+0x58>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	4619      	mov	r1, r3
 800074e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000752:	fbb3 f3f1 	udiv	r3, r3, r1
 8000756:	fbb2 f3f3 	udiv	r3, r2, r3
 800075a:	4618      	mov	r0, r3
 800075c:	f000 f95f 	bl	8000a1e <HAL_SYSTICK_Config>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	e00e      	b.n	8000788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2b0f      	cmp	r3, #15
 800076e:	d80a      	bhi.n	8000786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000770:	2200      	movs	r2, #0
 8000772:	6879      	ldr	r1, [r7, #4]
 8000774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000778:	f000 f927 	bl	80009ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800077c:	4a06      	ldr	r2, [pc, #24]	; (8000798 <HAL_InitTick+0x5c>)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000782:	2300      	movs	r3, #0
 8000784:	e000      	b.n	8000788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000786:	2301      	movs	r3, #1
}
 8000788:	4618      	mov	r0, r3
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000000 	.word	0x20000000
 8000794:	20000008 	.word	0x20000008
 8000798:	20000004 	.word	0x20000004

0800079c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_IncTick+0x1c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b05      	ldr	r3, [pc, #20]	; (80007bc <HAL_IncTick+0x20>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	4a03      	ldr	r2, [pc, #12]	; (80007bc <HAL_IncTick+0x20>)
 80007ae:	6013      	str	r3, [r2, #0]
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000138 	.word	0x20000138

080007c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return uwTick;
 80007c4:	4b02      	ldr	r3, [pc, #8]	; (80007d0 <HAL_GetTick+0x10>)
 80007c6:	681b      	ldr	r3, [r3, #0]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr
 80007d0:	20000138 	.word	0x20000138

080007d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007dc:	f7ff fff0 	bl	80007c0 <HAL_GetTick>
 80007e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80007ec:	d005      	beq.n	80007fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <HAL_Delay+0x44>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	461a      	mov	r2, r3
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	4413      	add	r3, r2
 80007f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007fa:	bf00      	nop
 80007fc:	f7ff ffe0 	bl	80007c0 <HAL_GetTick>
 8000800:	4602      	mov	r2, r0
 8000802:	68bb      	ldr	r3, [r7, #8]
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	429a      	cmp	r2, r3
 800080a:	d8f7      	bhi.n	80007fc <HAL_Delay+0x28>
  {
  }
}
 800080c:	bf00      	nop
 800080e:	bf00      	nop
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000008 	.word	0x20000008

0800081c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	f003 0307 	and.w	r3, r3, #7
 800082a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <__NVIC_SetPriorityGrouping+0x44>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000832:	68ba      	ldr	r2, [r7, #8]
 8000834:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000838:	4013      	ands	r3, r2
 800083a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000844:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800084c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800084e:	4a04      	ldr	r2, [pc, #16]	; (8000860 <__NVIC_SetPriorityGrouping+0x44>)
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	60d3      	str	r3, [r2, #12]
}
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000868:	4b04      	ldr	r3, [pc, #16]	; (800087c <__NVIC_GetPriorityGrouping+0x18>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	0a1b      	lsrs	r3, r3, #8
 800086e:	f003 0307 	and.w	r3, r3, #7
}
 8000872:	4618      	mov	r0, r3
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	2b00      	cmp	r3, #0
 8000890:	db0b      	blt.n	80008aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	f003 021f 	and.w	r2, r3, #31
 8000898:	4906      	ldr	r1, [pc, #24]	; (80008b4 <__NVIC_EnableIRQ+0x34>)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	095b      	lsrs	r3, r3, #5
 80008a0:	2001      	movs	r0, #1
 80008a2:	fa00 f202 	lsl.w	r2, r0, r2
 80008a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	e000e100 	.word	0xe000e100

080008b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	6039      	str	r1, [r7, #0]
 80008c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	db0a      	blt.n	80008e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	490c      	ldr	r1, [pc, #48]	; (8000904 <__NVIC_SetPriority+0x4c>)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	0112      	lsls	r2, r2, #4
 80008d8:	b2d2      	uxtb	r2, r2
 80008da:	440b      	add	r3, r1
 80008dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008e0:	e00a      	b.n	80008f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4908      	ldr	r1, [pc, #32]	; (8000908 <__NVIC_SetPriority+0x50>)
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	f003 030f 	and.w	r3, r3, #15
 80008ee:	3b04      	subs	r3, #4
 80008f0:	0112      	lsls	r2, r2, #4
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	440b      	add	r3, r1
 80008f6:	761a      	strb	r2, [r3, #24]
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000e100 	.word	0xe000e100
 8000908:	e000ed00 	.word	0xe000ed00

0800090c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800090c:	b480      	push	{r7}
 800090e:	b089      	sub	sp, #36	; 0x24
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000920:	69fb      	ldr	r3, [r7, #28]
 8000922:	f1c3 0307 	rsb	r3, r3, #7
 8000926:	2b04      	cmp	r3, #4
 8000928:	bf28      	it	cs
 800092a:	2304      	movcs	r3, #4
 800092c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	3304      	adds	r3, #4
 8000932:	2b06      	cmp	r3, #6
 8000934:	d902      	bls.n	800093c <NVIC_EncodePriority+0x30>
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	3b03      	subs	r3, #3
 800093a:	e000      	b.n	800093e <NVIC_EncodePriority+0x32>
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000940:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43da      	mvns	r2, r3
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	401a      	ands	r2, r3
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000954:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	fa01 f303 	lsl.w	r3, r1, r3
 800095e:	43d9      	mvns	r1, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000964:	4313      	orrs	r3, r2
         );
}
 8000966:	4618      	mov	r0, r3
 8000968:	3724      	adds	r7, #36	; 0x24
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr

08000970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3b01      	subs	r3, #1
 800097c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000980:	d301      	bcc.n	8000986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000982:	2301      	movs	r3, #1
 8000984:	e00f      	b.n	80009a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000986:	4a0a      	ldr	r2, [pc, #40]	; (80009b0 <SysTick_Config+0x40>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3b01      	subs	r3, #1
 800098c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800098e:	210f      	movs	r1, #15
 8000990:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000994:	f7ff ff90 	bl	80008b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000998:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <SysTick_Config+0x40>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800099e:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <SysTick_Config+0x40>)
 80009a0:	2207      	movs	r2, #7
 80009a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	e000e010 	.word	0xe000e010

080009b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f7ff ff2d 	bl	800081c <__NVIC_SetPriorityGrouping>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b086      	sub	sp, #24
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	4603      	mov	r3, r0
 80009d2:	60b9      	str	r1, [r7, #8]
 80009d4:	607a      	str	r2, [r7, #4]
 80009d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009dc:	f7ff ff42 	bl	8000864 <__NVIC_GetPriorityGrouping>
 80009e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	68b9      	ldr	r1, [r7, #8]
 80009e6:	6978      	ldr	r0, [r7, #20]
 80009e8:	f7ff ff90 	bl	800090c <NVIC_EncodePriority>
 80009ec:	4602      	mov	r2, r0
 80009ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009f2:	4611      	mov	r1, r2
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ff5f 	bl	80008b8 <__NVIC_SetPriority>
}
 80009fa:	bf00      	nop
 80009fc:	3718      	adds	r7, #24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b082      	sub	sp, #8
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	4603      	mov	r3, r0
 8000a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff ff35 	bl	8000880 <__NVIC_EnableIRQ>
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b082      	sub	sp, #8
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f7ff ffa2 	bl	8000970 <SysTick_Config>
 8000a2c:	4603      	mov	r3, r0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b08b      	sub	sp, #44	; 0x2c
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a46:	2300      	movs	r3, #0
 8000a48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a4a:	e169      	b.n	8000d20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	69fa      	ldr	r2, [r7, #28]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a60:	69ba      	ldr	r2, [r7, #24]
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	f040 8158 	bne.w	8000d1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	4a9a      	ldr	r2, [pc, #616]	; (8000cd8 <HAL_GPIO_Init+0x2a0>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d05e      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
 8000a74:	4a98      	ldr	r2, [pc, #608]	; (8000cd8 <HAL_GPIO_Init+0x2a0>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d875      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000a7a:	4a98      	ldr	r2, [pc, #608]	; (8000cdc <HAL_GPIO_Init+0x2a4>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d058      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
 8000a80:	4a96      	ldr	r2, [pc, #600]	; (8000cdc <HAL_GPIO_Init+0x2a4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d86f      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000a86:	4a96      	ldr	r2, [pc, #600]	; (8000ce0 <HAL_GPIO_Init+0x2a8>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d052      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
 8000a8c:	4a94      	ldr	r2, [pc, #592]	; (8000ce0 <HAL_GPIO_Init+0x2a8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d869      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000a92:	4a94      	ldr	r2, [pc, #592]	; (8000ce4 <HAL_GPIO_Init+0x2ac>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d04c      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
 8000a98:	4a92      	ldr	r2, [pc, #584]	; (8000ce4 <HAL_GPIO_Init+0x2ac>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d863      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000a9e:	4a92      	ldr	r2, [pc, #584]	; (8000ce8 <HAL_GPIO_Init+0x2b0>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d046      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
 8000aa4:	4a90      	ldr	r2, [pc, #576]	; (8000ce8 <HAL_GPIO_Init+0x2b0>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d85d      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000aaa:	2b12      	cmp	r3, #18
 8000aac:	d82a      	bhi.n	8000b04 <HAL_GPIO_Init+0xcc>
 8000aae:	2b12      	cmp	r3, #18
 8000ab0:	d859      	bhi.n	8000b66 <HAL_GPIO_Init+0x12e>
 8000ab2:	a201      	add	r2, pc, #4	; (adr r2, 8000ab8 <HAL_GPIO_Init+0x80>)
 8000ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab8:	08000b33 	.word	0x08000b33
 8000abc:	08000b0d 	.word	0x08000b0d
 8000ac0:	08000b1f 	.word	0x08000b1f
 8000ac4:	08000b61 	.word	0x08000b61
 8000ac8:	08000b67 	.word	0x08000b67
 8000acc:	08000b67 	.word	0x08000b67
 8000ad0:	08000b67 	.word	0x08000b67
 8000ad4:	08000b67 	.word	0x08000b67
 8000ad8:	08000b67 	.word	0x08000b67
 8000adc:	08000b67 	.word	0x08000b67
 8000ae0:	08000b67 	.word	0x08000b67
 8000ae4:	08000b67 	.word	0x08000b67
 8000ae8:	08000b67 	.word	0x08000b67
 8000aec:	08000b67 	.word	0x08000b67
 8000af0:	08000b67 	.word	0x08000b67
 8000af4:	08000b67 	.word	0x08000b67
 8000af8:	08000b67 	.word	0x08000b67
 8000afc:	08000b15 	.word	0x08000b15
 8000b00:	08000b29 	.word	0x08000b29
 8000b04:	4a79      	ldr	r2, [pc, #484]	; (8000cec <HAL_GPIO_Init+0x2b4>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d013      	beq.n	8000b32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b0a:	e02c      	b.n	8000b66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	623b      	str	r3, [r7, #32]
          break;
 8000b12:	e029      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	3304      	adds	r3, #4
 8000b1a:	623b      	str	r3, [r7, #32]
          break;
 8000b1c:	e024      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	68db      	ldr	r3, [r3, #12]
 8000b22:	3308      	adds	r3, #8
 8000b24:	623b      	str	r3, [r7, #32]
          break;
 8000b26:	e01f      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	330c      	adds	r3, #12
 8000b2e:	623b      	str	r3, [r7, #32]
          break;
 8000b30:	e01a      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d102      	bne.n	8000b40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	623b      	str	r3, [r7, #32]
          break;
 8000b3e:	e013      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d105      	bne.n	8000b54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b48:	2308      	movs	r3, #8
 8000b4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	69fa      	ldr	r2, [r7, #28]
 8000b50:	611a      	str	r2, [r3, #16]
          break;
 8000b52:	e009      	b.n	8000b68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b54:	2308      	movs	r3, #8
 8000b56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	69fa      	ldr	r2, [r7, #28]
 8000b5c:	615a      	str	r2, [r3, #20]
          break;
 8000b5e:	e003      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e000      	b.n	8000b68 <HAL_GPIO_Init+0x130>
          break;
 8000b66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	2bff      	cmp	r3, #255	; 0xff
 8000b6c:	d801      	bhi.n	8000b72 <HAL_GPIO_Init+0x13a>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	e001      	b.n	8000b76 <HAL_GPIO_Init+0x13e>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3304      	adds	r3, #4
 8000b76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	2bff      	cmp	r3, #255	; 0xff
 8000b7c:	d802      	bhi.n	8000b84 <HAL_GPIO_Init+0x14c>
 8000b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	e002      	b.n	8000b8a <HAL_GPIO_Init+0x152>
 8000b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b86:	3b08      	subs	r3, #8
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	210f      	movs	r1, #15
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	fa01 f303 	lsl.w	r3, r1, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	401a      	ands	r2, r3
 8000b9c:	6a39      	ldr	r1, [r7, #32]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	f000 80b1 	beq.w	8000d1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bb8:	4b4d      	ldr	r3, [pc, #308]	; (8000cf0 <HAL_GPIO_Init+0x2b8>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	4a4c      	ldr	r2, [pc, #304]	; (8000cf0 <HAL_GPIO_Init+0x2b8>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6193      	str	r3, [r2, #24]
 8000bc4:	4b4a      	ldr	r3, [pc, #296]	; (8000cf0 <HAL_GPIO_Init+0x2b8>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bd0:	4a48      	ldr	r2, [pc, #288]	; (8000cf4 <HAL_GPIO_Init+0x2bc>)
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd4:	089b      	lsrs	r3, r3, #2
 8000bd6:	3302      	adds	r3, #2
 8000bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be0:	f003 0303 	and.w	r3, r3, #3
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	220f      	movs	r2, #15
 8000be8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bec:	43db      	mvns	r3, r3
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a40      	ldr	r2, [pc, #256]	; (8000cf8 <HAL_GPIO_Init+0x2c0>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d013      	beq.n	8000c24 <HAL_GPIO_Init+0x1ec>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a3f      	ldr	r2, [pc, #252]	; (8000cfc <HAL_GPIO_Init+0x2c4>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d00d      	beq.n	8000c20 <HAL_GPIO_Init+0x1e8>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a3e      	ldr	r2, [pc, #248]	; (8000d00 <HAL_GPIO_Init+0x2c8>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d007      	beq.n	8000c1c <HAL_GPIO_Init+0x1e4>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a3d      	ldr	r2, [pc, #244]	; (8000d04 <HAL_GPIO_Init+0x2cc>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d101      	bne.n	8000c18 <HAL_GPIO_Init+0x1e0>
 8000c14:	2303      	movs	r3, #3
 8000c16:	e006      	b.n	8000c26 <HAL_GPIO_Init+0x1ee>
 8000c18:	2304      	movs	r3, #4
 8000c1a:	e004      	b.n	8000c26 <HAL_GPIO_Init+0x1ee>
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	e002      	b.n	8000c26 <HAL_GPIO_Init+0x1ee>
 8000c20:	2301      	movs	r3, #1
 8000c22:	e000      	b.n	8000c26 <HAL_GPIO_Init+0x1ee>
 8000c24:	2300      	movs	r3, #0
 8000c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c28:	f002 0203 	and.w	r2, r2, #3
 8000c2c:	0092      	lsls	r2, r2, #2
 8000c2e:	4093      	lsls	r3, r2
 8000c30:	68fa      	ldr	r2, [r7, #12]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c36:	492f      	ldr	r1, [pc, #188]	; (8000cf4 <HAL_GPIO_Init+0x2bc>)
 8000c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3a:	089b      	lsrs	r3, r3, #2
 8000c3c:	3302      	adds	r3, #2
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d006      	beq.n	8000c5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c50:	4b2d      	ldr	r3, [pc, #180]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	492c      	ldr	r1, [pc, #176]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	600b      	str	r3, [r1, #0]
 8000c5c:	e006      	b.n	8000c6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	4928      	ldr	r1, [pc, #160]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c68:	4013      	ands	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d006      	beq.n	8000c86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c78:	4b23      	ldr	r3, [pc, #140]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	4922      	ldr	r1, [pc, #136]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	604b      	str	r3, [r1, #4]
 8000c84:	e006      	b.n	8000c94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c86:	4b20      	ldr	r3, [pc, #128]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	491e      	ldr	r1, [pc, #120]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d006      	beq.n	8000cae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000ca2:	689a      	ldr	r2, [r3, #8]
 8000ca4:	4918      	ldr	r1, [pc, #96]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	608b      	str	r3, [r1, #8]
 8000cac:	e006      	b.n	8000cbc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cae:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	4914      	ldr	r1, [pc, #80]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000cb8:	4013      	ands	r3, r2
 8000cba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d021      	beq.n	8000d0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cc8:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000cca:	68da      	ldr	r2, [r3, #12]
 8000ccc:	490e      	ldr	r1, [pc, #56]	; (8000d08 <HAL_GPIO_Init+0x2d0>)
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	60cb      	str	r3, [r1, #12]
 8000cd4:	e021      	b.n	8000d1a <HAL_GPIO_Init+0x2e2>
 8000cd6:	bf00      	nop
 8000cd8:	10320000 	.word	0x10320000
 8000cdc:	10310000 	.word	0x10310000
 8000ce0:	10220000 	.word	0x10220000
 8000ce4:	10210000 	.word	0x10210000
 8000ce8:	10120000 	.word	0x10120000
 8000cec:	10110000 	.word	0x10110000
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	40010000 	.word	0x40010000
 8000cf8:	40010800 	.word	0x40010800
 8000cfc:	40010c00 	.word	0x40010c00
 8000d00:	40011000 	.word	0x40011000
 8000d04:	40011400 	.word	0x40011400
 8000d08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_GPIO_Init+0x304>)
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	43db      	mvns	r3, r3
 8000d14:	4909      	ldr	r1, [pc, #36]	; (8000d3c <HAL_GPIO_Init+0x304>)
 8000d16:	4013      	ands	r3, r2
 8000d18:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d26:	fa22 f303 	lsr.w	r3, r2, r3
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f47f ae8e 	bne.w	8000a4c <HAL_GPIO_Init+0x14>
  }
}
 8000d30:	bf00      	nop
 8000d32:	bf00      	nop
 8000d34:	372c      	adds	r7, #44	; 0x2c
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	40010400 	.word	0x40010400

08000d40 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000d44:	4b03      	ldr	r3, [pc, #12]	; (8000d54 <HAL_PWR_EnableBkUpAccess+0x14>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
}
 8000d4a:	bf00      	nop
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	420e0020 	.word	0x420e0020

08000d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e26c      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8087 	beq.w	8000e86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d78:	4b92      	ldr	r3, [pc, #584]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 030c 	and.w	r3, r3, #12
 8000d80:	2b04      	cmp	r3, #4
 8000d82:	d00c      	beq.n	8000d9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d84:	4b8f      	ldr	r3, [pc, #572]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f003 030c 	and.w	r3, r3, #12
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d112      	bne.n	8000db6 <HAL_RCC_OscConfig+0x5e>
 8000d90:	4b8c      	ldr	r3, [pc, #560]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d9c:	d10b      	bne.n	8000db6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d9e:	4b89      	ldr	r3, [pc, #548]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d06c      	beq.n	8000e84 <HAL_RCC_OscConfig+0x12c>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d168      	bne.n	8000e84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e246      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dbe:	d106      	bne.n	8000dce <HAL_RCC_OscConfig+0x76>
 8000dc0:	4b80      	ldr	r3, [pc, #512]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a7f      	ldr	r2, [pc, #508]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	e02e      	b.n	8000e2c <HAL_RCC_OscConfig+0xd4>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d10c      	bne.n	8000df0 <HAL_RCC_OscConfig+0x98>
 8000dd6:	4b7b      	ldr	r3, [pc, #492]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a7a      	ldr	r2, [pc, #488]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	4b78      	ldr	r3, [pc, #480]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a77      	ldr	r2, [pc, #476]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000de8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	e01d      	b.n	8000e2c <HAL_RCC_OscConfig+0xd4>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000df8:	d10c      	bne.n	8000e14 <HAL_RCC_OscConfig+0xbc>
 8000dfa:	4b72      	ldr	r3, [pc, #456]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a71      	ldr	r2, [pc, #452]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	4b6f      	ldr	r3, [pc, #444]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a6e      	ldr	r2, [pc, #440]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e10:	6013      	str	r3, [r2, #0]
 8000e12:	e00b      	b.n	8000e2c <HAL_RCC_OscConfig+0xd4>
 8000e14:	4b6b      	ldr	r3, [pc, #428]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a6a      	ldr	r2, [pc, #424]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	4b68      	ldr	r3, [pc, #416]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a67      	ldr	r2, [pc, #412]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d013      	beq.n	8000e5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e34:	f7ff fcc4 	bl	80007c0 <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e3a:	e008      	b.n	8000e4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e3c:	f7ff fcc0 	bl	80007c0 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b64      	cmp	r3, #100	; 0x64
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e1fa      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e4e:	4b5d      	ldr	r3, [pc, #372]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d0f0      	beq.n	8000e3c <HAL_RCC_OscConfig+0xe4>
 8000e5a:	e014      	b.n	8000e86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fcb0 	bl	80007c0 <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e62:	e008      	b.n	8000e76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e64:	f7ff fcac 	bl	80007c0 <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b64      	cmp	r3, #100	; 0x64
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e1e6      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e76:	4b53      	ldr	r3, [pc, #332]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1f0      	bne.n	8000e64 <HAL_RCC_OscConfig+0x10c>
 8000e82:	e000      	b.n	8000e86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d063      	beq.n	8000f5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e92:	4b4c      	ldr	r3, [pc, #304]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f003 030c 	and.w	r3, r3, #12
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00b      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e9e:	4b49      	ldr	r3, [pc, #292]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f003 030c 	and.w	r3, r3, #12
 8000ea6:	2b08      	cmp	r3, #8
 8000ea8:	d11c      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x18c>
 8000eaa:	4b46      	ldr	r3, [pc, #280]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d116      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eb6:	4b43      	ldr	r3, [pc, #268]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <HAL_RCC_OscConfig+0x176>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	691b      	ldr	r3, [r3, #16]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d001      	beq.n	8000ece <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e1ba      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ece:	4b3d      	ldr	r3, [pc, #244]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	00db      	lsls	r3, r3, #3
 8000edc:	4939      	ldr	r1, [pc, #228]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee2:	e03a      	b.n	8000f5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	691b      	ldr	r3, [r3, #16]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d020      	beq.n	8000f2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eec:	4b36      	ldr	r3, [pc, #216]	; (8000fc8 <HAL_RCC_OscConfig+0x270>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef2:	f7ff fc65 	bl	80007c0 <HAL_GetTick>
 8000ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef8:	e008      	b.n	8000f0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000efa:	f7ff fc61 	bl	80007c0 <HAL_GetTick>
 8000efe:	4602      	mov	r2, r0
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d901      	bls.n	8000f0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e19b      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f0c:	4b2d      	ldr	r3, [pc, #180]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d0f0      	beq.n	8000efa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f18:	4b2a      	ldr	r3, [pc, #168]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	4927      	ldr	r1, [pc, #156]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	600b      	str	r3, [r1, #0]
 8000f2c:	e015      	b.n	8000f5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f2e:	4b26      	ldr	r3, [pc, #152]	; (8000fc8 <HAL_RCC_OscConfig+0x270>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f34:	f7ff fc44 	bl	80007c0 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f3c:	f7ff fc40 	bl	80007c0 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e17a      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f4e:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1f0      	bne.n	8000f3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0308 	and.w	r3, r3, #8
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d03a      	beq.n	8000fdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d019      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f6e:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <HAL_RCC_OscConfig+0x274>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f74:	f7ff fc24 	bl	80007c0 <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f7c:	f7ff fc20 	bl	80007c0 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e15a      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0f0      	beq.n	8000f7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f000 fad8 	bl	8001550 <RCC_Delay>
 8000fa0:	e01c      	b.n	8000fdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <HAL_RCC_OscConfig+0x274>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa8:	f7ff fc0a 	bl	80007c0 <HAL_GetTick>
 8000fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fae:	e00f      	b.n	8000fd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fb0:	f7ff fc06 	bl	80007c0 <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d908      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e140      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
 8000fc2:	bf00      	nop
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	42420000 	.word	0x42420000
 8000fcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fd0:	4b9e      	ldr	r3, [pc, #632]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1e9      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 80a6 	beq.w	8001136 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fee:	4b97      	ldr	r3, [pc, #604]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10d      	bne.n	8001016 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ffa:	4b94      	ldr	r3, [pc, #592]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	4a93      	ldr	r2, [pc, #588]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001004:	61d3      	str	r3, [r2, #28]
 8001006:	4b91      	ldr	r3, [pc, #580]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001012:	2301      	movs	r3, #1
 8001014:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001016:	4b8e      	ldr	r3, [pc, #568]	; (8001250 <HAL_RCC_OscConfig+0x4f8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800101e:	2b00      	cmp	r3, #0
 8001020:	d118      	bne.n	8001054 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001022:	4b8b      	ldr	r3, [pc, #556]	; (8001250 <HAL_RCC_OscConfig+0x4f8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a8a      	ldr	r2, [pc, #552]	; (8001250 <HAL_RCC_OscConfig+0x4f8>)
 8001028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800102c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800102e:	f7ff fbc7 	bl	80007c0 <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001036:	f7ff fbc3 	bl	80007c0 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b64      	cmp	r3, #100	; 0x64
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e0fd      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001048:	4b81      	ldr	r3, [pc, #516]	; (8001250 <HAL_RCC_OscConfig+0x4f8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d106      	bne.n	800106a <HAL_RCC_OscConfig+0x312>
 800105c:	4b7b      	ldr	r3, [pc, #492]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	4a7a      	ldr	r2, [pc, #488]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6213      	str	r3, [r2, #32]
 8001068:	e02d      	b.n	80010c6 <HAL_RCC_OscConfig+0x36e>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x334>
 8001072:	4b76      	ldr	r3, [pc, #472]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	4a75      	ldr	r2, [pc, #468]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001078:	f023 0301 	bic.w	r3, r3, #1
 800107c:	6213      	str	r3, [r2, #32]
 800107e:	4b73      	ldr	r3, [pc, #460]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001080:	6a1b      	ldr	r3, [r3, #32]
 8001082:	4a72      	ldr	r2, [pc, #456]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001084:	f023 0304 	bic.w	r3, r3, #4
 8001088:	6213      	str	r3, [r2, #32]
 800108a:	e01c      	b.n	80010c6 <HAL_RCC_OscConfig+0x36e>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	2b05      	cmp	r3, #5
 8001092:	d10c      	bne.n	80010ae <HAL_RCC_OscConfig+0x356>
 8001094:	4b6d      	ldr	r3, [pc, #436]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	4a6c      	ldr	r2, [pc, #432]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800109a:	f043 0304 	orr.w	r3, r3, #4
 800109e:	6213      	str	r3, [r2, #32]
 80010a0:	4b6a      	ldr	r3, [pc, #424]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	4a69      	ldr	r2, [pc, #420]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6213      	str	r3, [r2, #32]
 80010ac:	e00b      	b.n	80010c6 <HAL_RCC_OscConfig+0x36e>
 80010ae:	4b67      	ldr	r3, [pc, #412]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	4a66      	ldr	r2, [pc, #408]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010b4:	f023 0301 	bic.w	r3, r3, #1
 80010b8:	6213      	str	r3, [r2, #32]
 80010ba:	4b64      	ldr	r3, [pc, #400]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010bc:	6a1b      	ldr	r3, [r3, #32]
 80010be:	4a63      	ldr	r2, [pc, #396]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010c0:	f023 0304 	bic.w	r3, r3, #4
 80010c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d015      	beq.n	80010fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ce:	f7ff fb77 	bl	80007c0 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d4:	e00a      	b.n	80010ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010d6:	f7ff fb73 	bl	80007c0 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e0ab      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ec:	4b57      	ldr	r3, [pc, #348]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80010ee:	6a1b      	ldr	r3, [r3, #32]
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0ee      	beq.n	80010d6 <HAL_RCC_OscConfig+0x37e>
 80010f8:	e014      	b.n	8001124 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fa:	f7ff fb61 	bl	80007c0 <HAL_GetTick>
 80010fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001100:	e00a      	b.n	8001118 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001102:	f7ff fb5d 	bl	80007c0 <HAL_GetTick>
 8001106:	4602      	mov	r2, r0
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001110:	4293      	cmp	r3, r2
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e095      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001118:	4b4c      	ldr	r3, [pc, #304]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1ee      	bne.n	8001102 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d105      	bne.n	8001136 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800112a:	4b48      	ldr	r3, [pc, #288]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4a47      	ldr	r2, [pc, #284]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001134:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	2b00      	cmp	r3, #0
 800113c:	f000 8081 	beq.w	8001242 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001140:	4b42      	ldr	r3, [pc, #264]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 030c 	and.w	r3, r3, #12
 8001148:	2b08      	cmp	r3, #8
 800114a:	d061      	beq.n	8001210 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d146      	bne.n	80011e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001154:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <HAL_RCC_OscConfig+0x4fc>)
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115a:	f7ff fb31 	bl	80007c0 <HAL_GetTick>
 800115e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001162:	f7ff fb2d 	bl	80007c0 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e067      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001174:	4b35      	ldr	r3, [pc, #212]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1f0      	bne.n	8001162 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a1b      	ldr	r3, [r3, #32]
 8001184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001188:	d108      	bne.n	800119c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800118a:	4b30      	ldr	r3, [pc, #192]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	492d      	ldr	r1, [pc, #180]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001198:	4313      	orrs	r3, r2
 800119a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a19      	ldr	r1, [r3, #32]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ac:	430b      	orrs	r3, r1
 80011ae:	4927      	ldr	r1, [pc, #156]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80011b0:	4313      	orrs	r3, r2
 80011b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <HAL_RCC_OscConfig+0x4fc>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ba:	f7ff fb01 	bl	80007c0 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c2:	f7ff fafd 	bl	80007c0 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e037      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011d4:	4b1d      	ldr	r3, [pc, #116]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d0f0      	beq.n	80011c2 <HAL_RCC_OscConfig+0x46a>
 80011e0:	e02f      	b.n	8001242 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <HAL_RCC_OscConfig+0x4fc>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e8:	f7ff faea 	bl	80007c0 <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011f0:	f7ff fae6 	bl	80007c0 <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e020      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001202:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f0      	bne.n	80011f0 <HAL_RCC_OscConfig+0x498>
 800120e:	e018      	b.n	8001242 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69db      	ldr	r3, [r3, #28]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d101      	bne.n	800121c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e013      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <HAL_RCC_OscConfig+0x4f4>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	429a      	cmp	r2, r3
 800122e:	d106      	bne.n	800123e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800123a:	429a      	cmp	r2, r3
 800123c:	d001      	beq.n	8001242 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001242:	2300      	movs	r3, #0
}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40021000 	.word	0x40021000
 8001250:	40007000 	.word	0x40007000
 8001254:	42420060 	.word	0x42420060

08001258 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e0d0      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800126c:	4b6a      	ldr	r3, [pc, #424]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	683a      	ldr	r2, [r7, #0]
 8001276:	429a      	cmp	r2, r3
 8001278:	d910      	bls.n	800129c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800127a:	4b67      	ldr	r3, [pc, #412]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f023 0207 	bic.w	r2, r3, #7
 8001282:	4965      	ldr	r1, [pc, #404]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	4313      	orrs	r3, r2
 8001288:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800128a:	4b63      	ldr	r3, [pc, #396]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	429a      	cmp	r2, r3
 8001296:	d001      	beq.n	800129c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e0b8      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d020      	beq.n	80012ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d005      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012b4:	4b59      	ldr	r3, [pc, #356]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4a58      	ldr	r2, [pc, #352]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0308 	and.w	r3, r3, #8
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d005      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012cc:	4b53      	ldr	r3, [pc, #332]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	4a52      	ldr	r2, [pc, #328]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012d8:	4b50      	ldr	r3, [pc, #320]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	494d      	ldr	r1, [pc, #308]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d040      	beq.n	8001378 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d107      	bne.n	800130e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012fe:	4b47      	ldr	r3, [pc, #284]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d115      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e07f      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b02      	cmp	r3, #2
 8001314:	d107      	bne.n	8001326 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001316:	4b41      	ldr	r3, [pc, #260]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d109      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e073      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001326:	4b3d      	ldr	r3, [pc, #244]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e06b      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001336:	4b39      	ldr	r3, [pc, #228]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f023 0203 	bic.w	r2, r3, #3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	4936      	ldr	r1, [pc, #216]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001344:	4313      	orrs	r3, r2
 8001346:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001348:	f7ff fa3a 	bl	80007c0 <HAL_GetTick>
 800134c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134e:	e00a      	b.n	8001366 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001350:	f7ff fa36 	bl	80007c0 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	f241 3288 	movw	r2, #5000	; 0x1388
 800135e:	4293      	cmp	r3, r2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e053      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001366:	4b2d      	ldr	r3, [pc, #180]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 020c 	and.w	r2, r3, #12
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	429a      	cmp	r2, r3
 8001376:	d1eb      	bne.n	8001350 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0307 	and.w	r3, r3, #7
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	d210      	bcs.n	80013a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001386:	4b24      	ldr	r3, [pc, #144]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f023 0207 	bic.w	r2, r3, #7
 800138e:	4922      	ldr	r1, [pc, #136]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d001      	beq.n	80013a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e032      	b.n	800140e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d008      	beq.n	80013c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	4916      	ldr	r1, [pc, #88]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013c2:	4313      	orrs	r3, r2
 80013c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0308 	and.w	r3, r3, #8
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d009      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	490e      	ldr	r1, [pc, #56]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013e6:	f000 f821 	bl	800142c <HAL_RCC_GetSysClockFreq>
 80013ea:	4602      	mov	r2, r0
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	091b      	lsrs	r3, r3, #4
 80013f2:	f003 030f 	and.w	r3, r3, #15
 80013f6:	490a      	ldr	r1, [pc, #40]	; (8001420 <HAL_RCC_ClockConfig+0x1c8>)
 80013f8:	5ccb      	ldrb	r3, [r1, r3]
 80013fa:	fa22 f303 	lsr.w	r3, r2, r3
 80013fe:	4a09      	ldr	r2, [pc, #36]	; (8001424 <HAL_RCC_ClockConfig+0x1cc>)
 8001400:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_RCC_ClockConfig+0x1d0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f998 	bl	800073c <HAL_InitTick>

  return HAL_OK;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40022000 	.word	0x40022000
 800141c:	40021000 	.word	0x40021000
 8001420:	0800327c 	.word	0x0800327c
 8001424:	20000000 	.word	0x20000000
 8001428:	20000004 	.word	0x20000004

0800142c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800142c:	b490      	push	{r4, r7}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001432:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001434:	1d3c      	adds	r4, r7, #4
 8001436:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001438:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800143c:	f240 2301 	movw	r3, #513	; 0x201
 8001440:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	2300      	movs	r3, #0
 800144c:	627b      	str	r3, [r7, #36]	; 0x24
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001456:	4b22      	ldr	r3, [pc, #136]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	2b04      	cmp	r3, #4
 8001464:	d002      	beq.n	800146c <HAL_RCC_GetSysClockFreq+0x40>
 8001466:	2b08      	cmp	r3, #8
 8001468:	d003      	beq.n	8001472 <HAL_RCC_GetSysClockFreq+0x46>
 800146a:	e02d      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800146c:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800146e:	623b      	str	r3, [r7, #32]
      break;
 8001470:	e02d      	b.n	80014ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	0c9b      	lsrs	r3, r3, #18
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800147e:	4413      	add	r3, r2
 8001480:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001484:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d013      	beq.n	80014b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001490:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	0c5b      	lsrs	r3, r3, #17
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800149e:	4413      	add	r3, r2
 80014a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80014a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014aa:	fb02 f203 	mul.w	r2, r2, r3
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
 80014b6:	e004      	b.n	80014c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c4:	623b      	str	r3, [r7, #32]
      break;
 80014c6:	e002      	b.n	80014ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ca:	623b      	str	r3, [r7, #32]
      break;
 80014cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014ce:	6a3b      	ldr	r3, [r7, #32]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3728      	adds	r7, #40	; 0x28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc90      	pop	{r4, r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	0800325c 	.word	0x0800325c
 80014e0:	40021000 	.word	0x40021000
 80014e4:	007a1200 	.word	0x007a1200
 80014e8:	003d0900 	.word	0x003d0900

080014ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014f0:	4b02      	ldr	r3, [pc, #8]	; (80014fc <HAL_RCC_GetHCLKFreq+0x10>)
 80014f2:	681b      	ldr	r3, [r3, #0]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	20000000 	.word	0x20000000

08001500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001504:	f7ff fff2 	bl	80014ec <HAL_RCC_GetHCLKFreq>
 8001508:	4602      	mov	r2, r0
 800150a:	4b05      	ldr	r3, [pc, #20]	; (8001520 <HAL_RCC_GetPCLK1Freq+0x20>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	0a1b      	lsrs	r3, r3, #8
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	4903      	ldr	r1, [pc, #12]	; (8001524 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001516:	5ccb      	ldrb	r3, [r1, r3]
 8001518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800151c:	4618      	mov	r0, r3
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40021000 	.word	0x40021000
 8001524:	0800328c 	.word	0x0800328c

08001528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800152c:	f7ff ffde 	bl	80014ec <HAL_RCC_GetHCLKFreq>
 8001530:	4602      	mov	r2, r0
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	0adb      	lsrs	r3, r3, #11
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	4903      	ldr	r1, [pc, #12]	; (800154c <HAL_RCC_GetPCLK2Freq+0x24>)
 800153e:	5ccb      	ldrb	r3, [r1, r3]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021000 	.word	0x40021000
 800154c:	0800328c 	.word	0x0800328c

08001550 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <RCC_Delay+0x34>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <RCC_Delay+0x38>)
 800155e:	fba2 2303 	umull	r2, r3, r2, r3
 8001562:	0a5b      	lsrs	r3, r3, #9
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	fb02 f303 	mul.w	r3, r2, r3
 800156a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800156c:	bf00      	nop
  }
  while (Delay --);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1e5a      	subs	r2, r3, #1
 8001572:	60fa      	str	r2, [r7, #12]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1f9      	bne.n	800156c <RCC_Delay+0x1c>
}
 8001578:	bf00      	nop
 800157a:	bf00      	nop
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	20000000 	.word	0x20000000
 8001588:	10624dd3 	.word	0x10624dd3

0800158c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d07d      	beq.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ac:	4b4f      	ldr	r3, [pc, #316]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d10d      	bne.n	80015d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	4b4c      	ldr	r3, [pc, #304]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	4a4b      	ldr	r2, [pc, #300]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c2:	61d3      	str	r3, [r2, #28]
 80015c4:	4b49      	ldr	r3, [pc, #292]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015cc:	60bb      	str	r3, [r7, #8]
 80015ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015d0:	2301      	movs	r3, #1
 80015d2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d4:	4b46      	ldr	r3, [pc, #280]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d118      	bne.n	8001612 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015e0:	4b43      	ldr	r3, [pc, #268]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a42      	ldr	r2, [pc, #264]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ec:	f7ff f8e8 	bl	80007c0 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f2:	e008      	b.n	8001606 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f4:	f7ff f8e4 	bl	80007c0 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b64      	cmp	r3, #100	; 0x64
 8001600:	d901      	bls.n	8001606 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e06d      	b.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001606:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f0      	beq.n	80015f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001612:	4b36      	ldr	r3, [pc, #216]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800161a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d02e      	beq.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	429a      	cmp	r2, r3
 800162e:	d027      	beq.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001630:	4b2e      	ldr	r3, [pc, #184]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001638:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800163a:	4b2e      	ldr	r3, [pc, #184]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800163c:	2201      	movs	r2, #1
 800163e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001640:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001646:	4a29      	ldr	r2, [pc, #164]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d014      	beq.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001656:	f7ff f8b3 	bl	80007c0 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800165c:	e00a      	b.n	8001674 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800165e:	f7ff f8af 	bl	80007c0 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	f241 3288 	movw	r2, #5000	; 0x1388
 800166c:	4293      	cmp	r3, r2
 800166e:	d901      	bls.n	8001674 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e036      	b.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001674:	4b1d      	ldr	r3, [pc, #116]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d0ee      	beq.n	800165e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001680:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4917      	ldr	r1, [pc, #92]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800168e:	4313      	orrs	r3, r2
 8001690:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d105      	bne.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001698:	4b14      	ldr	r3, [pc, #80]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	4a13      	ldr	r2, [pc, #76]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800169e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d008      	beq.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	490b      	ldr	r1, [pc, #44]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0310 	and.w	r3, r3, #16
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d008      	beq.n	80016e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	4904      	ldr	r1, [pc, #16]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40007000 	.word	0x40007000
 80016f4:	42420440 	.word	0x42420440

080016f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b08d      	sub	sp, #52	; 0x34
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001700:	4b5a      	ldr	r3, [pc, #360]	; (800186c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001702:	f107 040c 	add.w	r4, r7, #12
 8001706:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001708:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800170c:	f240 2301 	movw	r3, #513	; 0x201
 8001710:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
 8001716:	2300      	movs	r3, #0
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	2300      	movs	r3, #0
 8001724:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b10      	cmp	r3, #16
 800172a:	d00a      	beq.n	8001742 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b10      	cmp	r3, #16
 8001730:	f200 8091 	bhi.w	8001856 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d04c      	beq.n	80017d4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d07c      	beq.n	800183a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001740:	e089      	b.n	8001856 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8001742:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001748:	4b49      	ldr	r3, [pc, #292]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 8082 	beq.w	800185a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001762:	4413      	add	r3, r2
 8001764:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001768:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d018      	beq.n	80017a6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001774:	4b3e      	ldr	r3, [pc, #248]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	0c5b      	lsrs	r3, r3, #17
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001782:	4413      	add	r3, r2
 8001784:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00d      	beq.n	80017b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001794:	4a37      	ldr	r2, [pc, #220]	; (8001874 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	fbb2 f2f3 	udiv	r2, r2, r3
 800179c:	6a3b      	ldr	r3, [r7, #32]
 800179e:	fb02 f303 	mul.w	r3, r2, r3
 80017a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017a4:	e004      	b.n	80017b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017a6:	6a3b      	ldr	r3, [r7, #32]
 80017a8:	4a33      	ldr	r2, [pc, #204]	; (8001878 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80017aa:	fb02 f303 	mul.w	r3, r2, r3
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80017b0:	4b2f      	ldr	r3, [pc, #188]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017bc:	d102      	bne.n	80017c4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80017be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017c2:	e04a      	b.n	800185a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80017c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4a2c      	ldr	r2, [pc, #176]	; (800187c <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80017ca:	fba2 2303 	umull	r2, r3, r2, r3
 80017ce:	085b      	lsrs	r3, r3, #1
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017d2:	e042      	b.n	800185a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 80017d4:	4b26      	ldr	r3, [pc, #152]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017d6:	6a1b      	ldr	r3, [r3, #32]
 80017d8:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017e4:	d108      	bne.n	80017f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 80017f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80017f6:	e01f      	b.n	8001838 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001802:	d109      	bne.n	8001818 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8001804:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001810:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
 8001816:	e00f      	b.n	8001838 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800181e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001822:	d11c      	bne.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d016      	beq.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001830:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001834:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001836:	e012      	b.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001838:	e011      	b.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800183a:	f7ff fe75 	bl	8001528 <HAL_RCC_GetPCLK2Freq>
 800183e:	4602      	mov	r2, r0
 8001840:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	0b9b      	lsrs	r3, r3, #14
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	3301      	adds	r3, #1
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001854:	e004      	b.n	8001860 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001856:	bf00      	nop
 8001858:	e002      	b.n	8001860 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800185a:	bf00      	nop
 800185c:	e000      	b.n	8001860 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800185e:	bf00      	nop
    }
  }
  return (frequency);
 8001860:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001862:	4618      	mov	r0, r3
 8001864:	3734      	adds	r7, #52	; 0x34
 8001866:	46bd      	mov	sp, r7
 8001868:	bd90      	pop	{r4, r7, pc}
 800186a:	bf00      	nop
 800186c:	0800326c 	.word	0x0800326c
 8001870:	40021000 	.word	0x40021000
 8001874:	007a1200 	.word	0x007a1200
 8001878:	003d0900 	.word	0x003d0900
 800187c:	aaaaaaab 	.word	0xaaaaaaab

08001880 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e084      	b.n	80019a0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7c5b      	ldrb	r3, [r3, #17]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	d105      	bne.n	80018ac <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7fe fe28 	bl	80004fc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2202      	movs	r2, #2
 80018b0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 fbd6 	bl	8002064 <HAL_RTC_WaitForSynchro>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d004      	beq.n	80018c8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2204      	movs	r2, #4
 80018c2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e06b      	b.n	80019a0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 fc8f 	bl	80021ec <RTC_EnterInitMode>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d004      	beq.n	80018de <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2204      	movs	r2, #4
 80018d8:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e060      	b.n	80019a0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685a      	ldr	r2, [r3, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0207 	bic.w	r2, r2, #7
 80018ec:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d005      	beq.n	8001902 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80018f6:	4b2c      	ldr	r3, [pc, #176]	; (80019a8 <HAL_RTC_Init+0x128>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a2b      	ldr	r2, [pc, #172]	; (80019a8 <HAL_RTC_Init+0x128>)
 80018fc:	f023 0301 	bic.w	r3, r3, #1
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001902:	4b29      	ldr	r3, [pc, #164]	; (80019a8 <HAL_RTC_Init+0x128>)
 8001904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001906:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	4926      	ldr	r1, [pc, #152]	; (80019a8 <HAL_RTC_Init+0x128>)
 8001910:	4313      	orrs	r3, r2
 8001912:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800191c:	d003      	beq.n	8001926 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	e00e      	b.n	8001944 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff fee6 	bl	80016f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800192c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d104      	bne.n	800193e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2204      	movs	r2, #4
 8001938:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e030      	b.n	80019a0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	3b01      	subs	r3, #1
 8001942:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f023 010f 	bic.w	r1, r3, #15
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	0c1a      	lsrs	r2, r3, #16
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	430a      	orrs	r2, r1
 8001958:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	0c1b      	lsrs	r3, r3, #16
 8001962:	041b      	lsls	r3, r3, #16
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	b291      	uxth	r1, r2
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6812      	ldr	r2, [r2, #0]
 800196c:	430b      	orrs	r3, r1
 800196e:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 fc63 	bl	800223c <RTC_ExitInitMode>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d004      	beq.n	8001986 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2204      	movs	r2, #4
 8001980:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e00c      	b.n	80019a0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800199e:	2300      	movs	r3, #0
  }
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40006c00 	.word	0x40006c00

080019ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80019ac:	b590      	push	{r4, r7, lr}
 80019ae:	b087      	sub	sp, #28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d002      	beq.n	80019cc <HAL_RTC_SetTime+0x20>
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e080      	b.n	8001ad2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	7c1b      	ldrb	r3, [r3, #16]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_RTC_SetTime+0x30>
 80019d8:	2302      	movs	r3, #2
 80019da:	e07a      	b.n	8001ad2 <HAL_RTC_SetTime+0x126>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2201      	movs	r2, #1
 80019e0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2202      	movs	r2, #2
 80019e6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d113      	bne.n	8001a16 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80019f8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	785b      	ldrb	r3, [r3, #1]
 8001a00:	4619      	mov	r1, r3
 8001a02:	460b      	mov	r3, r1
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	1a5b      	subs	r3, r3, r1
 8001a08:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a0a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a10:	4413      	add	r3, r2
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	e01e      	b.n	8001a54 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 fc53 	bl	80022c6 <RTC_Bcd2ToByte>
 8001a20:	4603      	mov	r3, r0
 8001a22:	461a      	mov	r2, r3
 8001a24:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a28:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	785b      	ldrb	r3, [r3, #1]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f000 fc48 	bl	80022c6 <RTC_Bcd2ToByte>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	011b      	lsls	r3, r3, #4
 8001a3e:	1a9b      	subs	r3, r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a42:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	789b      	ldrb	r3, [r3, #2]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 fc3c 	bl	80022c6 <RTC_Bcd2ToByte>
 8001a4e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a50:	4423      	add	r3, r4
 8001a52:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001a54:	6979      	ldr	r1, [r7, #20]
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f000 fb61 	bl	800211e <RTC_WriteTimeCounter>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d007      	beq.n	8001a72 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2204      	movs	r2, #4
 8001a66:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e02f      	b.n	8001ad2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 0205 	bic.w	r2, r2, #5
 8001a80:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 fb72 	bl	800216c <RTC_ReadAlarmCounter>
 8001a88:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a90:	d018      	beq.n	8001ac4 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d214      	bcs.n	8001ac4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001aa0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001aa4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001aa6:	6939      	ldr	r1, [r7, #16]
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f000 fb78 	bl	800219e <RTC_WriteAlarmCounter>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2200      	movs	r2, #0
 8001abe:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e006      	b.n	8001ad2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2200      	movs	r2, #0
 8001ace:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
  }
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	371c      	adds	r7, #28
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd90      	pop	{r4, r7, pc}
	...

08001adc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
 8001aec:	2300      	movs	r3, #0
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d002      	beq.n	8001b04 <HAL_RTC_GetTime+0x28>
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b5      	b.n	8001c74 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e0ac      	b.n	8001c74 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	f000 facf 	bl	80020be <RTC_ReadTimeCounter>
 8001b20:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	4a55      	ldr	r2, [pc, #340]	; (8001c7c <HAL_RTC_GetTime+0x1a0>)
 8001b26:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2a:	0adb      	lsrs	r3, r3, #11
 8001b2c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4b52      	ldr	r3, [pc, #328]	; (8001c7c <HAL_RTC_GetTime+0x1a0>)
 8001b32:	fba3 1302 	umull	r1, r3, r3, r2
 8001b36:	0adb      	lsrs	r3, r3, #11
 8001b38:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b3c:	fb01 f303 	mul.w	r3, r1, r3
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	4a4f      	ldr	r2, [pc, #316]	; (8001c80 <HAL_RTC_GetTime+0x1a4>)
 8001b44:	fba2 2303 	umull	r2, r3, r2, r3
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	4a4a      	ldr	r2, [pc, #296]	; (8001c7c <HAL_RTC_GetTime+0x1a0>)
 8001b54:	fba2 1203 	umull	r1, r2, r2, r3
 8001b58:	0ad2      	lsrs	r2, r2, #11
 8001b5a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b5e:	fb01 f202 	mul.w	r2, r1, r2
 8001b62:	1a9a      	subs	r2, r3, r2
 8001b64:	4b46      	ldr	r3, [pc, #280]	; (8001c80 <HAL_RTC_GetTime+0x1a4>)
 8001b66:	fba3 1302 	umull	r1, r3, r3, r2
 8001b6a:	0959      	lsrs	r1, r3, #5
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	011b      	lsls	r3, r3, #4
 8001b70:	1a5b      	subs	r3, r3, r1
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	1ad1      	subs	r1, r2, r3
 8001b76:	b2ca      	uxtb	r2, r1
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	2b17      	cmp	r3, #23
 8001b80:	d955      	bls.n	8001c2e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4a3f      	ldr	r2, [pc, #252]	; (8001c84 <HAL_RTC_GetTime+0x1a8>)
 8001b86:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8a:	091b      	lsrs	r3, r3, #4
 8001b8c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001b8e:	6939      	ldr	r1, [r7, #16]
 8001b90:	4b3c      	ldr	r3, [pc, #240]	; (8001c84 <HAL_RTC_GetTime+0x1a8>)
 8001b92:	fba3 2301 	umull	r2, r3, r3, r1
 8001b96:	091a      	lsrs	r2, r3, #4
 8001b98:	4613      	mov	r3, r2
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4413      	add	r3, r2
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	1aca      	subs	r2, r1, r3
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f000 fadf 	bl	800216c <RTC_ReadAlarmCounter>
 8001bae:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bb6:	d008      	beq.n	8001bca <HAL_RTC_GetTime+0xee>
 8001bb8:	69fa      	ldr	r2, [r7, #28]
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d904      	bls.n	8001bca <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001bc0:	69fa      	ldr	r2, [r7, #28]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	61fb      	str	r3, [r7, #28]
 8001bc8:	e002      	b.n	8001bd0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bce:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	4a2d      	ldr	r2, [pc, #180]	; (8001c88 <HAL_RTC_GetTime+0x1ac>)
 8001bd4:	fb02 f303 	mul.w	r3, r2, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001bde:	69b9      	ldr	r1, [r7, #24]
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f000 fa9c 	bl	800211e <RTC_WriteTimeCounter>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e041      	b.n	8001c74 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bf6:	d00c      	beq.n	8001c12 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c00:	69f9      	ldr	r1, [r7, #28]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 facb 	bl	800219e <RTC_WriteAlarmCounter>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d00a      	beq.n	8001c24 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e030      	b.n	8001c74 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c12:	69f9      	ldr	r1, [r7, #28]
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f000 fac2 	bl	800219e <RTC_WriteAlarmCounter>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e027      	b.n	8001c74 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001c24:	6979      	ldr	r1, [r7, #20]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f000 fb6a 	bl	8002300 <RTC_DateUpdate>
 8001c2c:	e003      	b.n	8001c36 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d01a      	beq.n	8001c72 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 fb23 	bl	800228c <RTC_ByteToBcd2>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	785b      	ldrb	r3, [r3, #1]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 fb1a 	bl	800228c <RTC_ByteToBcd2>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	789b      	ldrb	r3, [r3, #2]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 fb11 	bl	800228c <RTC_ByteToBcd2>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3720      	adds	r7, #32
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	91a2b3c5 	.word	0x91a2b3c5
 8001c80:	88888889 	.word	0x88888889
 8001c84:	aaaaaaab 	.word	0xaaaaaaab
 8001c88:	00015180 	.word	0x00015180

08001c8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61bb      	str	r3, [r7, #24]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <HAL_RTC_SetDate+0x24>
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d101      	bne.n	8001cb4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e097      	b.n	8001de4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	7c1b      	ldrb	r3, [r3, #16]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_RTC_SetDate+0x34>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e091      	b.n	8001de4 <HAL_RTC_SetDate+0x158>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2202      	movs	r2, #2
 8001cca:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10c      	bne.n	8001cec <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	78da      	ldrb	r2, [r3, #3]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	785a      	ldrb	r2, [r3, #1]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	789a      	ldrb	r2, [r3, #2]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	739a      	strb	r2, [r3, #14]
 8001cea:	e01a      	b.n	8001d22 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	78db      	ldrb	r3, [r3, #3]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 fae8 	bl	80022c6 <RTC_Bcd2ToByte>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	785b      	ldrb	r3, [r3, #1]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 fadf 	bl	80022c6 <RTC_Bcd2ToByte>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	789b      	ldrb	r3, [r3, #2]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 fad6 	bl	80022c6 <RTC_Bcd2ToByte>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	7bdb      	ldrb	r3, [r3, #15]
 8001d26:	4618      	mov	r0, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	7b59      	ldrb	r1, [r3, #13]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	7b9b      	ldrb	r3, [r3, #14]
 8001d30:	461a      	mov	r2, r3
 8001d32:	f000 fbc1 	bl	80024b8 <RTC_WeekDayNum>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	7b1a      	ldrb	r2, [r3, #12]
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 f9b9 	bl	80020be <RTC_ReadTimeCounter>
 8001d4c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	4a26      	ldr	r2, [pc, #152]	; (8001dec <HAL_RTC_SetDate+0x160>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	0adb      	lsrs	r3, r3, #11
 8001d58:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	2b18      	cmp	r3, #24
 8001d5e:	d93a      	bls.n	8001dd6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	4a23      	ldr	r2, [pc, #140]	; (8001df0 <HAL_RTC_SetDate+0x164>)
 8001d64:	fba2 2303 	umull	r2, r3, r2, r3
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	4a22      	ldr	r2, [pc, #136]	; (8001df4 <HAL_RTC_SetDate+0x168>)
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001d76:	69f9      	ldr	r1, [r7, #28]
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 f9d0 	bl	800211e <RTC_WriteTimeCounter>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d007      	beq.n	8001d94 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2204      	movs	r2, #4
 8001d88:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e027      	b.n	8001de4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f9e9 	bl	800216c <RTC_ReadAlarmCounter>
 8001d9a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001da2:	d018      	beq.n	8001dd6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d214      	bcs.n	8001dd6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001db2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001db6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001db8:	69b9      	ldr	r1, [r7, #24]
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f000 f9ef 	bl	800219e <RTC_WriteAlarmCounter>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d007      	beq.n	8001dd6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2204      	movs	r2, #4
 8001dca:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e006      	b.n	8001de4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	91a2b3c5 	.word	0x91a2b3c5
 8001df0:	aaaaaaab 	.word	0xaaaaaaab
 8001df4:	00015180 	.word	0x00015180

08001df8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2100      	movs	r1, #0
 8001e0a:	460a      	mov	r2, r1
 8001e0c:	801a      	strh	r2, [r3, #0]
 8001e0e:	460a      	mov	r2, r1
 8001e10:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d002      	beq.n	8001e1e <HAL_RTC_GetDate+0x26>
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e03a      	b.n	8001e98 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8001e22:	f107 0314 	add.w	r3, r7, #20
 8001e26:	2200      	movs	r2, #0
 8001e28:	4619      	mov	r1, r3
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f7ff fe56 	bl	8001adc <HAL_RTC_GetTime>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e02e      	b.n	8001e98 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	7b1a      	ldrb	r2, [r3, #12]
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	7bda      	ldrb	r2, [r3, #15]
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	7b5a      	ldrb	r2, [r3, #13]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	7b9a      	ldrb	r2, [r3, #14]
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01a      	beq.n	8001e96 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	78db      	ldrb	r3, [r3, #3]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 fa11 	bl	800228c <RTC_ByteToBcd2>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	785b      	ldrb	r3, [r3, #1]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fa08 	bl	800228c <RTC_ByteToBcd2>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	461a      	mov	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	789b      	ldrb	r3, [r3, #2]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f000 f9ff 	bl	800228c <RTC_ByteToBcd2>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	461a      	mov	r2, r3
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8001ea0:	b590      	push	{r4, r7, lr}
 8001ea2:	b089      	sub	sp, #36	; 0x24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	460a      	mov	r2, r1
 8001eb8:	801a      	strh	r2, [r3, #0]
 8001eba:	460a      	mov	r2, r1
 8001ebc:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_RTC_SetAlarm_IT+0x2a>
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e099      	b.n	8002002 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	7c1b      	ldrb	r3, [r3, #16]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_RTC_SetAlarm_IT+0x3a>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e093      	b.n	8002002 <HAL_RTC_SetAlarm_IT+0x162>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2201      	movs	r2, #1
 8001ede:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	2200      	movs	r2, #0
 8001eec:	4619      	mov	r1, r3
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f7ff fdf4 	bl	8001adc <HAL_RTC_GetTime>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e081      	b.n	8002002 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001efe:	7d3b      	ldrb	r3, [r7, #20]
 8001f00:	461a      	mov	r2, r3
 8001f02:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001f06:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8001f0a:	7d7b      	ldrb	r3, [r7, #21]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	460b      	mov	r3, r1
 8001f10:	011b      	lsls	r3, r3, #4
 8001f12:	1a5b      	subs	r3, r3, r1
 8001f14:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001f16:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8001f18:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001f1a:	4413      	add	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d113      	bne.n	8001f4c <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001f2e:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	785b      	ldrb	r3, [r3, #1]
 8001f36:	4619      	mov	r1, r3
 8001f38:	460b      	mov	r3, r1
 8001f3a:	011b      	lsls	r3, r3, #4
 8001f3c:	1a5b      	subs	r3, r3, r1
 8001f3e:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001f40:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001f46:	4413      	add	r3, r2
 8001f48:	61fb      	str	r3, [r7, #28]
 8001f4a:	e01e      	b.n	8001f8a <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 f9b8 	bl	80022c6 <RTC_Bcd2ToByte>
 8001f56:	4603      	mov	r3, r0
 8001f58:	461a      	mov	r2, r3
 8001f5a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001f5e:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	785b      	ldrb	r3, [r3, #1]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 f9ad 	bl	80022c6 <RTC_Bcd2ToByte>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4613      	mov	r3, r2
 8001f72:	011b      	lsls	r3, r3, #4
 8001f74:	1a9b      	subs	r3, r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001f78:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	789b      	ldrb	r3, [r3, #2]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f9a1 	bl	80022c6 <RTC_Bcd2ToByte>
 8001f84:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001f86:	4423      	add	r3, r4
 8001f88:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d205      	bcs.n	8001f9e <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001f98:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001f9c:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001f9e:	69f9      	ldr	r1, [r7, #28]
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 f8fc 	bl	800219e <RTC_WriteAlarmCounter>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d007      	beq.n	8001fbc <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2204      	movs	r2, #4
 8001fb0:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e022      	b.n	8002002 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0202 	bic.w	r2, r2, #2
 8001fca:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0202 	orr.w	r2, r2, #2
 8001fda:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	; (800200c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001fe2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe6:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	4a07      	ldr	r2, [pc, #28]	; (800200c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001fee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ff2:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002000:	2300      	movs	r3, #0
  }
}
 8002002:	4618      	mov	r0, r3
 8002004:	3724      	adds	r7, #36	; 0x24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd90      	pop	{r4, r7, pc}
 800200a:	bf00      	nop
 800200c:	40010400 	.word	0x40010400

08002010 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d011      	beq.n	800204a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00a      	beq.n	800204a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7fe f891 	bl	800015c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0202 	bic.w	r2, r2, #2
 8002048:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800204a:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_RTC_AlarmIRQHandler+0x50>)
 800204c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002050:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	745a      	strb	r2, [r3, #17]
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40010400 	.word	0x40010400

08002064 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e01d      	b.n	80020b6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 0208 	bic.w	r2, r2, #8
 8002088:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800208a:	f7fe fb99 	bl	80007c0 <HAL_GetTick>
 800208e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002090:	e009      	b.n	80020a6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002092:	f7fe fb95 	bl	80007c0 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020a0:	d901      	bls.n	80020a6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e007      	b.n	80020b6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0ee      	beq.n	8002092 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80020be:	b480      	push	{r7}
 80020c0:	b087      	sub	sp, #28
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	827b      	strh	r3, [r7, #18]
 80020ca:	2300      	movs	r3, #0
 80020cc:	823b      	strh	r3, [r7, #16]
 80020ce:	2300      	movs	r3, #0
 80020d0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80020ee:	8a7a      	ldrh	r2, [r7, #18]
 80020f0:	8a3b      	ldrh	r3, [r7, #16]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d008      	beq.n	8002108 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80020f6:	8a3b      	ldrh	r3, [r7, #16]
 80020f8:	041a      	lsls	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	b29b      	uxth	r3, r3
 8002102:	4313      	orrs	r3, r2
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e004      	b.n	8002112 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002108:	8a7b      	ldrh	r3, [r7, #18]
 800210a:	041a      	lsls	r2, r3, #16
 800210c:	89fb      	ldrh	r3, [r7, #14]
 800210e:	4313      	orrs	r3, r2
 8002110:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002112:	697b      	ldr	r3, [r7, #20]
}
 8002114:	4618      	mov	r0, r3
 8002116:	371c      	adds	r7, #28
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f85d 	bl	80021ec <RTC_EnterInitMode>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d002      	beq.n	800213e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	73fb      	strb	r3, [r7, #15]
 800213c:	e011      	b.n	8002162 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	0c12      	lsrs	r2, r2, #16
 8002146:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	b292      	uxth	r2, r2
 8002150:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f872 	bl	800223c <RTC_ExitInitMode>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002162:	7bfb      	ldrb	r3, [r7, #15]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	81fb      	strh	r3, [r7, #14]
 8002178:	2300      	movs	r3, #0
 800217a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800218c:	89fb      	ldrh	r3, [r7, #14]
 800218e:	041a      	lsls	r2, r3, #16
 8002190:	89bb      	ldrh	r3, [r7, #12]
 8002192:	4313      	orrs	r3, r2
}
 8002194:	4618      	mov	r0, r3
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr

0800219e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b084      	sub	sp, #16
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f81d 	bl	80021ec <RTC_EnterInitMode>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d002      	beq.n	80021be <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	73fb      	strb	r3, [r7, #15]
 80021bc:	e011      	b.n	80021e2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	0c12      	lsrs	r2, r2, #16
 80021c6:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	b292      	uxth	r2, r2
 80021d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f832 	bl	800223c <RTC_ExitInitMode>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80021f8:	f7fe fae2 	bl	80007c0 <HAL_GetTick>
 80021fc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80021fe:	e009      	b.n	8002214 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002200:	f7fe fade 	bl	80007c0 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800220e:	d901      	bls.n	8002214 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e00f      	b.n	8002234 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0ee      	beq.n	8002200 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f042 0210 	orr.w	r2, r2, #16
 8002230:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 0210 	bic.w	r2, r2, #16
 8002256:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002258:	f7fe fab2 	bl	80007c0 <HAL_GetTick>
 800225c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800225e:	e009      	b.n	8002274 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002260:	f7fe faae 	bl	80007c0 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800226e:	d901      	bls.n	8002274 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e007      	b.n	8002284 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0320 	and.w	r3, r3, #32
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0ee      	beq.n	8002260 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800229a:	e005      	b.n	80022a8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	3301      	adds	r3, #1
 80022a0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	3b0a      	subs	r3, #10
 80022a6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	2b09      	cmp	r3, #9
 80022ac:	d8f6      	bhi.n	800229c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	b2db      	uxtb	r3, r3
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr

080022c6 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b085      	sub	sp, #20
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	461a      	mov	r2, r3
 80022dc:	4613      	mov	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	b2db      	uxtb	r3, r3
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800230a:	2300      	movs	r3, #0
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	2300      	movs	r3, #0
 8002310:	613b      	str	r3, [r7, #16]
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7bdb      	ldrb	r3, [r3, #15]
 800231e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	7b5b      	ldrb	r3, [r3, #13]
 8002324:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	7b9b      	ldrb	r3, [r3, #14]
 800232a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800232c:	2300      	movs	r3, #0
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	e06f      	b.n	8002412 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d011      	beq.n	800235c <RTC_DateUpdate+0x5c>
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	2b03      	cmp	r3, #3
 800233c:	d00e      	beq.n	800235c <RTC_DateUpdate+0x5c>
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	2b05      	cmp	r3, #5
 8002342:	d00b      	beq.n	800235c <RTC_DateUpdate+0x5c>
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	2b07      	cmp	r3, #7
 8002348:	d008      	beq.n	800235c <RTC_DateUpdate+0x5c>
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	2b08      	cmp	r3, #8
 800234e:	d005      	beq.n	800235c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	2b0a      	cmp	r3, #10
 8002354:	d002      	beq.n	800235c <RTC_DateUpdate+0x5c>
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d117      	bne.n	800238c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b1e      	cmp	r3, #30
 8002360:	d803      	bhi.n	800236a <RTC_DateUpdate+0x6a>
      {
        day++;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3301      	adds	r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002368:	e050      	b.n	800240c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2b0c      	cmp	r3, #12
 800236e:	d005      	beq.n	800237c <RTC_DateUpdate+0x7c>
        {
          month++;
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	3301      	adds	r3, #1
 8002374:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002376:	2301      	movs	r3, #1
 8002378:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800237a:	e047      	b.n	800240c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800237c:	2301      	movs	r3, #1
 800237e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002380:	2301      	movs	r3, #1
 8002382:	60fb      	str	r3, [r7, #12]
          year++;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3301      	adds	r3, #1
 8002388:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800238a:	e03f      	b.n	800240c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	2b04      	cmp	r3, #4
 8002390:	d008      	beq.n	80023a4 <RTC_DateUpdate+0xa4>
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	2b06      	cmp	r3, #6
 8002396:	d005      	beq.n	80023a4 <RTC_DateUpdate+0xa4>
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	2b09      	cmp	r3, #9
 800239c:	d002      	beq.n	80023a4 <RTC_DateUpdate+0xa4>
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	2b0b      	cmp	r3, #11
 80023a2:	d10c      	bne.n	80023be <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2b1d      	cmp	r3, #29
 80023a8:	d803      	bhi.n	80023b2 <RTC_DateUpdate+0xb2>
      {
        day++;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	3301      	adds	r3, #1
 80023ae:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80023b0:	e02c      	b.n	800240c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	3301      	adds	r3, #1
 80023b6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80023b8:	2301      	movs	r3, #1
 80023ba:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80023bc:	e026      	b.n	800240c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d123      	bne.n	800240c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b1b      	cmp	r3, #27
 80023c8:	d803      	bhi.n	80023d2 <RTC_DateUpdate+0xd2>
      {
        day++;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	3301      	adds	r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	e01c      	b.n	800240c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b1c      	cmp	r3, #28
 80023d6:	d111      	bne.n	80023fc <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 f839 	bl	8002454 <RTC_IsLeapYear>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <RTC_DateUpdate+0xf0>
        {
          day++;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	3301      	adds	r3, #1
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	e00d      	b.n	800240c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	3301      	adds	r3, #1
 80023f4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80023f6:	2301      	movs	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	e007      	b.n	800240c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b1d      	cmp	r3, #29
 8002400:	d104      	bne.n	800240c <RTC_DateUpdate+0x10c>
      {
        month++;
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	3301      	adds	r3, #1
 8002406:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002408:	2301      	movs	r3, #1
 800240a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	3301      	adds	r3, #1
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d38b      	bcc.n	8002332 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	b2da      	uxtb	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	b2da      	uxtb	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	b2da      	uxtb	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	b2db      	uxtb	r3, r3
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	b2d2      	uxtb	r2, r2
 800243a:	4619      	mov	r1, r3
 800243c:	6978      	ldr	r0, [r7, #20]
 800243e:	f000 f83b 	bl	80024b8 <RTC_WeekDayNum>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	731a      	strb	r2, [r3, #12]
}
 800244a:	bf00      	nop
 800244c:	3718      	adds	r7, #24
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	b29b      	uxth	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	e01d      	b.n	80024aa <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	4a10      	ldr	r2, [pc, #64]	; (80024b4 <RTC_IsLeapYear+0x60>)
 8002472:	fba2 1203 	umull	r1, r2, r2, r3
 8002476:	0952      	lsrs	r2, r2, #5
 8002478:	2164      	movs	r1, #100	; 0x64
 800247a:	fb01 f202 	mul.w	r2, r1, r2
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	b29b      	uxth	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002486:	2301      	movs	r3, #1
 8002488:	e00f      	b.n	80024aa <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800248a:	88fb      	ldrh	r3, [r7, #6]
 800248c:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <RTC_IsLeapYear+0x60>)
 800248e:	fba2 1203 	umull	r1, r2, r2, r3
 8002492:	09d2      	lsrs	r2, r2, #7
 8002494:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002498:	fb01 f202 	mul.w	r2, r1, r2
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	b29b      	uxth	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80024a8:	2300      	movs	r3, #0
  }
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	51eb851f 	.word	0x51eb851f

080024b8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	70fb      	strb	r3, [r7, #3]
 80024c4:	4613      	mov	r3, r2
 80024c6:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80024d6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d82d      	bhi.n	800253a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80024de:	78fa      	ldrb	r2, [r7, #3]
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	4a2c      	ldr	r2, [pc, #176]	; (800259c <RTC_WeekDayNum+0xe4>)
 80024ec:	fba2 2303 	umull	r2, r3, r2, r3
 80024f0:	085a      	lsrs	r2, r3, #1
 80024f2:	78bb      	ldrb	r3, [r7, #2]
 80024f4:	441a      	add	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	441a      	add	r2, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	3b01      	subs	r3, #1
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	441a      	add	r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3b01      	subs	r3, #1
 8002506:	4926      	ldr	r1, [pc, #152]	; (80025a0 <RTC_WeekDayNum+0xe8>)
 8002508:	fba1 1303 	umull	r1, r3, r1, r3
 800250c:	095b      	lsrs	r3, r3, #5
 800250e:	1ad2      	subs	r2, r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	3b01      	subs	r3, #1
 8002514:	4922      	ldr	r1, [pc, #136]	; (80025a0 <RTC_WeekDayNum+0xe8>)
 8002516:	fba1 1303 	umull	r1, r3, r1, r3
 800251a:	09db      	lsrs	r3, r3, #7
 800251c:	4413      	add	r3, r2
 800251e:	1d1a      	adds	r2, r3, #4
 8002520:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <RTC_WeekDayNum+0xec>)
 8002522:	fba3 1302 	umull	r1, r3, r3, r2
 8002526:	1ad1      	subs	r1, r2, r3
 8002528:	0849      	lsrs	r1, r1, #1
 800252a:	440b      	add	r3, r1
 800252c:	0899      	lsrs	r1, r3, #2
 800252e:	460b      	mov	r3, r1
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	1a5b      	subs	r3, r3, r1
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	e029      	b.n	800258e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800253a:	78fa      	ldrb	r2, [r7, #3]
 800253c:	4613      	mov	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4413      	add	r3, r2
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	4a15      	ldr	r2, [pc, #84]	; (800259c <RTC_WeekDayNum+0xe4>)
 8002548:	fba2 2303 	umull	r2, r3, r2, r3
 800254c:	085a      	lsrs	r2, r3, #1
 800254e:	78bb      	ldrb	r3, [r7, #2]
 8002550:	441a      	add	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	441a      	add	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	089b      	lsrs	r3, r3, #2
 800255a:	441a      	add	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	4910      	ldr	r1, [pc, #64]	; (80025a0 <RTC_WeekDayNum+0xe8>)
 8002560:	fba1 1303 	umull	r1, r3, r1, r3
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	1ad2      	subs	r2, r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	490d      	ldr	r1, [pc, #52]	; (80025a0 <RTC_WeekDayNum+0xe8>)
 800256c:	fba1 1303 	umull	r1, r3, r1, r3
 8002570:	09db      	lsrs	r3, r3, #7
 8002572:	4413      	add	r3, r2
 8002574:	1c9a      	adds	r2, r3, #2
 8002576:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <RTC_WeekDayNum+0xec>)
 8002578:	fba3 1302 	umull	r1, r3, r3, r2
 800257c:	1ad1      	subs	r1, r2, r3
 800257e:	0849      	lsrs	r1, r1, #1
 8002580:	440b      	add	r3, r1
 8002582:	0899      	lsrs	r1, r3, #2
 8002584:	460b      	mov	r3, r1
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	1a5b      	subs	r3, r3, r1
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	b2db      	uxtb	r3, r3
}
 8002592:	4618      	mov	r0, r3
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr
 800259c:	38e38e39 	.word	0x38e38e39
 80025a0:	51eb851f 	.word	0x51eb851f
 80025a4:	24924925 	.word	0x24924925

080025a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e03f      	b.n	800263a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d106      	bne.n	80025d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7fd ffc0 	bl	8000554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2224      	movs	r2, #36	; 0x24
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 f905 	bl	80027fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002600:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002610:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002620:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2220      	movs	r2, #32
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2220      	movs	r2, #32
 8002634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b08a      	sub	sp, #40	; 0x28
 8002646:	af02      	add	r7, sp, #8
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	603b      	str	r3, [r7, #0]
 800264e:	4613      	mov	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b20      	cmp	r3, #32
 8002660:	d17c      	bne.n	800275c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_UART_Transmit+0x2c>
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e075      	b.n	800275e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_UART_Transmit+0x3e>
 800267c:	2302      	movs	r3, #2
 800267e:	e06e      	b.n	800275e <HAL_UART_Transmit+0x11c>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2221      	movs	r2, #33	; 0x21
 8002692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002696:	f7fe f893 	bl	80007c0 <HAL_GetTick>
 800269a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	88fa      	ldrh	r2, [r7, #6]
 80026a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	88fa      	ldrh	r2, [r7, #6]
 80026a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026b0:	d108      	bne.n	80026c4 <HAL_UART_Transmit+0x82>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d104      	bne.n	80026c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	e003      	b.n	80026cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80026d4:	e02a      	b.n	800272c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2200      	movs	r2, #0
 80026de:	2180      	movs	r1, #128	; 0x80
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 f840 	bl	8002766 <UART_WaitOnFlagUntilTimeout>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e036      	b.n	800275e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10b      	bne.n	800270e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	461a      	mov	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002704:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	3302      	adds	r3, #2
 800270a:	61bb      	str	r3, [r7, #24]
 800270c:	e007      	b.n	800271e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	781a      	ldrb	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	3301      	adds	r3, #1
 800271c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002722:	b29b      	uxth	r3, r3
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002730:	b29b      	uxth	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1cf      	bne.n	80026d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	2200      	movs	r2, #0
 800273e:	2140      	movs	r1, #64	; 0x40
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 f810 	bl	8002766 <UART_WaitOnFlagUntilTimeout>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e006      	b.n	800275e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2220      	movs	r2, #32
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e000      	b.n	800275e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800275c:	2302      	movs	r3, #2
  }
}
 800275e:	4618      	mov	r0, r3
 8002760:	3720      	adds	r7, #32
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b084      	sub	sp, #16
 800276a:	af00      	add	r7, sp, #0
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	4613      	mov	r3, r2
 8002774:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002776:	e02c      	b.n	80027d2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800277e:	d028      	beq.n	80027d2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <UART_WaitOnFlagUntilTimeout+0x30>
 8002786:	f7fe f81b 	bl	80007c0 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	429a      	cmp	r2, r3
 8002794:	d21d      	bcs.n	80027d2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68da      	ldr	r2, [r3, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027a4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 0201 	bic.w	r2, r2, #1
 80027b4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2220      	movs	r2, #32
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e00f      	b.n	80027f2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	4013      	ands	r3, r2
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	429a      	cmp	r2, r3
 80027e0:	bf0c      	ite	eq
 80027e2:	2301      	moveq	r3, #1
 80027e4:	2300      	movne	r3, #0
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	461a      	mov	r2, r3
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d0c3      	beq.n	8002778 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	4313      	orrs	r3, r2
 800282a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002836:	f023 030c 	bic.w	r3, r3, #12
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	430b      	orrs	r3, r1
 8002842:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699a      	ldr	r2, [r3, #24]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a2c      	ldr	r2, [pc, #176]	; (8002910 <UART_SetConfig+0x114>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d103      	bne.n	800286c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002864:	f7fe fe60 	bl	8001528 <HAL_RCC_GetPCLK2Freq>
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	e002      	b.n	8002872 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800286c:	f7fe fe48 	bl	8001500 <HAL_RCC_GetPCLK1Freq>
 8002870:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	009a      	lsls	r2, r3, #2
 800287c:	441a      	add	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	fbb2 f3f3 	udiv	r3, r2, r3
 8002888:	4a22      	ldr	r2, [pc, #136]	; (8002914 <UART_SetConfig+0x118>)
 800288a:	fba2 2303 	umull	r2, r3, r2, r3
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	0119      	lsls	r1, r3, #4
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	4613      	mov	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	009a      	lsls	r2, r3, #2
 800289c:	441a      	add	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80028a8:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <UART_SetConfig+0x118>)
 80028aa:	fba3 0302 	umull	r0, r3, r3, r2
 80028ae:	095b      	lsrs	r3, r3, #5
 80028b0:	2064      	movs	r0, #100	; 0x64
 80028b2:	fb00 f303 	mul.w	r3, r0, r3
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	3332      	adds	r3, #50	; 0x32
 80028bc:	4a15      	ldr	r2, [pc, #84]	; (8002914 <UART_SetConfig+0x118>)
 80028be:	fba2 2303 	umull	r2, r3, r2, r3
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028c8:	4419      	add	r1, r3
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	4613      	mov	r3, r2
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	4413      	add	r3, r2
 80028d2:	009a      	lsls	r2, r3, #2
 80028d4:	441a      	add	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <UART_SetConfig+0x118>)
 80028e2:	fba3 0302 	umull	r0, r3, r3, r2
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2064      	movs	r0, #100	; 0x64
 80028ea:	fb00 f303 	mul.w	r3, r0, r3
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	3332      	adds	r3, #50	; 0x32
 80028f4:	4a07      	ldr	r2, [pc, #28]	; (8002914 <UART_SetConfig+0x118>)
 80028f6:	fba2 2303 	umull	r2, r3, r2, r3
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	f003 020f 	and.w	r2, r3, #15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	440a      	add	r2, r1
 8002906:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40013800 	.word	0x40013800
 8002914:	51eb851f 	.word	0x51eb851f

08002918 <__errno>:
 8002918:	4b01      	ldr	r3, [pc, #4]	; (8002920 <__errno+0x8>)
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	2000000c 	.word	0x2000000c

08002924 <__libc_init_array>:
 8002924:	b570      	push	{r4, r5, r6, lr}
 8002926:	2600      	movs	r6, #0
 8002928:	4d0c      	ldr	r5, [pc, #48]	; (800295c <__libc_init_array+0x38>)
 800292a:	4c0d      	ldr	r4, [pc, #52]	; (8002960 <__libc_init_array+0x3c>)
 800292c:	1b64      	subs	r4, r4, r5
 800292e:	10a4      	asrs	r4, r4, #2
 8002930:	42a6      	cmp	r6, r4
 8002932:	d109      	bne.n	8002948 <__libc_init_array+0x24>
 8002934:	f000 fc70 	bl	8003218 <_init>
 8002938:	2600      	movs	r6, #0
 800293a:	4d0a      	ldr	r5, [pc, #40]	; (8002964 <__libc_init_array+0x40>)
 800293c:	4c0a      	ldr	r4, [pc, #40]	; (8002968 <__libc_init_array+0x44>)
 800293e:	1b64      	subs	r4, r4, r5
 8002940:	10a4      	asrs	r4, r4, #2
 8002942:	42a6      	cmp	r6, r4
 8002944:	d105      	bne.n	8002952 <__libc_init_array+0x2e>
 8002946:	bd70      	pop	{r4, r5, r6, pc}
 8002948:	f855 3b04 	ldr.w	r3, [r5], #4
 800294c:	4798      	blx	r3
 800294e:	3601      	adds	r6, #1
 8002950:	e7ee      	b.n	8002930 <__libc_init_array+0xc>
 8002952:	f855 3b04 	ldr.w	r3, [r5], #4
 8002956:	4798      	blx	r3
 8002958:	3601      	adds	r6, #1
 800295a:	e7f2      	b.n	8002942 <__libc_init_array+0x1e>
 800295c:	080032c8 	.word	0x080032c8
 8002960:	080032c8 	.word	0x080032c8
 8002964:	080032c8 	.word	0x080032c8
 8002968:	080032cc 	.word	0x080032cc

0800296c <memset>:
 800296c:	4603      	mov	r3, r0
 800296e:	4402      	add	r2, r0
 8002970:	4293      	cmp	r3, r2
 8002972:	d100      	bne.n	8002976 <memset+0xa>
 8002974:	4770      	bx	lr
 8002976:	f803 1b01 	strb.w	r1, [r3], #1
 800297a:	e7f9      	b.n	8002970 <memset+0x4>

0800297c <sniprintf>:
 800297c:	b40c      	push	{r2, r3}
 800297e:	b530      	push	{r4, r5, lr}
 8002980:	4b17      	ldr	r3, [pc, #92]	; (80029e0 <sniprintf+0x64>)
 8002982:	1e0c      	subs	r4, r1, #0
 8002984:	681d      	ldr	r5, [r3, #0]
 8002986:	b09d      	sub	sp, #116	; 0x74
 8002988:	da08      	bge.n	800299c <sniprintf+0x20>
 800298a:	238b      	movs	r3, #139	; 0x8b
 800298c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002990:	602b      	str	r3, [r5, #0]
 8002992:	b01d      	add	sp, #116	; 0x74
 8002994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002998:	b002      	add	sp, #8
 800299a:	4770      	bx	lr
 800299c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80029a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80029a4:	bf0c      	ite	eq
 80029a6:	4623      	moveq	r3, r4
 80029a8:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80029ac:	9304      	str	r3, [sp, #16]
 80029ae:	9307      	str	r3, [sp, #28]
 80029b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029b4:	9002      	str	r0, [sp, #8]
 80029b6:	9006      	str	r0, [sp, #24]
 80029b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80029bc:	4628      	mov	r0, r5
 80029be:	ab21      	add	r3, sp, #132	; 0x84
 80029c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80029c2:	a902      	add	r1, sp, #8
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	f000 f869 	bl	8002a9c <_svfiprintf_r>
 80029ca:	1c43      	adds	r3, r0, #1
 80029cc:	bfbc      	itt	lt
 80029ce:	238b      	movlt	r3, #139	; 0x8b
 80029d0:	602b      	strlt	r3, [r5, #0]
 80029d2:	2c00      	cmp	r4, #0
 80029d4:	d0dd      	beq.n	8002992 <sniprintf+0x16>
 80029d6:	2200      	movs	r2, #0
 80029d8:	9b02      	ldr	r3, [sp, #8]
 80029da:	701a      	strb	r2, [r3, #0]
 80029dc:	e7d9      	b.n	8002992 <sniprintf+0x16>
 80029de:	bf00      	nop
 80029e0:	2000000c 	.word	0x2000000c

080029e4 <__ssputs_r>:
 80029e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029e8:	688e      	ldr	r6, [r1, #8]
 80029ea:	4682      	mov	sl, r0
 80029ec:	429e      	cmp	r6, r3
 80029ee:	460c      	mov	r4, r1
 80029f0:	4690      	mov	r8, r2
 80029f2:	461f      	mov	r7, r3
 80029f4:	d838      	bhi.n	8002a68 <__ssputs_r+0x84>
 80029f6:	898a      	ldrh	r2, [r1, #12]
 80029f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80029fc:	d032      	beq.n	8002a64 <__ssputs_r+0x80>
 80029fe:	6825      	ldr	r5, [r4, #0]
 8002a00:	6909      	ldr	r1, [r1, #16]
 8002a02:	3301      	adds	r3, #1
 8002a04:	eba5 0901 	sub.w	r9, r5, r1
 8002a08:	6965      	ldr	r5, [r4, #20]
 8002a0a:	444b      	add	r3, r9
 8002a0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a14:	106d      	asrs	r5, r5, #1
 8002a16:	429d      	cmp	r5, r3
 8002a18:	bf38      	it	cc
 8002a1a:	461d      	movcc	r5, r3
 8002a1c:	0553      	lsls	r3, r2, #21
 8002a1e:	d531      	bpl.n	8002a84 <__ssputs_r+0xa0>
 8002a20:	4629      	mov	r1, r5
 8002a22:	f000 fb53 	bl	80030cc <_malloc_r>
 8002a26:	4606      	mov	r6, r0
 8002a28:	b950      	cbnz	r0, 8002a40 <__ssputs_r+0x5c>
 8002a2a:	230c      	movs	r3, #12
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a30:	f8ca 3000 	str.w	r3, [sl]
 8002a34:	89a3      	ldrh	r3, [r4, #12]
 8002a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a3a:	81a3      	strh	r3, [r4, #12]
 8002a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a40:	464a      	mov	r2, r9
 8002a42:	6921      	ldr	r1, [r4, #16]
 8002a44:	f000 face 	bl	8002fe4 <memcpy>
 8002a48:	89a3      	ldrh	r3, [r4, #12]
 8002a4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a52:	81a3      	strh	r3, [r4, #12]
 8002a54:	6126      	str	r6, [r4, #16]
 8002a56:	444e      	add	r6, r9
 8002a58:	6026      	str	r6, [r4, #0]
 8002a5a:	463e      	mov	r6, r7
 8002a5c:	6165      	str	r5, [r4, #20]
 8002a5e:	eba5 0509 	sub.w	r5, r5, r9
 8002a62:	60a5      	str	r5, [r4, #8]
 8002a64:	42be      	cmp	r6, r7
 8002a66:	d900      	bls.n	8002a6a <__ssputs_r+0x86>
 8002a68:	463e      	mov	r6, r7
 8002a6a:	4632      	mov	r2, r6
 8002a6c:	4641      	mov	r1, r8
 8002a6e:	6820      	ldr	r0, [r4, #0]
 8002a70:	f000 fac6 	bl	8003000 <memmove>
 8002a74:	68a3      	ldr	r3, [r4, #8]
 8002a76:	6822      	ldr	r2, [r4, #0]
 8002a78:	1b9b      	subs	r3, r3, r6
 8002a7a:	4432      	add	r2, r6
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	60a3      	str	r3, [r4, #8]
 8002a80:	6022      	str	r2, [r4, #0]
 8002a82:	e7db      	b.n	8002a3c <__ssputs_r+0x58>
 8002a84:	462a      	mov	r2, r5
 8002a86:	f000 fb7b 	bl	8003180 <_realloc_r>
 8002a8a:	4606      	mov	r6, r0
 8002a8c:	2800      	cmp	r0, #0
 8002a8e:	d1e1      	bne.n	8002a54 <__ssputs_r+0x70>
 8002a90:	4650      	mov	r0, sl
 8002a92:	6921      	ldr	r1, [r4, #16]
 8002a94:	f000 face 	bl	8003034 <_free_r>
 8002a98:	e7c7      	b.n	8002a2a <__ssputs_r+0x46>
	...

08002a9c <_svfiprintf_r>:
 8002a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aa0:	4698      	mov	r8, r3
 8002aa2:	898b      	ldrh	r3, [r1, #12]
 8002aa4:	4607      	mov	r7, r0
 8002aa6:	061b      	lsls	r3, r3, #24
 8002aa8:	460d      	mov	r5, r1
 8002aaa:	4614      	mov	r4, r2
 8002aac:	b09d      	sub	sp, #116	; 0x74
 8002aae:	d50e      	bpl.n	8002ace <_svfiprintf_r+0x32>
 8002ab0:	690b      	ldr	r3, [r1, #16]
 8002ab2:	b963      	cbnz	r3, 8002ace <_svfiprintf_r+0x32>
 8002ab4:	2140      	movs	r1, #64	; 0x40
 8002ab6:	f000 fb09 	bl	80030cc <_malloc_r>
 8002aba:	6028      	str	r0, [r5, #0]
 8002abc:	6128      	str	r0, [r5, #16]
 8002abe:	b920      	cbnz	r0, 8002aca <_svfiprintf_r+0x2e>
 8002ac0:	230c      	movs	r3, #12
 8002ac2:	603b      	str	r3, [r7, #0]
 8002ac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ac8:	e0d1      	b.n	8002c6e <_svfiprintf_r+0x1d2>
 8002aca:	2340      	movs	r3, #64	; 0x40
 8002acc:	616b      	str	r3, [r5, #20]
 8002ace:	2300      	movs	r3, #0
 8002ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8002ad2:	2320      	movs	r3, #32
 8002ad4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ad8:	2330      	movs	r3, #48	; 0x30
 8002ada:	f04f 0901 	mov.w	r9, #1
 8002ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ae2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002c88 <_svfiprintf_r+0x1ec>
 8002ae6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002aea:	4623      	mov	r3, r4
 8002aec:	469a      	mov	sl, r3
 8002aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002af2:	b10a      	cbz	r2, 8002af8 <_svfiprintf_r+0x5c>
 8002af4:	2a25      	cmp	r2, #37	; 0x25
 8002af6:	d1f9      	bne.n	8002aec <_svfiprintf_r+0x50>
 8002af8:	ebba 0b04 	subs.w	fp, sl, r4
 8002afc:	d00b      	beq.n	8002b16 <_svfiprintf_r+0x7a>
 8002afe:	465b      	mov	r3, fp
 8002b00:	4622      	mov	r2, r4
 8002b02:	4629      	mov	r1, r5
 8002b04:	4638      	mov	r0, r7
 8002b06:	f7ff ff6d 	bl	80029e4 <__ssputs_r>
 8002b0a:	3001      	adds	r0, #1
 8002b0c:	f000 80aa 	beq.w	8002c64 <_svfiprintf_r+0x1c8>
 8002b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b12:	445a      	add	r2, fp
 8002b14:	9209      	str	r2, [sp, #36]	; 0x24
 8002b16:	f89a 3000 	ldrb.w	r3, [sl]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 80a2 	beq.w	8002c64 <_svfiprintf_r+0x1c8>
 8002b20:	2300      	movs	r3, #0
 8002b22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b2a:	f10a 0a01 	add.w	sl, sl, #1
 8002b2e:	9304      	str	r3, [sp, #16]
 8002b30:	9307      	str	r3, [sp, #28]
 8002b32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b36:	931a      	str	r3, [sp, #104]	; 0x68
 8002b38:	4654      	mov	r4, sl
 8002b3a:	2205      	movs	r2, #5
 8002b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b40:	4851      	ldr	r0, [pc, #324]	; (8002c88 <_svfiprintf_r+0x1ec>)
 8002b42:	f000 fa41 	bl	8002fc8 <memchr>
 8002b46:	9a04      	ldr	r2, [sp, #16]
 8002b48:	b9d8      	cbnz	r0, 8002b82 <_svfiprintf_r+0xe6>
 8002b4a:	06d0      	lsls	r0, r2, #27
 8002b4c:	bf44      	itt	mi
 8002b4e:	2320      	movmi	r3, #32
 8002b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b54:	0711      	lsls	r1, r2, #28
 8002b56:	bf44      	itt	mi
 8002b58:	232b      	movmi	r3, #43	; 0x2b
 8002b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8002b62:	2b2a      	cmp	r3, #42	; 0x2a
 8002b64:	d015      	beq.n	8002b92 <_svfiprintf_r+0xf6>
 8002b66:	4654      	mov	r4, sl
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f04f 0c0a 	mov.w	ip, #10
 8002b6e:	9a07      	ldr	r2, [sp, #28]
 8002b70:	4621      	mov	r1, r4
 8002b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b76:	3b30      	subs	r3, #48	; 0x30
 8002b78:	2b09      	cmp	r3, #9
 8002b7a:	d94e      	bls.n	8002c1a <_svfiprintf_r+0x17e>
 8002b7c:	b1b0      	cbz	r0, 8002bac <_svfiprintf_r+0x110>
 8002b7e:	9207      	str	r2, [sp, #28]
 8002b80:	e014      	b.n	8002bac <_svfiprintf_r+0x110>
 8002b82:	eba0 0308 	sub.w	r3, r0, r8
 8002b86:	fa09 f303 	lsl.w	r3, r9, r3
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	46a2      	mov	sl, r4
 8002b8e:	9304      	str	r3, [sp, #16]
 8002b90:	e7d2      	b.n	8002b38 <_svfiprintf_r+0x9c>
 8002b92:	9b03      	ldr	r3, [sp, #12]
 8002b94:	1d19      	adds	r1, r3, #4
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	9103      	str	r1, [sp, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bfbb      	ittet	lt
 8002b9e:	425b      	neglt	r3, r3
 8002ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8002ba4:	9307      	strge	r3, [sp, #28]
 8002ba6:	9307      	strlt	r3, [sp, #28]
 8002ba8:	bfb8      	it	lt
 8002baa:	9204      	strlt	r2, [sp, #16]
 8002bac:	7823      	ldrb	r3, [r4, #0]
 8002bae:	2b2e      	cmp	r3, #46	; 0x2e
 8002bb0:	d10c      	bne.n	8002bcc <_svfiprintf_r+0x130>
 8002bb2:	7863      	ldrb	r3, [r4, #1]
 8002bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8002bb6:	d135      	bne.n	8002c24 <_svfiprintf_r+0x188>
 8002bb8:	9b03      	ldr	r3, [sp, #12]
 8002bba:	3402      	adds	r4, #2
 8002bbc:	1d1a      	adds	r2, r3, #4
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	9203      	str	r2, [sp, #12]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	bfb8      	it	lt
 8002bc6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002bca:	9305      	str	r3, [sp, #20]
 8002bcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002c98 <_svfiprintf_r+0x1fc>
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	4650      	mov	r0, sl
 8002bd4:	7821      	ldrb	r1, [r4, #0]
 8002bd6:	f000 f9f7 	bl	8002fc8 <memchr>
 8002bda:	b140      	cbz	r0, 8002bee <_svfiprintf_r+0x152>
 8002bdc:	2340      	movs	r3, #64	; 0x40
 8002bde:	eba0 000a 	sub.w	r0, r0, sl
 8002be2:	fa03 f000 	lsl.w	r0, r3, r0
 8002be6:	9b04      	ldr	r3, [sp, #16]
 8002be8:	3401      	adds	r4, #1
 8002bea:	4303      	orrs	r3, r0
 8002bec:	9304      	str	r3, [sp, #16]
 8002bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bf2:	2206      	movs	r2, #6
 8002bf4:	4825      	ldr	r0, [pc, #148]	; (8002c8c <_svfiprintf_r+0x1f0>)
 8002bf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002bfa:	f000 f9e5 	bl	8002fc8 <memchr>
 8002bfe:	2800      	cmp	r0, #0
 8002c00:	d038      	beq.n	8002c74 <_svfiprintf_r+0x1d8>
 8002c02:	4b23      	ldr	r3, [pc, #140]	; (8002c90 <_svfiprintf_r+0x1f4>)
 8002c04:	bb1b      	cbnz	r3, 8002c4e <_svfiprintf_r+0x1b2>
 8002c06:	9b03      	ldr	r3, [sp, #12]
 8002c08:	3307      	adds	r3, #7
 8002c0a:	f023 0307 	bic.w	r3, r3, #7
 8002c0e:	3308      	adds	r3, #8
 8002c10:	9303      	str	r3, [sp, #12]
 8002c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c14:	4433      	add	r3, r6
 8002c16:	9309      	str	r3, [sp, #36]	; 0x24
 8002c18:	e767      	b.n	8002aea <_svfiprintf_r+0x4e>
 8002c1a:	460c      	mov	r4, r1
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c22:	e7a5      	b.n	8002b70 <_svfiprintf_r+0xd4>
 8002c24:	2300      	movs	r3, #0
 8002c26:	f04f 0c0a 	mov.w	ip, #10
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	3401      	adds	r4, #1
 8002c2e:	9305      	str	r3, [sp, #20]
 8002c30:	4620      	mov	r0, r4
 8002c32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c36:	3a30      	subs	r2, #48	; 0x30
 8002c38:	2a09      	cmp	r2, #9
 8002c3a:	d903      	bls.n	8002c44 <_svfiprintf_r+0x1a8>
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0c5      	beq.n	8002bcc <_svfiprintf_r+0x130>
 8002c40:	9105      	str	r1, [sp, #20]
 8002c42:	e7c3      	b.n	8002bcc <_svfiprintf_r+0x130>
 8002c44:	4604      	mov	r4, r0
 8002c46:	2301      	movs	r3, #1
 8002c48:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c4c:	e7f0      	b.n	8002c30 <_svfiprintf_r+0x194>
 8002c4e:	ab03      	add	r3, sp, #12
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	462a      	mov	r2, r5
 8002c54:	4638      	mov	r0, r7
 8002c56:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <_svfiprintf_r+0x1f8>)
 8002c58:	a904      	add	r1, sp, #16
 8002c5a:	f3af 8000 	nop.w
 8002c5e:	1c42      	adds	r2, r0, #1
 8002c60:	4606      	mov	r6, r0
 8002c62:	d1d6      	bne.n	8002c12 <_svfiprintf_r+0x176>
 8002c64:	89ab      	ldrh	r3, [r5, #12]
 8002c66:	065b      	lsls	r3, r3, #25
 8002c68:	f53f af2c 	bmi.w	8002ac4 <_svfiprintf_r+0x28>
 8002c6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c6e:	b01d      	add	sp, #116	; 0x74
 8002c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c74:	ab03      	add	r3, sp, #12
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	462a      	mov	r2, r5
 8002c7a:	4638      	mov	r0, r7
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <_svfiprintf_r+0x1f8>)
 8002c7e:	a904      	add	r1, sp, #16
 8002c80:	f000 f87c 	bl	8002d7c <_printf_i>
 8002c84:	e7eb      	b.n	8002c5e <_svfiprintf_r+0x1c2>
 8002c86:	bf00      	nop
 8002c88:	08003294 	.word	0x08003294
 8002c8c:	0800329e 	.word	0x0800329e
 8002c90:	00000000 	.word	0x00000000
 8002c94:	080029e5 	.word	0x080029e5
 8002c98:	0800329a 	.word	0x0800329a

08002c9c <_printf_common>:
 8002c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ca0:	4616      	mov	r6, r2
 8002ca2:	4699      	mov	r9, r3
 8002ca4:	688a      	ldr	r2, [r1, #8]
 8002ca6:	690b      	ldr	r3, [r1, #16]
 8002ca8:	4607      	mov	r7, r0
 8002caa:	4293      	cmp	r3, r2
 8002cac:	bfb8      	it	lt
 8002cae:	4613      	movlt	r3, r2
 8002cb0:	6033      	str	r3, [r6, #0]
 8002cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cb6:	460c      	mov	r4, r1
 8002cb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cbc:	b10a      	cbz	r2, 8002cc2 <_printf_common+0x26>
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	6033      	str	r3, [r6, #0]
 8002cc2:	6823      	ldr	r3, [r4, #0]
 8002cc4:	0699      	lsls	r1, r3, #26
 8002cc6:	bf42      	ittt	mi
 8002cc8:	6833      	ldrmi	r3, [r6, #0]
 8002cca:	3302      	addmi	r3, #2
 8002ccc:	6033      	strmi	r3, [r6, #0]
 8002cce:	6825      	ldr	r5, [r4, #0]
 8002cd0:	f015 0506 	ands.w	r5, r5, #6
 8002cd4:	d106      	bne.n	8002ce4 <_printf_common+0x48>
 8002cd6:	f104 0a19 	add.w	sl, r4, #25
 8002cda:	68e3      	ldr	r3, [r4, #12]
 8002cdc:	6832      	ldr	r2, [r6, #0]
 8002cde:	1a9b      	subs	r3, r3, r2
 8002ce0:	42ab      	cmp	r3, r5
 8002ce2:	dc28      	bgt.n	8002d36 <_printf_common+0x9a>
 8002ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ce8:	1e13      	subs	r3, r2, #0
 8002cea:	6822      	ldr	r2, [r4, #0]
 8002cec:	bf18      	it	ne
 8002cee:	2301      	movne	r3, #1
 8002cf0:	0692      	lsls	r2, r2, #26
 8002cf2:	d42d      	bmi.n	8002d50 <_printf_common+0xb4>
 8002cf4:	4649      	mov	r1, r9
 8002cf6:	4638      	mov	r0, r7
 8002cf8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cfc:	47c0      	blx	r8
 8002cfe:	3001      	adds	r0, #1
 8002d00:	d020      	beq.n	8002d44 <_printf_common+0xa8>
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	68e5      	ldr	r5, [r4, #12]
 8002d06:	f003 0306 	and.w	r3, r3, #6
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	bf18      	it	ne
 8002d0e:	2500      	movne	r5, #0
 8002d10:	6832      	ldr	r2, [r6, #0]
 8002d12:	f04f 0600 	mov.w	r6, #0
 8002d16:	68a3      	ldr	r3, [r4, #8]
 8002d18:	bf08      	it	eq
 8002d1a:	1aad      	subeq	r5, r5, r2
 8002d1c:	6922      	ldr	r2, [r4, #16]
 8002d1e:	bf08      	it	eq
 8002d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d24:	4293      	cmp	r3, r2
 8002d26:	bfc4      	itt	gt
 8002d28:	1a9b      	subgt	r3, r3, r2
 8002d2a:	18ed      	addgt	r5, r5, r3
 8002d2c:	341a      	adds	r4, #26
 8002d2e:	42b5      	cmp	r5, r6
 8002d30:	d11a      	bne.n	8002d68 <_printf_common+0xcc>
 8002d32:	2000      	movs	r0, #0
 8002d34:	e008      	b.n	8002d48 <_printf_common+0xac>
 8002d36:	2301      	movs	r3, #1
 8002d38:	4652      	mov	r2, sl
 8002d3a:	4649      	mov	r1, r9
 8002d3c:	4638      	mov	r0, r7
 8002d3e:	47c0      	blx	r8
 8002d40:	3001      	adds	r0, #1
 8002d42:	d103      	bne.n	8002d4c <_printf_common+0xb0>
 8002d44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d4c:	3501      	adds	r5, #1
 8002d4e:	e7c4      	b.n	8002cda <_printf_common+0x3e>
 8002d50:	2030      	movs	r0, #48	; 0x30
 8002d52:	18e1      	adds	r1, r4, r3
 8002d54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d5e:	4422      	add	r2, r4
 8002d60:	3302      	adds	r3, #2
 8002d62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d66:	e7c5      	b.n	8002cf4 <_printf_common+0x58>
 8002d68:	2301      	movs	r3, #1
 8002d6a:	4622      	mov	r2, r4
 8002d6c:	4649      	mov	r1, r9
 8002d6e:	4638      	mov	r0, r7
 8002d70:	47c0      	blx	r8
 8002d72:	3001      	adds	r0, #1
 8002d74:	d0e6      	beq.n	8002d44 <_printf_common+0xa8>
 8002d76:	3601      	adds	r6, #1
 8002d78:	e7d9      	b.n	8002d2e <_printf_common+0x92>
	...

08002d7c <_printf_i>:
 8002d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d80:	460c      	mov	r4, r1
 8002d82:	7e27      	ldrb	r7, [r4, #24]
 8002d84:	4691      	mov	r9, r2
 8002d86:	2f78      	cmp	r7, #120	; 0x78
 8002d88:	4680      	mov	r8, r0
 8002d8a:	469a      	mov	sl, r3
 8002d8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002d8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d92:	d807      	bhi.n	8002da4 <_printf_i+0x28>
 8002d94:	2f62      	cmp	r7, #98	; 0x62
 8002d96:	d80a      	bhi.n	8002dae <_printf_i+0x32>
 8002d98:	2f00      	cmp	r7, #0
 8002d9a:	f000 80d9 	beq.w	8002f50 <_printf_i+0x1d4>
 8002d9e:	2f58      	cmp	r7, #88	; 0x58
 8002da0:	f000 80a4 	beq.w	8002eec <_printf_i+0x170>
 8002da4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002da8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002dac:	e03a      	b.n	8002e24 <_printf_i+0xa8>
 8002dae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002db2:	2b15      	cmp	r3, #21
 8002db4:	d8f6      	bhi.n	8002da4 <_printf_i+0x28>
 8002db6:	a001      	add	r0, pc, #4	; (adr r0, 8002dbc <_printf_i+0x40>)
 8002db8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002dbc:	08002e15 	.word	0x08002e15
 8002dc0:	08002e29 	.word	0x08002e29
 8002dc4:	08002da5 	.word	0x08002da5
 8002dc8:	08002da5 	.word	0x08002da5
 8002dcc:	08002da5 	.word	0x08002da5
 8002dd0:	08002da5 	.word	0x08002da5
 8002dd4:	08002e29 	.word	0x08002e29
 8002dd8:	08002da5 	.word	0x08002da5
 8002ddc:	08002da5 	.word	0x08002da5
 8002de0:	08002da5 	.word	0x08002da5
 8002de4:	08002da5 	.word	0x08002da5
 8002de8:	08002f37 	.word	0x08002f37
 8002dec:	08002e59 	.word	0x08002e59
 8002df0:	08002f19 	.word	0x08002f19
 8002df4:	08002da5 	.word	0x08002da5
 8002df8:	08002da5 	.word	0x08002da5
 8002dfc:	08002f59 	.word	0x08002f59
 8002e00:	08002da5 	.word	0x08002da5
 8002e04:	08002e59 	.word	0x08002e59
 8002e08:	08002da5 	.word	0x08002da5
 8002e0c:	08002da5 	.word	0x08002da5
 8002e10:	08002f21 	.word	0x08002f21
 8002e14:	680b      	ldr	r3, [r1, #0]
 8002e16:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e1a:	1d1a      	adds	r2, r3, #4
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	600a      	str	r2, [r1, #0]
 8002e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0a4      	b.n	8002f72 <_printf_i+0x1f6>
 8002e28:	6825      	ldr	r5, [r4, #0]
 8002e2a:	6808      	ldr	r0, [r1, #0]
 8002e2c:	062e      	lsls	r6, r5, #24
 8002e2e:	f100 0304 	add.w	r3, r0, #4
 8002e32:	d50a      	bpl.n	8002e4a <_printf_i+0xce>
 8002e34:	6805      	ldr	r5, [r0, #0]
 8002e36:	600b      	str	r3, [r1, #0]
 8002e38:	2d00      	cmp	r5, #0
 8002e3a:	da03      	bge.n	8002e44 <_printf_i+0xc8>
 8002e3c:	232d      	movs	r3, #45	; 0x2d
 8002e3e:	426d      	negs	r5, r5
 8002e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e44:	230a      	movs	r3, #10
 8002e46:	485e      	ldr	r0, [pc, #376]	; (8002fc0 <_printf_i+0x244>)
 8002e48:	e019      	b.n	8002e7e <_printf_i+0x102>
 8002e4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002e4e:	6805      	ldr	r5, [r0, #0]
 8002e50:	600b      	str	r3, [r1, #0]
 8002e52:	bf18      	it	ne
 8002e54:	b22d      	sxthne	r5, r5
 8002e56:	e7ef      	b.n	8002e38 <_printf_i+0xbc>
 8002e58:	680b      	ldr	r3, [r1, #0]
 8002e5a:	6825      	ldr	r5, [r4, #0]
 8002e5c:	1d18      	adds	r0, r3, #4
 8002e5e:	6008      	str	r0, [r1, #0]
 8002e60:	0628      	lsls	r0, r5, #24
 8002e62:	d501      	bpl.n	8002e68 <_printf_i+0xec>
 8002e64:	681d      	ldr	r5, [r3, #0]
 8002e66:	e002      	b.n	8002e6e <_printf_i+0xf2>
 8002e68:	0669      	lsls	r1, r5, #25
 8002e6a:	d5fb      	bpl.n	8002e64 <_printf_i+0xe8>
 8002e6c:	881d      	ldrh	r5, [r3, #0]
 8002e6e:	2f6f      	cmp	r7, #111	; 0x6f
 8002e70:	bf0c      	ite	eq
 8002e72:	2308      	moveq	r3, #8
 8002e74:	230a      	movne	r3, #10
 8002e76:	4852      	ldr	r0, [pc, #328]	; (8002fc0 <_printf_i+0x244>)
 8002e78:	2100      	movs	r1, #0
 8002e7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e7e:	6866      	ldr	r6, [r4, #4]
 8002e80:	2e00      	cmp	r6, #0
 8002e82:	bfa8      	it	ge
 8002e84:	6821      	ldrge	r1, [r4, #0]
 8002e86:	60a6      	str	r6, [r4, #8]
 8002e88:	bfa4      	itt	ge
 8002e8a:	f021 0104 	bicge.w	r1, r1, #4
 8002e8e:	6021      	strge	r1, [r4, #0]
 8002e90:	b90d      	cbnz	r5, 8002e96 <_printf_i+0x11a>
 8002e92:	2e00      	cmp	r6, #0
 8002e94:	d04d      	beq.n	8002f32 <_printf_i+0x1b6>
 8002e96:	4616      	mov	r6, r2
 8002e98:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e9c:	fb03 5711 	mls	r7, r3, r1, r5
 8002ea0:	5dc7      	ldrb	r7, [r0, r7]
 8002ea2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ea6:	462f      	mov	r7, r5
 8002ea8:	42bb      	cmp	r3, r7
 8002eaa:	460d      	mov	r5, r1
 8002eac:	d9f4      	bls.n	8002e98 <_printf_i+0x11c>
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d10b      	bne.n	8002eca <_printf_i+0x14e>
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	07df      	lsls	r7, r3, #31
 8002eb6:	d508      	bpl.n	8002eca <_printf_i+0x14e>
 8002eb8:	6923      	ldr	r3, [r4, #16]
 8002eba:	6861      	ldr	r1, [r4, #4]
 8002ebc:	4299      	cmp	r1, r3
 8002ebe:	bfde      	ittt	le
 8002ec0:	2330      	movle	r3, #48	; 0x30
 8002ec2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002ec6:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002eca:	1b92      	subs	r2, r2, r6
 8002ecc:	6122      	str	r2, [r4, #16]
 8002ece:	464b      	mov	r3, r9
 8002ed0:	4621      	mov	r1, r4
 8002ed2:	4640      	mov	r0, r8
 8002ed4:	f8cd a000 	str.w	sl, [sp]
 8002ed8:	aa03      	add	r2, sp, #12
 8002eda:	f7ff fedf 	bl	8002c9c <_printf_common>
 8002ede:	3001      	adds	r0, #1
 8002ee0:	d14c      	bne.n	8002f7c <_printf_i+0x200>
 8002ee2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ee6:	b004      	add	sp, #16
 8002ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002eec:	4834      	ldr	r0, [pc, #208]	; (8002fc0 <_printf_i+0x244>)
 8002eee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002ef2:	680e      	ldr	r6, [r1, #0]
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	f856 5b04 	ldr.w	r5, [r6], #4
 8002efa:	061f      	lsls	r7, r3, #24
 8002efc:	600e      	str	r6, [r1, #0]
 8002efe:	d514      	bpl.n	8002f2a <_printf_i+0x1ae>
 8002f00:	07d9      	lsls	r1, r3, #31
 8002f02:	bf44      	itt	mi
 8002f04:	f043 0320 	orrmi.w	r3, r3, #32
 8002f08:	6023      	strmi	r3, [r4, #0]
 8002f0a:	b91d      	cbnz	r5, 8002f14 <_printf_i+0x198>
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	f023 0320 	bic.w	r3, r3, #32
 8002f12:	6023      	str	r3, [r4, #0]
 8002f14:	2310      	movs	r3, #16
 8002f16:	e7af      	b.n	8002e78 <_printf_i+0xfc>
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	f043 0320 	orr.w	r3, r3, #32
 8002f1e:	6023      	str	r3, [r4, #0]
 8002f20:	2378      	movs	r3, #120	; 0x78
 8002f22:	4828      	ldr	r0, [pc, #160]	; (8002fc4 <_printf_i+0x248>)
 8002f24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f28:	e7e3      	b.n	8002ef2 <_printf_i+0x176>
 8002f2a:	065e      	lsls	r6, r3, #25
 8002f2c:	bf48      	it	mi
 8002f2e:	b2ad      	uxthmi	r5, r5
 8002f30:	e7e6      	b.n	8002f00 <_printf_i+0x184>
 8002f32:	4616      	mov	r6, r2
 8002f34:	e7bb      	b.n	8002eae <_printf_i+0x132>
 8002f36:	680b      	ldr	r3, [r1, #0]
 8002f38:	6826      	ldr	r6, [r4, #0]
 8002f3a:	1d1d      	adds	r5, r3, #4
 8002f3c:	6960      	ldr	r0, [r4, #20]
 8002f3e:	600d      	str	r5, [r1, #0]
 8002f40:	0635      	lsls	r5, r6, #24
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	d501      	bpl.n	8002f4a <_printf_i+0x1ce>
 8002f46:	6018      	str	r0, [r3, #0]
 8002f48:	e002      	b.n	8002f50 <_printf_i+0x1d4>
 8002f4a:	0671      	lsls	r1, r6, #25
 8002f4c:	d5fb      	bpl.n	8002f46 <_printf_i+0x1ca>
 8002f4e:	8018      	strh	r0, [r3, #0]
 8002f50:	2300      	movs	r3, #0
 8002f52:	4616      	mov	r6, r2
 8002f54:	6123      	str	r3, [r4, #16]
 8002f56:	e7ba      	b.n	8002ece <_printf_i+0x152>
 8002f58:	680b      	ldr	r3, [r1, #0]
 8002f5a:	1d1a      	adds	r2, r3, #4
 8002f5c:	600a      	str	r2, [r1, #0]
 8002f5e:	681e      	ldr	r6, [r3, #0]
 8002f60:	2100      	movs	r1, #0
 8002f62:	4630      	mov	r0, r6
 8002f64:	6862      	ldr	r2, [r4, #4]
 8002f66:	f000 f82f 	bl	8002fc8 <memchr>
 8002f6a:	b108      	cbz	r0, 8002f70 <_printf_i+0x1f4>
 8002f6c:	1b80      	subs	r0, r0, r6
 8002f6e:	6060      	str	r0, [r4, #4]
 8002f70:	6863      	ldr	r3, [r4, #4]
 8002f72:	6123      	str	r3, [r4, #16]
 8002f74:	2300      	movs	r3, #0
 8002f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f7a:	e7a8      	b.n	8002ece <_printf_i+0x152>
 8002f7c:	4632      	mov	r2, r6
 8002f7e:	4649      	mov	r1, r9
 8002f80:	4640      	mov	r0, r8
 8002f82:	6923      	ldr	r3, [r4, #16]
 8002f84:	47d0      	blx	sl
 8002f86:	3001      	adds	r0, #1
 8002f88:	d0ab      	beq.n	8002ee2 <_printf_i+0x166>
 8002f8a:	6823      	ldr	r3, [r4, #0]
 8002f8c:	079b      	lsls	r3, r3, #30
 8002f8e:	d413      	bmi.n	8002fb8 <_printf_i+0x23c>
 8002f90:	68e0      	ldr	r0, [r4, #12]
 8002f92:	9b03      	ldr	r3, [sp, #12]
 8002f94:	4298      	cmp	r0, r3
 8002f96:	bfb8      	it	lt
 8002f98:	4618      	movlt	r0, r3
 8002f9a:	e7a4      	b.n	8002ee6 <_printf_i+0x16a>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4632      	mov	r2, r6
 8002fa0:	4649      	mov	r1, r9
 8002fa2:	4640      	mov	r0, r8
 8002fa4:	47d0      	blx	sl
 8002fa6:	3001      	adds	r0, #1
 8002fa8:	d09b      	beq.n	8002ee2 <_printf_i+0x166>
 8002faa:	3501      	adds	r5, #1
 8002fac:	68e3      	ldr	r3, [r4, #12]
 8002fae:	9903      	ldr	r1, [sp, #12]
 8002fb0:	1a5b      	subs	r3, r3, r1
 8002fb2:	42ab      	cmp	r3, r5
 8002fb4:	dcf2      	bgt.n	8002f9c <_printf_i+0x220>
 8002fb6:	e7eb      	b.n	8002f90 <_printf_i+0x214>
 8002fb8:	2500      	movs	r5, #0
 8002fba:	f104 0619 	add.w	r6, r4, #25
 8002fbe:	e7f5      	b.n	8002fac <_printf_i+0x230>
 8002fc0:	080032a5 	.word	0x080032a5
 8002fc4:	080032b6 	.word	0x080032b6

08002fc8 <memchr>:
 8002fc8:	4603      	mov	r3, r0
 8002fca:	b510      	push	{r4, lr}
 8002fcc:	b2c9      	uxtb	r1, r1
 8002fce:	4402      	add	r2, r0
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	d101      	bne.n	8002fda <memchr+0x12>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	e003      	b.n	8002fe2 <memchr+0x1a>
 8002fda:	7804      	ldrb	r4, [r0, #0]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	428c      	cmp	r4, r1
 8002fe0:	d1f6      	bne.n	8002fd0 <memchr+0x8>
 8002fe2:	bd10      	pop	{r4, pc}

08002fe4 <memcpy>:
 8002fe4:	440a      	add	r2, r1
 8002fe6:	4291      	cmp	r1, r2
 8002fe8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002fec:	d100      	bne.n	8002ff0 <memcpy+0xc>
 8002fee:	4770      	bx	lr
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ff6:	4291      	cmp	r1, r2
 8002ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ffc:	d1f9      	bne.n	8002ff2 <memcpy+0xe>
 8002ffe:	bd10      	pop	{r4, pc}

08003000 <memmove>:
 8003000:	4288      	cmp	r0, r1
 8003002:	b510      	push	{r4, lr}
 8003004:	eb01 0402 	add.w	r4, r1, r2
 8003008:	d902      	bls.n	8003010 <memmove+0x10>
 800300a:	4284      	cmp	r4, r0
 800300c:	4623      	mov	r3, r4
 800300e:	d807      	bhi.n	8003020 <memmove+0x20>
 8003010:	1e43      	subs	r3, r0, #1
 8003012:	42a1      	cmp	r1, r4
 8003014:	d008      	beq.n	8003028 <memmove+0x28>
 8003016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800301a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800301e:	e7f8      	b.n	8003012 <memmove+0x12>
 8003020:	4601      	mov	r1, r0
 8003022:	4402      	add	r2, r0
 8003024:	428a      	cmp	r2, r1
 8003026:	d100      	bne.n	800302a <memmove+0x2a>
 8003028:	bd10      	pop	{r4, pc}
 800302a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800302e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003032:	e7f7      	b.n	8003024 <memmove+0x24>

08003034 <_free_r>:
 8003034:	b538      	push	{r3, r4, r5, lr}
 8003036:	4605      	mov	r5, r0
 8003038:	2900      	cmp	r1, #0
 800303a:	d043      	beq.n	80030c4 <_free_r+0x90>
 800303c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003040:	1f0c      	subs	r4, r1, #4
 8003042:	2b00      	cmp	r3, #0
 8003044:	bfb8      	it	lt
 8003046:	18e4      	addlt	r4, r4, r3
 8003048:	f000 f8d0 	bl	80031ec <__malloc_lock>
 800304c:	4a1e      	ldr	r2, [pc, #120]	; (80030c8 <_free_r+0x94>)
 800304e:	6813      	ldr	r3, [r2, #0]
 8003050:	4610      	mov	r0, r2
 8003052:	b933      	cbnz	r3, 8003062 <_free_r+0x2e>
 8003054:	6063      	str	r3, [r4, #4]
 8003056:	6014      	str	r4, [r2, #0]
 8003058:	4628      	mov	r0, r5
 800305a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800305e:	f000 b8cb 	b.w	80031f8 <__malloc_unlock>
 8003062:	42a3      	cmp	r3, r4
 8003064:	d90a      	bls.n	800307c <_free_r+0x48>
 8003066:	6821      	ldr	r1, [r4, #0]
 8003068:	1862      	adds	r2, r4, r1
 800306a:	4293      	cmp	r3, r2
 800306c:	bf01      	itttt	eq
 800306e:	681a      	ldreq	r2, [r3, #0]
 8003070:	685b      	ldreq	r3, [r3, #4]
 8003072:	1852      	addeq	r2, r2, r1
 8003074:	6022      	streq	r2, [r4, #0]
 8003076:	6063      	str	r3, [r4, #4]
 8003078:	6004      	str	r4, [r0, #0]
 800307a:	e7ed      	b.n	8003058 <_free_r+0x24>
 800307c:	461a      	mov	r2, r3
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	b10b      	cbz	r3, 8003086 <_free_r+0x52>
 8003082:	42a3      	cmp	r3, r4
 8003084:	d9fa      	bls.n	800307c <_free_r+0x48>
 8003086:	6811      	ldr	r1, [r2, #0]
 8003088:	1850      	adds	r0, r2, r1
 800308a:	42a0      	cmp	r0, r4
 800308c:	d10b      	bne.n	80030a6 <_free_r+0x72>
 800308e:	6820      	ldr	r0, [r4, #0]
 8003090:	4401      	add	r1, r0
 8003092:	1850      	adds	r0, r2, r1
 8003094:	4283      	cmp	r3, r0
 8003096:	6011      	str	r1, [r2, #0]
 8003098:	d1de      	bne.n	8003058 <_free_r+0x24>
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	4401      	add	r1, r0
 80030a0:	6011      	str	r1, [r2, #0]
 80030a2:	6053      	str	r3, [r2, #4]
 80030a4:	e7d8      	b.n	8003058 <_free_r+0x24>
 80030a6:	d902      	bls.n	80030ae <_free_r+0x7a>
 80030a8:	230c      	movs	r3, #12
 80030aa:	602b      	str	r3, [r5, #0]
 80030ac:	e7d4      	b.n	8003058 <_free_r+0x24>
 80030ae:	6820      	ldr	r0, [r4, #0]
 80030b0:	1821      	adds	r1, r4, r0
 80030b2:	428b      	cmp	r3, r1
 80030b4:	bf01      	itttt	eq
 80030b6:	6819      	ldreq	r1, [r3, #0]
 80030b8:	685b      	ldreq	r3, [r3, #4]
 80030ba:	1809      	addeq	r1, r1, r0
 80030bc:	6021      	streq	r1, [r4, #0]
 80030be:	6063      	str	r3, [r4, #4]
 80030c0:	6054      	str	r4, [r2, #4]
 80030c2:	e7c9      	b.n	8003058 <_free_r+0x24>
 80030c4:	bd38      	pop	{r3, r4, r5, pc}
 80030c6:	bf00      	nop
 80030c8:	200000d8 	.word	0x200000d8

080030cc <_malloc_r>:
 80030cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ce:	1ccd      	adds	r5, r1, #3
 80030d0:	f025 0503 	bic.w	r5, r5, #3
 80030d4:	3508      	adds	r5, #8
 80030d6:	2d0c      	cmp	r5, #12
 80030d8:	bf38      	it	cc
 80030da:	250c      	movcc	r5, #12
 80030dc:	2d00      	cmp	r5, #0
 80030de:	4606      	mov	r6, r0
 80030e0:	db01      	blt.n	80030e6 <_malloc_r+0x1a>
 80030e2:	42a9      	cmp	r1, r5
 80030e4:	d903      	bls.n	80030ee <_malloc_r+0x22>
 80030e6:	230c      	movs	r3, #12
 80030e8:	6033      	str	r3, [r6, #0]
 80030ea:	2000      	movs	r0, #0
 80030ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030ee:	f000 f87d 	bl	80031ec <__malloc_lock>
 80030f2:	4921      	ldr	r1, [pc, #132]	; (8003178 <_malloc_r+0xac>)
 80030f4:	680a      	ldr	r2, [r1, #0]
 80030f6:	4614      	mov	r4, r2
 80030f8:	b99c      	cbnz	r4, 8003122 <_malloc_r+0x56>
 80030fa:	4f20      	ldr	r7, [pc, #128]	; (800317c <_malloc_r+0xb0>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	b923      	cbnz	r3, 800310a <_malloc_r+0x3e>
 8003100:	4621      	mov	r1, r4
 8003102:	4630      	mov	r0, r6
 8003104:	f000 f862 	bl	80031cc <_sbrk_r>
 8003108:	6038      	str	r0, [r7, #0]
 800310a:	4629      	mov	r1, r5
 800310c:	4630      	mov	r0, r6
 800310e:	f000 f85d 	bl	80031cc <_sbrk_r>
 8003112:	1c43      	adds	r3, r0, #1
 8003114:	d123      	bne.n	800315e <_malloc_r+0x92>
 8003116:	230c      	movs	r3, #12
 8003118:	4630      	mov	r0, r6
 800311a:	6033      	str	r3, [r6, #0]
 800311c:	f000 f86c 	bl	80031f8 <__malloc_unlock>
 8003120:	e7e3      	b.n	80030ea <_malloc_r+0x1e>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	1b5b      	subs	r3, r3, r5
 8003126:	d417      	bmi.n	8003158 <_malloc_r+0x8c>
 8003128:	2b0b      	cmp	r3, #11
 800312a:	d903      	bls.n	8003134 <_malloc_r+0x68>
 800312c:	6023      	str	r3, [r4, #0]
 800312e:	441c      	add	r4, r3
 8003130:	6025      	str	r5, [r4, #0]
 8003132:	e004      	b.n	800313e <_malloc_r+0x72>
 8003134:	6863      	ldr	r3, [r4, #4]
 8003136:	42a2      	cmp	r2, r4
 8003138:	bf0c      	ite	eq
 800313a:	600b      	streq	r3, [r1, #0]
 800313c:	6053      	strne	r3, [r2, #4]
 800313e:	4630      	mov	r0, r6
 8003140:	f000 f85a 	bl	80031f8 <__malloc_unlock>
 8003144:	f104 000b 	add.w	r0, r4, #11
 8003148:	1d23      	adds	r3, r4, #4
 800314a:	f020 0007 	bic.w	r0, r0, #7
 800314e:	1ac2      	subs	r2, r0, r3
 8003150:	d0cc      	beq.n	80030ec <_malloc_r+0x20>
 8003152:	1a1b      	subs	r3, r3, r0
 8003154:	50a3      	str	r3, [r4, r2]
 8003156:	e7c9      	b.n	80030ec <_malloc_r+0x20>
 8003158:	4622      	mov	r2, r4
 800315a:	6864      	ldr	r4, [r4, #4]
 800315c:	e7cc      	b.n	80030f8 <_malloc_r+0x2c>
 800315e:	1cc4      	adds	r4, r0, #3
 8003160:	f024 0403 	bic.w	r4, r4, #3
 8003164:	42a0      	cmp	r0, r4
 8003166:	d0e3      	beq.n	8003130 <_malloc_r+0x64>
 8003168:	1a21      	subs	r1, r4, r0
 800316a:	4630      	mov	r0, r6
 800316c:	f000 f82e 	bl	80031cc <_sbrk_r>
 8003170:	3001      	adds	r0, #1
 8003172:	d1dd      	bne.n	8003130 <_malloc_r+0x64>
 8003174:	e7cf      	b.n	8003116 <_malloc_r+0x4a>
 8003176:	bf00      	nop
 8003178:	200000d8 	.word	0x200000d8
 800317c:	200000dc 	.word	0x200000dc

08003180 <_realloc_r>:
 8003180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003182:	4607      	mov	r7, r0
 8003184:	4614      	mov	r4, r2
 8003186:	460e      	mov	r6, r1
 8003188:	b921      	cbnz	r1, 8003194 <_realloc_r+0x14>
 800318a:	4611      	mov	r1, r2
 800318c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003190:	f7ff bf9c 	b.w	80030cc <_malloc_r>
 8003194:	b922      	cbnz	r2, 80031a0 <_realloc_r+0x20>
 8003196:	f7ff ff4d 	bl	8003034 <_free_r>
 800319a:	4625      	mov	r5, r4
 800319c:	4628      	mov	r0, r5
 800319e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a0:	f000 f830 	bl	8003204 <_malloc_usable_size_r>
 80031a4:	42a0      	cmp	r0, r4
 80031a6:	d20f      	bcs.n	80031c8 <_realloc_r+0x48>
 80031a8:	4621      	mov	r1, r4
 80031aa:	4638      	mov	r0, r7
 80031ac:	f7ff ff8e 	bl	80030cc <_malloc_r>
 80031b0:	4605      	mov	r5, r0
 80031b2:	2800      	cmp	r0, #0
 80031b4:	d0f2      	beq.n	800319c <_realloc_r+0x1c>
 80031b6:	4631      	mov	r1, r6
 80031b8:	4622      	mov	r2, r4
 80031ba:	f7ff ff13 	bl	8002fe4 <memcpy>
 80031be:	4631      	mov	r1, r6
 80031c0:	4638      	mov	r0, r7
 80031c2:	f7ff ff37 	bl	8003034 <_free_r>
 80031c6:	e7e9      	b.n	800319c <_realloc_r+0x1c>
 80031c8:	4635      	mov	r5, r6
 80031ca:	e7e7      	b.n	800319c <_realloc_r+0x1c>

080031cc <_sbrk_r>:
 80031cc:	b538      	push	{r3, r4, r5, lr}
 80031ce:	2300      	movs	r3, #0
 80031d0:	4d05      	ldr	r5, [pc, #20]	; (80031e8 <_sbrk_r+0x1c>)
 80031d2:	4604      	mov	r4, r0
 80031d4:	4608      	mov	r0, r1
 80031d6:	602b      	str	r3, [r5, #0]
 80031d8:	f7fd fa38 	bl	800064c <_sbrk>
 80031dc:	1c43      	adds	r3, r0, #1
 80031de:	d102      	bne.n	80031e6 <_sbrk_r+0x1a>
 80031e0:	682b      	ldr	r3, [r5, #0]
 80031e2:	b103      	cbz	r3, 80031e6 <_sbrk_r+0x1a>
 80031e4:	6023      	str	r3, [r4, #0]
 80031e6:	bd38      	pop	{r3, r4, r5, pc}
 80031e8:	2000013c 	.word	0x2000013c

080031ec <__malloc_lock>:
 80031ec:	4801      	ldr	r0, [pc, #4]	; (80031f4 <__malloc_lock+0x8>)
 80031ee:	f000 b811 	b.w	8003214 <__retarget_lock_acquire_recursive>
 80031f2:	bf00      	nop
 80031f4:	20000144 	.word	0x20000144

080031f8 <__malloc_unlock>:
 80031f8:	4801      	ldr	r0, [pc, #4]	; (8003200 <__malloc_unlock+0x8>)
 80031fa:	f000 b80c 	b.w	8003216 <__retarget_lock_release_recursive>
 80031fe:	bf00      	nop
 8003200:	20000144 	.word	0x20000144

08003204 <_malloc_usable_size_r>:
 8003204:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003208:	1f18      	subs	r0, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	bfbc      	itt	lt
 800320e:	580b      	ldrlt	r3, [r1, r0]
 8003210:	18c0      	addlt	r0, r0, r3
 8003212:	4770      	bx	lr

08003214 <__retarget_lock_acquire_recursive>:
 8003214:	4770      	bx	lr

08003216 <__retarget_lock_release_recursive>:
 8003216:	4770      	bx	lr

08003218 <_init>:
 8003218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321a:	bf00      	nop
 800321c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321e:	bc08      	pop	{r3}
 8003220:	469e      	mov	lr, r3
 8003222:	4770      	bx	lr

08003224 <_fini>:
 8003224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003226:	bf00      	nop
 8003228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800322a:	bc08      	pop	{r3}
 800322c:	469e      	mov	lr, r3
 800322e:	4770      	bx	lr
