#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1445930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1445ac0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x143ca50 .functor NOT 1, L_0x1474de0, C4<0>, C4<0>, C4<0>;
L_0x1474b70 .functor XOR 1, L_0x1474a10, L_0x1474ad0, C4<0>, C4<0>;
L_0x1474cd0 .functor XOR 1, L_0x1474b70, L_0x1474c30, C4<0>, C4<0>;
v0x1472390_0 .net *"_ivl_10", 0 0, L_0x1474c30;  1 drivers
v0x1472490_0 .net *"_ivl_12", 0 0, L_0x1474cd0;  1 drivers
v0x1472570_0 .net *"_ivl_2", 0 0, L_0x1474970;  1 drivers
v0x1472630_0 .net *"_ivl_4", 0 0, L_0x1474a10;  1 drivers
v0x1472710_0 .net *"_ivl_6", 0 0, L_0x1474ad0;  1 drivers
v0x1472840_0 .net *"_ivl_8", 0 0, L_0x1474b70;  1 drivers
v0x1472920_0 .net "a", 0 0, v0x1470cb0_0;  1 drivers
v0x14729c0_0 .net "b", 0 0, v0x1470d50_0;  1 drivers
v0x1472a60_0 .net "c", 0 0, v0x1470df0_0;  1 drivers
v0x1472b90_0 .var "clk", 0 0;
v0x1472c30_0 .net "d", 0 0, v0x1470f60_0;  1 drivers
v0x1472cd0_0 .net "out_dut", 0 0, L_0x1474810;  1 drivers
v0x1472d70_0 .net "out_ref", 0 0, L_0x1473d40;  1 drivers
v0x1472e10_0 .var/2u "stats1", 159 0;
v0x1472eb0_0 .var/2u "strobe", 0 0;
v0x1472f50_0 .net "tb_match", 0 0, L_0x1474de0;  1 drivers
v0x1473010_0 .net "tb_mismatch", 0 0, L_0x143ca50;  1 drivers
v0x14731e0_0 .net "wavedrom_enable", 0 0, v0x1471050_0;  1 drivers
v0x1473280_0 .net "wavedrom_title", 511 0, v0x14710f0_0;  1 drivers
L_0x1474970 .concat [ 1 0 0 0], L_0x1473d40;
L_0x1474a10 .concat [ 1 0 0 0], L_0x1473d40;
L_0x1474ad0 .concat [ 1 0 0 0], L_0x1474810;
L_0x1474c30 .concat [ 1 0 0 0], L_0x1473d40;
L_0x1474de0 .cmp/eeq 1, L_0x1474970, L_0x1474cd0;
S_0x1445c50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1445ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14463d0 .functor NOT 1, v0x1470df0_0, C4<0>, C4<0>, C4<0>;
L_0x143d310 .functor NOT 1, v0x1470d50_0, C4<0>, C4<0>, C4<0>;
L_0x1473490 .functor AND 1, L_0x14463d0, L_0x143d310, C4<1>, C4<1>;
L_0x1473530 .functor NOT 1, v0x1470f60_0, C4<0>, C4<0>, C4<0>;
L_0x1473660 .functor NOT 1, v0x1470cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1473760 .functor AND 1, L_0x1473530, L_0x1473660, C4<1>, C4<1>;
L_0x1473840 .functor OR 1, L_0x1473490, L_0x1473760, C4<0>, C4<0>;
L_0x1473900 .functor AND 1, v0x1470cb0_0, v0x1470df0_0, C4<1>, C4<1>;
L_0x14739c0 .functor AND 1, L_0x1473900, v0x1470f60_0, C4<1>, C4<1>;
L_0x1473a80 .functor OR 1, L_0x1473840, L_0x14739c0, C4<0>, C4<0>;
L_0x1473bf0 .functor AND 1, v0x1470d50_0, v0x1470df0_0, C4<1>, C4<1>;
L_0x1473c60 .functor AND 1, L_0x1473bf0, v0x1470f60_0, C4<1>, C4<1>;
L_0x1473d40 .functor OR 1, L_0x1473a80, L_0x1473c60, C4<0>, C4<0>;
v0x143ccc0_0 .net *"_ivl_0", 0 0, L_0x14463d0;  1 drivers
v0x143cd60_0 .net *"_ivl_10", 0 0, L_0x1473760;  1 drivers
v0x146f4a0_0 .net *"_ivl_12", 0 0, L_0x1473840;  1 drivers
v0x146f560_0 .net *"_ivl_14", 0 0, L_0x1473900;  1 drivers
v0x146f640_0 .net *"_ivl_16", 0 0, L_0x14739c0;  1 drivers
v0x146f770_0 .net *"_ivl_18", 0 0, L_0x1473a80;  1 drivers
v0x146f850_0 .net *"_ivl_2", 0 0, L_0x143d310;  1 drivers
v0x146f930_0 .net *"_ivl_20", 0 0, L_0x1473bf0;  1 drivers
v0x146fa10_0 .net *"_ivl_22", 0 0, L_0x1473c60;  1 drivers
v0x146faf0_0 .net *"_ivl_4", 0 0, L_0x1473490;  1 drivers
v0x146fbd0_0 .net *"_ivl_6", 0 0, L_0x1473530;  1 drivers
v0x146fcb0_0 .net *"_ivl_8", 0 0, L_0x1473660;  1 drivers
v0x146fd90_0 .net "a", 0 0, v0x1470cb0_0;  alias, 1 drivers
v0x146fe50_0 .net "b", 0 0, v0x1470d50_0;  alias, 1 drivers
v0x146ff10_0 .net "c", 0 0, v0x1470df0_0;  alias, 1 drivers
v0x146ffd0_0 .net "d", 0 0, v0x1470f60_0;  alias, 1 drivers
v0x1470090_0 .net "out", 0 0, L_0x1473d40;  alias, 1 drivers
S_0x14701f0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1445ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1470cb0_0 .var "a", 0 0;
v0x1470d50_0 .var "b", 0 0;
v0x1470df0_0 .var "c", 0 0;
v0x1470ec0_0 .net "clk", 0 0, v0x1472b90_0;  1 drivers
v0x1470f60_0 .var "d", 0 0;
v0x1471050_0 .var "wavedrom_enable", 0 0;
v0x14710f0_0 .var "wavedrom_title", 511 0;
S_0x1470490 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x14701f0;
 .timescale -12 -12;
v0x14706f0_0 .var/2s "count", 31 0;
E_0x1440880/0 .event negedge, v0x1470ec0_0;
E_0x1440880/1 .event posedge, v0x1470ec0_0;
E_0x1440880 .event/or E_0x1440880/0, E_0x1440880/1;
E_0x1440ad0 .event negedge, v0x1470ec0_0;
E_0x142b9f0 .event posedge, v0x1470ec0_0;
S_0x14707f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x14701f0;
 .timescale -12 -12;
v0x14709f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1470ad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x14701f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1471250 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1445ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1473ea0 .functor AND 1, v0x1470cb0_0, v0x1470df0_0, C4<1>, C4<1>;
L_0x1473f10 .functor AND 1, L_0x1473ea0, v0x1470f60_0, C4<1>, C4<1>;
L_0x1473ff0 .functor NOT 1, L_0x1473f10, C4<0>, C4<0>, C4<0>;
L_0x14740b0 .functor AND 1, v0x1470cb0_0, v0x1470d50_0, C4<1>, C4<1>;
L_0x1474150 .functor NOT 1, v0x1470df0_0, C4<0>, C4<0>, C4<0>;
L_0x14742d0 .functor AND 1, L_0x14740b0, L_0x1474150, C4<1>, C4<1>;
L_0x1474420 .functor OR 1, L_0x1473ff0, L_0x14742d0, C4<0>, C4<0>;
L_0x1474530 .functor AND 1, v0x1470cb0_0, v0x1470f60_0, C4<1>, C4<1>;
L_0x1474810 .functor OR 1, L_0x1474420, L_0x1474530, C4<0>, C4<0>;
v0x1471540_0 .net *"_ivl_0", 0 0, L_0x1473ea0;  1 drivers
v0x1471620_0 .net *"_ivl_10", 0 0, L_0x14742d0;  1 drivers
v0x1471700_0 .net *"_ivl_12", 0 0, L_0x1474420;  1 drivers
v0x14717f0_0 .net *"_ivl_14", 0 0, L_0x1474530;  1 drivers
v0x14718d0_0 .net *"_ivl_2", 0 0, L_0x1473f10;  1 drivers
v0x1471a00_0 .net *"_ivl_4", 0 0, L_0x1473ff0;  1 drivers
v0x1471ae0_0 .net *"_ivl_6", 0 0, L_0x14740b0;  1 drivers
v0x1471bc0_0 .net *"_ivl_8", 0 0, L_0x1474150;  1 drivers
v0x1471ca0_0 .net "a", 0 0, v0x1470cb0_0;  alias, 1 drivers
v0x1471d40_0 .net "b", 0 0, v0x1470d50_0;  alias, 1 drivers
v0x1471e30_0 .net "c", 0 0, v0x1470df0_0;  alias, 1 drivers
v0x1471f20_0 .net "d", 0 0, v0x1470f60_0;  alias, 1 drivers
v0x1472010_0 .net "out", 0 0, L_0x1474810;  alias, 1 drivers
S_0x1472170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1445ac0;
 .timescale -12 -12;
E_0x1440620 .event anyedge, v0x1472eb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1472eb0_0;
    %nor/r;
    %assign/vec4 v0x1472eb0_0, 0;
    %wait E_0x1440620;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14701f0;
T_3 ;
    %fork t_1, S_0x1470490;
    %jmp t_0;
    .scope S_0x1470490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14706f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1470f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470d50_0, 0;
    %assign/vec4 v0x1470cb0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x142b9f0;
    %load/vec4 v0x14706f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14706f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1470f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470d50_0, 0;
    %assign/vec4 v0x1470cb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1440ad0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1470ad0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1440880;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1470cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470df0_0, 0;
    %assign/vec4 v0x1470f60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x14701f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1445ac0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1472b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1472eb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1445ac0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1472b90_0;
    %inv;
    %store/vec4 v0x1472b90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1445ac0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1470ec0_0, v0x1473010_0, v0x1472920_0, v0x14729c0_0, v0x1472a60_0, v0x1472c30_0, v0x1472d70_0, v0x1472cd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1445ac0;
T_7 ;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1445ac0;
T_8 ;
    %wait E_0x1440880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1472e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1472e10_0, 4, 32;
    %load/vec4 v0x1472f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1472e10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1472e10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1472e10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1472d70_0;
    %load/vec4 v0x1472d70_0;
    %load/vec4 v0x1472cd0_0;
    %xor;
    %load/vec4 v0x1472d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1472e10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1472e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1472e10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter1/response4/top_module.sv";
