<module name="CLK2_STATCOLL1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_STCOL_STDHOSTHDR_COREREG" acronym="L3_STCOL_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x3A" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x3A. (When the instance is CLK2_FLAGMUX_STATCOLL reset value is 0x37)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R1">
      <bitenum value="0" id="Third-party_vendor." token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_STCOL_STDHOSTHDR_VERSIONREG" acronym="L3_STCOL_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x1" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x1." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_EN" acronym="L3_STCOL_EN" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable performance monitoring, this will also shut down the clock if En = 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_SOFTEN" acronym="L3_STCOL_SOFTEN" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFTEN" width="1" begin="0" end="0" resetval="0" description="Software enable for performance monitoring Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_IGNORESUSPEND" acronym="L3_STCOL_IGNORESUSPEND" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IGNORESUSPEND" width="1" begin="0" end="0" resetval="0" description="Ignore suspend if set to one for suspend mechanism Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_TRIGEN" acronym="L3_STCOL_TRIGEN" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIGEN" width="1" begin="0" end="0" resetval="0" description="TrigEn when set, it enable the external trigger start and stop Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_REQEVT" acronym="L3_STCOL_REQEVT" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQEVT" width="4" begin="3" end="0" resetval="0x0" description="Req event select Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="REQEVT_0" description="Collect is disabled default value"/>
      <bitenum value="1" id="all events" token="REQEVT_1" description="Collect all event: hit always (cycle)"/>
      <bitenum value="2" id="transfers" token="REQEVT_2" description="Collect transfers: actually used cycle for transferring aN NTTP word"/>
      <bitenum value="3" id="wayt cycle" token="REQEVT_3" description="Collect wait cycle: transfer has been delayed by source"/>
      <bitenum value="4" id="busy" token="REQEVT_4" description="Collect busy: transfer has been delayed by destination"/>
      <bitenum value="5" id="packet" token="REQEVT_5" description="Collect packet: new packet start"/>
      <bitenum value="6" id="data" token="REQEVT_6" description="Collect data: data cycle transfer, write for requests, read for responses"/>
      <bitenum value="7" id="idles" token="REQEVT_7" description="Collect idles: transfer is not initiated by source"/>
      <bitenum value="8" id="latency" token="REQEVT_8" description="Collect latency: hit when actually detecting debug bit on response links"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_RSPEVT" acronym="L3_STCOL_RSPEVT" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSPEVT" width="4" begin="3" end="0" resetval="0x0" description="Rsp event select Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSPEVT_0" description="Collect is disabled default value"/>
      <bitenum value="1" id="Collect_all_event:_hit_always_(cycle)" token="RSPEVT_1" description="Collect all event: hit always (cycle)"/>
      <bitenum value="2" id="Collect transfers" token="RSPEVT_2" description="Collect transfers: actually used cycle for transferring a NTTP word"/>
      <bitenum value="3" id="collect wait cycle" token="RSPEVT_3" description="Collect wait cycle: transfer has been delayed by source"/>
      <bitenum value="4" id="collect busy" token="RSPEVT_4" description="Collect busy: transfer has been delayed by destination"/>
      <bitenum value="5" id="collect packet" token="RSPEVT_5" description="Collect packet: new packet start"/>
      <bitenum value="6" id="Collect data" token="RSPEVT_6" description="Collect data: data cycle transfer, write for requests, read for responses"/>
      <bitenum value="7" id="Collect idles" token="RSPEVT_7" description="Collect idles: transfer is not initiated by source"/>
      <bitenum value="8" id="Collect latency" token="RSPEVT_8" description="Collect latency: hit when actually detecting debug bit on response links"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL0" acronym="L3_STCOL_EVTMUX_SEL0" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL0" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL1" acronym="L3_STCOL_EVTMUX_SEL1" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL1" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 1 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL2" acronym="L3_STCOL_EVTMUX_SEL2" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL2" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 2 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL3" acronym="L3_STCOL_EVTMUX_SEL3" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL3" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 3 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL4" acronym="L3_STCOL_EVTMUX_SEL4" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL4" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 4 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL5" acronym="L3_STCOL_EVTMUX_SEL5" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL5" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 5 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_IDENTIFIER" acronym="L3_STCOL_DUMP_IDENTIFIER" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_IDENTIFIER" width="4" begin="3" end="0" resetval="0x0" description="Probe identifier Type: Control. Reset value: 0x0." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_COLLECTTIME" acronym="L3_STCOL_DUMP_COLLECTTIME" offset="0x44" width="32" description="">
    <bitfield id="DUMP_COLLECTTIME" width="32" begin="31" end="0" resetval="0x0000" description="Number of cycle to wait between two statistics frame Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_SLVADDR" acronym="L3_STCOL_DUMP_SLVADDR" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_SLVADDR" width="7" begin="6" end="0" resetval="0x19" description="Dump slave address Type: Control. Reset value: 0x19." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_MSTADDR" acronym="L3_STCOL_DUMP_MSTADDR" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_MSTADDR" width="8" begin="7" end="0" resetval="0x380" description="Dump master address Type: Control. Reset value: 0xE0." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_SLVOFS" acronym="L3_STCOL_DUMP_SLVOFS" offset="0x50" width="32" description="">
    <bitfield id="DUMP_SLVOFS" width="32" begin="31" end="0" resetval="0x0000 0800" description="Dump slave offset Type: Control. Reset value: 0x800." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_MODE" acronym="L3_STCOL_DUMP_MODE" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_MODE_CONDITIONAL" width="1" begin="1" end="1" resetval="0" description="Define the stat conditional dump, if one a dump will be generated when alarm is trigged Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
    <bitfield id="DUMP_MODE_MANUAL" width="1" begin="0" end="0" resetval="0" description="Define the dump mode: if != 0 the dump is controlled by the Send register. Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_SEND" acronym="L3_STCOL_DUMP_SEND" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_SEND" width="1" begin="0" end="0" resetval="0" description="In manual mode, is used to send the dump content and initialize the counters. Type: Give_AutoCleared. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_DISABLE" acronym="L3_STCOL_DUMP_DISABLE" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_DISABLE" width="1" begin="0" end="0" resetval="0" description="If 1, the dump frame will be disabled, but counters still active.This is typically used when counters monitoring is enabled Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_TRIG" acronym="L3_STCOL_DUMP_ALARM_TRIG" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_TRIG" width="1" begin="0" end="0" resetval="0" description="In Alarm Mode, is used to reset Alarm Type: Take. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MINVAL" acronym="L3_STCOL_DUMP_ALARM_MINVAL" offset="0x64" width="32" description="">
    <bitfield id="DUMP_ALARM_MINVAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="In Alarm Mode, used to trig an alert if any of counter value is less than AlarmMinVal Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MAXVAL" acronym="L3_STCOL_DUMP_ALARM_MAXVAL" offset="0x68" width="32" description="">
    <bitfield id="DUMP_ALARM_MAXVAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="In Alarm Mode, used to trig an alert if any of counter value is larger or equal to AlarmMaxVal Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE0" acronym="L3_STCOL_DUMP_ALARM_MODE0" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE0" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE0_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE0_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE0_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE0_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE1" acronym="L3_STCOL_DUMP_ALARM_MODE1" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE1" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE1_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE1_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE1_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE1_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE2" acronym="L3_STCOL_DUMP_ALARM_MODE2" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE2" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE2_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE2_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE2_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE2_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE3" acronym="L3_STCOL_DUMP_ALARM_MODE3" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE3" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE3_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE3_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE3_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE3_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE4" acronym="L3_STCOL_DUMP_ALARM_MODE4" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE4" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE4_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE4_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE4_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE4_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_ALARM_MODE5" acronym="L3_STCOL_DUMP_ALARM_MODE5" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DUMP_ALARM_MODE5" width="2" begin="1" end="0" resetval="0x0" description="Alarm Mode off/min/max/both Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="DUMP_ALARM_MODE5_0" description="OFF"/>
      <bitenum value="1" id="MIN" token="DUMP_ALARM_MODE5_1" description="MIN"/>
      <bitenum value="3" id="MIN_MAX" token="DUMP_ALARM_MODE5_3" description="MAX"/>
      <bitenum value="2" id="MAX" token="DUMP_ALARM_MODE5_2" description="BOTH"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_DUMP_CNT0" acronym="L3_STCOL_DUMP_CNT0" offset="0x8C" width="32" description="">
    <bitfield id="DUMP_CNT0" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_CNT1" acronym="L3_STCOL_DUMP_CNT1" offset="0x90" width="32" description="">
    <bitfield id="DUMP_CNT1" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_CNT2" acronym="L3_STCOL_DUMP_CNT2" offset="0x94" width="32" description="">
    <bitfield id="DUMP_CNT2" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_CNT3" acronym="L3_STCOL_DUMP_CNT3" offset="0x98" width="32" description="">
    <bitfield id="DUMP_CNT3" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_CNT4" acronym="L3_STCOL_DUMP_CNT4" offset="0x9C" width="32" description="">
    <bitfield id="DUMP_CNT4" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_CNT5" acronym="L3_STCOL_DUMP_CNT5" offset="0xA0" width="32" description="">
    <bitfield id="DUMP_CNT5" width="32" begin="31" end="0" resetval="0x0" description="Dump counter value Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_0" acronym="L3_STCOL_FILTER_i_GLOBALEN_0" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_1" acronym="L3_STCOL_FILTER_i_GLOBALEN_1" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_2" acronym="L3_STCOL_FILTER_i_GLOBALEN_2" offset="0x35C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_3" acronym="L3_STCOL_FILTER_i_GLOBALEN_3" offset="0x4B4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_4" acronym="L3_STCOL_FILTER_i_GLOBALEN_4" offset="0x60C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN_5" acronym="L3_STCOL_FILTER_i_GLOBALEN_5" offset="0x764" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_0" acronym="L3_STCOL_FILTER_i_ADDRMIN_0" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_1" acronym="L3_STCOL_FILTER_i_ADDRMIN_1" offset="0x208" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_2" acronym="L3_STCOL_FILTER_i_ADDRMIN_2" offset="0x360" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_3" acronym="L3_STCOL_FILTER_i_ADDRMIN_3" offset="0x4B8" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_4" acronym="L3_STCOL_FILTER_i_ADDRMIN_4" offset="0x610" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMIN_5" acronym="L3_STCOL_FILTER_i_ADDRMIN_5" offset="0x768" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMIN" width="23" begin="22" end="0" resetval="0x00 0000" description="Min addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_0" acronym="L3_STCOL_FILTER_i_ADDRMAX_0" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_1" acronym="L3_STCOL_FILTER_i_ADDRMAX_1" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_2" acronym="L3_STCOL_FILTER_i_ADDRMAX_2" offset="0x364" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_3" acronym="L3_STCOL_FILTER_i_ADDRMAX_3" offset="0x4BC" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_4" acronym="L3_STCOL_FILTER_i_ADDRMAX_4" offset="0x614" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDRMAX_5" acronym="L3_STCOL_FILTER_i_ADDRMAX_5" offset="0x76C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDRMAX" width="23" begin="22" end="0" resetval="0x00 0000" description="Max addr range Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_0" acronym="L3_STCOL_FILTER_i_ADDREN_0" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_1" acronym="L3_STCOL_FILTER_i_ADDREN_1" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_2" acronym="L3_STCOL_FILTER_i_ADDREN_2" offset="0x368" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_3" acronym="L3_STCOL_FILTER_i_ADDREN_3" offset="0x4C0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_4" acronym="L3_STCOL_FILTER_i_ADDREN_4" offset="0x618" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_ADDREN_5" acronym="L3_STCOL_FILTER_i_ADDREN_5" offset="0x770" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_ADDREN" width="1" begin="0" end="0" resetval="0" description="max filtering enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_0" acronym="L3_STCOL_FILTER_i_EN_k_0" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_1" acronym="L3_STCOL_FILTER_i_EN_k_1" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_2" acronym="L3_STCOL_FILTER_i_EN_k_2" offset="0x36C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_3" acronym="L3_STCOL_FILTER_i_EN_k_3" offset="0x4C4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_4" acronym="L3_STCOL_FILTER_i_EN_k_4" offset="0x61C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k_5" acronym="L3_STCOL_FILTER_i_EN_k_5" offset="0x774" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_0" acronym="L3_STCOL_FILTER_i_MASK_m_RD_0" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_1" acronym="L3_STCOL_FILTER_i_MASK_m_RD_1" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_2" acronym="L3_STCOL_FILTER_i_MASK_m_RD_2" offset="0x370" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_3" acronym="L3_STCOL_FILTER_i_MASK_m_RD_3" offset="0x4C8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_4" acronym="L3_STCOL_FILTER_i_MASK_m_RD_4" offset="0x620" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD_5" acronym="L3_STCOL_FILTER_i_MASK_m_RD_5" offset="0x778" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_0" acronym="L3_STCOL_FILTER_i_MASK_m_WR_0" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_1" acronym="L3_STCOL_FILTER_i_MASK_m_WR_1" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_2" acronym="L3_STCOL_FILTER_i_MASK_m_WR_2" offset="0x374" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_3" acronym="L3_STCOL_FILTER_i_MASK_m_WR_3" offset="0x4CC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_4" acronym="L3_STCOL_FILTER_i_MASK_m_WR_4" offset="0x624" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR_5" acronym="L3_STCOL_FILTER_i_MASK_m_WR_5" offset="0x77C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_0" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_0" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_1" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_1" offset="0x220" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_2" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_2" offset="0x378" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_3" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_3" offset="0x4D0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_4" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_4" offset="0x628" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR_5" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR_5" offset="0x780" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_0" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_0" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_1" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_1" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_2" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_2" offset="0x37C" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_3" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_3" offset="0x4D4" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_4" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_4" offset="0x62C" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_SLVADDR_5" acronym="L3_STCOL_FILTER_i_MASK_m_SLVADDR_5" offset="0x784" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_SLVADDR" width="7" begin="6" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_0" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_0" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_1" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_1" offset="0x228" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_2" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_2" offset="0x380" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_3" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_3" offset="0x4D8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_4" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_4" offset="0x630" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR_5" acronym="L3_STCOL_FILTER_i_MASK_m_ERR_5" offset="0x788" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_0" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_0" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_1" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_1" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_2" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_2" offset="0x384" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_3" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_3" offset="0x4DC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_4" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_4" offset="0x634" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_5" acronym="L3_STCOL_FILTER_i_MASK_m_REQUSERINFO_5" offset="0x78C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_0" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_0" offset="0xD8" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_1" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_1" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_2" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_2" offset="0x388" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_3" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_3" offset="0x4E0" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_4" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_4" offset="0x638" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_5" acronym="L3_STCOL_FILTER_i_MASK_m_RSPUSERINFO_5" offset="0x790" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_0" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_0" offset="0xE0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_1" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_1" offset="0x238" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_2" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_2" offset="0x390" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_3" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_3" offset="0x4E8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_4" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_4" offset="0x640" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD_5" acronym="L3_STCOL_FILTER_i_MATCH_m_RD_5" offset="0x798" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_0" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_0" offset="0xE4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_1" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_1" offset="0x23C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_2" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_2" offset="0x394" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_3" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_3" offset="0x4EC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_4" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_4" offset="0x644" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR_5" acronym="L3_STCOL_FILTER_i_MATCH_m_WR_5" offset="0x79C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_0" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_0" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_1" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_1" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_2" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_2" offset="0x398" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_3" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_3" offset="0x4F0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_4" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_4" offset="0x648" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_5" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR_5" offset="0x7A0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_0" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_0" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_1" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_1" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_2" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_2" offset="0x39C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_3" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_3" offset="0x4F4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_4" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_4" offset="0x64C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_5" acronym="L3_STCOL_FILTER_i_MATCH_m_SLVADDR_5" offset="0x7A4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER0_MATCH0_SLVADDR" width="5" begin="4" end="0" resetval="0x00" description="Mask/Match of SlvAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_0" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_0" offset="0xF0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_1" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_1" offset="0x248" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_2" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_2" offset="0x3A0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_3" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_3" offset="0x4F8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_4" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_4" offset="0x650" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR_5" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR_5" offset="0x7A8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_0" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_0" offset="0xF4" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_1" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_1" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_2" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_2" offset="0x3A4" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_3" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_3" offset="0x4FC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_4" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_4" offset="0x654" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_5" acronym="L3_STCOL_FILTER_i_MATCH_m_REQUSERINFO_5" offset="0x7AC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_REQUSERINFO" width="28" begin="27" end="0" resetval="0x00" description="Mask/Match of ReqUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_0" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_0" offset="0xF8" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_1" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_1" offset="0x250" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_2" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_2" offset="0x3A8" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_3" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_3" offset="0x500" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_4" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_4" offset="0x658" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_5" acronym="L3_STCOL_FILTER_i_MATCH_m_RSPUSERINFO_5" offset="0x7B0" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RSPUSERINFO" width="3" begin="2" end="0" resetval="0x0" description="Mask/Match of RspUserInfo Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_0" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_0" offset="0x1F0" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_1" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_1" offset="0x348" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_2" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_2" offset="0x4A0" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_3" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_3" offset="0x5F8" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_4" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_4" offset="0x750" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL_5" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL_5" offset="0x8A8" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="13" begin="12" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_0" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_0" offset="0x1F4" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_1" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_1" offset="0x34C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_2" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_2" offset="0x4A4" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_3" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_3" offset="0x5FC" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_4" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_4" offset="0x754" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL_5" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL_5" offset="0x8AC" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="13" begin="12" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_0" acronym="L3_STCOL_OP_i_EVTINFOSEL_0" offset="0x1F8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_1" acronym="L3_STCOL_OP_i_EVTINFOSEL_1" offset="0x350" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_2" acronym="L3_STCOL_OP_i_EVTINFOSEL_2" offset="0x4A8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_3" acronym="L3_STCOL_OP_i_EVTINFOSEL_3" offset="0x600" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_4" acronym="L3_STCOL_OP_i_EVTINFOSEL_4" offset="0x758" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL_5" acronym="L3_STCOL_OP_i_EVTINFOSEL_5" offset="0x8B0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="select len" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="select pressure" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="select latency" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_0" acronym="L3_STCOL_OP_i_SEL_0" offset="0x1FC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_1" acronym="L3_STCOL_OP_i_SEL_1" offset="0x354" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_2" acronym="L3_STCOL_OP_i_SEL_2" offset="0x4AC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_3" acronym="L3_STCOL_OP_i_SEL_3" offset="0x604" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_4" acronym="L3_STCOL_OP_i_SEL_4" offset="0x75C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL_5" acronym="L3_STCOL_OP_i_SEL_5" offset="0x8B4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
</module>
