#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027693f8 .scope module, "testbench" "testbench" 2 7;
 .timescale 0 0;
v027a8648_0 .net "character_received", 0 0, v02776950_0;  1 drivers
v027a8178_0 .net "clk", 0 0, v027a8070_0;  1 drivers
v027a7ca8_0 .net "data_in", 0 0, v027a86a0_0;  1 drivers
v027a7f10_0 .net "data_out", 7 0, v02771790_0;  1 drivers
v027a8330_0 .net "rst", 0 0, v027a8388_0;  1 drivers
S_0087eba0 .scope module, "receiver" "receiver" 2 15, 3 1 0, S_027693f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "character_received"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v027719a0_0 .net "character_received", 0 0, v02776950_0;  alias, 1 drivers
v027716e0_0 .net "clk", 0 0, v027a8070_0;  alias, 1 drivers
v027719f8_0 .net "data_in", 0 0, v027a86a0_0;  alias, 1 drivers
v027714d0_0 .net "data_out", 7 0, v02771790_0;  alias, 1 drivers
v02771528_0 .net "rst", 0 0, v027a8388_0;  alias, 1 drivers
v02771580_0 .net "sample", 3 0, v027717e8_0;  1 drivers
v027715d8_0 .net "start_bit_detected", 0 0, L_027a8120;  1 drivers
S_0087ec70 .scope module, "bic" "bic" 3 21, 4 1 0, S_0087eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 4 "sample"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0277aec8_0 .var "bitCounter", 3 0;
v02765338_0 .net "clk", 0 0, v027a8070_0;  alias, 1 drivers
v027694c8_0 .var "counterFlag", 0 0;
v02769520_0 .net "en", 0 0, L_027a8120;  alias, 1 drivers
v02776950_0 .var "out", 0 0;
v027769a8_0 .net "rst", 0 0, v027a8388_0;  alias, 1 drivers
v02776a00_0 .net "sample", 3 0, v027717e8_0;  alias, 1 drivers
E_02766920 .event posedge, v02765338_0;
S_02776a58 .scope module, "bsc" "bsc" 3 20, 5 1 0, S_0087eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v02776670_0 .var "bitNum", 4 0;
v027766c8_0 .net "clk", 0 0, v027a8070_0;  alias, 1 drivers
v02776720_0 .var "counter", 4 0;
v02771738_0 .var "countingFlag", 0 0;
v02771a50_0 .net "en", 0 0, L_027a8120;  alias, 1 drivers
v027717e8_0 .var "out", 3 0;
v02771370_0 .net "rst", 0 0, v027a8388_0;  alias, 1 drivers
S_02776778 .scope module, "stp" "serial_to_parallel" 3 11, 6 1 0, S_0087eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 1 "data_in"
    .port_info 2 /INPUT 4 "sample"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v02771aa8_0 .net "clk", 0 0, v027a8070_0;  alias, 1 drivers
v02771630_0 .net "data_in", 0 0, v027a86a0_0;  alias, 1 drivers
v02771790_0 .var "data_out", 7 0;
v02771898_0 .net "rst", 0 0, v027a8388_0;  alias, 1 drivers
v027713c8_0 .net "sample", 3 0, v027717e8_0;  alias, 1 drivers
S_02771b50 .scope module, "t_en" "transmit_enable" 3 19, 7 1 0, S_0087eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "en"
    .port_info 1 /INPUT 1 "data"
v027718f0_0 .net *"_s1", 0 0, L_027a8598;  1 drivers
L_027a8c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v02771420_0 .net/2u *"_s2", 0 0, L_027a8c30;  1 drivers
L_027a8c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v02771840_0 .net/2u *"_s4", 0 0, L_027a8c58;  1 drivers
v02771948_0 .net "data", 0 0, v027a86a0_0;  alias, 1 drivers
v02771478_0 .net "en", 0 0, L_027a8120;  alias, 1 drivers
L_027a8598 .reduce/nor v027a86a0_0;
L_027a8120 .functor MUXZ 1, L_027a8c58, L_027a8c30, L_027a8598, C4<>;
S_00873a08 .scope module, "tester" "tester" 2 16, 2 28 0, S_027693f8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_out"
    .port_info 1 /INPUT 1 "character_received"
    .port_info 2 /OUTPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "rst"
P_02766b50 .param/l "stimDelay" 0 2 34, +C4<00000000000000000000000000010100>;
v02771688_0 .net "character_received", 0 0, v02776950_0;  alias, 1 drivers
v027a8070_0 .var "clk", 0 0;
v027a86a0_0 .var "data_in", 0 0;
v027a85f0_0 .net "data_out", 7 0, v02771790_0;  alias, 1 drivers
v027a81d0_0 .var/i "i", 31 0;
v027a83e0_0 .var/i "j", 31 0;
v027a8388_0 .var "rst", 0 0;
v027a7e60_0 .var "serialData", 31 0;
    .scope S_02776778;
T_0 ;
    %wait E_02766920;
    %load/vec4 v02771898_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02771790_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v027713c8_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v02771790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v02771790_0, 0, 8;
    %load/vec4 v02771630_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v02771790_0, 4, 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_02776a58;
T_1 ;
    %wait E_02766920;
    %load/vec4 v02771370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02776720_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02776670_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02771738_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02771738_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v02776720_0;
    %addi 1, 0, 5;
    %store/vec4 v02776720_0, 0, 5;
    %load/vec4 v02776720_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v02776670_0;
    %addi 1, 0, 5;
    %store/vec4 v02776670_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02776720_0, 0, 5;
T_1.4 ;
    %load/vec4 v02776670_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02771738_0, 0, 1;
T_1.6 ;
    %load/vec4 v02776720_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027717e8_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v02776720_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v027717e8_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v02776720_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v027717e8_0, 0, 4;
T_1.12 ;
T_1.11 ;
T_1.9 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v02771a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02771738_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02776670_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02776720_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027717e8_0, 0, 4;
T_1.14 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0087ec70;
T_2 ;
    %wait E_02766920;
    %load/vec4 v027769a8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02776950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0277aec8_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027694c8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v02776a00_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02776950_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02776950_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00873a08;
T_3 ;
    %pushi/vec4 1952805748, 0, 32;
    %store/vec4 v027a7e60_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00873a08;
T_4 ;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8388_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8388_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027a81d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v027a81d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v027a7e60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v027a86a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027a83e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v027a83e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027a8070_0, 0, 1;
    %load/vec4 v027a83e0_0;
    %addi 1, 0, 32;
    %store/vec4 v027a83e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v027a7e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v027a7e60_0, 0, 32;
    %load/vec4 v027a81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v027a81d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_027693f8;
T_5 ;
    %vpi_call 2 20 "$dumpfile", "receiver.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "receiver_testbench.v";
    "./receiver.v";
    "./bic.v";
    "./bsc.v";
    "./serial_to_parallel.v";
    "./transmit_enable.v";
