Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar  6 12:27:40 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                    |                             |                1 |              4 |
|  clk_IBUF_BUFG | uart/tx_mod/s_next | reset_IBUF                  |                2 |              8 |
|  clk_IBUF_BUFG |                    | reset_IBUF                  |                4 |             12 |
|  clk_IBUF_BUFG |                    | uart/br_g/ciclos[7]_i_1_n_0 |                3 |             14 |
+----------------+--------------------+-----------------------------+------------------+----------------+


