$comment
	File created using the following command:
		vcd file elab_6.msim.vcd -direction
$end
$date
	Sat May 11 21:43:35 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module elab_6_vlg_vec_tst $end
$var reg 1 ! pba $end
$var reg 1 " sw_1_3 $end
$var reg 1 # sw_1_2 $end
$var reg 1 $ sw_1_1 $end
$var reg 1 % sw_1_0 $end
$var reg 1 & sw_0_3 $end
$var reg 1 ' sw_0_2 $end
$var reg 1 ( sw_0_1 $end
$var reg 1 ) sw_0_0 $end
$var wire 1 * led [3] $end
$var wire 1 + led [2] $end
$var wire 1 , led [1] $end
$var wire 1 - led [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 led[0]~output_o $end
$var wire 1 5 led[1]~output_o $end
$var wire 1 6 led[2]~output_o $end
$var wire 1 7 led[3]~output_o $end
$var wire 1 8 sw[0][0]~input_o $end
$var wire 1 9 pba~input_o $end
$var wire 1 : sw[1][0]~input_o $end
$var wire 1 ; u1|nand_o~0_combout $end
$var wire 1 < sw[0][1]~input_o $end
$var wire 1 = sw[1][1]~input_o $end
$var wire 1 > u2|nand_o~0_combout $end
$var wire 1 ? sw[0][2]~input_o $end
$var wire 1 @ sw[1][2]~input_o $end
$var wire 1 A u3|nand_o~0_combout $end
$var wire 1 B sw[0][3]~input_o $end
$var wire 1 C sw[1][3]~input_o $end
$var wire 1 D u4|nand_o~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
0&
1'
0(
1)
0-
1,
0+
1*
0.
1/
x0
11
12
13
04
15
06
17
18
09
0:
0;
0<
1=
1>
1?
0@
0A
0B
1C
1D
$end
#400000
1!
19
0D
1A
0>
1;
14
05
16
07
0*
1+
0,
1-
#800000
0!
09
1D
0A
1>
0;
04
15
06
17
1*
0+
1,
0-
#1000000
