"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/ten_gig_eth_pcs_pma_v6_0_13
"C:\Program Files\ModelSim\win64/vmap" ten_gig_eth_pcs_pma_v6_0_13 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/ten_gig_eth_pcs_pma_v6_0_13
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work ten_gig_eth_pcs_pma_v6_0_13 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/ten_gig_eth_pcs_pma_v6_0_13/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_13.ten_gig_eth_pcs_pma_v6_0_13.nt64.cmf
