{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508396075152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508396075153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 04:54:35 2017 " "Processing started: Thu Oct 19 04:54:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508396075153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508396075153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise40 -c exercise40 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise40 -c exercise40" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508396075153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508396075271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508396075271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise40.sv 1 1 " "Found 1 design units, including 1 entities, in source file exercise40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exercise40 " "Found entity 1: exercise40" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508396082873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508396082873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise40 " "Elaborating entity \"exercise40\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508396082912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(22) " "Verilog HDL assignment warning at exercise40.sv(22): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(27) " "Verilog HDL assignment warning at exercise40.sv(27): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(28) " "Verilog HDL assignment warning at exercise40.sv(28): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(29) " "Verilog HDL assignment warning at exercise40.sv(29): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(30) " "Verilog HDL assignment warning at exercise40.sv(30): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(31) " "Verilog HDL assignment warning at exercise40.sv(31): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(32) " "Verilog HDL assignment warning at exercise40.sv(32): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise40.sv(33) " "Verilog HDL Case Statement warning at exercise40.sv(33): case item expression never matches the case expression" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(35) " "Verilog HDL assignment warning at exercise40.sv(35): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(36) " "Verilog HDL assignment warning at exercise40.sv(36): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(37) " "Verilog HDL assignment warning at exercise40.sv(37): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(38) " "Verilog HDL assignment warning at exercise40.sv(38): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise40.sv(39) " "Verilog HDL Case Statement warning at exercise40.sv(39): case item expression never matches the case expression" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise40.sv(41) " "Verilog HDL Case Statement warning at exercise40.sv(41): case item expression never matches the case expression" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise40.sv(43) " "Verilog HDL Case Statement warning at exercise40.sv(43): case item expression never matches the case expression" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1508396082913 "|exercise40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 exercise40.sv(44) " "Verilog HDL assignment warning at exercise40.sv(44): truncated value with size 4 to match size of target (2)" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 "|exercise40"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "exercise40.sv(35) " "Verilog HDL Case Statement warning at exercise40.sv(35): case item expression covers a value already covered by a previous case item" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 "|exercise40"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "exercise40.sv(37) " "Verilog HDL Case Statement warning at exercise40.sv(37): case item expression covers a value already covered by a previous case item" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 "|exercise40"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "2 1 0 state exercise40.sv(47) " "Verilog HDL error at exercise40.sv(47): index 2 cannot fall outside the declared range \[1:0\] for vector \"state\"" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 47 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "3 1 0 state exercise40.sv(47) " "Verilog HDL error at exercise40.sv(47): index 3 cannot fall outside the declared range \[1:0\] for vector \"state\"" {  } { { "exercise40.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise40/exercise40.sv" 47 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508396082914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508396082943 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 04:54:42 2017 " "Processing ended: Thu Oct 19 04:54:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508396082943 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508396082943 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508396082943 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508396082943 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508396083016 ""}
