/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 216 208)
	(text "UnidadeDeControle" (rect 5 0 121 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 27 44 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "MEM[15..8]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "MEM[15..8]" (rect 21 43 88 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RESET" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "RESET" (rect 21 59 59 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 200 32)
		(output)
		(text "OP_ULA[1..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "OP_ULA[1..0]" (rect 99 27 179 46)(font "Intel Clear" (font_size 8)))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(port
		(pt 200 48)
		(output)
		(text "MUX[1..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "MUX[1..0]" (rect 120 43 179 62)(font "Intel Clear" (font_size 8)))
		(line (pt 200 48)(pt 184 48)(line_width 3))
	)
	(port
		(pt 200 64)
		(output)
		(text "GRAVA_R1" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "GRAVA_R1" (rect 113 59 179 78)(font "Intel Clear" (font_size 8)))
		(line (pt 200 64)(pt 184 64))
	)
	(port
		(pt 200 80)
		(output)
		(text "GRAVA_R2" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "GRAVA_R2" (rect 113 75 179 94)(font "Intel Clear" (font_size 8)))
		(line (pt 200 80)(pt 184 80))
	)
	(port
		(pt 200 96)
		(output)
		(text "ULA" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "ULA" (rect 155 91 179 110)(font "Intel Clear" (font_size 8)))
		(line (pt 200 96)(pt 184 96))
	)
	(port
		(pt 200 112)
		(output)
		(text "JMP" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "JMP" (rect 154 107 179 126)(font "Intel Clear" (font_size 8)))
		(line (pt 200 112)(pt 184 112))
	)
	(port
		(pt 200 128)
		(output)
		(text "RESET_RG" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "RESET_RG" (rect 116 123 179 142)(font "Intel Clear" (font_size 8)))
		(line (pt 200 128)(pt 184 128))
	)
	(port
		(pt 200 144)
		(output)
		(text "RESET_CONT" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "RESET_CONT" (rect 98 139 179 158)(font "Intel Clear" (font_size 8)))
		(line (pt 200 144)(pt 184 144))
	)
	(drawing
		(rectangle (rect 16 16 184 176))
	)
)
