<h1 align="center">ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1ï¸âƒ£</h1>
<br><br>

<h2 align="center">ğŸš€ Day 3 -GLS, blocking vs non-blocking and Synthesis-Simulation mismatch</h2>
<br>




# ğŸš€ SKY130RTL D4SK1 L1 â€“ GLS Concepts and Flow using iVerilog

## ğŸ”¹ What is GLS?

- **GLS = Gate Level Simulation**
- At RTL stage â†’ we validate design functionality with a **testbench**.
- For GLS â†’ instead of RTL, we plug the **netlist** into the testbench.
- The **netlist** = logically equivalent to RTL, but expressed using **standard cells**.
- âœ… Inputs/Outputs remain same â†’ so the netlist can seamlessly replace the RTL in the testbench.

---

## ğŸ”¹ Why Run GLS?

1. **Logical Correctness after Synthesis**
    - Need to confirm that synthesis didnâ€™t change functionality.
2. **Timing Validation**
    - RTL sim ignores **setup/hold timing**.
    - Real silicon requires timing checks â†’ hence GLS (with delay annotation).

âš¡ Note: In this session, we focus on **functional GLS** (not timing-aware GLS).

---

## ğŸ”¹ GLS Flow with iVerilog

Normal RTL simulation flow:

```
Design (RTL) + Testbench â†’ iVerilog â†’ VCD â†’ GTKWave
```

Gate-Level Simulation flow:

```
Netlist (Post-Synth) + Testbench + Gate-Level Models â†’ iVerilog â†’ VCD â†’ GTKWave
```

<p align="center">
  <img src="./ASSETS/1.png" width="700" alt="image 1"/>
</p>


âœ¨ Extra step: **Gate-Level Verilog Models** must be provided â†’ so iVerilog knows what cells like `AND2`, `DFF_X1`, etc., actually mean.

---

## ğŸ”¹ Role of Gate-Level Models

- Define **meaning of standard cells** (AND, OR, DFF, etc.).
- Can be:
    - **Functional only** â†’ checks logic correctness.
    - **Timing-aware** â†’ checks both logic + setup/hold timing.

ğŸ“Œ In this lab â†’ using **functional GLS models**.

---

## ğŸ”¹ Example Transformation

<p align="center">
  <img src="./ASSETS/2.png" width="700" alt="image 2"/>
</p>

ğŸ‘‰ RTL Code:

```verilog
assign y = (a & b) | c
```

ğŸ‘‰ After Synthesis (Netlist fragment):

```verilog
AND2_X1 U_AND (.A(a), .B(b), .Y(i0));
OR2_X1  U_OR  (.A(i0), .B(c), .Y(y));
```

- Here, `AND2_X1` and `OR2_X1` are **cells**.
- Their true meaning comes from **gate-level Verilog models**.

---

## ğŸ”¹ Why Validate the Netlist?

Even though synthesis is supposed to preserve functionality â†’ mismatches **can occur**.

- **Synthesis-Simulation Mismatch** = functional difference between RTL sim and GLS.
- Common causes include â†’ coding style, latches, or unsupported constructs.

Hence:

âœ… GLS ensures the **netlist is functionally equivalent** to RTL.

---

# ğŸš€ SKY130RTL D4SK1 L2 SynthesisSimulationMismatch

## âš¡ Why do mismatches happen?

Synthesis vs Simulation mismatch can occur due to:

- âŒ **Missing sensitivity list**
- âš¡ **Blocking vs Non-blocking assignments**
- âš ï¸ **Non-standard Verilog coding**

ğŸ‘‰ Letâ€™s dive into **missing sensitivity list**.

---

## ğŸ› ï¸ How does a simulator work?

- Simulator works based on **activity**.
- Output updates **only when inputs change**.
- Example: For an AND gate `y = a & b`
    - If `a` or `b` changes â†’ `y` updates.
    - If no input changes â†’ `y` stays the same.

---

## ğŸ§© Example: 2x1 MUX (Wrong Code)

```verilog
always @(sel) begin
  if (sel)
    y = i1;
  else
    y = i0;
end
```

### ğŸ” Whatâ€™s wrong here?

- The block is **only sensitive to `sel`**.
- Changes in `i0` or `i1` are **ignored** unless `sel` toggles.

<p align="center">
  <img src="./ASSETS/3.png" width="700" alt="image 3"/>
</p>

### ğŸ“‰ Simulation Behavior

- When `sel=0` â†’ `y` should follow `i0`.
- But since `i0` is not in sensitivity list â†’ changes in `i0` wonâ€™t update `y`.
- Looks like **`y` is a latch** or like a **double-edge triggered flop**.

---

## âœ… Correct Way (Using )

```verilog
always @(*) begin
  if (sel)
    y = i1;
  else
    y = i0;
end
```

### ğŸ¯ Why this works?

- `@(*)` â†’ means **always react to any signal used inside the block** (`sel`, `i0`, `i1`).
- Now â†’ changes in `i0`, `i1`, or `sel` will all update `y`.

---

## ğŸ”„ Synthesis vs Simulation

- **RTL Simulation (with wrong sensitivity list):**
    - Behaves like latch/double-edge flop.
- **Synthesis Result:**
    - Synthesizer ignores sensitivity list.
    - Builds the correct **MUX**.
- âœ… Hence, **mismatch arises** â†’ RTL sim â‰  Synthesized netlist sim.

---

# ğŸš€SKY130RTL D4SK1 L1 â€“ GLS Concepts and Flow Using Iverilog

## âš¡ Blocking vs Non-Blocking in Verilog

### ğŸ”¹ 1. Where does this matter?

- These concepts apply **inside `always` blocks** only.
- The difference arises in **how assignments are executed**.

---

### ğŸ”¹ 2. Blocking Statements (`=`)

- Written using **equal to (`=`)**.
- Execution is **sequential** (line by line, in written order).
- Behavior is **similar to C programming**.

ğŸ‘‰ Example:

```
a = b & c;
e = a & d;
```

Here, `a` is assigned first, then `e` is evaluated using the **new value** of `a`.

---

### ğŸ”¹ 3. Non-Blocking Statements (`<=`)

- Written using **less than equal to (`<=`)**.
- Execution is **parallel** â€“ order doesnâ€™t matter.
- RHS (right-hand side) expressions are **all evaluated first**, then assignments happen.

ğŸ‘‰ Example:

```
a <= b & c;
e <= a & d;
```

Both are evaluated in parallel â†’ order of writing doesnâ€™t affect results.

---

### ğŸ”¹ 4. Why is this dangerous? ğŸš¨

- Misuse of **blocking** can lead to creating unintended hardware.
- Order of statements **matters a lot** with blocking.

---

## ğŸŒ€ Case Study: Shift Register Example

### âœ… Aim:

- Design a **2-flop shift register**.
- On reset â†’ both flops = 0.
- Input: `D` â†’ goes to `Q0` â†’ shifts to `Q`.

<p align="center">
  <img src="./ASSETS/4.png" width="700" alt="image 4"/>
</p>

---

### ğŸ“Œ Case 1: Using Blocking (`=`) â€“ Correct Order

```
Q = Q0;
Q0 = D;
```

- First `Q0` â†’ `Q`.
- Then `D` â†’ `Q0`.
- Hardware = **two flops**. (Correct âœ…)

---

### ğŸ“Œ Case 2: Using Blocking (`=`) â€“ Wrong Order

```
Q0 = D;
Q = Q0;
```

- First `D` â†’ `Q0`.
- Then `Q0` â†’ `Q`. (But now `Q0` already has `D`)
- Hardware = **only one flop**. âŒ Serious Problem!

---

### ğŸ›‘ The Takeaway

- **Blocking (`=`)** executes in order â†’ risky for sequential logic.
- **Non-Blocking (`<=`)** is safer for modeling flops since updates happen in parallel.

ğŸ’¡ **Rule of Thumb:**

ğŸ‘‰ Use **non-blocking (`<=`)** for sequential logic (flops).

ğŸ‘‰ Use **blocking (`=`)** for combinational logic.

---

---

# ğŸš€SKY130RTL D4SK1 L4 â€“ Caveats with Blocking Statements

## âš¡ The Problem with Blocking Statements (`=`)

### ğŸ”¹ 1. Quick Recap

- Blocking (`=`) executes **in order** (line by line).
- This can cause **unexpected simulation results**.
- Especially dangerous when you **intend combinational logic** but simulation shows **extra delay/flop-like behavior**.

---

## ğŸŒ€ Case Study 1 â€“ Wrong Order

ğŸ‘‰ **Code:**

```verilog
module code (input a, b, c, output reg y);
  reg q0;
  always @(*) begin
    y  = q0 & c;   // uses OLD value of q0 âŒ
    q0 = a | b;    // q0 updated only AFTER
  end
endmodule
```

### ğŸ” What happens?

- `y` is assigned **before** `q0` is updated.
- So simulation uses the **old value of `q0`**.
- Looks as if there is a **hidden flop** (1-cycle delay).
- âš ï¸ But in **synthesis**, there is **no flop** â†’ mismatch!

---

## ğŸŒ€ Case Study 2 â€“ Correct Order

ğŸ‘‰ **Code:**

```verilog
module code (input a, b, c, output reg y);
  reg q0;
  always @(*) begin
    q0 = a | b;    // update q0 first âœ…
    y  = q0 & c;   // now uses NEW q0 value
  end
endmodule
```

### ğŸ” What happens?

- `q0` is computed **first**.
- `y` now gets the **latest value of q0**.
- Simulation matches expected behavior.
- âœ… Still, synthesis for both codes gives the same circuit.

---

## âš ï¸ The Big Issue â€“ Simulation vs Synthesis Mismatch

- **Simulation (Case 1):** Looks like an **extra flop/delay**.
- **Simulation (Case 2):** Works correctly.
- **Synthesis (Both):** Same circuit â†’ no flop!

ğŸ‘‰ This creates **confusion & mismatches**.

---

## Why GLS is Important

- Ensures the **netlist behavior** matches the **expected RTL simulation**.
- Helps catch **blocking vs non-blocking pitfalls**.
- Prevents nasty surprises in silicon ğŸ˜…

---

# ğŸš€SKY130RTL D4SK2 L1 â€“ Lab: GLS & Synth-Sim Mismatch Part 1

## ğŸ”¹ Recap from Previous Session

To run GLS, we need three things:

1. **Netlist** â€“ synthesized design.
2. **Verilog models of standard cell libraries** â€“ tells the simulator what each cell means.
3. **Test bench** â€“ provides stimulus and checks output.

Flow:

```
iVerilog â†’ VCD file â†’ GTKWave â†’ Observe Waveforms
```

---

## ğŸ›  Lab Setup â€“ Files Used

- RTL Verilog file: `ternary_operator.v`
- Test bench: `tb_ternary_operator.v`
- Standard cell Verilog models: inside `my_lib/verilog_models/`

---

## ğŸ’¡ Ternary Operator in Verilog

- Symbol: `? :`
- Syntax:

```verilog
assign y = (condition) ? value_if_true : value_if_false;
```

- Example â€“ 2x1 MUX:

```verilog
module ternary_operator_mux (input i0 , input i1 , input sel , output y);
	assign y = sel?i1:i0;
	endmodule
```

âœ… **Behavior:**

- If `select = 0` â†’ `y = i0`
- If `select = 1` â†’ `y = i1`

---

## âš¡ Step 1: RTL Simulation

- Run iVerilog with RTL and test bench.
- Open VCD in GTKWave.

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v 
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

- Observations:

<p align="center">
  <img src="./ASSETS/5.png" width="700" alt="image 5"/>
</p>

- Signals: `i0`, `i1`, `select`, `y`.
- Behavior matches expected **2x1 MUX** functionality.
- No standard cell names (like `_1_`, `_2_`) are visible â†’ purely RTL.

---

## âš¡ Step 2: Synthesis with Yosys

- Commands used:

```bash
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog ternary_operator_mux.v
synth -top ternary_operator_mux
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr ternary_operator_mux_net.v
show
```

- Observation:

<p align="center">
  <img src="./ASSETS/6.png" width="700" alt="image 6"/>
</p>

- Netlist created (`ternary_operator_mux_net.v`)
- 2x1 MUX realized using **NAND + Inverter gates**
- Boolean equation matches RTL:
    
    ```
    y = (select & i1) + (~select & i0)
    ```
    

---

## âš¡ Step 3: GLS (Gate-Level Simulation)

- Read **standard cell Verilog models**:
    - Path: `my_lib/verilog_models/`

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v ternary_operator_mux_net.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

- Read **netlist**: `ternary_operator_mux_net.v`
- Read **test bench**: `tb_ternary_operator_max.v`
- Run iVerilog â†’ generate VCD â†’ open in GTKWave.

### ğŸ”¹ Observations:

<p align="center">
  <img src="./ASSETS/7.png" width="700" alt="image 7"/>
</p>

- Signals now show standard cell instances: `_6_`, `_7_`, `_8_` â€¦
- `i0`, `i1`, `select`, `y` still behave as expected.
- GLS confirms **MUX logic is correctly implemented at gate le**

---

# ğŸš€SKY130RTL D4SK2 L2 â€“ Lab: GLS & Synth-Sim Mismatch (Part 2)

### ğŸ¯ Demonstrate **Synthesisâ€“Simulation Mismatch** using a *bad MUX* design.

---

## ğŸ“ The Setup

- File used: `bad_mux.v`
- Testbench: `tb_bad_mux.v`

### ğŸ”¹ RTL Design (badmux.v)

```verilog
module bad_mux (input i0 , input i1 , input sel , output reg y);
always @ (sel)
begin
	if(sel)
		y <= i1;
	else 
		y <= i0;
end
endmodule
```

âš ï¸ Problem â†’ Sensitivity list only has `sel`.

This causes **simulation mismatch** because changes in `i0` or `i1` are not detected unless `sel` toggles.

---

## âš¡ Step 1: RTL Simulation

- Command:

```bash
iverilog bad_mux.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

### ğŸ” Observations:

<p align="center">
  <img src="./ASSETS/8.png" width="700" alt="image 8"/>
</p>

- Waveform shows **flop-like behavior**:
    - When `sel = 0`, `i0` changes are **ignored** until `sel` toggles.
    - When `sel = 1`, `i1` changes are **ignored** until `sel` toggles.
- Output `y` only updates **on select changes** â†’ not a true MUX.

ğŸ‘‰ Looks like a *flop*, not a *mux*!

---

## âš¡ Step 2: Synthesis with Yosys

Commands:

```bash
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog bad_mux.v
synth -top bad_mux
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr bad_mux_net.v
show
```

<p align="center">
  <img src="./ASSETS/9.png" width="700" alt="image 9"/>
</p>

- Netlist (`bad_mux_net.v`) shows:
    - Logic inferred correctly as a **MUX**.
    - No latch/flop behavior in netlist. âœ…

---

## âš¡ Step 3: GLS (Gate-Level Simulation)

Commands:

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v bad_mux_net.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

### ğŸ” Observations:

<p align="center">
  <img src="./ASSETS/10.png" width="700" alt="image 10"/>
</p>

- GLS shows **true MUX behavior**:
    - When `sel = 0`, output `y` follows `i0`.
    - When `sel = 1`, output `y` follows `i1`.
- Instances like `_678_` confirm GLS netlist simulation.

---

## ğŸ†š Comparing RTL vs GLS

<p align="center">
  <img src="./ASSETS/11.png" width="700" alt="image 11"/>
</p>
| Case | RTL (Bad Sensitivity List) | GLS (Synthesis Output) |
| --- | --- | --- |
| `sel = 0` | `i0` changes **ignored** unless `sel` toggles | `y` follows `i0` correctly |
| `sel = 1` | `i1` changes **ignored** unless `sel` toggles | `y` follows `i1` correctly |
| Behavior | Looks like a **flop** | Works as a **MUX** âœ… |

---

# ğŸš€ SKY130RTL D4SK3 L1 â€“ Lab: Synth-Sim Mismatch (Blocking Statement Part 1)

### ğŸ¯ Lets **synthesisâ€“simulation mismatch** caused by **blocking statements** in Verilog.

## ğŸ“ Aim of the Code

We want to implement the logic:

<p align="center">
  <img src="./ASSETS/12.png" width="700" alt="image 12"/>
</p>

D=(Aâˆ¨B)âˆ§CD = (A \lor B) \land C

D=(Aâˆ¨B)âˆ§C

- Intermediate signal: `X = A | B`
- Final output: `D = X & C`

---

## ğŸ’» The Verilog Code (`blocking_caveat.v`)

```verilog
module blocking_caveat(input A, B, C, output reg D);
  reg X;
  always @(*) begin
    D = X & C;     // uses old X
    X = A | B;     // X updated later
  end
endmodule
```

âš ï¸ Problem:

- Since **blocking assignments (`=`)** execute sequentially:
    1. `D = X & C;` executes **first**.
    2. `X = A | B;` executes **later**.
- So, when `D` is computed, it uses the **old value of `X`**, not the new one.
- Simulation makes it **look like `X` is flopped** â†’ leading to mismatch.

---

## âš¡ Step 1: RTL Simulation

### ğŸ”¹ Commands

```bash
iverilog blocking_caveat.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```

### ğŸ” Observations (RTL Waves)

<p align="center">
  <img src="./ASSETS/13.png" width="700" alt="image 13"/>
</p>


- Signals: `A, B, C, D`
- **Mismatch examples:**
    - Case 1: `A=0, B=0, C=1`
        - Expected: `D = (A|B)&C = 0`
        - Observed: `D = 1` (from old value of `X`)
    - Case 2: `A=1, C=1`
        - Expected: `D = 1`
        - Observed: `D = 0`

ğŸ‘‰ Clearly, simulation is using the **past value of `X`**, as if `X` was flopped.

---

# SKY130RTL D4SK3 L2 â€“ Lab: Synth-Sim Mismatch (Blocking Statement Part 2)

## âš¡ Step 1: Synthesis

### ğŸ”¹ Commands Used

```bash
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog blocking_caveat.v
synth -top blocking_caveat
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr blocking_caveat_net.v
show
```

<p align="center">
  <img src="./ASSETS/14.png" width="700" alt="image 14"/>
</p>

### ğŸ” Netlist View

- Netlist shows **pure combinational logic** â†’ No latch, no flop.
- Logic:

D=(Aâˆ¨B)âˆ§CD = (A \lor B) \land C

D=(Aâˆ¨B)âˆ§C

- Mapping:
    - A1, A2 â†’ Inputs A and B
    - Output of OR gate â†’ ANDed with C
- âœ… No â€œpast valueâ€ dependency â†’ Hardware evaluates instantaneously.

---

## âš¡ Step 2: Gate-Level Simulation (GLS)

### ğŸ”¹ Commands Used

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v blocking_caveat_net.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```

### ğŸ” Observations (GLS Waves)

<p align="center">
  <img src="./ASSETS/15.png" width="700" alt="image 15"/>
</p>


- Output `D` matches the intended logic:
    - `D = (A | B) & C` always âœ…
- No flop-like behavior observed.

---

## ğŸ†š Comparison

<p align="center">
  <img src="./ASSETS/16.png" width="700" alt="image 16"/>
</p>

| Condition | Expected | RTL Simulation (Blocking Issue) | GLS (Correct Hardware) |
| --- | --- | --- | --- |
| A=0, B=0, C=1 | D=0 | D=1 âŒ | D=0 âœ… |
| A=1, C=1 | D=1 | D=0 âŒ | D=1 âœ… |

---
