Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jan 11 16:31:42 2025
| Host         : LAPTOP-3JN8PSQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2948 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/clk_slow_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/sysref_reg/Q (HIGH)

 There are 2885 register/latch pins with no clock driven by root clock pin: u_clock_module/clk_slow_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8515 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.603        0.000                      0                90046        0.006        0.000                      0                90046        0.264        0.000                       0                 55121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
ad9783_clk_o                                                             {0.000 5.000}        10.000          100.000         
ad9783_refclk                                                            {0.000 5.000}        10.000          100.000         
ad_clk                                                                   {0.000 50.000}       100.000         10.000          
adc0_dcq_clk                                                             {0.000 16.665}       33.330          30.003          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
glblclk                                                                  {0.000 5.000}        10.000          100.000         
gt_refclk                                                                {0.000 5.000}        10.000          100.000         
sys_clk                                                                  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                     {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0                                                     {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad9783_clk_o                                                                                                                                                                                                               8.400        0.000                       0                     1  
adc0_dcq_clk                                                                                                                                                                                                              31.730        0.000                       0                     5  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.301        0.000                      0                  732        0.064        0.000                      0                  732       15.590        0.000                       0                   415  
glblclk                                                                        2.648        0.000                      0                37755        0.006        0.000                      0                37755        4.220        0.000                       0                 24606  
gt_refclk                                                                      6.779        0.000                      0                  145        0.023        0.000                      0                  145        4.220        0.000                       0                    96  
sys_clk                                                                       16.476        0.000                      0                  549        0.082        0.000                      0                  549        7.000        0.000                       0                   431  
  clk_out1_clk_wiz_0                                                          92.885        0.000                      0                 1229        0.060        0.000                      0                 1229       49.220        0.000                       0                   766  
  clk_out2_clk_wiz_0                                                           7.456        0.000                      0                46365        0.029        0.000                      0                46365        9.090        0.000                       0                 28793  
  clk_out3_clk_wiz_0                                                                                                                                                                                                       8.400        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                                                                                                                                                       0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      18.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  sys_clk                  17.967        0.000                      0                    4        0.105        0.000                      0                    4  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       17.679        0.000                      0                    4        0.170        0.000                      0                    4  
sys_clk             clk_out2_clk_wiz_0       17.945        0.000                      0                    2        0.163        0.000                      0                    2  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       17.642        0.000                      0                    3        0.185        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_out1_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            97.689        0.000                      0                   30        0.561        0.000                      0                   30  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            14.377        0.000                      0                   71        0.654        0.000                      0                   71  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out2_clk_wiz_0                                                            12.941        0.000                      0                  495        0.253        0.000                      0                  495  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.118        0.000                      0                  100        0.286        0.000                      0                  100  
**async_default**                                                        glblclk                                                                  glblclk                                                                        2.603        0.000                      0                 2562        0.305        0.000                      0                 2562  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad9783_clk_o
  To Clock:  ad9783_clk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad9783_clk_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_ad9783_clk_o_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4  u_ad9783_inf/u_iob_module/u_da_dci_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  adc0_dcq_clk
  To Clock:  adc0_dcq_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc0_dcq_clk
Waveform(ns):       { 0.000 16.665 }
Period(ns):         33.330
Sources:            { iob_adc_dclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I          n/a            1.600         33.330      31.730     BUFGCTRL_X0Y3  u_ad_inf/u_iob_module/BUFG_sys_clk/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y48   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y48   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y10   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y10   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.598ns (14.197%)  route 3.614ns (85.803%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 37.503 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT4 (Prop_lut4_I1_O)        0.053     8.315 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     8.772    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.053     8.825 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.515     9.340    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.479    37.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.540    38.043    
                         clock uncertainty           -0.035    38.008    
    SLICE_X83Y139        FDRE (Setup_fdre_C_R)       -0.367    37.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.900ns (20.510%)  route 3.488ns (79.490%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 37.490 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.618     7.027    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X62Y136        LUT5 (Prop_lut5_I2_O)        0.155     7.182 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.581     7.763    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.053     7.816 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.816    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X58Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.113 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.113    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.173 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.289     9.462    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X52Y134        LUT5 (Prop_lut5_I3_O)        0.053     9.515 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.515    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X52Y134        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.466    37.490    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y134        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.612    38.102    
                         clock uncertainty           -0.035    38.067    
    SLICE_X52Y134        FDRE (Setup_fdre_C_D)        0.073    38.140    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.140    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 28.625    

Slack (MET) :             28.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.900ns (21.304%)  route 3.325ns (78.696%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 37.490 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.618     7.027    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X62Y136        LUT5 (Prop_lut5_I2_O)        0.155     7.182 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.581     7.763    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.053     7.816 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.816    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X58Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.113 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.113    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.173 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.126     9.299    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X52Y134        LUT5 (Prop_lut5_I3_O)        0.053     9.352 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.352    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[3]
    SLICE_X52Y134        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.466    37.490    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y134        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/C
                         clock pessimism              0.612    38.102    
                         clock uncertainty           -0.035    38.067    
    SLICE_X52Y134        FDRE (Setup_fdre_C_D)        0.071    38.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.138    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 28.786    

Slack (MET) :             28.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.556ns (15.552%)  route 3.019ns (84.448%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 37.502 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT5 (Prop_lut5_I2_O)        0.064     8.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.377     8.703    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X82Y138        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.478    37.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y138        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.540    38.042    
                         clock uncertainty           -0.035    38.007    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.461    37.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.546    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 28.844    

Slack (MET) :             28.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.556ns (15.552%)  route 3.019ns (84.448%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 37.502 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     7.132    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT5 (Prop_lut5_I3_O)        0.053     7.185 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.077     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X81Y138        LUT5 (Prop_lut5_I2_O)        0.064     8.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.377     8.703    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X82Y138        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.478    37.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y138        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.540    38.042    
                         clock uncertainty           -0.035    38.007    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.461    37.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         37.546    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 28.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X99Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y134        FDCE (Prop_fdce_C_Q)         0.100     2.324 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.107     2.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.482     2.235    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.367    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.600%)  route 0.180ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X98Y134        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.816     2.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y134        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.481     2.236    
    SLICE_X98Y134        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.690%)  route 0.206ns (69.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.599     2.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X96Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDCE (Prop_fdce_C_Q)         0.091     2.315 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     2.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X98Y133        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.815     2.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X98Y133        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.481     2.235    
    SLICE_X98Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y10  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y136   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y136   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y136   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y136   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y138   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y138   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y134   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X98Y133   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.361ns (4.939%)  route 6.949ns (95.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 14.482 - 10.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.385     4.750    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X86Y171        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y171        FDRE (Prop_fdre_C_Q)         0.308     5.058 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.949    12.006    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X124Y240       LUT6 (Prop_lut6_I2_O)        0.053    12.059 r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[4]_i_1__19/O
                         net (fo=1, routed)           0.000    12.059    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[4]
    SLICE_X124Y240       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.344    14.482    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/clk_user_bufg
    SLICE_X124Y240       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[4]/C
                         clock pessimism              0.226    14.709    
                         clock uncertainty           -0.035    14.673    
    SLICE_X124Y240       FDCE (Setup_fdce_C_D)        0.034    14.707    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.414ns (5.748%)  route 6.789ns (94.252%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.385     4.750    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X86Y171        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y171        FDRE (Prop_fdre_C_Q)         0.308     5.058 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=800, routed)         6.328    11.386    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/DDS_ATT_0p1dB_VIO[8]
    SLICE_X40Y213        LUT5 (Prop_lut5_I4_O)        0.053    11.439 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[9]_i_2__24/O
                         net (fo=1, routed)           0.461    11.900    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[9]_i_2__24_n_0
    SLICE_X40Y213        LUT5 (Prop_lut5_I0_O)        0.053    11.953 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[9]_i_1__5/O
                         net (fo=1, routed)           0.000    11.953    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[9]
    SLICE_X40Y213        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.333    14.471    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/clk_user_bufg
    SLICE_X40Y213        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[9]/C
                         clock pessimism              0.226    14.698    
                         clock uncertainty           -0.035    14.662    
    SLICE_X40Y213        FDCE (Setup_fdce_C_D)        0.035    14.697    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 0.482ns (6.748%)  route 6.661ns (93.252%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.385     4.750    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X86Y171        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y171        FDRE (Prop_fdre_C_Q)         0.308     5.058 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.661    11.719    u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X43Y183        MUXF7 (Prop_muxf7_S_O)       0.174    11.893 r  u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg_reg[11]_i_1__26/O
                         net (fo=1, routed)           0.000    11.893    u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg[11]
    SLICE_X43Y183        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.339    14.477    u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/clk_user_bufg
    SLICE_X43Y183        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg_reg[11]/C
                         clock pessimism              0.236    14.714    
                         clock uncertainty           -0.035    14.678    
    SLICE_X43Y183        FDCE (Setup_fdce_C_D)        0.050    14.728    u_dds_for_7_series_iq/u_value_att_round[27].dac_value_att_round/value_multip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.451ns (6.320%)  route 6.685ns (93.680%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.479 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.368     4.733    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/clk
    SLICE_X75Y172        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y172        FDRE (Prop_fdre_C_Q)         0.269     5.002 f  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/Q
                         net (fo=32, routed)          6.685    11.686    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/DDS_AMP_MULTIP_VIO[11]
    SLICE_X124Y235       LUT5 (Prop_lut5_I0_O)        0.053    11.739 r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg[11]_i_3__26/O
                         net (fo=1, routed)           0.000    11.739    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg[11]_i_3__26_n_0
    SLICE_X124Y235       MUXF7 (Prop_muxf7_I1_O)      0.129    11.868 r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[11]_i_1__3/O
                         net (fo=1, routed)           0.000    11.868    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg[11]
    SLICE_X124Y235       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.341    14.479    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X124Y235       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[11]/C
                         clock pessimism              0.226    14.706    
                         clock uncertainty           -0.035    14.670    
    SLICE_X124Y235       FDCE (Setup_fdce_C_D)        0.050    14.720    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 u_dds_for_7_series_iq/dac_mute_reg/C
                            (rising edge-triggered cell FDSE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/q2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.269ns (4.055%)  route 6.365ns (95.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.377     4.742    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X71Y166        FDSE                                         r  u_dds_for_7_series_iq/dac_mute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDSE (Prop_fdse_C_Q)         0.269     5.011 r  u_dds_for_7_series_iq/dac_mute_reg/Q
                         net (fo=512, routed)         6.365    11.376    u_dds_for_7_series_iq/dac_mute
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[0]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y214       FDRE (Setup_fdre_C_R)       -0.367    14.247    u_dds_for_7_series_iq/q2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 u_dds_for_7_series_iq/dac_mute_reg/C
                            (rising edge-triggered cell FDSE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/q2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.269ns (4.055%)  route 6.365ns (95.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.377     4.742    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X71Y166        FDSE                                         r  u_dds_for_7_series_iq/dac_mute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDSE (Prop_fdse_C_Q)         0.269     5.011 r  u_dds_for_7_series_iq/dac_mute_reg/Q
                         net (fo=512, routed)         6.365    11.376    u_dds_for_7_series_iq/dac_mute
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[3]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y214       FDRE (Setup_fdre_C_R)       -0.367    14.247    u_dds_for_7_series_iq/q2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 u_dds_for_7_series_iq/dac_mute_reg/C
                            (rising edge-triggered cell FDSE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/q2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.269ns (4.055%)  route 6.365ns (95.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.377     4.742    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X71Y166        FDSE                                         r  u_dds_for_7_series_iq/dac_mute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDSE (Prop_fdse_C_Q)         0.269     5.011 r  u_dds_for_7_series_iq/dac_mute_reg/Q
                         net (fo=512, routed)         6.365    11.376    u_dds_for_7_series_iq/dac_mute
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q2_reg[9]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y214       FDRE (Setup_fdre_C_R)       -0.367    14.247    u_dds_for_7_series_iq/q2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 u_dds_for_7_series_iq/dac_mute_reg/C
                            (rising edge-triggered cell FDSE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/q5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.269ns (4.055%)  route 6.365ns (95.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.377     4.742    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X71Y166        FDSE                                         r  u_dds_for_7_series_iq/dac_mute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDSE (Prop_fdse_C_Q)         0.269     5.011 r  u_dds_for_7_series_iq/dac_mute_reg/Q
                         net (fo=512, routed)         6.365    11.376    u_dds_for_7_series_iq/dac_mute
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q5_reg[0]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y214       FDRE (Setup_fdre_C_R)       -0.367    14.247    u_dds_for_7_series_iq/q5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 u_dds_for_7_series_iq/dac_mute_reg/C
                            (rising edge-triggered cell FDSE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/q5_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.269ns (4.055%)  route 6.365ns (95.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.377     4.742    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X71Y166        FDSE                                         r  u_dds_for_7_series_iq/dac_mute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDSE (Prop_fdse_C_Q)         0.269     5.011 r  u_dds_for_7_series_iq/dac_mute_reg/Q
                         net (fo=512, routed)         6.365    11.376    u_dds_for_7_series_iq/dac_mute
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q5_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X105Y214       FDRE                                         r  u_dds_for_7_series_iq/q5_reg[8]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y214       FDRE (Setup_fdre_C_R)       -0.367    14.247    u_dds_for_7_series_iq/q5_reg[8]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.451ns (6.349%)  route 6.652ns (93.651%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.368     4.733    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/clk
    SLICE_X75Y172        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y172        FDRE (Prop_fdre_C_Q)         0.269     5.002 f  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/Q
                         net (fo=32, routed)          6.652    11.654    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/DDS_AMP_MULTIP_VIO[11]
    SLICE_X123Y211       LUT5 (Prop_lut5_I0_O)        0.053    11.707 r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg[11]_i_3__22/O
                         net (fo=1, routed)           0.000    11.707    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg[11]_i_3__22_n_0
    SLICE_X123Y211       MUXF7 (Prop_muxf7_I1_O)      0.129    11.836 r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[11]_i_1__7/O
                         net (fo=1, routed)           0.000    11.836    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg[11]
    SLICE_X123Y211       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.342    14.480    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/clk_user_bufg
    SLICE_X123Y211       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[11]/C
                         clock pessimism              0.226    14.707    
                         clock uncertainty           -0.035    14.671    
    SLICE_X123Y211       FDCE (Setup_fdce_C_D)        0.050    14.721    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (47.942%)  route 0.141ns (52.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.579     1.899    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/aclk
    SLICE_X44Y199        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y199        FDRE (Prop_fdre_C_Q)         0.100     1.999 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.141     2.141    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/cos_ms1[7]
    SLICE_X44Y200        LUT4 (Prop_lut4_I3_O)        0.030     2.171 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/plusOp_inferred__2/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.171    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/D[7]
    SLICE_X44Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.769     2.244    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/aclk
    SLICE_X44Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.154     2.089    
    SLICE_X44Y200        FDRE (Hold_fdre_C_D)         0.075     2.164    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.780%)  route 0.165ns (62.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X91Y200        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y200        FDRE (Prop_fdre_C_Q)         0.100     1.954 r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/Q
                         net (fo=3, routed)           0.165     2.119    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6]
    SLICE_X91Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.747     2.222    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X91Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                         clock pessimism             -0.154     2.067    
    SLICE_X91Y199        FDRE (Hold_fdre_C_D)         0.032     2.099    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/shifted_data_in_reg[8][141]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.107ns (20.647%)  route 0.411ns (79.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.533     1.853    u_ila_5/inst/ila_core_inst/out
    SLICE_X66Y169        FDRE                                         r  u_ila_5/inst/ila_core_inst/shifted_data_in_reg[8][141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y169        FDRE (Prop_fdre_C_Q)         0.107     1.960 r  u_ila_5/inst/ila_core_inst/shifted_data_in_reg[8][141]/Q
                         net (fo=1, routed)           0.411     2.372    u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/WRITE_DATA_I[15]
    RAMB36_X3Y33         RAMB36E1                                     r  u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.781     2.255    u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X3Y33         RAMB36E1                                     r  u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.162     2.093    
    RAMB36_X3Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.258     2.351    u_ila_5/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/replace_octet_slsf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.243%)  route 0.149ns (53.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.589     1.909    u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/clk
    SLICE_X129Y199       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/replace_octet_slsf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y199       FDRE (Prop_fdre_C_Q)         0.100     2.009 r  u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/replace_octet_slsf_reg[0]/Q
                         net (fo=1, routed)           0.149     2.158    u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/replace_octet_slsf[0]
    SLICE_X129Y200       LUT6 (Prop_lut6_I2_O)        0.028     2.186 r  u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk[0]_i_1__4/O
                         net (fo=1, routed)           0.000     2.186    u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk[0]_i_1__4_n_0
    SLICE_X129Y200       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.780     2.255    u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/clk
    SLICE_X129Y200       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk_reg[0]/C
                         clock pessimism             -0.154     2.100    
    SLICE_X129Y200       FDRE (Hold_fdre_C_D)         0.061     2.161    u_ad9172_inf/u_design_1/u_jesd204_dac/inst/i_jesd204_dac/i_tx/g_tx_lanes[5].i_tx_lane_32/txcharisk_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_dac_data_reshape/data_lane5_reverse_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_dac_data_reshape/dac_tx_tdata_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.248%)  route 0.191ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.573     1.893    u_ad9172_inf/u_dac_data_reshape/clk_user_bufg
    SLICE_X122Y200       FDCE                                         r  u_ad9172_inf/u_dac_data_reshape/data_lane5_reverse_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y200       FDCE (Prop_fdce_C_Q)         0.118     2.011 r  u_ad9172_inf/u_dac_data_reshape/data_lane5_reverse_reg[13]/Q
                         net (fo=1, routed)           0.191     2.202    u_ad9172_inf/u_dac_data_reshape/data_lane5_reverse[13]
    SLICE_X122Y199       FDCE                                         r  u_ad9172_inf/u_dac_data_reshape/dac_tx_tdata_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.787     2.262    u_ad9172_inf/u_dac_data_reshape/clk_user_bufg
    SLICE_X122Y199       FDCE                                         r  u_ad9172_inf/u_dac_data_reshape/dac_tx_tdata_reg[173]/C
                         clock pessimism             -0.154     2.107    
    SLICE_X122Y199       FDCE (Hold_fdce_C_D)         0.059     2.166    u_ad9172_inf/u_dac_data_reshape/dac_tx_tdata_reg[173]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.526     1.846    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X97Y222        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y222        FDRE (Prop_fdre_C_Q)         0.100     1.946 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=1, routed)           0.101     2.048    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[23]
    SLICE_X98Y223        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.726     2.201    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X98Y223        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/CLK
                         clock pessimism             -0.344     1.856    
    SLICE_X98Y223        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.010    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.694%)  route 0.183ns (55.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.567     1.887    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X38Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y200        FDRE (Prop_fdre_C_Q)         0.118     2.005 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/Q
                         net (fo=31, routed)          0.183     2.189    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/invert_sin
    SLICE_X36Y199        LUT3 (Prop_lut3_I0_O)        0.030     2.219 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.219    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/D[5]
    SLICE_X36Y199        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.782     2.257    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/aclk
    SLICE_X36Y199        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.154     2.102    
    SLICE_X36Y199        FDRE (Hold_fdre_C_D)         0.075     2.177    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds13/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.177ns (47.133%)  route 0.199ns (52.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.548     1.868    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X89Y150        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=4, routed)           0.199     2.167    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/out[29]
    SLICE_X88Y149        LUT2 (Prop_lut2_I0_O)        0.028     2.195 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add/opt_has_pipe.first_q[31]_i_4/O
                         net (fo=1, routed)           0.000     2.195    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_1[1]
    SLICE_X88Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.244 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.244    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]_0[29]
    SLICE_X88Y149        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.819     2.294    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X88Y149        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.162     2.131    
    SLICE_X88Y149        FDRE (Hold_fdre_C_D)         0.071     2.202    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.513     1.833    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X79Y222        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y222        FDRE (Prop_fdre_C_Q)         0.100     1.933 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.055     1.989    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[12]
    SLICE_X78Y222        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.716     2.191    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X78Y222        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
                         clock pessimism             -0.346     1.844    
    SLICE_X78Y222        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.946    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.512     1.832    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X79Y226        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y226        FDRE (Prop_fdre_C_Q)         0.100     1.932 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=1, routed)           0.055     1.988    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[28]
    SLICE_X78Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.714     2.189    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X78Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.843    
    SLICE_X78Y226        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.945    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         glblclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_glblclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y156       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X94Y218       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X94Y218       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X52Y144       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds10/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X52Y144       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds10/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X38Y181       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds11/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X38Y181       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds11/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X70Y196       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X66Y198       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X66Y198       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X66Y198       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X66Y198       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X66Y198       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_refclk
  To Clock:  gt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.361ns (12.820%)  route 2.455ns (87.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.319     7.077    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/C
                         clock pessimism              1.068    14.135    
                         clock uncertainty           -0.035    14.100    
    SLICE_X113Y175       FDCE (Setup_fdce_C_CE)      -0.244    13.856    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.361ns (12.820%)  route 2.455ns (87.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.319     7.077    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/C
                         clock pessimism              1.068    14.135    
                         clock uncertainty           -0.035    14.100    
    SLICE_X113Y175       FDCE (Setup_fdce_C_CE)      -0.244    13.856    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.361ns (12.820%)  route 2.455ns (87.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.319     7.077    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/C
                         clock pessimism              1.068    14.135    
                         clock uncertainty           -0.035    14.100    
    SLICE_X113Y175       FDCE (Setup_fdce_C_CE)      -0.244    13.856    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.361ns (12.820%)  route 2.455ns (87.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.319     7.077    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/C
                         clock pessimism              1.068    14.135    
                         clock uncertainty           -0.035    14.100    
    SLICE_X113Y175       FDCE (Setup_fdce_C_CE)      -0.244    13.856    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_reg/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.724ns (24.877%)  route 2.186ns (75.123%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 13.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.570     4.254    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_fdce_C_Q)         0.308     4.562 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/Q
                         net (fo=6, routed)           1.177     5.739    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[27]
    SLICE_X110Y175       LUT4 (Prop_lut4_I2_O)        0.053     5.792 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_i_11/O
                         net (fo=1, routed)           0.000     5.792    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_i_11_n_0
    SLICE_X110Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.102 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_reg_i_2/CO[3]
                         net (fo=1, routed)           1.009     7.112    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result11_in
    SLICE_X110Y169       LUT6 (Prop_lut6_I0_O)        0.053     7.165 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_i_1/O
                         net (fo=1, routed)           0.000     7.165    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_i_1_n_0
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.456    13.072    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_reg/C
                         clock pessimism              1.163    14.235    
                         clock uncertainty           -0.035    14.200    
    SLICE_X110Y169       FDCE (Setup_fdce_C_D)        0.071    14.271    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/compare_result_reg
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.361ns (13.873%)  route 2.241ns (86.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.105     6.864    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[22]/C
                         clock pessimism              1.163    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X114Y174       FDCE (Setup_fdce_C_CE)      -0.219    13.976    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[22]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.361ns (13.873%)  route 2.241ns (86.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.105     6.864    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/C
                         clock pessimism              1.163    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X114Y174       FDCE (Setup_fdce_C_CE)      -0.219    13.976    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.361ns (13.873%)  route 2.241ns (86.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.105     6.864    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/C
                         clock pessimism              1.163    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X114Y174       FDCE (Setup_fdce_C_CE)      -0.219    13.976    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.361ns (13.873%)  route 2.241ns (86.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.577     4.261    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X110Y169       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y169       FDCE (Prop_fdce_C_Q)         0.308     4.569 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.136     5.705    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X110Y167       LUT5 (Prop_lut5_I0_O)        0.053     5.758 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.105     6.864    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X114Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/C
                         clock pessimism              1.163    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X114Y174       FDCE (Setup_fdce_C_CE)      -0.219    13.976    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.257ns (45.780%)  route 1.489ns (54.220%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.572     4.256    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y173       FDCE (Prop_fdce_C_Q)         0.269     4.525 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[0]/Q
                         net (fo=7, routed)           0.798     5.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[0]
    SLICE_X112Y169       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     5.670 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.670    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]_i_2_n_0
    SLICE_X112Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.728 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.728    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[8]_i_2_n_0
    SLICE_X112Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.786 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.786    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[12]_i_2_n_0
    SLICE_X112Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.844 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.844    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]_i_2_n_0
    SLICE_X112Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.902    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[20]_i_2_n_0
    SLICE_X112Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     5.968    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]_i_2_n_0
    SLICE_X112Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.026 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]_i_2_n_0
    SLICE_X112Y176       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.165 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.683     6.847    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe0[29]
    SLICE_X113Y175       LUT4 (Prop_lut4_I2_O)        0.155     7.002 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[29]_i_1/O
                         net (fo=1, routed)           0.000     7.002    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_1_in[29]
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.451    13.067    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/C
                         clock pessimism              1.068    14.135    
                         clock uncertainty           -0.035    14.100    
    SLICE_X113Y175       FDCE (Setup_fdce_C_D)        0.035    14.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  7.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.083%)  route 0.156ns (54.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.461     0.902    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y175       FDCE (Prop_fdce_C_Q)         0.100     1.002 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/Q
                         net (fo=6, routed)           0.156     1.158    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[26]
    SLICE_X113Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.186 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[26]_i_1/O
                         net (fo=1, routed)           0.000     1.186    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[26]
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.662     1.394    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[26]/C
                         clock pessimism             -0.291     1.103    
    SLICE_X113Y174       FDCE (Hold_fdce_C_D)         0.060     1.163    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.198%)  route 0.168ns (56.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.465     0.906    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDCE (Prop_fdce_C_Q)         0.100     1.006 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/Q
                         net (fo=6, routed)           0.168     1.175    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[5]
    SLICE_X112Y168       LUT3 (Prop_lut3_I0_O)        0.028     1.203 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.203    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[5]
    SLICE_X112Y168       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.669     1.401    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X112Y168       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[5]/C
                         clock pessimism             -0.291     1.110    
    SLICE_X112Y168       FDCE (Hold_fdce_C_D)         0.061     1.171    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.490%)  route 0.196ns (60.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.461     0.902    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y175       FDCE (Prop_fdce_C_Q)         0.100     1.002 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/Q
                         net (fo=6, routed)           0.196     1.199    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[29]
    SLICE_X113Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.227 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[29]_i_1/O
                         net (fo=1, routed)           0.000     1.227    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[29]
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.662     1.394    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[29]/C
                         clock pessimism             -0.291     1.103    
    SLICE_X113Y174       FDCE (Hold_fdce_C_D)         0.061     1.164    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.855%)  route 0.210ns (62.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.461     0.902    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y175       FDCE (Prop_fdce_C_Q)         0.100     1.002 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/Q
                         net (fo=6, routed)           0.210     1.213    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[30]
    SLICE_X113Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.241 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[30]_i_1/O
                         net (fo=1, routed)           0.000     1.241    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[30]
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.662     1.394    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[30]/C
                         clock pessimism             -0.291     1.103    
    SLICE_X113Y174       FDCE (Hold_fdce_C_D)         0.061     1.164    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.362%)  route 0.256ns (66.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.465     0.906    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDCE (Prop_fdce_C_Q)         0.100     1.006 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[8]/Q
                         net (fo=6, routed)           0.256     1.262    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[8]
    SLICE_X111Y170       LUT3 (Prop_lut3_I0_O)        0.028     1.290 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.290    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[8]
    SLICE_X111Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.666     1.398    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X111Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[8]/C
                         clock pessimism             -0.291     1.107    
    SLICE_X111Y170       FDCE (Hold_fdce_C_D)         0.060     1.167    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.559%)  route 0.265ns (67.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.461     0.902    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y175       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y175       FDCE (Prop_fdce_C_Q)         0.100     1.002 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/Q
                         net (fo=6, routed)           0.265     1.268    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[28]
    SLICE_X113Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.296 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[28]_i_1/O
                         net (fo=1, routed)           0.000     1.296    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[28]
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.662     1.394    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[28]/C
                         clock pessimism             -0.291     1.103    
    SLICE_X113Y174       FDCE (Hold_fdce_C_D)         0.060     1.163    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.097%)  route 0.271ns (67.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.465     0.906    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDCE (Prop_fdce_C_Q)         0.100     1.006 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/Q
                         net (fo=6, routed)           0.271     1.277    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[7]
    SLICE_X113Y167       LUT3 (Prop_lut3_I0_O)        0.028     1.305 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.305    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[7]
    SLICE_X113Y167       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.670     1.402    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y167       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/C
                         clock pessimism             -0.291     1.111    
    SLICE_X113Y167       FDCE (Hold_fdce_C_D)         0.061     1.172    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.106%)  route 0.297ns (69.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.465     0.906    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y170       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDCE (Prop_fdce_C_Q)         0.100     1.006 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/Q
                         net (fo=6, routed)           0.297     1.304    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[6]
    SLICE_X113Y167       LUT3 (Prop_lut3_I0_O)        0.028     1.332 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.332    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[6]
    SLICE_X113Y167       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.670     1.402    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X113Y167       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/C
                         clock pessimism             -0.291     1.111    
    SLICE_X113Y167       FDCE (Hold_fdce_C_D)         0.060     1.171    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.283     0.893    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y161        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.164 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.164    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y161        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.435     1.388    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y161        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.893    
    SLICE_X78Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.992    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.287     0.897    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y198        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.168 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.168    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X74Y198        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.439     1.392    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y198        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.897    
    SLICE_X74Y198        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.996    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_refclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFH/I                   n/a            1.600         10.000      8.400      BUFHCE_X0Y36        u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y1    u_ad9172_inf/u_iob_module/u0_ibufds_gte2/I
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y198       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y161       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.507ns (16.388%)  route 2.587ns (83.612%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.808     6.885    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[2]
    SLICE_X94Y162        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.938 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.457     7.395    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.448 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.754     8.202    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X93Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X93Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.320    25.080    
                         clock uncertainty           -0.035    25.045    
    SLICE_X93Y167        FDRE (Setup_fdre_C_R)       -0.367    24.678    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.515ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.507ns (16.570%)  route 2.553ns (83.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.808     6.885    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[2]
    SLICE_X94Y162        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.938 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.457     7.395    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.448 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.720     8.168    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X91Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.284    24.759    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X91Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.327    25.085    
                         clock uncertainty           -0.035    25.050    
    SLICE_X91Y167        FDRE (Setup_fdre_C_R)       -0.367    24.683    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         24.683    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 16.515    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.507ns (17.276%)  route 2.428ns (82.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.682     8.043    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.320    25.080    
                         clock uncertainty           -0.035    25.045    
    SLICE_X93Y166        FDRE (Setup_fdre_C_R)       -0.367    24.678    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.507ns (17.276%)  route 2.428ns (82.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.682     8.043    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.320    25.080    
                         clock uncertainty           -0.035    25.045    
    SLICE_X93Y166        FDRE (Setup_fdre_C_R)       -0.367    24.678    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.507ns (17.276%)  route 2.428ns (82.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.682     8.043    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.320    25.080    
                         clock uncertainty           -0.035    25.045    
    SLICE_X93Y166        FDRE (Setup_fdre_C_R)       -0.367    24.678    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.507ns (17.276%)  route 2.428ns (82.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.682     8.043    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X93Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.320    25.080    
                         clock uncertainty           -0.035    25.045    
    SLICE_X93Y166        FDRE (Setup_fdre_C_R)       -0.367    24.678    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.932ns (29.552%)  route 2.222ns (70.448%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 24.760 - 20.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.393     5.105    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X91Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_fdre_C_Q)         0.246     5.351 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/Q
                         net (fo=8, routed)           0.808     6.159    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X90Y169        SRL16E (Prop_srl16e_A2_Q)    0.167     6.326 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.451     6.777    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X90Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455     7.232 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.605     7.836    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X91Y167        LUT2 (Prop_lut2_I1_O)        0.064     7.900 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.359     8.259    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X91Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.285    24.760    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X91Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.327    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X91Y165        FDRE (Setup_fdre_C_D)       -0.151    24.900    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.507ns (17.863%)  route 2.331ns (82.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 24.762 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.586     7.947    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.287    24.762    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.320    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X92Y165        FDRE (Setup_fdre_C_R)       -0.367    24.679    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.507ns (17.863%)  route 2.331ns (82.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 24.762 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.586     7.947    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.287    24.762    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.320    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X92Y165        FDRE (Setup_fdre_C_R)       -0.367    24.679    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.507ns (17.863%)  route 2.331ns (82.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 24.762 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.396     5.108    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y163        FDRE (Prop_fdre_C_Q)         0.246     5.354 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.567     5.922    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X89Y164        LUT2 (Prop_lut2_I1_O)        0.155     6.077 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.743     6.820    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X94Y163        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     6.873 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.435     7.308    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X94Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.361 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.586     7.947    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.287    24.762    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X92Y165        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.320    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X92Y165        FDRE (Setup_fdre_C_R)       -0.367    24.679    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 16.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.337%)  route 0.168ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.547     1.773    u_ila_3/inst/ila_core_inst/out
    SLICE_X112Y172       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y172       FDRE (Prop_fdre_C_Q)         0.100     1.873 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][65]/Q
                         net (fo=1, routed)           0.168     2.041    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][65]
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.747     2.240    u_ila_3/inst/ila_core_inst/out
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl7/CLK
                         clock pessimism             -0.436     1.805    
    SLICE_X118Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.959    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl7
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.548     1.774    u_ila_3/inst/ila_core_inst/out
    SLICE_X119Y172       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100     1.874 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][61]/Q
                         net (fo=1, routed)           0.109     1.983    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][61]
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.747     2.240    u_ila_3/inst/ila_core_inst/out
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl7/CLK
                         clock pessimism             -0.454     1.787    
    SLICE_X118Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.882    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl7
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.118ns (40.632%)  route 0.172ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.548     1.774    u_ila_3/inst/ila_core_inst/out
    SLICE_X106Y169       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y169       FDRE (Prop_fdre_C_Q)         0.118     1.892 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][9]/Q
                         net (fo=1, routed)           0.172     2.064    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][9]
    SLICE_X104Y164       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.751     2.244    u_ila_3/inst/ila_core_inst/out
    SLICE_X104Y164       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl7/CLK
                         clock pessimism             -0.436     1.809    
    SLICE_X104Y164       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.963    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl7
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.553     1.779    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y166       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y166       FDRE (Prop_fdre_C_Q)         0.118     1.897 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][35]/Q
                         net (fo=1, routed)           0.100     1.997    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][35]
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.752     2.245    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl7/CLK
                         clock pessimism             -0.454     1.792    
    SLICE_X114Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.890    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl7
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.553     1.779    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y166       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y166       FDRE (Prop_fdre_C_Q)         0.118     1.897 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/Q
                         net (fo=1, routed)           0.100     1.997    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][37]
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.752     2.245    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/CLK
                         clock pessimism             -0.454     1.792    
    SLICE_X114Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.887    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.553     1.779    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y166       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y166       FDRE (Prop_fdre_C_Q)         0.118     1.897 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][34]/Q
                         net (fo=1, routed)           0.100     1.997    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][34]
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.752     2.245    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl7/CLK
                         clock pessimism             -0.454     1.792    
    SLICE_X114Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.884    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl7
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.812%)  route 0.187ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.549     1.775    u_ila_3/inst/ila_core_inst/out
    SLICE_X107Y168       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y168       FDRE (Prop_fdre_C_Q)         0.100     1.875 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][17]/Q
                         net (fo=1, routed)           0.187     2.062    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][17]
    SLICE_X106Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.750     2.243    u_ila_3/inst/ila_core_inst/out
    SLICE_X106Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl7/CLK
                         clock pessimism             -0.454     1.790    
    SLICE_X106Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.944    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl7
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.553     1.779    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y166       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y166       FDRE (Prop_fdre_C_Q)         0.118     1.897 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][36]/Q
                         net (fo=1, routed)           0.100     1.997    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][36]
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.752     2.245    u_ila_3/inst/ila_core_inst/out
    SLICE_X114Y165       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl7/CLK
                         clock pessimism             -0.454     1.792    
    SLICE_X114Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.878    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl7
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.509%)  route 0.406ns (77.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.549     1.775    u_ila_3/inst/ila_core_inst/out
    SLICE_X118Y171       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y171       FDRE (Prop_fdre_C_Q)         0.118     1.893 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.406     2.299    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][23]
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.819     2.312    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.436     1.876    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.172    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.002%)  route 0.156ns (60.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.548     1.774    u_ila_3/inst/ila_core_inst/out
    SLICE_X117Y172       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y172       FDRE (Prop_fdre_C_Q)         0.100     1.874 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][59]/Q
                         net (fo=1, routed)           0.156     2.030    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][59]
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.747     2.240    u_ila_3/inst/ila_core_inst/out
    SLICE_X118Y171       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl7/CLK
                         clock pessimism             -0.436     1.805    
    SLICE_X118Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.903    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl7
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { iob_sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y32     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X4Y31     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y31     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y9    u_clock_module/u0_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X89Y163    u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X89Y163    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X89Y163    u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X108Y167   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][24]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X108Y167   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][25]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X98Y159    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X106Y165   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X120Y159   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.885ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 0.732ns (11.304%)  route 5.743ns (88.696%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.475    10.878    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT3 (Prop_lut3_I1_O)        0.053    10.931 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_9/O
                         net (fo=12, routed)          0.584    11.515    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_9_n_0
    SLICE_X144Y114       LUT6 (Prop_lut6_I5_O)        0.053    11.568 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5/O
                         net (fo=3, routed)           0.685    12.253    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5_n_0
    SLICE_X141Y113       LUT6 (Prop_lut6_I5_O)        0.053    12.306 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.306    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[3]_i_2_n_0
    SLICE_X141Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X141Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/C
                         clock pessimism              0.250   105.278    
                         clock uncertainty           -0.122   105.156    
    SLICE_X141Y113       FDCE (Setup_fdce_C_D)        0.034   105.190    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 92.885    

Slack (MET) :             92.918ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.316ns (20.378%)  route 5.142ns (79.622%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.075 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X140Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.288 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.288    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[9]
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X140Y115       FDCE (Setup_fdce_C_D)        0.051   105.206    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]
  -------------------------------------------------------------------
                         required time                        105.207    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                 92.918    

Slack (MET) :             92.952ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.282ns (19.957%)  route 5.142ns (80.043%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.075 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X140Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.254 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.254    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[11]
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X140Y115       FDCE (Setup_fdce_C_D)        0.051   105.206    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]
  -------------------------------------------------------------------
                         required time                        105.207    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                 92.952    

Slack (MET) :             92.977ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.258ns (19.657%)  route 5.142ns (80.343%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.230 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.230    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[5]
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/C
                         clock pessimism              0.250   105.278    
                         clock uncertainty           -0.122   105.156    
    SLICE_X140Y114       FDCE (Setup_fdce_C_D)        0.051   105.207    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 92.977    

Slack (MET) :             92.985ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.732ns (11.413%)  route 5.681ns (88.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.475    10.878    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT3 (Prop_lut3_I1_O)        0.053    10.931 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_9/O
                         net (fo=12, routed)          0.751    11.682    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_9_n_0
    SLICE_X142Y114       LUT6 (Prop_lut6_I0_O)        0.053    11.735 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_2/O
                         net (fo=1, routed)           0.456    12.191    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_2_n_0
    SLICE_X142Y114       LUT6 (Prop_lut6_I0_O)        0.053    12.244 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    12.244    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[8]
    SLICE_X142Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X142Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/C
                         clock pessimism              0.250   105.278    
                         clock uncertainty           -0.122   105.156    
    SLICE_X142Y114       FDCE (Setup_fdce_C_D)        0.072   105.228    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                 92.985    

Slack (MET) :             92.992ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.242ns (19.455%)  route 5.142ns (80.545%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.075 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X140Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.214 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.214    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[8]
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X140Y115       FDCE (Setup_fdce_C_D)        0.051   105.206    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]
  -------------------------------------------------------------------
                         required time                        105.207    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                 92.992    

Slack (MET) :             92.995ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.239ns (19.417%)  route 5.142ns (80.583%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.075 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X140Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    12.211 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.211    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[10]
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X140Y115       FDCE (Setup_fdce_C_D)        0.051   105.206    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]
  -------------------------------------------------------------------
                         required time                        105.207    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 92.995    

Slack (MET) :             93.011ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.224ns (19.227%)  route 5.142ns (80.773%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.196 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.196    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[7]
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/C
                         clock pessimism              0.250   105.278    
                         clock uncertainty           -0.122   105.156    
    SLICE_X140Y114       FDCE (Setup_fdce_C_D)        0.051   105.207    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 93.011    

Slack (MET) :             93.012ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 0.732ns (11.528%)  route 5.618ns (88.472%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 105.030 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.981    12.127    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X143Y112       LUT6 (Prop_lut6_I2_O)        0.053    12.180 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.180    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[0]_i_1_n_0
    SLICE_X143Y112       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.555   105.030    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X143Y112       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/C
                         clock pessimism              0.250   105.279    
                         clock uncertainty           -0.122   105.157    
    SLICE_X143Y112       FDCE (Setup_fdce_C_D)        0.035   105.192    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 93.012    

Slack (MET) :             93.051ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.184ns (18.717%)  route 5.142ns (81.283%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.318    10.722    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X144Y112       LUT5 (Prop_lut5_I4_O)        0.053    10.775 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.319    11.094    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X144Y112       LUT6 (Prop_lut6_I3_O)        0.053    11.147 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          0.505    11.651    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X140Y113       LUT2 (Prop_lut2_I1_O)        0.053    11.704 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.704    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X140Y113       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.017 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X140Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.156 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.156    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[4]
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/C
                         clock pessimism              0.250   105.278    
                         clock uncertainty           -0.122   105.156    
    SLICE_X140Y114       FDCE (Setup_fdce_C_D)        0.051   105.207    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 93.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.690%)  route 0.110ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X138Y108       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y108       FDCE (Prop_fdce_C_Q)         0.118     1.988 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[8]/Q
                         net (fo=3, routed)           0.110     2.098    u_ila_0/inst/ila_core_inst/probe8[8]
    SLICE_X136Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X136Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X136Y108       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.038    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.534%)  route 0.100ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ila_0/inst/ila_core_inst/out
    SLICE_X143Y108       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y108       FDRE (Prop_fdre_C_Q)         0.091     1.961 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/Q
                         net (fo=1, routed)           0.100     2.061    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][109]
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X142Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.000    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ila_0/inst/ila_core_inst/out
    SLICE_X143Y108       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y108       FDRE (Prop_fdre_C_Q)         0.100     1.970 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][106]/Q
                         net (fo=1, routed)           0.106     2.076    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][106]
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X142Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.986    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.948%)  route 0.178ns (64.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.642     1.868    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y109       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y109       FDCE (Prop_fdce_C_Q)         0.100     1.968 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0_reg[2]/Q
                         net (fo=4, routed)           0.178     2.146    u_ila_0/inst/ila_core_inst/probe6[2]
    SLICE_X134Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.863     2.356    u_ila_0/inst/ila_core_inst/out
    SLICE_X134Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism             -0.456     1.901    
    SLICE_X134Y108       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.055    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.726%)  route 0.101ns (50.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ila_0/inst/ila_core_inst/out
    SLICE_X140Y108       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y108       FDRE (Prop_fdre_C_Q)         0.100     1.970 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][110]/Q
                         net (fo=1, routed)           0.101     2.071    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][110]
    SLICE_X142Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X142Y108       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl7/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X142Y108       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.976    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl7
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ila_0/inst/ila_core_inst/out
    SLICE_X141Y108       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y108       FDRE (Prop_fdre_C_Q)         0.100     1.970 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/Q
                         net (fo=1, routed)           0.101     2.071    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][102]
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X142Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.976    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.525%)  route 0.125ns (55.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.641     1.867    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X135Y112       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDCE (Prop_fdce_C_Q)         0.100     1.967 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[0]/Q
                         net (fo=4, routed)           0.125     2.091    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X132Y111       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.862     2.355    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y111       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism             -0.456     1.900    
    SLICE_X132Y111       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.995    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.709%)  route 0.248ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.641     1.867    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X128Y105       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y105       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=4, routed)           0.248     2.215    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][8]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.897     2.390    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456     1.934    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.117    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.588%)  route 0.250ns (71.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.641     1.867    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X131Y103       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y103       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=4, routed)           0.250     2.217    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][5]
    RAMB18_X5Y41         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.898     2.391    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X5Y41         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.935    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.118    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.644     1.870    u_ila_0/inst/ila_core_inst/out
    SLICE_X143Y108       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y108       FDRE (Prop_fdre_C_Q)         0.100     1.970 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/Q
                         net (fo=1, routed)           0.101     2.071    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][104]
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ila_0/inst/ila_core_inst/out
    SLICE_X142Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
                         clock pessimism             -0.474     1.884    
    SLICE_X142Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.970    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB18_X5Y41     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X6Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X6Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y48     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_idelay_data0/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y10     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_idelay_data0/C
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y2    u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y48     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y10     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y105   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y104   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y105   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y105   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y105   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y105   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X148Y101   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X148Y101   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X142Y107   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 0.399ns (3.246%)  route 11.894ns (96.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 25.141 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.525    17.596    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X87Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.666    25.141    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X87Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.250    25.390    
                         clock uncertainty           -0.094    25.296    
    SLICE_X87Y70         FDRE (Setup_fdre_C_CE)      -0.244    25.052    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         25.052    
                         arrival time                         -17.596    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.305ns  (logic 0.399ns (3.243%)  route 11.906ns (96.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 25.142 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.537    17.608    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X86Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.667    25.142    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X86Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.250    25.391    
                         clock uncertainty           -0.094    25.297    
    SLICE_X86Y69         FDRE (Setup_fdre_C_CE)      -0.219    25.078    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.193ns  (logic 0.399ns (3.272%)  route 11.794ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 25.144 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.425    17.496    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X88Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.669    25.144    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.250    25.393    
                         clock uncertainty           -0.094    25.299    
    SLICE_X88Y69         FDRE (Setup_fdre_C_CE)      -0.244    25.055    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.193ns  (logic 0.399ns (3.272%)  route 11.794ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 25.144 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.425    17.496    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X88Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.669    25.144    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.250    25.393    
                         clock uncertainty           -0.094    25.299    
    SLICE_X88Y69         FDRE (Setup_fdre_C_CE)      -0.244    25.055    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.193ns  (logic 0.399ns (3.272%)  route 11.794ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 25.144 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.425    17.496    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X89Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.669    25.144    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.250    25.393    
                         clock uncertainty           -0.094    25.299    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.244    25.055    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 0.399ns (3.272%)  route 11.795ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.425    17.497    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X86Y71         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.665    25.140    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X86Y71         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.250    25.389    
                         clock uncertainty           -0.094    25.295    
    SLICE_X86Y71         FDRE (Setup_fdre_C_CE)      -0.219    25.076    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -17.497    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.399ns (3.280%)  route 11.767ns (96.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 25.145 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.398    17.470    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.670    25.145    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.250    25.394    
                         clock uncertainty           -0.094    25.300    
    SLICE_X92Y70         FDRE (Setup_fdre_C_CE)      -0.244    25.056    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.056    
                         arrival time                         -17.470    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.399ns (3.280%)  route 11.767ns (96.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 25.145 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.398    17.470    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.670    25.145    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                         clock pessimism              0.250    25.394    
                         clock uncertainty           -0.094    25.300    
    SLICE_X92Y70         FDRE (Setup_fdre_C_CE)      -0.244    25.056    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.056    
                         arrival time                         -17.470    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.399ns (3.280%)  route 11.767ns (96.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 25.145 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.398    17.470    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.670    25.145    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X92Y70         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.250    25.394    
                         clock uncertainty           -0.094    25.300    
    SLICE_X92Y70         FDRE (Setup_fdre_C_CE)      -0.244    25.056    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.056    
                         arrival time                         -17.470    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.163ns  (logic 0.399ns (3.280%)  route 11.764ns (96.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 25.144 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.591     5.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y134        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.246     5.549 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.369    16.919    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dwe_o
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.153    17.072 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          0.395    17.467    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X91Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.669    25.144    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.250    25.393    
                         clock uncertainty           -0.094    25.299    
    SLICE_X91Y69         FDRE (Setup_fdre_C_CE)      -0.244    25.055    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -17.467    
  -------------------------------------------------------------------
                         slack                                  7.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.534     1.760    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/s_dclk_o
    SLICE_X89Y200        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y200        FDRE (Prop_fdre_C_Q)         0.100     1.860 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.174     2.034    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X89Y199        LUT6 (Prop_lut6_I0_O)        0.028     2.062 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow[14]_i_1__56/O
                         net (fo=1, routed)           0.000     2.062    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow[14]_i_1__56_n_0
    SLICE_X89Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.747     2.240    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/s_dclk_o
    SLICE_X89Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.268     1.973    
    SLICE_X89Y199        FDRE (Hold_fdre_C_D)         0.060     2.033    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.151%)  route 0.176ns (57.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.536     1.762    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/s_dclk_o
    SLICE_X93Y200        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100     1.862 f  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.176     2.037    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/current_state[3]
    SLICE_X93Y199        LUT6 (Prop_lut6_I4_O)        0.028     2.065 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow[9]_i_1__59/O
                         net (fo=1, routed)           0.000     2.065    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow[9]_i_1__59_n_0
    SLICE_X93Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.749     2.242    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/s_dclk_o
    SLICE_X93Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism             -0.268     1.975    
    SLICE_X93Y199        FDRE (Hold_fdre_C_D)         0.061     2.036    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.196ns (50.062%)  route 0.196ns (49.938%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_dac_204b_cfg_module/clk
    SLICE_X116Y151       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y151       FDCE (Prop_fdce_C_Q)         0.118     1.904 f  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/Q
                         net (fo=11, routed)          0.196     2.099    u_ad9172_inf/u_dac_204b_cfg_module/p_0_in__0
    SLICE_X116Y149       LUT2 (Prop_lut2_I1_O)        0.028     2.127 r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing[0]_i_7/O
                         net (fo=1, routed)           0.000     2.127    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing[0]_i_7_n_0
    SLICE_X116Y149       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.177 r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.177    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]_i_2_n_7
    SLICE_X116Y149       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.831     2.324    u_ad9172_inf/u_dac_204b_cfg_module/clk
    SLICE_X116Y149       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]/C
                         clock pessimism             -0.276     2.049    
    SLICE_X116Y149       FDCE (Hold_fdce_C_D)         0.092     2.141    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.180%)  route 0.176ns (59.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.539     1.765    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/s_dclk_o
    SLICE_X102Y200       FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y200       FDRE (Prop_fdre_C_Q)         0.118     1.883 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.176     2.058    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X102Y199       SRLC32E                                      r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.753     2.246    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X102Y199       SRLC32E                                      r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.268     1.979    
    SLICE_X102Y199       SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.041     2.020    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.180%)  route 0.176ns (59.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.539     1.765    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/s_dclk_o
    SLICE_X102Y200       FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y200       FDRE (Prop_fdre_C_Q)         0.118     1.883 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.176     2.058    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X102Y199       SRL16E                                       r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.753     2.246    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X102Y199       SRL16E                                       r  u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.268     1.979    
    SLICE_X102Y199       SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     2.020    u_ila_5/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.644     1.870    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y148       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.107     1.977 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/Q
                         net (fo=1, routed)           0.099     2.076    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][19]
    RAMB36_X5Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.899     2.392    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X5Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.917    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     2.028    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.211ns (51.905%)  route 0.196ns (48.095%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_dac_204b_cfg_module/clk
    SLICE_X116Y151       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y151       FDCE (Prop_fdce_C_Q)         0.118     1.904 f  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[9]/Q
                         net (fo=11, routed)          0.196     2.099    u_ad9172_inf/u_dac_204b_cfg_module/p_0_in__0
    SLICE_X116Y149       LUT2 (Prop_lut2_I1_O)        0.029     2.128 r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing[0]_i_3/O
                         net (fo=1, routed)           0.000     2.128    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing[0]_i_3_n_0
    SLICE_X116Y149       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.064     2.192 r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.192    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[0]_i_2_n_6
    SLICE_X116Y149       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.831     2.324    u_ad9172_inf/u_dac_204b_cfg_module/clk
    SLICE_X116Y149       FDCE                                         r  u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[1]/C
                         clock pessimism             -0.276     2.049    
    SLICE_X116Y149       FDCE (Hold_fdce_C_D)         0.092     2.141    u_ad9172_inf/u_dac_204b_cfg_module/cnt_timing_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.596     1.822    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X87Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.100     1.922 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.101     2.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y141        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.815     2.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y141        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.473     1.836    
    SLICE_X86Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.185%)  route 0.201ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.538     1.764    u_ila_3/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X77Y157        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/Q
                         net (fo=1, routed)           0.201     2.065    u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff
    SLICE_X81Y157        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.741     2.234    u_ila_3/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X81Y157        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                         clock pessimism             -0.276     1.959    
    SLICE_X81Y157        FDRE (Hold_fdre_C_D)         0.047     2.006    u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.106%)  route 0.120ns (52.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.638     1.864    u_ila_1/inst/ila_core_inst/out
    SLICE_X122Y146       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y146       FDRE (Prop_fdre_C_Q)         0.107     1.971 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][198]/Q
                         net (fo=1, routed)           0.120     2.091    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][232][0]
    RAMB36_X4Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.893     2.386    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X4Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     1.912    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.119     2.031    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB18_X5Y41        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB36_X5Y21        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3     u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y143       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X86Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    u_clock_module/u_clk_wiz_sysclk/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    u_clock_module/u_clk_wiz_sysclk/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y11   u_clock_module/u_clk_wiz_sysclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.246ns (15.948%)  route 1.297ns (84.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.390     5.102    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_fdre_C_Q)         0.246     5.348 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.297     6.645    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X97Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.284    24.759    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X97Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.996    
                         clock uncertainty           -0.259    24.737    
    SLICE_X97Y169        FDRE (Setup_fdre_C_D)       -0.125    24.612    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.612    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 17.967    

Slack (MET) :             18.038ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.269ns (17.222%)  route 1.293ns (82.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 24.760 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.394     5.106    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X83Y161        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y161        FDRE (Prop_fdre_C_Q)         0.269     5.375 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.293     6.668    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X83Y159        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.285    24.760    u_ila_3/inst/ila_core_inst/out
    SLICE_X83Y159        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.238    24.997    
                         clock uncertainty           -0.259    24.738    
    SLICE_X83Y159        FDRE (Setup_fdre_C_D)       -0.032    24.706    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         24.706    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 18.038    

Slack (MET) :             18.068ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.269ns (17.522%)  route 1.266ns (82.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.394     5.106    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X85Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y163        FDRE (Prop_fdre_C_Q)         0.269     5.375 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.266     6.642    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.286    24.761    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.238    24.998    
                         clock uncertainty           -0.259    24.739    
    SLICE_X89Y163        FDRE (Setup_fdre_C_D)       -0.030    24.709    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         24.709    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 18.068    

Slack (MET) :             18.172ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.246ns (18.451%)  route 1.087ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.392     5.104    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X88Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y167        FDRE (Prop_fdre_C_Q)         0.246     5.350 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.087     6.438    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X89Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.284    24.759    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X89Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.996    
                         clock uncertainty           -0.259    24.737    
    SLICE_X89Y166        FDRE (Setup_fdre_C_D)       -0.127    24.610    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.610    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 18.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.099%)  route 0.474ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.541     1.767    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X88Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y167        FDRE (Prop_fdre_C_Q)         0.091     1.858 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.474     2.332    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X89Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.739     2.232    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X89Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.965    
                         clock uncertainty            0.259     2.224    
    SLICE_X89Y166        FDRE (Hold_fdre_C_D)         0.003     2.227    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.039%)  route 0.565ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.541     1.767    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X83Y161        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y161        FDRE (Prop_fdre_C_Q)         0.100     1.867 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.565     2.432    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X83Y159        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.741     2.234    u_ila_3/inst/ila_core_inst/out
    SLICE_X83Y159        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.268     1.967    
                         clock uncertainty            0.259     2.226    
    SLICE_X83Y159        FDRE (Hold_fdre_C_D)         0.043     2.269    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.944%)  route 0.569ns (85.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.541     1.767    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X85Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y163        FDRE (Prop_fdre_C_Q)         0.100     1.867 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.569     2.436    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.741     2.234    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.268     1.967    
                         clock uncertainty            0.259     2.226    
    SLICE_X89Y163        FDRE (Hold_fdre_C_D)         0.044     2.270    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.091ns (13.861%)  route 0.566ns (86.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.540     1.766    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_fdre_C_Q)         0.091     1.857 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.566     2.422    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X97Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.740     2.233    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X97Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.966    
                         clock uncertainty            0.259     2.225    
    SLICE_X97Y169        FDRE (Hold_fdre_C_D)         0.001     2.226    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.861ns  (logic 0.269ns (14.458%)  route 1.592ns (85.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 85.370 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.658    85.370    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X123Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y112       FDRE (Prop_fdre_C_Q)         0.269    85.639 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.592    87.231    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.549   105.024    u_ila_0/inst/ila_core_inst/out
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.148   105.171    
                         clock uncertainty           -0.242   104.929    
    SLICE_X125Y112       FDRE (Setup_fdre_C_D)       -0.020   104.910    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                        104.909    
                         arrival time                         -87.231    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.659ns  (logic 0.246ns (14.832%)  route 1.413ns (85.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 85.372 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.660    85.372    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y111       FDRE (Prop_fdre_C_Q)         0.246    85.618 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.413    87.031    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.549   105.024    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.171    
                         clock uncertainty           -0.242   104.929    
    SLICE_X125Y112       FDRE (Setup_fdre_C_D)       -0.135   104.794    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.794    
                         arrival time                         -87.031    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.852ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.663ns  (logic 0.269ns (16.180%)  route 1.394ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 85.369 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.657    85.369    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X123Y114       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y114       FDRE (Prop_fdre_C_Q)         0.269    85.638 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.394    87.032    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X127Y113       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.548   105.023    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y113       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.148   105.170    
                         clock uncertainty           -0.242   104.928    
    SLICE_X127Y113       FDRE (Setup_fdre_C_D)       -0.045   104.883    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                        104.883    
                         arrival time                         -87.032    
  -------------------------------------------------------------------
                         slack                                 17.852    

Slack (MET) :             17.865ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.559ns  (logic 0.282ns (18.087%)  route 1.277ns (81.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.375ns = ( 85.375 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.663    85.375    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X122Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y102       FDRE (Prop_fdre_C_Q)         0.282    85.657 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.277    86.934    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X124Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X124Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X124Y102       FDRE (Setup_fdre_C_D)       -0.134   104.799    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -86.934    
  -------------------------------------------------------------------
                         slack                                 17.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.100ns (13.559%)  route 0.638ns (86.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X123Y114       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y114       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.638     2.597    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X127Y113       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y113       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.201     2.148    
                         clock uncertainty            0.242     2.390    
    SLICE_X127Y113       FDRE (Hold_fdre_C_D)         0.038     2.428    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.107ns (15.132%)  route 0.600ns (84.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.639     1.865    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X122Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y102       FDRE (Prop_fdre_C_Q)         0.107     1.972 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.600     2.572    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X124Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.861     2.354    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X124Y102       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.154    
                         clock uncertainty            0.242     2.396    
    SLICE_X124Y102       FDRE (Hold_fdre_C_D)         0.004     2.400    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.091ns (12.237%)  route 0.653ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.637     1.863    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y111       FDRE (Prop_fdre_C_Q)         0.091     1.954 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.653     2.606    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.856     2.349    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.149    
                         clock uncertainty            0.242     2.391    
    SLICE_X125Y112       FDRE (Hold_fdre_C_D)         0.006     2.397    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.100ns (12.069%)  route 0.729ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.635     1.861    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X123Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y112       FDRE (Prop_fdre_C_Q)         0.100     1.961 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.729     2.689    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.856     2.349    u_ila_0/inst/ila_core_inst/out
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.201     2.149    
                         clock uncertainty            0.242     2.391    
    SLICE_X125Y112       FDRE (Hold_fdre_C_D)         0.047     2.438    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.246ns (15.871%)  route 1.304ns (84.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.393     5.105    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X92Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_fdre_C_Q)         0.246     5.351 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.304     6.655    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.994    
                         clock uncertainty           -0.259    24.735    
    SLICE_X91Y168        FDRE (Setup_fdre_C_D)       -0.135    24.600    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.600    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             18.046ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.246ns (16.809%)  route 1.218ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 24.760 - 20.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.389     5.101    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X91Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y169        FDRE (Prop_fdre_C_Q)         0.246     5.347 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.218     6.565    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X97Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.285    24.760    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X97Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.997    
                         clock uncertainty           -0.259    24.738    
    SLICE_X97Y168        FDRE (Setup_fdre_C_D)       -0.127    24.611    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.611    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 18.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.091ns (14.525%)  route 0.536ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.539     1.765    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X91Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y169        FDRE (Prop_fdre_C_Q)         0.091     1.856 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.536     2.391    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X97Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.741     2.234    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X97Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.967    
                         clock uncertainty            0.259     2.226    
    SLICE_X97Y168        FDRE (Hold_fdre_C_D)         0.002     2.228    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.091ns (13.788%)  route 0.569ns (86.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.543     1.769    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X92Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_fdre_C_Q)         0.091     1.860 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.569     2.429    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.737     2.230    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X91Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.963    
                         clock uncertainty            0.259     2.222    
    SLICE_X91Y168        FDRE (Hold_fdre_C_D)         0.006     2.228    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.308ns (17.046%)  route 1.499ns (82.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.667     5.379    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y107       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y107       FDCE (Prop_fdce_C_Q)         0.308     5.687 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           1.499     7.186    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X85Y104        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.482    24.957    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X85Y104        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.148    25.104    
                         clock uncertainty           -0.242    24.862    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)       -0.034    24.828    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.828    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 17.642    

Slack (MET) :             17.753ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.246ns (14.729%)  route 1.424ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.660     5.372    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X124Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y111       FDRE (Prop_fdre_C_Q)         0.246     5.618 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.424     7.043    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.550    25.025    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.172    
                         clock uncertainty           -0.242    24.930    
    SLICE_X125Y111       FDRE (Setup_fdre_C_D)       -0.135    24.795    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.795    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 17.753    

Slack (MET) :             17.773ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.246ns (14.805%)  route 1.416ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.661     5.373    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X125Y110       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y110       FDRE (Prop_fdre_C_Q)         0.246     5.619 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.416     7.035    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.550    25.025    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.172    
                         clock uncertainty           -0.242    24.930    
    SLICE_X125Y111       FDRE (Setup_fdre_C_D)       -0.123    24.807    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.807    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                 17.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.091ns (12.619%)  route 0.630ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.637     1.863    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X124Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y111       FDRE (Prop_fdre_C_Q)         0.091     1.954 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.630     2.584    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.858     2.351    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.151    
                         clock uncertainty            0.242     2.393    
    SLICE_X125Y111       FDRE (Hold_fdre_C_D)         0.006     2.399    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.091ns (12.716%)  route 0.625ns (87.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.637     1.863    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X125Y110       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y110       FDRE (Prop_fdre_C_Q)         0.091     1.954 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.625     2.578    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.858     2.351    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X125Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.151    
                         clock uncertainty            0.242     2.393    
    SLICE_X125Y111       FDRE (Hold_fdre_C_D)        -0.005     2.388    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.118ns (14.050%)  route 0.722ns (85.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.643     1.869    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y107       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y107       FDCE (Prop_fdce_C_Q)         0.118     1.987 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           0.722     2.709    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X85Y104        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.816     2.309    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X85Y104        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism             -0.201     2.109    
                         clock uncertainty            0.242     2.351    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.040     2.391    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.689ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.308ns (16.198%)  route 1.594ns (83.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.594     7.283    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y116       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y116       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/C
                         clock pessimism              0.322   105.348    
                         clock uncertainty           -0.122   105.227    
    SLICE_X140Y116       FDCE (Recov_fdce_C_CLR)     -0.255   104.972    u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                 97.689    

Slack (MET) :             97.764ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.308ns (16.857%)  route 1.519ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.519     7.208    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X144Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X144Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[0]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X144Y115       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                 97.764    

Slack (MET) :             97.782ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.308ns (17.015%)  route 1.502ns (82.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.502     7.191    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X144Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X144Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/C
                         clock pessimism              0.322   105.350    
                         clock uncertainty           -0.122   105.229    
    SLICE_X144Y113       FDCE (Recov_fdce_C_CLR)     -0.255   104.974    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                 97.782    

Slack (MET) :             97.782ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.308ns (17.015%)  route 1.502ns (82.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.502     7.191    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X144Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X144Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/C
                         clock pessimism              0.322   105.350    
                         clock uncertainty           -0.122   105.229    
    SLICE_X144Y113       FDCE (Recov_fdce_C_CLR)     -0.255   104.974    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                 97.782    

Slack (MET) :             97.881ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.308ns (18.003%)  route 1.403ns (81.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.403     7.092    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X144Y114       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X144Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/C
                         clock pessimism              0.322   105.350    
                         clock uncertainty           -0.122   105.229    
    SLICE_X144Y114       FDCE (Recov_fdce_C_CLR)     -0.255   104.974    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 97.881    

Slack (MET) :             97.943ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.308ns (18.686%)  route 1.340ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.340     7.030    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X140Y115       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 97.943    

Slack (MET) :             97.943ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.308ns (18.686%)  route 1.340ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.340     7.030    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X140Y115       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 97.943    

Slack (MET) :             97.943ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.308ns (18.686%)  route 1.340ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.340     7.030    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X140Y115       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 97.943    

Slack (MET) :             97.943ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.308ns (18.686%)  route 1.340ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.340     7.030    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X140Y115       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                 97.943    

Slack (MET) :             98.078ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.308ns (20.341%)  route 1.206ns (79.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.669     5.381    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.308     5.689 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.206     6.896    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y114       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y114       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/C
                         clock pessimism              0.322   105.350    
                         clock uncertainty           -0.122   105.229    
    SLICE_X140Y114       FDCE (Recov_fdce_C_CLR)     -0.255   104.974    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 98.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.118ns (22.686%)  route 0.402ns (77.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.402     2.391    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X143Y112       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.861     2.354    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X143Y112       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/C
                         clock pessimism             -0.456     1.899    
    SLICE_X143Y112       FDCE (Remov_fdce_C_CLR)     -0.069     1.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.118ns (22.686%)  route 0.402ns (77.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.402     2.391    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X143Y112       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.861     2.354    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X143Y112       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/C
                         clock pessimism             -0.456     1.899    
    SLICE_X143Y112       FDCE (Remov_fdce_C_CLR)     -0.069     1.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.459%)  route 0.459ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.459     2.448    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X142Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X142Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X142Y113       FDCE (Remov_fdce_C_CLR)     -0.050     1.848    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.459%)  route 0.459ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.459     2.448    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X142Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X142Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X142Y113       FDCE (Remov_fdce_C_CLR)     -0.050     1.848    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.459%)  route 0.459ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.459     2.448    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X143Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X143Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X143Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.459%)  route 0.459ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.459     2.448    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X143Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X143Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X143Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.231%)  route 0.496ns (80.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.496     2.484    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X141Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X141Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X141Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.231%)  route 0.496ns (80.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.496     2.484    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X141Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X141Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X141Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.157%)  route 0.498ns (80.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.498     2.487    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X140Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.157%)  route 0.498ns (80.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.645     1.871    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X136Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDCE (Prop_fdce_C_Q)         0.118     1.989 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.498     2.487    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.860     2.353    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/C
                         clock pessimism             -0.456     1.898    
    SLICE_X140Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.829    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.377ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.053ns  (logic 0.322ns (6.373%)  route 4.731ns (93.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.384    90.363    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/C
                         clock pessimism              0.148   105.173    
                         clock uncertainty           -0.242   104.931    
    SLICE_X132Y115       FDCE (Recov_fdce_C_CLR)     -0.192   104.739    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                         -90.363    
  -------------------------------------------------------------------
                         slack                                 14.377    

Slack (MET) :             14.377ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.053ns  (logic 0.322ns (6.373%)  route 4.731ns (93.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.384    90.363    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[0]/C
                         clock pessimism              0.148   105.173    
                         clock uncertainty           -0.242   104.931    
    SLICE_X132Y115       FDCE (Recov_fdce_C_CLR)     -0.192   104.739    u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[0]
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                         -90.363    
  -------------------------------------------------------------------
                         slack                                 14.377    

Slack (MET) :             14.377ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.053ns  (logic 0.322ns (6.373%)  route 4.731ns (93.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.384    90.363    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[3]/C
                         clock pessimism              0.148   105.173    
                         clock uncertainty           -0.242   104.931    
    SLICE_X132Y115       FDCE (Recov_fdce_C_CLR)     -0.192   104.739    u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[3]
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                         -90.363    
  -------------------------------------------------------------------
                         slack                                 14.377    

Slack (MET) :             14.377ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.053ns  (logic 0.322ns (6.373%)  route 4.731ns (93.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.384    90.363    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y115       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y115       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[4]/C
                         clock pessimism              0.148   105.173    
                         clock uncertainty           -0.242   104.931    
    SLICE_X132Y115       FDCE (Recov_fdce_C_CLR)     -0.192   104.739    u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[4]
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                         -90.363    
  -------------------------------------------------------------------
                         slack                                 14.377    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X135Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X135Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[1]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X135Y113       FDCE (Recov_fdce_C_CLR)     -0.255   104.678    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.678    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.403    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X135Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X135Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[2]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X135Y113       FDCE (Recov_fdce_C_CLR)     -0.255   104.678    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[2]
  -------------------------------------------------------------------
                         required time                        104.678    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.403    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X135Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X135Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[3]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X135Y113       FDCE (Recov_fdce_C_CLR)     -0.255   104.678    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value_reg[3]
  -------------------------------------------------------------------
                         required time                        104.678    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.403    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X134Y113       FDCE (Recov_fdce_C_CLR)     -0.192   104.741    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]
  -------------------------------------------------------------------
                         required time                        104.741    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[0]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X134Y113       FDCE (Recov_fdce_C_CLR)     -0.192   104.741    u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[0]
  -------------------------------------------------------------------
                         required time                        104.741    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        4.966ns  (logic 0.322ns (6.485%)  route 4.644ns (93.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 85.310 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.598    85.310    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.269    85.579 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.346    85.926    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.053    85.979 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.297    90.276    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y113       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y113       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[1]/C
                         clock pessimism              0.148   105.175    
                         clock uncertainty           -0.242   104.933    
    SLICE_X134Y113       FDCE (Recov_fdce_C_CLR)     -0.192   104.741    u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.741    
                         arrival time                         -90.276    
  -------------------------------------------------------------------
                         slack                                 14.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.128ns (10.711%)  route 1.067ns (89.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.934     3.021    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X109Y95        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.901     2.394    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X109Y95        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/C
                         clock pessimism             -0.201     2.194    
                         clock uncertainty            0.242     2.436    
    SLICE_X109Y95        FDCE (Remov_fdce_C_CLR)     -0.069     2.367    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.128ns (8.880%)  route 1.313ns (91.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.180     3.267    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X121Y103       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.831     2.324    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X121Y103       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/C
                         clock pessimism             -0.201     2.124    
                         clock uncertainty            0.242     2.366    
    SLICE_X121Y103       FDCE (Remov_fdce_C_CLR)     -0.069     2.297    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.128ns (7.614%)  route 1.553ns (92.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.420     3.507    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X130Y105       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.861     2.354    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X130Y105       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/C
                         clock pessimism             -0.201     2.154    
                         clock uncertainty            0.242     2.396    
    SLICE_X130Y105       FDCE (Remov_fdce_C_CLR)     -0.050     2.346    u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.128ns (7.060%)  route 1.685ns (92.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.552     3.639    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y106       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/C
                         clock pessimism             -0.201     2.157    
                         clock uncertainty            0.242     2.399    
    SLICE_X132Y106       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.128ns (7.060%)  route 1.685ns (92.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.552     3.639    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y106       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/C
                         clock pessimism             -0.201     2.157    
                         clock uncertainty            0.242     2.399    
    SLICE_X132Y106       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.128ns (7.060%)  route 1.685ns (92.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.552     3.639    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y106       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[0]/C
                         clock pessimism             -0.201     2.157    
                         clock uncertainty            0.242     2.399    
    SLICE_X132Y106       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.128ns (7.060%)  route 1.685ns (92.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.552     3.639    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X132Y106       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.864     2.357    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X132Y106       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[2]/C
                         clock pessimism             -0.201     2.157    
                         clock uncertainty            0.242     2.399    
    SLICE_X132Y106       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.128ns (6.740%)  route 1.771ns (93.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.638     3.725    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y107       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.863     2.356    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y107       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                         clock pessimism             -0.201     2.156    
                         clock uncertainty            0.242     2.398    
    SLICE_X134Y107       FDCE (Remov_fdce_C_CLR)     -0.050     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.128ns (6.740%)  route 1.771ns (93.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.638     3.725    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y107       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.863     2.356    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y107       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/C
                         clock pessimism             -0.201     2.156    
                         clock uncertainty            0.242     2.398    
    SLICE_X134Y107       FDCE (Remov_fdce_C_CLR)     -0.050     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.128ns (6.740%)  route 1.771ns (93.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.600     1.826    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X88Y101        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.100     1.926 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.133     2.059    u_clock_module/bbstub_probe_out1[0]
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.087 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.638     3.725    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y107       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.863     2.356    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y107       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/C
                         clock pessimism             -0.201     2.156    
                         clock uncertainty            0.242     2.398    
    SLICE_X134Y107       FDCE (Remov_fdce_C_CLR)     -0.050     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  1.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.322ns (5.022%)  route 6.090ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.082    11.724    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y185       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y185       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[5]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y185       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[5]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.322ns (5.022%)  route 6.090ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.082    11.724    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y185       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y185       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[6]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y185       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[6]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.322ns (5.022%)  route 6.090ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.082    11.724    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y185       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y185       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[7]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y185       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[7]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.322ns (5.104%)  route 5.987ns (94.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.979    11.620    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y184       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.290    24.765    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y184       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[0]/C
                         clock pessimism              0.248    25.012    
                         clock uncertainty           -0.094    24.918    
    SLICE_X103Y184       FDCE (Recov_fdce_C_CLR)     -0.255    24.663    u_ad9172_inf/u_iob_module/cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.322ns (5.104%)  route 5.987ns (94.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.979    11.620    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y184       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.290    24.765    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y184       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[1]/C
                         clock pessimism              0.248    25.012    
                         clock uncertainty           -0.094    24.918    
    SLICE_X103Y184       FDCE (Recov_fdce_C_CLR)     -0.255    24.663    u_ad9172_inf/u_iob_module/cnt_div_reg[1]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.322ns (5.104%)  route 5.987ns (94.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.979    11.620    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y184       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.290    24.765    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y184       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[2]/C
                         clock pessimism              0.248    25.012    
                         clock uncertainty           -0.094    24.918    
    SLICE_X103Y184       FDCE (Recov_fdce_C_CLR)     -0.255    24.663    u_ad9172_inf/u_iob_module/cnt_div_reg[2]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.322ns (5.104%)  route 5.987ns (94.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.979    11.620    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y184       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.290    24.765    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y184       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[3]/C
                         clock pessimism              0.248    25.012    
                         clock uncertainty           -0.094    24.918    
    SLICE_X103Y184       FDCE (Recov_fdce_C_CLR)     -0.255    24.663    u_ad9172_inf/u_iob_module/cnt_div_reg[3]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.322ns (5.478%)  route 5.556ns (94.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.548    11.189    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y186       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y186       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[10]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y186       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[10]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 13.475    

Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.322ns (5.478%)  route 5.556ns (94.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.548    11.189    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y186       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y186       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[11]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y186       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[11]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 13.475    

Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.322ns (5.478%)  route 5.556ns (94.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X92Y102        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.269     5.580 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.008     6.588    u_clock_module/out
    SLICE_X94Y132        LUT2 (Prop_lut2_I1_O)        0.053     6.641 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.548    11.189    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X103Y186       FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.291    24.766    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X103Y186       FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[4]/C
                         clock pessimism              0.248    25.013    
                         clock uncertainty           -0.094    24.919    
    SLICE_X103Y186       FDCE (Recov_fdce_C_CLR)     -0.255    24.664    u_ad9172_inf/u_iob_module/cnt_div_reg[4]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 13.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.367%)  route 0.116ns (53.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.597     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X95Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y135        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.116     2.038    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X96Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.817     2.310    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X96Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.456     1.855    
    SLICE_X96Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.599     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y135        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y135        FDPE (Prop_fdpe_C_Q)         0.118     1.943 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.109     2.052    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X99Y136        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.817     2.310    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X99Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.473     1.838    
    SLICE_X99Y136        FDPE (Remov_fdpe_C_PRE)     -0.072     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.665%)  route 0.165ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.578     1.804    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y201       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     1.904 f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=19, routed)          0.165     2.069    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y201       FDCE                                         f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.784     2.277    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y201       FDCE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.460     1.818    
    SLICE_X138Y201       FDCE (Remov_fdce_C_CLR)     -0.050     1.768    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.665%)  route 0.165ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.578     1.804    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y201       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     1.904 f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=19, routed)          0.165     2.069    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y201       FDCE                                         f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.784     2.277    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y201       FDCE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.460     1.818    
    SLICE_X138Y201       FDCE (Remov_fdce_C_CLR)     -0.050     1.768    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.665%)  route 0.165ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.578     1.804    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y201       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     1.904 f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=19, routed)          0.165     2.069    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y201       FDCE                                         f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.784     2.277    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y201       FDCE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.460     1.818    
    SLICE_X138Y201       FDCE (Remov_fdce_C_CLR)     -0.050     1.768    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.665%)  route 0.165ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.578     1.804    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/drpclk
    SLICE_X137Y201       FDRE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     1.904 f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=19, routed)          0.165     2.069    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X138Y201       FDCE                                         f  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.784     2.277    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X138Y201       FDCE                                         r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.460     1.818    
    SLICE_X138Y201       FDCE (Remov_fdce_C_CLR)     -0.050     1.768    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.118ns (22.213%)  route 0.413ns (77.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X120Y151       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.904 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.413     2.317    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X125Y149       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.861     2.354    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X125Y149       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[0]/C
                         clock pessimism             -0.276     2.079    
    SLICE_X125Y149       FDCE (Remov_fdce_C_CLR)     -0.069     2.010    u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.118ns (22.213%)  route 0.413ns (77.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X120Y151       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.904 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.413     2.317    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X125Y149       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.861     2.354    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X125Y149       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[1]/C
                         clock pessimism             -0.276     2.079    
    SLICE_X125Y149       FDCE (Remov_fdce_C_CLR)     -0.069     2.010    u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.118ns (22.213%)  route 0.413ns (77.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X120Y151       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.904 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.413     2.317    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X125Y149       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.861     2.354    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X125Y149       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[2]/C
                         clock pessimism             -0.276     2.079    
    SLICE_X125Y149       FDCE (Remov_fdce_C_CLR)     -0.069     2.010    u_ad9172_inf/u_reset_control_dac/cnt_rd_dac_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.118ns (22.115%)  route 0.416ns (77.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.560     1.786    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X120Y151       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.904 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.416     2.319    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X124Y149       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.861     2.354    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X124Y149       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/state_reg[3]/C
                         clock pessimism             -0.276     2.079    
    SLICE_X124Y149       FDCE (Remov_fdce_C_CLR)     -0.069     2.010    u_ad9172_inf/u_reset_control_dac/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.545ns (15.544%)  route 2.961ns (84.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 37.502 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.536     8.634    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.478    37.502    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.540    38.042    
                         clock uncertainty           -0.035    38.007    
    SLICE_X81Y138        FDCE (Recov_fdce_C_CLR)     -0.255    37.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.752    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 29.118    

Slack (MET) :             29.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.545ns (15.544%)  route 2.961ns (84.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 37.502 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.536     8.634    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.478    37.502    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.540    38.042    
                         clock uncertainty           -0.035    38.007    
    SLICE_X81Y138        FDCE (Recov_fdce_C_CLR)     -0.255    37.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.752    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 29.118    

Slack (MET) :             29.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.545ns (15.544%)  route 2.961ns (84.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 37.502 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.536     8.634    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.478    37.502    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.540    38.042    
                         clock uncertainty           -0.035    38.007    
    SLICE_X81Y138        FDCE (Recov_fdce_C_CLR)     -0.255    37.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.752    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 29.118    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.545ns (15.741%)  route 2.917ns (84.259%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 37.501 - 33.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.432     3.432    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.552 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.575     5.127    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y133        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.282     5.409 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.729     6.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X54Y132        LUT6 (Prop_lut6_I2_O)        0.157     6.295 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.835     7.131    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y135        LUT4 (Prop_lut4_I3_O)        0.053     7.184 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     8.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X79Y137        LUT1 (Prop_lut1_I0_O)        0.053     8.098 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     8.590    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.911    35.911    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.024 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.477    37.501    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.540    38.041    
                         clock uncertainty           -0.035    38.006    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.255    37.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.751    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 29.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.008%)  route 0.150ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X82Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.702%)  route 0.100ns (52.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.593     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y138        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDPE (Prop_fdpe_C_Q)         0.091     2.309 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.100     2.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X80Y139        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.812     2.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.481     2.232    
    SLICE_X80Y139        FDPE (Remov_fdpe_C_PRE)     -0.110     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.382%)  route 0.168ns (62.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     2.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y141        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.382%)  route 0.168ns (62.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     2.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y141        FDCE (Remov_fdce_C_CLR)     -0.050     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.382%)  route 0.168ns (62.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.599     1.599    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.625 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.594     2.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.319 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     2.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y141        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.871     1.871    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.901 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.813     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X82Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.481     2.233    
    SLICE_X82Y141        FDPE (Remov_fdpe_C_PRE)     -0.052     2.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/value_multip_reg_reg[7]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.269ns (3.847%)  route 6.724ns (96.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.724    11.734    u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/rst_glb
    SLICE_X68Y239        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/value_multip_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.262    14.400    u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/clk_user_bufg
    SLICE_X68Y239        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/value_multip_reg_reg[7]/C
                         clock pessimism              0.226    14.627    
                         clock uncertainty           -0.035    14.591    
    SLICE_X68Y239        FDCE (Recov_fdce_C_CLR)     -0.255    14.336    u_dds_for_7_series_iq/u_value_att_round[12].dac_value_att_round/value_multip_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[12]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.269ns (3.879%)  route 6.667ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.667    11.676    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/rst_glb
    SLICE_X119Y219       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/clk_user_bufg
    SLICE_X119Y219       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[12]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X119Y219       FDCE (Recov_fdce_C_CLR)     -0.255    14.358    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[13]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.269ns (3.879%)  route 6.667ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.667    11.676    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/rst_glb
    SLICE_X119Y219       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/clk_user_bufg
    SLICE_X119Y219       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[13]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X119Y219       FDCE (Recov_fdce_C_CLR)     -0.255    14.358    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[12]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.269ns (3.879%)  route 6.667ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.667    11.676    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/rst_glb
    SLICE_X119Y219       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/clk_user_bufg
    SLICE_X119Y219       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[12]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X119Y219       FDCE (Recov_fdce_C_CLR)     -0.255    14.358    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[13]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.269ns (3.879%)  route 6.667ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.667    11.676    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/rst_glb
    SLICE_X119Y219       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/clk_user_bufg
    SLICE_X119Y219       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[13]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X119Y219       FDCE (Recov_fdce_C_CLR)     -0.255    14.358    u_dds_for_7_series_iq/u_value_att_round[24].dac_value_att_round/value_multip_reg_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[7]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.269ns (3.863%)  route 6.695ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 14.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.695    11.705    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/rst_glb
    SLICE_X123Y231       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.336    14.474    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X123Y231       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[7]/C
                         clock pessimism              0.226    14.701    
                         clock uncertainty           -0.035    14.665    
    SLICE_X123Y231       FDCE (Recov_fdce_C_CLR)     -0.255    14.410    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[7]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.269ns (3.863%)  route 6.695ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 14.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.695    11.705    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/rst_glb
    SLICE_X123Y231       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.336    14.474    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X123Y231       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[7]/C
                         clock pessimism              0.226    14.701    
                         clock uncertainty           -0.035    14.665    
    SLICE_X123Y231       FDCE (Recov_fdce_C_CLR)     -0.255    14.410    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[6]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 0.269ns (3.892%)  route 6.643ns (96.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 14.423 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.643    11.653    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/rst_glb
    SLICE_X119Y231       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.285    14.423    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X119Y231       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[6]/C
                         clock pessimism              0.226    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X119Y231       FDCE (Recov_fdce_C_CLR)     -0.255    14.359    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 0.269ns (3.882%)  route 6.660ns (96.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.660    11.669    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/rst_glb
    SLICE_X118Y230       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X118Y230       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[0]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X118Y230       FDCE (Recov_fdce_C_CLR)     -0.192    14.421    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[0]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 0.269ns (3.882%)  route 6.660ns (96.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 14.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.376     4.741    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.269     5.010 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.660    11.669    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/rst_glb
    SLICE_X118Y230       FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.284    14.422    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X118Y230       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[0]/C
                         clock pessimism              0.226    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X118Y230       FDCE (Recov_fdce_C_CLR)     -0.192    14.421    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[10]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[10]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[11]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[11]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[12]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[12]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[13]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[13]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[14]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[14]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[15]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[15]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[16]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[16]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[17]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.925%)  route 0.186ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.186     2.141    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y167        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y167        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[17]/C
                         clock pessimism             -0.322     1.885    
    SLICE_X66Y167        FDCE (Remov_fdce_C_CLR)     -0.050     1.835    u_dds_for_7_series_iq/prt_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[20]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.483%)  route 0.199ns (66.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.199     2.153    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y168        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.732     2.207    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y168        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[20]/C
                         clock pessimism             -0.322     1.884    
    SLICE_X66Y168        FDCE (Remov_fdce_C_CLR)     -0.050     1.834    u_dds_for_7_series_iq/prt_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/prt_counter_reg[21]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.483%)  route 0.199ns (66.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    clk_user_bufg
    SLICE_X71Y167        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDCE (Prop_fdce_C_Q)         0.100     1.954 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.199     2.153    u_dds_for_7_series_iq/rst_glb
    SLICE_X66Y168        FDCE                                         f  u_dds_for_7_series_iq/prt_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.732     2.207    u_dds_for_7_series_iq/clk_user_bufg
    SLICE_X66Y168        FDCE                                         r  u_dds_for_7_series_iq/prt_counter_reg[21]/C
                         clock pessimism             -0.322     1.884    
    SLICE_X66Y168        FDCE (Remov_fdce_C_CLR)     -0.050     1.834    u_dds_for_7_series_iq/prt_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.319    





