DSCH3
VERSION 10/20/2024 11:41:09 AM
BB(10,-15,169,65)
SYM  #inv
BB(25,-15,60,5)
TITLE 40 -5  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(25,-5,0.000,0.000)in
PIN(60,-5,0.030,0.070)out
LIG(25,-5,35,-5)
LIG(35,-15,35,5)
LIG(35,-15,50,-5)
LIG(35,5,50,-5)
LIG(52,-5,52,-5)
LIG(54,-5,60,-5)
VLG  not not1(out,in);
FSYM
SYM  #inv
BB(25,5,60,25)
TITLE 40 15  #~
MODEL 101
PROP                                                                                                                                   
REC(-5,0,0,0, )
VIS 0
PIN(25,15,0.000,0.000)in
PIN(60,15,0.030,0.070)out
LIG(25,15,35,15)
LIG(35,5,35,25)
LIG(35,5,50,15)
LIG(35,25,50,15)
LIG(52,15,52,15)
LIG(54,15,60,15)
VLG  not not1(out,in);
FSYM
SYM  #inv
BB(25,25,60,45)
TITLE 40 35  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(25,35,0.000,0.000)in
PIN(60,35,0.030,0.070)out
LIG(25,35,35,35)
LIG(35,25,35,45)
LIG(35,25,50,35)
LIG(35,45,50,35)
LIG(52,35,52,35)
LIG(54,35,60,35)
VLG  not not1(out,in);
FSYM
SYM  #inv
BB(25,45,60,65)
TITLE 40 55  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(25,55,0.000,0.000)in
PIN(60,55,0.030,0.070)out
LIG(25,55,35,55)
LIG(35,45,35,65)
LIG(35,45,50,55)
LIG(35,65,50,55)
LIG(52,55,52,55)
LIG(54,55,60,55)
VLG  not not1(out,in);
FSYM
SYM  #clock
BB(10,52,25,58)
TITLE 15 55  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                               
REC(12,53,6,4,r)
VIS 1
PIN(25,55,1.500,0.070)A
LIG(20,55,25,55)
LIG(15,53,13,53)
LIG(19,53,17,53)
LIG(20,52,20,58)
LIG(10,58,10,52)
LIG(15,57,15,53)
LIG(17,53,17,57)
LIG(17,57,15,57)
LIG(13,57,11,57)
LIG(13,53,13,57)
LIG(20,58,10,58)
LIG(20,52,10,52)
FSYM
SYM  #xnor2
BB(60,-5,95,15)
TITLE 77 5  #^
MODEL 612
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(60,0,0.000,0.000)a
PIN(60,10,0.000,0.000)b
PIN(95,5,0.090,0.070)out
LIG(68,12,64,15)
LIG(72,12,68,15)
LIG(87,7,84,11)
LIG(88,5,87,7)
LIG(87,3,88,5)
LIG(84,-1,87,3)
LIG(79,-4,84,-1)
LIG(84,11,79,14)
LIG(79,14,68,15)
LIG(68,-5,79,-4)
LIG(74,8,72,12)
LIG(68,-5,72,-2)
LIG(72,-2,74,2)
LIG(74,2,75,5)
LIG(75,5,74,8)
LIG(64,-5,68,-2)
LIG(68,-2,70,2)
LIG(70,2,71,5)
LIG(71,5,70,8)
LIG(70,8,68,12)
LIG(60,0,69,0)
LIG(60,10,69,10)
LIG(92,5,95,5)
LIG(90,5,90,5)
VLG  xnor xnor2(out,a,b);
FSYM
SYM  #xnor2
BB(60,35,95,55)
TITLE 77 45  #^
MODEL 612
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(60,40,0.000,0.000)a
PIN(60,50,0.000,0.000)b
PIN(95,45,0.090,0.070)out
LIG(68,52,64,55)
LIG(72,52,68,55)
LIG(87,47,84,51)
LIG(88,45,87,47)
LIG(87,43,88,45)
LIG(84,39,87,43)
LIG(79,36,84,39)
LIG(84,51,79,54)
LIG(79,54,68,55)
LIG(68,35,79,36)
LIG(74,48,72,52)
LIG(68,35,72,38)
LIG(72,38,74,42)
LIG(74,42,75,45)
LIG(75,45,74,48)
LIG(64,35,68,38)
LIG(68,38,70,42)
LIG(70,42,71,45)
LIG(71,45,70,48)
LIG(70,48,68,52)
LIG(60,40,69,40)
LIG(60,50,69,50)
LIG(92,45,95,45)
LIG(90,45,90,45)
VLG  xnor xnor2(out,a,b);
FSYM
SYM  #xnor2
BB(95,15,130,35)
TITLE 112 25  #^
MODEL 612
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(95,20,0.000,0.000)a
PIN(95,30,0.000,0.000)b
PIN(130,25,0.090,0.070)out
LIG(103,32,99,35)
LIG(107,32,103,35)
LIG(122,27,119,31)
LIG(123,25,122,27)
LIG(122,23,123,25)
LIG(119,19,122,23)
LIG(114,16,119,19)
LIG(119,31,114,34)
LIG(114,34,103,35)
LIG(103,15,114,16)
LIG(109,28,107,32)
LIG(103,15,107,18)
LIG(107,18,109,22)
LIG(109,22,110,25)
LIG(110,25,109,28)
LIG(99,15,103,18)
LIG(103,18,105,22)
LIG(105,22,106,25)
LIG(106,25,105,28)
LIG(105,28,103,32)
LIG(95,20,104,20)
LIG(95,30,104,30)
LIG(127,25,130,25)
LIG(125,25,125,25)
VLG  xnor xnor2(out,a,b);
FSYM
SYM  #inv
BB(130,15,165,35)
TITLE 145 25  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(130,25,0.000,0.000)in
PIN(165,25,0.030,0.070)out
LIG(130,25,140,25)
LIG(140,15,140,35)
LIG(140,15,155,25)
LIG(140,35,155,25)
LIG(157,25,157,25)
LIG(159,25,165,25)
VLG  not not1(out,in);
FSYM
SYM  #light
BB(163,10,169,24)
TITLE 165 24  #light1
MODEL 49
PROP                                                                                                                                   
REC(164,11,4,4,r)
VIS 1
PIN(165,25,0.000,0.000)out1
LIG(168,16,168,11)
LIG(168,11,167,10)
LIG(164,11,164,16)
LIG(167,21,167,18)
LIG(166,21,169,21)
LIG(166,23,168,21)
LIG(167,23,169,21)
LIG(163,18,169,18)
LIG(165,18,165,25)
LIG(163,16,163,18)
LIG(169,16,163,16)
LIG(169,18,169,16)
LIG(165,10,164,11)
LIG(167,10,165,10)
FSYM
SYM  #clock
BB(10,-8,25,-2)
TITLE 15 -5  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                               
REC(12,-7,6,4,r)
VIS 1
PIN(25,-5,0.030,0.070)D
LIG(20,-5,25,-5)
LIG(15,-7,13,-7)
LIG(19,-7,17,-7)
LIG(20,-8,20,-2)
LIG(10,-2,10,-8)
LIG(15,-3,15,-7)
LIG(17,-7,17,-3)
LIG(17,-3,15,-3)
LIG(13,-3,11,-3)
LIG(13,-7,13,-3)
LIG(20,-2,10,-2)
LIG(20,-8,10,-8)
FSYM
SYM  #clock
BB(10,12,25,18)
TITLE 15 15  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                               
REC(12,13,6,4,r)
VIS 1
PIN(25,15,1.500,0.070)C
LIG(20,15,25,15)
LIG(15,13,13,13)
LIG(19,13,17,13)
LIG(20,12,20,18)
LIG(10,18,10,12)
LIG(15,17,15,13)
LIG(17,13,17,17)
LIG(17,17,15,17)
LIG(13,17,11,17)
LIG(13,13,13,17)
LIG(20,18,10,18)
LIG(20,12,10,12)
FSYM
SYM  #clock
BB(10,32,25,38)
TITLE 15 35  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                               
REC(12,33,6,4,r)
VIS 1
PIN(25,35,1.500,0.070)B
LIG(20,35,25,35)
LIG(15,33,13,33)
LIG(19,33,17,33)
LIG(20,32,20,38)
LIG(10,38,10,32)
LIG(15,37,15,33)
LIG(17,33,17,37)
LIG(17,37,15,37)
LIG(13,37,11,37)
LIG(13,33,13,37)
LIG(20,38,10,38)
LIG(20,32,10,32)
FSYM
LIG(60,-5,60,0)
LIG(60,10,60,15)
LIG(60,35,60,40)
LIG(60,50,60,55)
LIG(95,5,95,20)
LIG(95,30,95,45)
FFIG D:\download\VLSI1\DSCH1\DSCH\examples\logicgatetest.sch
