#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(a049abb)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f195b7c150 .scope module, "PROGRAMABLE_8_BIT_MICROPROCESSOR_TB" "PROGRAMABLE_8_BIT_MICROPROCESSOR_TB" 2 5;
 .timescale -9 -10;
P_0x55f195a6eb80 .param/l "CLKPERIOD" 1 2 52, +C4<00000000000000000000000000010100>;
v0x55f195c85340_0 .var "CLK", 0 0;
v0x55f195c85400_0 .var "COMMENT", 255 0;
v0x55f195c854e0_0 .var/i "COUNT", 31 0;
v0x55f195c855a0_0 .var "DATA_IN_A", 7 0;
v0x55f195c856f0_0 .var "DATA_IN_B", 7 0;
v0x55f195c85840_0 .net "DATA_OUT", 7 0, L_0x55f195c90420;  1 drivers
v0x55f195c85900_0 .var "DATA_OUTEXP", 7 0;
v0x55f195c859e0_0 .var "ERRORS", 31 0;
v0x55f195c85ac0_0 .var/i "FD", 31 0;
v0x55f195c85c30_0 .var "GO_BAR", 0 0;
v0x55f195c85d60_0 .var "JAM", 0 0;
v0x55f195c85e00_0 .net "MICROADDRESS", 7 0, L_0x55f195c8efb0;  1 drivers
v0x55f195c85f50_0 .net "MW", 23 0, L_0x55f195cadf60;  1 drivers
v0x55f195c86010_0 .var "OPCODE", 3 0;
v0x55f195c860d0_0 .var "RESET", 0 0;
v0x55f195c86170_0 .var "VECTORCOUNT", 31 0;
E_0x55f1959c3fc0 .event negedge, v0x55f195c12500_0;
S_0x55f195be0690 .scope module, "CS" "control_store" 2 40, 3 5 0, S_0x55f195b7c150;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x55f195b682a0_0 .var "ALU_DEST", 23 21;
v0x55f195b6b510_0 .var "ALU_FUNC", 19 15;
v0x55f195b6e640_0 .var "A_SOURCE", 0 0;
v0x55f195b54060_0 .var "BOP", 12 9;
v0x55f195b57710_0 .var "B_SOURCE", 0 0;
v0x55f195b5a980_0 .var "CIN", 0 0;
v0x55f195a71b10_0 .var "COUNT", 0 0;
v0x55f195bab0c0_0 .var "MICRO_AD_HIGH", 7 4;
v0x55f195baab50_0 .var "MICRO_AD_LOW", 3 0;
v0x55f195baa770_0 .net *"_ivl_0", 10 0, L_0x55f195cadc70;  1 drivers
L_0x7efdfe826498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f195baa350_0 .net *"_ivl_5", 1 0, L_0x7efdfe826498;  1 drivers
v0x55f195ba9f70_0 .net *"_ivl_6", 25 0, L_0x55f195cadec0;  1 drivers
v0x55f195b9d5c0_0 .net "control_bits", 23 11, L_0x55f195cadd10;  1 drivers
v0x55f195b99cf0_0 .net "microaddress", 7 0, L_0x55f195c8efb0;  alias, 1 drivers
v0x55f195b99910_0 .net "microword", 23 0, L_0x55f195cadf60;  alias, 1 drivers
E_0x55f195c47930 .event anyedge, v0x55f195b99cf0_0;
LS_0x55f195cadc70_0_0 .concat [ 1 1 5 1], v0x55f195b6e640_0, v0x55f195b57710_0, v0x55f195b6b510_0, v0x55f195b5a980_0;
LS_0x55f195cadc70_0_4 .concat [ 3 0 0 0], v0x55f195b682a0_0;
L_0x55f195cadc70 .concat [ 8 3 0 0], LS_0x55f195cadc70_0_0, LS_0x55f195cadc70_0_4;
L_0x55f195cadd10 .concat [ 11 2 0 0], L_0x55f195cadc70, L_0x7efdfe826498;
LS_0x55f195cadec0_0_0 .concat [ 4 4 1 4], v0x55f195baab50_0, v0x55f195bab0c0_0, v0x55f195a71b10_0, v0x55f195b54060_0;
LS_0x55f195cadec0_0_4 .concat [ 13 0 0 0], L_0x55f195cadd10;
L_0x55f195cadec0 .concat [ 13 13 0 0], LS_0x55f195cadec0_0_0, LS_0x55f195cadec0_0_4;
L_0x55f195cadf60 .part L_0x55f195cadec0, 0, 24;
S_0x55f195c1ab90 .scope module, "UUT_programable_8_bit_microprocessor" "programable_8_bit_microprocessor" 2 26, 4 5 0, S_0x55f195b7c150;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x55f195c847d0_0 .net "CONTROL_BITS", 23 13, L_0x55f195c88d60;  1 drivers
v0x55f195c84900_0 .net "DATA_IN_A", 7 0, v0x55f195c855a0_0;  1 drivers
v0x55f195c849c0_0 .net "DATA_IN_B", 7 0, v0x55f195c856f0_0;  1 drivers
v0x55f195c84a60_0 .net "DATA_OUT", 7 0, L_0x55f195c90420;  alias, 1 drivers
v0x55f195c84b20_0 .net "EIL_BAR", 0 0, L_0x55f195c8f050;  1 drivers
v0x55f195c84c10_0 .net "GO_BAR", 0 0, v0x55f195c85c30_0;  1 drivers
v0x55f195c84cb0_0 .net "JAM", 0 0, v0x55f195c85d60_0;  1 drivers
v0x55f195c84d50_0 .net "MICROADDRESS", 7 0, L_0x55f195c8efb0;  alias, 1 drivers
v0x55f195c84df0_0 .net "MW", 23 0, L_0x55f195cadf60;  alias, 1 drivers
v0x55f195c84eb0_0 .net "OPCODE", 3 0, v0x55f195c86010_0;  1 drivers
v0x55f195c85000_0 .net "RESET", 0 0, v0x55f195c860d0_0;  1 drivers
v0x55f195c850a0_0 .net "STATUS_BITS", 3 0, L_0x55f195cadbd0;  1 drivers
v0x55f195c85160_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  1 drivers
S_0x55f195b9b530 .scope module, "CONTROL_SECTION" "control" 4 24, 5 6 0, S_0x55f195c1ab90;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x55f195b52cd0_0 .net "BOP", 12 9, L_0x55f195c88c90;  1 drivers
v0x55f195b52d90_0 .net "BUFFER_IN", 7 0, L_0x55f195c8e9c0;  1 drivers
v0x55f195b528b0_0 .net "COND_OUT", 0 0, L_0x55f195c8f530;  1 drivers
v0x55f195b52950_0 .net "CONTROL_BITS", 23 13, L_0x55f195c88d60;  alias, 1 drivers
v0x55f195b514c0_0 .net "COUNT", 0 0, L_0x55f195c88bf0;  1 drivers
v0x55f195b515b0_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x55f195b67370_0;  1 drivers
v0x55f195b531c0_0 .net "EIL_BAR", 0 0, L_0x55f195c8f050;  alias, 1 drivers
v0x55f195b55b90_0 .net "GO_BAR", 0 0, v0x55f195c85c30_0;  alias, 1 drivers
L_0x7efdfe826018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195b55c30_0 .net "HIGH", 0 0, L_0x7efdfe826018;  1 drivers
L_0x7efdfe826060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55f195b55450_0 .net "HIGH8", 7 0, L_0x7efdfe826060;  1 drivers
v0x55f195b56380_0 .net "JAM", 0 0, v0x55f195c85d60_0;  alias, 1 drivers
L_0x7efdfe8260a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195b56420_0 .net "LOW", 0 0, L_0x7efdfe8260a8;  1 drivers
v0x55f195b55f60_0 .net "MICROADDRESS", 7 0, L_0x55f195c8efb0;  alias, 1 drivers
v0x55f195b56000_0 .net "MICRO_AD_HIGH", 7 4, L_0x55f195c88ac0;  1 drivers
v0x55f195b54b70_0 .net "MICRO_AD_LOW", 3 0, L_0x55f195c88990;  1 drivers
v0x55f195b54c30_0 .net "MPC_LOAD_BAR", 0 0, v0x55f195b51d60_0;  1 drivers
v0x55f195b567e0_0 .net "MW", 23 0, L_0x55f195cadf60;  alias, 1 drivers
v0x55f195b56880_0 .net "NOTHING", 0 0, v0x55f195b8b630_0;  1 drivers
v0x55f195b58630_0 .net "OPCODE", 3 0, v0x55f195c86010_0;  alias, 1 drivers
v0x55f195b586d0_0 .net "RESET", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b595f0_0 .net "STATUS_BITS", 3 0, L_0x55f195cadbd0;  alias, 1 drivers
v0x55f195b596d0_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
L_0x55f195c88990 .part L_0x55f195cadf60, 0, 4;
L_0x55f195c88ac0 .part L_0x55f195cadf60, 4, 4;
L_0x55f195c88bf0 .part L_0x55f195cadf60, 8, 1;
L_0x55f195c88c90 .part L_0x55f195cadf60, 9, 4;
L_0x55f195c88d60 .part L_0x55f195cadf60, 13, 11;
L_0x55f195c8f630 .part L_0x55f195cadbd0, 2, 1;
L_0x55f195c8f710 .part L_0x55f195cadbd0, 0, 1;
L_0x55f195c8f840 .part L_0x55f195cadbd0, 1, 1;
L_0x55f195c8f930 .part L_0x55f195cadbd0, 3, 1;
L_0x55f195c8f9d0 .part L_0x55f195c88c90, 0, 1;
L_0x55f195c8fb20 .part L_0x55f195c88c90, 1, 1;
L_0x55f195c8fcd0 .part L_0x55f195c88c90, 2, 1;
L_0x55f195c8fe30 .part L_0x55f195c88c90, 3, 1;
S_0x55f195bae2e0 .scope module, "COND_SELECT" "ta151_bar" 5 75, 6 7 0, S_0x55f195b9b530;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x55f195c8f4c0 .functor NOT 1, L_0x7efdfe8260a8, C4<0>, C4<0>, C4<0>;
v0x55f195b8b320_0 .net "A", 0 0, L_0x55f195c8f9d0;  1 drivers
v0x55f195b8b3e0_0 .net "B", 0 0, L_0x55f195c8fb20;  1 drivers
v0x55f195b8adb0_0 .net "C", 0 0, L_0x55f195c8fcd0;  1 drivers
v0x55f195b8a9d0_0 .net "D0", 0 0, L_0x55f195c8f630;  1 drivers
v0x55f195b8a5b0_0 .net "D1", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195b8a1d0_0 .net "D2", 0 0, L_0x55f195c8f710;  1 drivers
v0x55f195b8a270_0 .net "D3", 0 0, L_0x55f195c8f840;  1 drivers
v0x55f195b7d740_0 .net "D4", 0 0, v0x55f195c85c30_0;  alias, 1 drivers
v0x55f195b7d7e0_0 .net "D5", 0 0, L_0x55f195c8f930;  1 drivers
v0x55f195bc1950_0 .net "D6", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195bc04a0_0 .net "D7", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195bc0540_0 .net "EN", 0 0, L_0x55f195c8f4c0;  1 drivers
v0x55f195bbed90_0 .net "EN_BAR", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195bbee30_0 .net "W", 0 0, L_0x55f195c8f530;  alias, 1 drivers
v0x55f195bbdac0_0 .net "Y", 0 0, v0x55f195b8b630_0;  alias, 1 drivers
S_0x55f195bb38a0 .scope module, "U1" "jeff_74x151_behavioral" 6 28, 7 4 0, S_0x55f195bae2e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x55f195c8f530 .functor NOT 1, v0x55f195b8b630_0, C4<0>, C4<0>, C4<0>;
v0x55f195b8d720_0 .net "a", 0 0, L_0x55f195c8f9d0;  alias, 1 drivers
v0x55f195b8d7e0_0 .net "b", 0 0, L_0x55f195c8fb20;  alias, 1 drivers
v0x55f195b7c470_0 .net "c", 0 0, L_0x55f195c8fcd0;  alias, 1 drivers
v0x55f195b7c510_0 .net "d0", 0 0, L_0x55f195c8f630;  alias, 1 drivers
v0x55f195b89df0_0 .net "d1", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195b89eb0_0 .net "d2", 0 0, L_0x55f195c8f710;  alias, 1 drivers
v0x55f195b89a10_0 .net "d3", 0 0, L_0x55f195c8f840;  alias, 1 drivers
v0x55f195b89ab0_0 .net "d4", 0 0, v0x55f195c85c30_0;  alias, 1 drivers
v0x55f195b8c690_0 .net "d5", 0 0, L_0x55f195c8f930;  alias, 1 drivers
v0x55f195b8c380_0 .net "d6", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195b8c420_0 .net "d7", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195b8b940_0 .net "en", 0 0, L_0x55f195c8f4c0;  alias, 1 drivers
v0x55f195b8b9e0_0 .net "w", 0 0, L_0x55f195c8f530;  alias, 1 drivers
v0x55f195b8b630_0 .var "y", 0 0;
E_0x55f195b9c690/0 .event anyedge, v0x55f195b8b940_0, v0x55f195b7c470_0, v0x55f195b8d7e0_0, v0x55f195b8d720_0;
E_0x55f195b9c690/1 .event anyedge, v0x55f195b7c510_0, v0x55f195b89df0_0, v0x55f195b89eb0_0, v0x55f195b89a10_0;
E_0x55f195b9c690/2 .event anyedge, v0x55f195b89ab0_0, v0x55f195b8c690_0, v0x55f195b89df0_0, v0x55f195b89df0_0;
E_0x55f195b9c690 .event/or E_0x55f195b9c690/0, E_0x55f195b9c690/1, E_0x55f195b9c690/2;
S_0x55f195bb2c60 .scope module, "COUNTER_8" "counter8" 5 46, 8 4 0, S_0x55f195b9b530;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x55f195bcc030_0 .net "CARRY", 0 0, L_0x55f195c89240;  1 drivers
v0x55f195bcc0f0_0 .net "COUNT", 0 0, L_0x55f195c88bf0;  alias, 1 drivers
v0x55f195bca9a0_0 .net "COUNTER_IN_HIGH", 7 4, v0x55f195b67370_0;  alias, 1 drivers
v0x55f195bcf310_0 .net "COUNTER_IN_LOW", 3 0, L_0x55f195c88990;  alias, 1 drivers
v0x55f195bcf3d0_0 .net "COUNTER_OUT", 7 0, L_0x55f195c8e9c0;  alias, 1 drivers
L_0x7efdfe8260f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195bcdbf0_0 .net "HIGH", 0 0, L_0x7efdfe8260f0;  1 drivers
v0x55f195bcdc90_0 .net "MPC_LOAD_BAR", 0 0, v0x55f195b51d60_0;  alias, 1 drivers
v0x55f195bddee0_0 .net "NOTHING", 0 0, L_0x55f195c8bec0;  1 drivers
v0x55f195bdced0_0 .net "RESET", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195bdb770_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
L_0x55f195c8b6c0 .part L_0x55f195c88990, 0, 1;
L_0x55f195c8b780 .part L_0x55f195c88990, 1, 1;
L_0x55f195c8b940 .part L_0x55f195c88990, 2, 1;
L_0x55f195c8ba70 .part L_0x55f195c88990, 3, 1;
L_0x55f195c8e510 .part v0x55f195b67370_0, 0, 1;
L_0x55f195c8e5b0 .part v0x55f195b67370_0, 1, 1;
L_0x55f195c8e690 .part v0x55f195b67370_0, 2, 1;
L_0x55f195c8e730 .part v0x55f195b67370_0, 3, 1;
LS_0x55f195c8e9c0_0_0 .concat8 [ 1 1 1 1], v0x55f195c14ed0_0, v0x55f195c02ee0_0, v0x55f195be1720_0, v0x55f195b4df50_0;
LS_0x55f195c8e9c0_0_4 .concat8 [ 1 1 1 1], v0x55f195c0d210_0, v0x55f195bb9380_0, v0x55f195b7e3c0_0, v0x55f195c08530_0;
L_0x55f195c8e9c0 .concat8 [ 4 4 0 0], LS_0x55f195c8e9c0_0_0, LS_0x55f195c8e9c0_0_4;
S_0x55f195bb2020 .scope module, "COUNTER1" "ta161_bar" 8 22, 9 7 0, S_0x55f195bb2c60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x55f195b96540_0 .net "A", 0 0, L_0x55f195c8b6c0;  1 drivers
v0x55f195b96f70_0 .net "B", 0 0, L_0x55f195c8b780;  1 drivers
v0x55f195b97030_0 .net "C", 0 0, L_0x55f195c8b940;  1 drivers
v0x55f195b979a0_0 .net "CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b97a40_0 .net "CLR_BAR", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b983d0_0 .net "D", 0 0, L_0x55f195c8ba70;  1 drivers
v0x55f195b7cee0_0 .net "ENP", 0 0, L_0x55f195c88bf0;  alias, 1 drivers
v0x55f195b7cf80_0 .net "ENT", 0 0, L_0x7efdfe8260f0;  alias, 1 drivers
v0x55f195b84800_0 .net "LD_BAR", 0 0, v0x55f195b51d60_0;  alias, 1 drivers
v0x55f195b848a0_0 .net "QA", 0 0, v0x55f195c14ed0_0;  1 drivers
v0x55f195b851e0_0 .net "QB", 0 0, v0x55f195c02ee0_0;  1 drivers
v0x55f195b85280_0 .net "QC", 0 0, v0x55f195be1720_0;  1 drivers
v0x55f195b85c10_0 .net "QD", 0 0, v0x55f195b4df50_0;  1 drivers
v0x55f195b85cb0_0 .net "RCO", 0 0, L_0x55f195c89240;  alias, 1 drivers
S_0x55f195bb13e0 .scope module, "U1" "jeff_74x161" 9 20, 10 7 0, S_0x55f195bb2020;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x55f195c88f10 .functor AND 1, L_0x7efdfe8260f0, v0x55f195b4df50_0, C4<1>, C4<1>;
L_0x55f195c89010 .functor AND 1, L_0x55f195c88f10, v0x55f195be1720_0, C4<1>, C4<1>;
L_0x55f195c89140 .functor AND 1, L_0x55f195c89010, v0x55f195c02ee0_0, C4<1>, C4<1>;
L_0x55f195c89240 .functor AND 1, L_0x55f195c89140, v0x55f195c14ed0_0, C4<1>, C4<1>;
L_0x55f195c89370 .functor NOT 1, v0x55f195b51d60_0, C4<0>, C4<0>, C4<0>;
L_0x55f195c893e0 .functor AND 1, L_0x7efdfe8260f0, L_0x55f195c88bf0, C4<1>, C4<1>;
L_0x55f195c894b0 .functor AND 1, L_0x55f195c893e0, v0x55f195be1720_0, C4<1>, C4<1>;
L_0x55f195c89520 .functor AND 1, L_0x55f195c894b0, v0x55f195c02ee0_0, C4<1>, C4<1>;
L_0x55f195c895e0 .functor AND 1, L_0x55f195c89520, v0x55f195c14ed0_0, C4<1>, C4<1>;
L_0x55f195c89ef0 .functor AND 1, L_0x55f195c893e0, v0x55f195c02ee0_0, C4<1>, C4<1>;
L_0x55f195c89fe0 .functor AND 1, L_0x55f195c89ef0, v0x55f195c14ed0_0, C4<1>, C4<1>;
L_0x55f195c8a760 .functor AND 1, L_0x55f195c893e0, v0x55f195c14ed0_0, C4<1>, C4<1>;
L_0x55f195c8af20 .functor BUFZ 1, L_0x55f195c893e0, C4<0>, C4<0>, C4<0>;
v0x55f195b5f860_0 .net *"_ivl_0", 0 0, L_0x55f195c88f10;  1 drivers
v0x55f195b5f550_0 .net *"_ivl_12", 0 0, L_0x55f195c894b0;  1 drivers
v0x55f195b5f240_0 .net *"_ivl_14", 0 0, L_0x55f195c89520;  1 drivers
v0x55f195b4ea30_0 .net *"_ivl_18", 0 0, L_0x55f195c89ef0;  1 drivers
v0x55f195bb4750_0 .net *"_ivl_2", 0 0, L_0x55f195c89010;  1 drivers
v0x55f195bb51b0_0 .net *"_ivl_4", 0 0, L_0x55f195c89140;  1 drivers
v0x55f195bb5be0_0 .net "a", 0 0, L_0x55f195c8b6c0;  alias, 1 drivers
v0x55f195bb5c80_0 .net "b", 0 0, L_0x55f195c8b780;  alias, 1 drivers
v0x55f195bb6610_0 .net "c", 0 0, L_0x55f195c8b940;  alias, 1 drivers
v0x55f195bb7040_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195bb70e0_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195ba4520_0 .net "d", 0 0, L_0x55f195c8ba70;  alias, 1 drivers
v0x55f195ba4f80_0 .net "enp", 0 0, L_0x55f195c88bf0;  alias, 1 drivers
v0x55f195ba5020_0 .net "ent", 0 0, L_0x7efdfe8260f0;  alias, 1 drivers
v0x55f195ba59b0_0 .net "ent_and_enp", 0 0, L_0x55f195c893e0;  1 drivers
v0x55f195ba5a50_0 .net "feedback_qa", 0 0, L_0x55f195c8af20;  1 drivers
v0x55f195ba63e0_0 .net "feedback_qb", 0 0, L_0x55f195c8a760;  1 drivers
v0x55f195ba6480_0 .net "feedback_qc", 0 0, L_0x55f195c89fe0;  1 drivers
v0x55f195ba7840_0 .net "feedback_qd", 0 0, L_0x55f195c895e0;  1 drivers
v0x55f195ba8270_0 .net "ld", 0 0, L_0x55f195c89370;  1 drivers
v0x55f195ba8310_0 .net "ld_bar", 0 0, v0x55f195b51d60_0;  alias, 1 drivers
v0x55f195b94680_0 .net "qa", 0 0, v0x55f195c14ed0_0;  alias, 1 drivers
v0x55f195b94720_0 .net "qb", 0 0, v0x55f195c02ee0_0;  alias, 1 drivers
v0x55f195b950e0_0 .net "qc", 0 0, v0x55f195be1720_0;  alias, 1 drivers
v0x55f195b95180_0 .net "qd", 0 0, v0x55f195b4df50_0;  alias, 1 drivers
v0x55f195b95b10_0 .net "rco", 0 0, L_0x55f195c89240;  alias, 1 drivers
S_0x55f195bb07a0 .scope module, "OUTPUT_QA" "output_section" 10 60, 11 4 0, S_0x55f195bb13e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8b000 .functor OR 1, L_0x55f195c8af20, L_0x55f195c89370, C4<0>, C4<0>;
L_0x55f195c8b090 .functor AND 1, L_0x55f195c89370, L_0x55f195c8b250, C4<1>, C4<1>;
L_0x55f195c8b120 .functor NOT 1, L_0x55f195c8b090, C4<0>, C4<0>, C4<0>;
L_0x55f195c8b1e0 .functor AND 1, L_0x55f195c8b6c0, L_0x55f195c89370, C4<1>, C4<1>;
L_0x55f195c8b250 .functor NOT 1, L_0x55f195c8b1e0, C4<0>, C4<0>, C4<0>;
L_0x55f195c8b360 .functor AND 1, L_0x55f195c8b120, L_0x55f195c8b000, C4<1>, C4<1>;
L_0x55f195c8b500 .functor AND 1, L_0x55f195c8b250, L_0x55f195c8b000, C4<1>, C4<1>;
v0x55f195c14780_0 .net "NOTHING", 0 0, L_0x55f195c8b5c0;  1 drivers
v0x55f195c14400_0 .net *"_ivl_2", 0 0, L_0x55f195c8b090;  1 drivers
v0x55f195c140c0_0 .net *"_ivl_6", 0 0, L_0x55f195c8b1e0;  1 drivers
v0x55f195c13db0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c13840_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c13460_0 .net "data", 0 0, L_0x55f195c8b6c0;  alias, 1 drivers
v0x55f195c13500_0 .net "feedback", 0 0, L_0x55f195c8af20;  alias, 1 drivers
v0x55f195c13040_0 .net "j", 0 0, L_0x55f195c8b360;  1 drivers
v0x55f195c130e0_0 .net "k", 0 0, L_0x55f195c8b500;  1 drivers
v0x55f195c12c60_0 .net "ld", 0 0, L_0x55f195c89370;  alias, 1 drivers
v0x55f195c12d00_0 .net "q", 0 0, v0x55f195c14ed0_0;  alias, 1 drivers
v0x55f195c060d0_0 .net "to_j", 0 0, L_0x55f195c8b120;  1 drivers
v0x55f195c06170_0 .net "to_j_and_k", 0 0, L_0x55f195c8b000;  1 drivers
v0x55f195be0290_0 .net "to_k", 0 0, L_0x55f195c8b250;  1 drivers
S_0x55f195bafb60 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195bb07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195c3cb30 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195c3cb70 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195c3cbb0 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195c3cbf0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8b5c0 .functor NOT 1, v0x55f195c14ed0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c12500_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c15120_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c151e0_0 .net "j", 0 0, L_0x55f195c8b360;  alias, 1 drivers
v0x55f195c14e10_0 .net "k", 0 0, L_0x55f195c8b500;  alias, 1 drivers
v0x55f195c14ed0_0 .var "q", 0 0;
v0x55f195c14a60_0 .net "qbar", 0 0, L_0x55f195c8b5c0;  alias, 1 drivers
E_0x55f195c124a0 .event posedge, v0x55f195c12500_0;
S_0x55f195baef20 .scope module, "OUTPUT_QB" "output_section" 10 49, 11 4 0, S_0x55f195bb13e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8a8b0 .functor OR 1, L_0x55f195c8a760, L_0x55f195c89370, C4<0>, C4<0>;
L_0x55f195c8a940 .functor AND 1, L_0x55f195c89370, L_0x55f195c8aab0, C4<1>, C4<1>;
L_0x55f195c8a9d0 .functor NOT 1, L_0x55f195c8a940, C4<0>, C4<0>, C4<0>;
L_0x55f195c8aa40 .functor AND 1, L_0x55f195c8b780, L_0x55f195c89370, C4<1>, C4<1>;
L_0x55f195c8aab0 .functor NOT 1, L_0x55f195c8aa40, C4<0>, C4<0>, C4<0>;
L_0x55f195c8abc0 .functor AND 1, L_0x55f195c8a9d0, L_0x55f195c8a8b0, C4<1>, C4<1>;
L_0x55f195c8ad60 .functor AND 1, L_0x55f195c8aab0, L_0x55f195c8a8b0, C4<1>, C4<1>;
v0x55f195c02720_0 .net "NOTHING", 0 0, L_0x55f195c8ae20;  1 drivers
v0x55f195c027e0_0 .net *"_ivl_2", 0 0, L_0x55f195c8a940;  1 drivers
v0x55f195c02300_0 .net *"_ivl_6", 0 0, L_0x55f195c8aa40;  1 drivers
v0x55f195c023c0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195bdfaf0_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c01f20_0 .net "data", 0 0, L_0x55f195c8b780;  alias, 1 drivers
v0x55f195c01fe0_0 .net "feedback", 0 0, L_0x55f195c8a760;  alias, 1 drivers
v0x55f195c01b40_0 .net "j", 0 0, L_0x55f195c8abc0;  1 drivers
v0x55f195c01be0_0 .net "k", 0 0, L_0x55f195c8ad60;  1 drivers
v0x55f195c017f0_0 .net "ld", 0 0, L_0x55f195c89370;  alias, 1 drivers
v0x55f195c00f80_0 .net "q", 0 0, v0x55f195c02ee0_0;  alias, 1 drivers
v0x55f195be32d0_0 .net "to_j", 0 0, L_0x55f195c8a9d0;  1 drivers
v0x55f195be3370_0 .net "to_j_and_k", 0 0, L_0x55f195c8a8b0;  1 drivers
v0x55f195be2fc0_0 .net "to_k", 0 0, L_0x55f195c8aab0;  1 drivers
S_0x55f195bb3cf0 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195baef20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195c3ca20 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195c3ca60 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195c3caa0 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195c3cae0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8ae20 .functor NOT 1, v0x55f195c02ee0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c04070_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c03bb0_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c032c0_0 .net "j", 0 0, L_0x55f195c8abc0;  alias, 1 drivers
v0x55f195c03360_0 .net "k", 0 0, L_0x55f195c8ad60;  alias, 1 drivers
v0x55f195c02ee0_0 .var "q", 0 0;
v0x55f195c02b00_0 .net "qbar", 0 0, L_0x55f195c8ae20;  alias, 1 drivers
S_0x55f195b9e100 .scope module, "OUTPUT_QC" "output_section" 10 38, 11 4 0, S_0x55f195bb13e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8a0a0 .functor OR 1, L_0x55f195c89fe0, L_0x55f195c89370, C4<0>, C4<0>;
L_0x55f195c8a130 .functor AND 1, L_0x55f195c89370, L_0x55f195c8a2f0, C4<1>, C4<1>;
L_0x55f195c8a1c0 .functor NOT 1, L_0x55f195c8a130, C4<0>, C4<0>, C4<0>;
L_0x55f195c8a280 .functor AND 1, L_0x55f195c8b940, L_0x55f195c89370, C4<1>, C4<1>;
L_0x55f195c8a2f0 .functor NOT 1, L_0x55f195c8a280, C4<0>, C4<0>, C4<0>;
L_0x55f195c8a400 .functor AND 1, L_0x55f195c8a1c0, L_0x55f195c8a0a0, C4<1>, C4<1>;
L_0x55f195c8a5a0 .functor AND 1, L_0x55f195c8a2f0, L_0x55f195c8a0a0, C4<1>, C4<1>;
v0x55f195be0ec0_0 .net "NOTHING", 0 0, L_0x55f195c8a660;  1 drivers
v0x55f195be0aa0_0 .net *"_ivl_2", 0 0, L_0x55f195c8a130;  1 drivers
v0x55f195be0b60_0 .net *"_ivl_6", 0 0, L_0x55f195c8a280;  1 drivers
v0x55f195b4dcc0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b4dd60_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b4d420_0 .net "data", 0 0, L_0x55f195c8b940;  alias, 1 drivers
v0x55f195b4d4c0_0 .net "feedback", 0 0, L_0x55f195c89fe0;  alias, 1 drivers
v0x55f195b7a310_0 .net "j", 0 0, L_0x55f195c8a400;  1 drivers
v0x55f195b7a3b0_0 .net "k", 0 0, L_0x55f195c8a5a0;  1 drivers
v0x55f195b79b30_0 .net "ld", 0 0, L_0x55f195c89370;  alias, 1 drivers
v0x55f195b796f0_0 .net "q", 0 0, v0x55f195be1720_0;  alias, 1 drivers
v0x55f195b79790_0 .net "to_j", 0 0, L_0x55f195c8a1c0;  1 drivers
v0x55f195b79370_0 .net "to_j_and_k", 0 0, L_0x55f195c8a0a0;  1 drivers
v0x55f195b79410_0 .net "to_k", 0 0, L_0x55f195c8a2f0;  1 drivers
S_0x55f195ba36c0 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195b9e100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195be2630 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195be2670 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195be26b0 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195be26f0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8a660 .functor NOT 1, v0x55f195be1720_0, C4<0>, C4<0>, C4<0>;
v0x55f195be22f0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195be1f00_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195be1b20_0 .net "j", 0 0, L_0x55f195c8a400;  alias, 1 drivers
v0x55f195be1680_0 .net "k", 0 0, L_0x55f195c8a5a0;  alias, 1 drivers
v0x55f195be1720_0 .var "q", 0 0;
v0x55f195be1260_0 .net "qbar", 0 0, L_0x55f195c8a660;  alias, 1 drivers
S_0x55f195ba2a80 .scope module, "OUTPUT_QD" "output_section" 10 27, 11 4 0, S_0x55f195bb13e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c896f0 .functor OR 1, L_0x55f195c895e0, L_0x55f195c89370, C4<0>, C4<0>;
L_0x55f195c89780 .functor AND 1, L_0x55f195c89370, L_0x55f195c89a80, C4<1>, C4<1>;
L_0x55f195c89810 .functor NOT 1, L_0x55f195c89780, C4<0>, C4<0>, C4<0>;
L_0x55f195c898d0 .functor AND 1, L_0x55f195c8ba70, L_0x55f195c89370, C4<1>, C4<1>;
L_0x55f195c89a80 .functor NOT 1, L_0x55f195c898d0, C4<0>, C4<0>, C4<0>;
L_0x55f195c89b90 .functor AND 1, L_0x55f195c89810, L_0x55f195c896f0, C4<1>, C4<1>;
L_0x55f195c89d30 .functor AND 1, L_0x55f195c89a80, L_0x55f195c896f0, C4<1>, C4<1>;
v0x55f195b75800_0 .net "NOTHING", 0 0, L_0x55f195c89df0;  1 drivers
v0x55f195b74fe0_0 .net *"_ivl_2", 0 0, L_0x55f195c89780;  1 drivers
v0x55f195b750a0_0 .net *"_ivl_6", 0 0, L_0x55f195c898d0;  1 drivers
v0x55f195b75bc0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b75c60_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b71750_0 .net "data", 0 0, L_0x55f195c8ba70;  alias, 1 drivers
v0x55f195b5e8b0_0 .net "feedback", 0 0, L_0x55f195c895e0;  alias, 1 drivers
v0x55f195b5e970_0 .net "j", 0 0, L_0x55f195c89b90;  1 drivers
v0x55f195b70230_0 .net "k", 0 0, L_0x55f195c89d30;  1 drivers
v0x55f195b6ff20_0 .net "ld", 0 0, L_0x55f195c89370;  alias, 1 drivers
v0x55f195b6ffc0_0 .net "q", 0 0, v0x55f195b4df50_0;  alias, 1 drivers
v0x55f195b6fa40_0 .net "to_j", 0 0, L_0x55f195c89810;  1 drivers
v0x55f195b6fae0_0 .net "to_j_and_k", 0 0, L_0x55f195c896f0;  1 drivers
v0x55f195b6f680_0 .net "to_k", 0 0, L_0x55f195c89a80;  1 drivers
S_0x55f195ba1e40 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195ba2a80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195b78c00 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195b78c40 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195b78c80 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195b78cc0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c89df0 .functor NOT 1, v0x55f195b4df50_0, C4<0>, C4<0>, C4<0>;
v0x55f195b4e610_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b4e6b0_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b4e260_0 .net "j", 0 0, L_0x55f195c89b90;  alias, 1 drivers
v0x55f195b4deb0_0 .net "k", 0 0, L_0x55f195c89d30;  alias, 1 drivers
v0x55f195b4df50_0 .var "q", 0 0;
v0x55f195b4cb90_0 .net "qbar", 0 0, L_0x55f195c89df0;  alias, 1 drivers
S_0x55f195ba1200 .scope module, "COUNTER2" "ta161_bar" 8 40, 9 7 0, S_0x55f195bb2c60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x55f195bd3770_0 .net "A", 0 0, L_0x55f195c8e510;  1 drivers
v0x55f195bd6320_0 .net "B", 0 0, L_0x55f195c8e5b0;  1 drivers
v0x55f195bd7f70_0 .net "C", 0 0, L_0x55f195c8e690;  1 drivers
v0x55f195bd8060_0 .net "CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195bd8f10_0 .net "CLR_BAR", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195bd9000_0 .net "D", 0 0, L_0x55f195c8e730;  1 drivers
v0x55f195bc59b0_0 .net "ENP", 0 0, L_0x55f195c88bf0;  alias, 1 drivers
v0x55f195bc5a50_0 .net "ENT", 0 0, L_0x55f195c89240;  alias, 1 drivers
v0x55f195bc4290_0 .net "LD_BAR", 0 0, v0x55f195b51d60_0;  alias, 1 drivers
v0x55f195bc4330_0 .net "QA", 0 0, v0x55f195c0d210_0;  1 drivers
v0x55f195bc8d50_0 .net "QB", 0 0, v0x55f195bb9380_0;  1 drivers
v0x55f195bc8df0_0 .net "QC", 0 0, v0x55f195b7e3c0_0;  1 drivers
v0x55f195bc7630_0 .net "QD", 0 0, v0x55f195c08530_0;  1 drivers
v0x55f195bc76d0_0 .net "RCO", 0 0, L_0x55f195c8bec0;  alias, 1 drivers
S_0x55f195ba05c0 .scope module, "U1" "jeff_74x161" 9 20, 10 7 0, S_0x55f195ba1200;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x55f195c8bba0 .functor AND 1, L_0x55f195c89240, v0x55f195c08530_0, C4<1>, C4<1>;
L_0x55f195c8bca0 .functor AND 1, L_0x55f195c8bba0, v0x55f195b7e3c0_0, C4<1>, C4<1>;
L_0x55f195c8bdc0 .functor AND 1, L_0x55f195c8bca0, v0x55f195bb9380_0, C4<1>, C4<1>;
L_0x55f195c8bec0 .functor AND 1, L_0x55f195c8bdc0, v0x55f195c0d210_0, C4<1>, C4<1>;
L_0x55f195c8bfc0 .functor NOT 1, v0x55f195b51d60_0, C4<0>, C4<0>, C4<0>;
L_0x55f195c8c140 .functor AND 1, L_0x55f195c89240, L_0x55f195c88bf0, C4<1>, C4<1>;
L_0x55f195c8c300 .functor AND 1, L_0x55f195c8c140, v0x55f195b7e3c0_0, C4<1>, C4<1>;
L_0x55f195c8c370 .functor AND 1, L_0x55f195c8c300, v0x55f195bb9380_0, C4<1>, C4<1>;
L_0x55f195c8c430 .functor AND 1, L_0x55f195c8c370, v0x55f195c0d210_0, C4<1>, C4<1>;
L_0x55f195c8cbf0 .functor AND 1, L_0x55f195c8c140, v0x55f195bb9380_0, C4<1>, C4<1>;
L_0x55f195c8ccc0 .functor AND 1, L_0x55f195c8cbf0, v0x55f195c0d210_0, C4<1>, C4<1>;
L_0x55f195c8d3c0 .functor AND 1, L_0x55f195c8c140, v0x55f195c0d210_0, C4<1>, C4<1>;
L_0x55f195c8db60 .functor BUFZ 1, L_0x55f195c8c140, C4<0>, C4<0>, C4<0>;
v0x55f195be6c30_0 .net *"_ivl_0", 0 0, L_0x55f195c8bba0;  1 drivers
v0x55f195be6d10_0 .net *"_ivl_12", 0 0, L_0x55f195c8c300;  1 drivers
v0x55f195be5510_0 .net *"_ivl_14", 0 0, L_0x55f195c8c370;  1 drivers
v0x55f195be5600_0 .net *"_ivl_18", 0 0, L_0x55f195c8cbf0;  1 drivers
v0x55f195be9fd0_0 .net *"_ivl_2", 0 0, L_0x55f195c8bca0;  1 drivers
v0x55f195bea0b0_0 .net *"_ivl_4", 0 0, L_0x55f195c8bdc0;  1 drivers
v0x55f195be88b0_0 .net "a", 0 0, L_0x55f195c8e510;  alias, 1 drivers
v0x55f195be8950_0 .net "b", 0 0, L_0x55f195c8e5b0;  alias, 1 drivers
v0x55f195bed2b0_0 .net "c", 0 0, L_0x55f195c8e690;  alias, 1 drivers
v0x55f195bebb90_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195bebc30_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195bf0590_0 .net "d", 0 0, L_0x55f195c8e730;  alias, 1 drivers
v0x55f195bf0660_0 .net "enp", 0 0, L_0x55f195c88bf0;  alias, 1 drivers
v0x55f195beee70_0 .net "ent", 0 0, L_0x55f195c89240;  alias, 1 drivers
v0x55f195beef10_0 .net "ent_and_enp", 0 0, L_0x55f195c8c140;  1 drivers
v0x55f195bfefe0_0 .net "feedback_qa", 0 0, L_0x55f195c8db60;  1 drivers
v0x55f195bff080_0 .net "feedback_qb", 0 0, L_0x55f195c8d3c0;  1 drivers
v0x55f195bfe060_0 .net "feedback_qc", 0 0, L_0x55f195c8ccc0;  1 drivers
v0x55f195bfe100_0 .net "feedback_qd", 0 0, L_0x55f195c8c430;  1 drivers
v0x55f195bfc900_0 .net "ld", 0 0, L_0x55f195c8bfc0;  1 drivers
v0x55f195bfc9a0_0 .net "ld_bar", 0 0, v0x55f195b51d60_0;  alias, 1 drivers
v0x55f195bffbc0_0 .net "qa", 0 0, v0x55f195c0d210_0;  alias, 1 drivers
v0x55f195bffcb0_0 .net "qb", 0 0, v0x55f195bb9380_0;  alias, 1 drivers
v0x55f195bc2610_0 .net "qc", 0 0, v0x55f195b7e3c0_0;  alias, 1 drivers
v0x55f195bc2700_0 .net "qd", 0 0, v0x55f195c08530_0;  alias, 1 drivers
v0x55f195bc2350_0 .net "rco", 0 0, L_0x55f195c8bec0;  alias, 1 drivers
S_0x55f195b9f980 .scope module, "OUTPUT_QA" "output_section" 10 60, 11 4 0, S_0x55f195ba05c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8dc40 .functor OR 1, L_0x55f195c8db60, L_0x55f195c8bfc0, C4<0>, C4<0>;
L_0x55f195c8dcd0 .functor AND 1, L_0x55f195c8bfc0, L_0x55f195c8e0a0, C4<1>, C4<1>;
L_0x55f195c8df70 .functor NOT 1, L_0x55f195c8dcd0, C4<0>, C4<0>, C4<0>;
L_0x55f195c8e030 .functor AND 1, L_0x55f195c8e510, L_0x55f195c8bfc0, C4<1>, C4<1>;
L_0x55f195c8e0a0 .functor NOT 1, L_0x55f195c8e030, C4<0>, C4<0>, C4<0>;
L_0x55f195c8e1b0 .functor AND 1, L_0x55f195c8df70, L_0x55f195c8dc40, C4<1>, C4<1>;
L_0x55f195c8e350 .functor AND 1, L_0x55f195c8e0a0, L_0x55f195c8dc40, C4<1>, C4<1>;
v0x55f195c0e6a0_0 .net "NOTHING", 0 0, L_0x55f195c8e410;  1 drivers
v0x55f195c0e760_0 .net *"_ivl_2", 0 0, L_0x55f195c8dcd0;  1 drivers
v0x55f195c0f0d0_0 .net *"_ivl_6", 0 0, L_0x55f195c8e030;  1 drivers
v0x55f195c0f190_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c0fb00_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c10530_0 .net "data", 0 0, L_0x55f195c8e510;  alias, 1 drivers
v0x55f195c105f0_0 .net "feedback", 0 0, L_0x55f195c8db60;  alias, 1 drivers
v0x55f195c10f60_0 .net "j", 0 0, L_0x55f195c8e1b0;  1 drivers
v0x55f195c11000_0 .net "k", 0 0, L_0x55f195c8e350;  1 drivers
v0x55f195bf0ad0_0 .net "ld", 0 0, L_0x55f195c8bfc0;  alias, 1 drivers
v0x55f195bf0b70_0 .net "q", 0 0, v0x55f195c0d210_0;  alias, 1 drivers
v0x55f195bcf850_0 .net "to_j", 0 0, L_0x55f195c8df70;  1 drivers
v0x55f195bcf8f0_0 .net "to_j_and_k", 0 0, L_0x55f195c8dc40;  1 drivers
v0x55f195b65310_0 .net "to_k", 0 0, L_0x55f195c8e0a0;  1 drivers
S_0x55f195b9ed40 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195b9f980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195b87070 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195b870b0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195b870f0 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195b87130 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8e410 .functor NOT 1, v0x55f195c0d210_0, C4<0>, C4<0>, C4<0>;
v0x55f195b884d0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b88570_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c05870_0 .net "j", 0 0, L_0x55f195c8e1b0;  alias, 1 drivers
v0x55f195c05910_0 .net "k", 0 0, L_0x55f195c8e350;  alias, 1 drivers
v0x55f195c0d210_0 .var "q", 0 0;
v0x55f195c0dc70_0 .net "qbar", 0 0, L_0x55f195c8e410;  alias, 1 drivers
S_0x55f195ba3b10 .scope module, "OUTPUT_QB" "output_section" 10 49, 11 4 0, S_0x55f195ba05c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8d4f0 .functor OR 1, L_0x55f195c8d3c0, L_0x55f195c8bfc0, C4<0>, C4<0>;
L_0x55f195c8d580 .functor AND 1, L_0x55f195c8bfc0, L_0x55f195c8d6f0, C4<1>, C4<1>;
L_0x55f195c8d610 .functor NOT 1, L_0x55f195c8d580, C4<0>, C4<0>, C4<0>;
L_0x55f195c8d680 .functor AND 1, L_0x55f195c8e5b0, L_0x55f195c8bfc0, C4<1>, C4<1>;
L_0x55f195c8d6f0 .functor NOT 1, L_0x55f195c8d680, C4<0>, C4<0>, C4<0>;
L_0x55f195c8d800 .functor AND 1, L_0x55f195c8d610, L_0x55f195c8d4f0, C4<1>, C4<1>;
L_0x55f195c8d9a0 .functor AND 1, L_0x55f195c8d6f0, L_0x55f195c8d4f0, C4<1>, C4<1>;
v0x55f195b991a0_0 .net "NOTHING", 0 0, L_0x55f195c8da60;  1 drivers
v0x55f195b89280_0 .net *"_ivl_2", 0 0, L_0x55f195c8d580;  1 drivers
v0x55f195b89340_0 .net *"_ivl_6", 0 0, L_0x55f195c8d680;  1 drivers
v0x55f195c11d10_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c11db0_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c47610_0 .net "data", 0 0, L_0x55f195c8e5b0;  alias, 1 drivers
v0x55f195c46fa0_0 .net "feedback", 0 0, L_0x55f195c8d3c0;  alias, 1 drivers
v0x55f195c47060_0 .net "j", 0 0, L_0x55f195c8d800;  1 drivers
v0x55f195bbf4f0_0 .net "k", 0 0, L_0x55f195c8d9a0;  1 drivers
v0x55f195be3590_0 .net "ld", 0 0, L_0x55f195c8bfc0;  alias, 1 drivers
v0x55f195be3660_0 .net "q", 0 0, v0x55f195bb9380_0;  alias, 1 drivers
v0x55f195b93820_0 .net "to_j", 0 0, L_0x55f195c8d610;  1 drivers
v0x55f195b938c0_0 .net "to_j_and_k", 0 0, L_0x55f195c8d4f0;  1 drivers
v0x55f195b92be0_0 .net "to_k", 0 0, L_0x55f195c8d6f0;  1 drivers
S_0x55f195b8e260 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195ba3b10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195b6bb70 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195b6bbb0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195b6bbf0 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195b6bc30 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8da60 .functor NOT 1, v0x55f195bb9380_0, C4<0>, C4<0>, C4<0>;
v0x55f195b57f50_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b7bb60_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b7bc00_0 .net "j", 0 0, L_0x55f195c8d800;  alias, 1 drivers
v0x55f195bb92e0_0 .net "k", 0 0, L_0x55f195c8d9a0;  alias, 1 drivers
v0x55f195bb9380_0 .var "q", 0 0;
v0x55f195ba9070_0 .net "qbar", 0 0, L_0x55f195c8da60;  alias, 1 drivers
S_0x55f195b91fa0 .scope module, "OUTPUT_QC" "output_section" 10 38, 11 4 0, S_0x55f195ba05c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8cd80 .functor OR 1, L_0x55f195c8ccc0, L_0x55f195c8bfc0, C4<0>, C4<0>;
L_0x55f195c8cdf0 .functor AND 1, L_0x55f195c8bfc0, L_0x55f195c8cf90, C4<1>, C4<1>;
L_0x55f195c8ce60 .functor NOT 1, L_0x55f195c8cdf0, C4<0>, C4<0>, C4<0>;
L_0x55f195c8cf20 .functor AND 1, L_0x55f195c8e690, L_0x55f195c8bfc0, C4<1>, C4<1>;
L_0x55f195c8cf90 .functor NOT 1, L_0x55f195c8cf20, C4<0>, C4<0>, C4<0>;
L_0x55f195c8d0a0 .functor AND 1, L_0x55f195c8ce60, L_0x55f195c8cd80, C4<1>, C4<1>;
L_0x55f195c8d240 .functor AND 1, L_0x55f195c8cf90, L_0x55f195c8cd80, C4<1>, C4<1>;
v0x55f195b82ca0_0 .net "NOTHING", 0 0, L_0x55f195c8d300;  1 drivers
v0x55f195b82d40_0 .net *"_ivl_2", 0 0, L_0x55f195c8cdf0;  1 drivers
v0x55f195b82060_0 .net *"_ivl_6", 0 0, L_0x55f195c8cf20;  1 drivers
v0x55f195b82150_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b81420_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b81510_0 .net "data", 0 0, L_0x55f195c8e690;  alias, 1 drivers
v0x55f195b807e0_0 .net "feedback", 0 0, L_0x55f195c8ccc0;  alias, 1 drivers
v0x55f195b80880_0 .net "j", 0 0, L_0x55f195c8d0a0;  1 drivers
v0x55f195b7fba0_0 .net "k", 0 0, L_0x55f195c8d240;  1 drivers
v0x55f195b7ef60_0 .net "ld", 0 0, L_0x55f195c8bfc0;  alias, 1 drivers
v0x55f195b7f000_0 .net "q", 0 0, v0x55f195b7e3c0_0;  alias, 1 drivers
v0x55f195b7d330_0 .net "to_j", 0 0, L_0x55f195c8ce60;  1 drivers
v0x55f195b7d3d0_0 .net "to_j_and_k", 0 0, L_0x55f195c8cd80;  1 drivers
v0x55f195b83d30_0 .net "to_k", 0 0, L_0x55f195c8cf90;  1 drivers
S_0x55f195b90720 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195b91fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195b8fae0 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195b8fb20 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195b8fb60 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195b8fba0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8d300 .functor NOT 1, v0x55f195b7e3c0_0, C4<0>, C4<0>, C4<0>;
v0x55f195b8ef40_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195b93c70_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195b93d30_0 .net "j", 0 0, L_0x55f195c8d0a0;  alias, 1 drivers
v0x55f195b7e320_0 .net "k", 0 0, L_0x55f195c8d240;  alias, 1 drivers
v0x55f195b7e3c0_0 .var "q", 0 0;
v0x55f195b838e0_0 .net "qbar", 0 0, L_0x55f195c8d300;  alias, 1 drivers
S_0x55f195c06cb0 .scope module, "OUTPUT_QD" "output_section" 10 27, 11 4 0, S_0x55f195ba05c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55f195c8c4a0 .functor OR 1, L_0x55f195c8c430, L_0x55f195c8bfc0, C4<0>, C4<0>;
L_0x55f195c8c510 .functor AND 1, L_0x55f195c8bfc0, L_0x55f195c8c7c0, C4<1>, C4<1>;
L_0x55f195c8c580 .functor NOT 1, L_0x55f195c8c510, C4<0>, C4<0>, C4<0>;
L_0x55f195c8c640 .functor AND 1, L_0x55f195c8e730, L_0x55f195c8bfc0, C4<1>, C4<1>;
L_0x55f195c8c7c0 .functor NOT 1, L_0x55f195c8c640, C4<0>, C4<0>, C4<0>;
L_0x55f195c8c8d0 .functor AND 1, L_0x55f195c8c580, L_0x55f195c8c4a0, C4<1>, C4<1>;
L_0x55f195c8ca70 .functor AND 1, L_0x55f195c8c7c0, L_0x55f195c8c4a0, C4<1>, C4<1>;
v0x55f195c05cc0_0 .net "NOTHING", 0 0, L_0x55f195c8cb30;  1 drivers
v0x55f195c05d80_0 .net *"_ivl_2", 0 0, L_0x55f195c8c510;  1 drivers
v0x55f195c0c6c0_0 .net *"_ivl_6", 0 0, L_0x55f195c8c640;  1 drivers
v0x55f195c0c790_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195be38b0_0 .net "clr_bar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195be39a0_0 .net "data", 0 0, L_0x55f195c8e730;  alias, 1 drivers
v0x55f195bf4990_0 .net "feedback", 0 0, L_0x55f195c8c430;  alias, 1 drivers
v0x55f195bf4a50_0 .net "j", 0 0, L_0x55f195c8c8d0;  1 drivers
v0x55f195bf7540_0 .net "k", 0 0, L_0x55f195c8ca70;  1 drivers
v0x55f195bf7610_0 .net "ld", 0 0, L_0x55f195c8bfc0;  alias, 1 drivers
v0x55f195bf9100_0 .net "q", 0 0, v0x55f195c08530_0;  alias, 1 drivers
v0x55f195bf91a0_0 .net "to_j", 0 0, L_0x55f195c8c580;  1 drivers
v0x55f195bfa0a0_0 .net "to_j_and_k", 0 0, L_0x55f195c8c4a0;  1 drivers
v0x55f195bfa140_0 .net "to_k", 0 0, L_0x55f195c8c7c0;  1 drivers
S_0x55f195c0b630 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55f195c06cb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55f195c0a9f0 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55f195c0aa30 .param/l "RESET" 0 12 13, C4<01>;
P_0x55f195c0aa70 .param/l "SET" 0 12 14, C4<10>;
P_0x55f195c0aab0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55f195c8cb30 .functor NOT 1, v0x55f195c08530_0, C4<0>, C4<0>, C4<0>;
v0x55f195c09db0_0 .net "clk", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c09e50_0 .net "clrbar", 0 0, v0x55f195c860d0_0;  alias, 1 drivers
v0x55f195c09170_0 .net "j", 0 0, L_0x55f195c8c8d0;  alias, 1 drivers
v0x55f195c09240_0 .net "k", 0 0, L_0x55f195c8ca70;  alias, 1 drivers
v0x55f195c08530_0 .var "q", 0 0;
v0x55f195c078f0_0 .net "qbar", 0 0, L_0x55f195c8cb30;  alias, 1 drivers
S_0x55f195bdeac0 .scope module, "MUX8" "ta157_8" 5 57, 13 7 0, S_0x55f195b9b530;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55f195c8ec80 .functor NOT 1, L_0x7efdfe8260a8, C4<0>, C4<0>, C4<0>;
v0x55f195b628a0_0 .net "A8", 7 0, L_0x55f195c8e9c0;  alias, 1 drivers
v0x55f195b62980_0 .net "B8", 7 0, L_0x7efdfe826060;  alias, 1 drivers
v0x55f195b63860_0 .net "EN", 0 0, L_0x55f195c8ec80;  1 drivers
v0x55f195b63930_0 .net "EN_BAR", 0 0, L_0x7efdfe8260a8;  alias, 1 drivers
v0x55f195b63440_0 .net "S", 0 0, v0x55f195c85d60_0;  alias, 1 drivers
v0x55f195b62050_0 .net "Y8", 7 0, L_0x55f195c8efb0;  alias, 1 drivers
L_0x55f195c8ed30 .part L_0x55f195c8e9c0, 0, 4;
L_0x55f195c8edd0 .part L_0x7efdfe826060, 0, 4;
L_0x55f195c8ee70 .part L_0x55f195c8e9c0, 4, 4;
L_0x55f195c8ef10 .part L_0x7efdfe826060, 4, 4;
L_0x55f195c8efb0 .concat8 [ 4 4 0 0], v0x55f195b60bc0_0, v0x55f195b63110_0;
S_0x55f195b4d890 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55f195bdeac0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195b4cff0_0 .net "a", 3 0, L_0x55f195c8ed30;  1 drivers
v0x55f195b4d0f0_0 .net "b", 3 0, L_0x55f195c8edd0;  1 drivers
v0x55f195b728b0_0 .net "en", 0 0, L_0x55f195c8ec80;  alias, 1 drivers
v0x55f195b72950_0 .net "s", 0 0, v0x55f195c85d60_0;  alias, 1 drivers
v0x55f195b60bc0_0 .var "y", 3 0;
E_0x55f195b8a6d0 .event anyedge, v0x55f195b728b0_0, v0x55f195b72950_0, v0x55f195b4cff0_0, v0x55f195b4d0f0_0;
S_0x55f195b607b0 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55f195bdeac0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195b61c60_0 .net "a", 3 0, L_0x55f195c8ee70;  1 drivers
v0x55f195b60fa0_0 .net "b", 3 0, L_0x55f195c8ef10;  1 drivers
v0x55f195b61080_0 .net "en", 0 0, L_0x55f195c8ec80;  alias, 1 drivers
v0x55f195b63070_0 .net "s", 0 0, v0x55f195c85d60_0;  alias, 1 drivers
v0x55f195b63110_0 .var "y", 3 0;
E_0x55f195c0d330 .event anyedge, v0x55f195b728b0_0, v0x55f195b72950_0, v0x55f195b61c60_0, v0x55f195b60fa0_0;
S_0x55f195b63cc0 .scope module, "OPCODEDEC0" "opcodedec" 5 66, 15 6 0, S_0x55f195b9b530;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x55f195c8f050 .functor BUFZ 1, v0x55f195b6d2b0_0, C4<0>, C4<0>, C4<0>;
v0x55f195b6ce90_0 .net "EIL_BAR", 0 0, L_0x55f195c8f050;  alias, 1 drivers
L_0x7efdfe826138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195b6cf50_0 .net "LOW", 0 0, L_0x7efdfe826138;  1 drivers
v0x55f195b6d710_0 .net "MW_AD_HIGH", 7 4, L_0x55f195c88ac0;  alias, 1 drivers
v0x55f195b6d800_0 .net "MW_BOP", 12 9, L_0x55f195c88c90;  alias, 1 drivers
v0x55f195b4ffe0_0 .net "OPCODE", 3 0, v0x55f195c86010_0;  alias, 1 drivers
v0x55f195b4fbd0_0 .net "TO_COUNTER", 7 4, v0x55f195b67370_0;  alias, 1 drivers
v0x55f195b4fc90_0 .net "W1", 0 0, v0x55f195b6d2b0_0;  1 drivers
L_0x55f195c8f240 .part L_0x55f195c88c90, 0, 1;
L_0x55f195c8f2e0 .part L_0x55f195c88c90, 1, 1;
L_0x55f195c8f380 .part L_0x55f195c88c90, 2, 1;
L_0x55f195c8f420 .part L_0x55f195c88c90, 3, 1;
S_0x55f195b66720 .scope module, "U1" "ta157_4" 15 22, 16 7 0, S_0x55f195b63cc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x55f195c8f1d0 .functor NOT 1, L_0x7efdfe826138, C4<0>, C4<0>, C4<0>;
v0x55f195b69990_0 .net "A4", 3 0, v0x55f195c86010_0;  alias, 1 drivers
v0x55f195b69a70_0 .net "B4", 3 0, L_0x55f195c88ac0;  alias, 1 drivers
v0x55f195b691c0_0 .net "EN", 0 0, L_0x55f195c8f1d0;  1 drivers
v0x55f195b69290_0 .net "EN_BAR", 0 0, L_0x7efdfe826138;  alias, 1 drivers
v0x55f195b6a180_0 .net "S", 0 0, v0x55f195b6d2b0_0;  alias, 1 drivers
v0x55f195b6a270_0 .net "Y4", 3 0, v0x55f195b67370_0;  alias, 1 drivers
S_0x55f195b66f10 .scope module, "MUX0" "jeff_74x157_behavioral" 16 19, 14 5 0, S_0x55f195b66720;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195b66af0_0 .net "a", 3 0, v0x55f195c86010_0;  alias, 1 drivers
v0x55f195b66bf0_0 .net "b", 3 0, L_0x55f195c88ac0;  alias, 1 drivers
v0x55f195b65700_0 .net "en", 0 0, L_0x55f195c8f1d0;  alias, 1 drivers
v0x55f195b657d0_0 .net "s", 0 0, v0x55f195b6d2b0_0;  alias, 1 drivers
v0x55f195b67370_0 .var "y", 3 0;
E_0x55f195b6f7a0 .event anyedge, v0x55f195b65700_0, v0x55f195b657d0_0, v0x55f195b66af0_0, v0x55f195b66bf0_0;
S_0x55f195b6a5e0 .scope module, "U2" "nand4_behavioral" 15 32, 17 22 0, S_0x55f195b63cc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x55f195b6cac0_0 .net "a", 0 0, L_0x55f195c8f240;  1 drivers
v0x55f195b6cb80_0 .net "b", 0 0, L_0x55f195c8f2e0;  1 drivers
v0x55f195b6c2f0_0 .net "c", 0 0, L_0x55f195c8f380;  1 drivers
v0x55f195b6c390_0 .net "d", 0 0, L_0x55f195c8f420;  1 drivers
v0x55f195b6d2b0_0 .var "y", 0 0;
E_0x55f195b69e70 .event anyedge, v0x55f195b6c390_0, v0x55f195b6c2f0_0, v0x55f195b6cb80_0, v0x55f195b6cac0_0;
S_0x55f195b51020 .scope module, "XOR_2" "xor2_behavioral" 5 93, 18 21 0, S_0x55f195b9b530;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195b524e0_0 .net "a", 0 0, L_0x55f195c8fe30;  1 drivers
v0x55f195b525c0_0 .net "b", 0 0, L_0x55f195c8f530;  alias, 1 drivers
v0x55f195b51d60_0 .var "y", 0 0;
E_0x55f195b50520 .event anyedge, v0x55f195b8b9e0_0, v0x55f195b524e0_0;
S_0x55f195b591d0 .scope module, "PROCESSOR_SECTION" "processor" 4 38, 19 4 0, S_0x55f195c1ab90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x55f195c90420 .functor BUFZ 8, L_0x55f195cad030, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55f195c83090_0 .net "ALU_DEST", 23 21, L_0x55f195c90270;  1 drivers
v0x55f195c83170_0 .net "ALU_FUNC", 19 15, L_0x55f195c90130;  1 drivers
v0x55f195c83260_0 .net "ALU_IN_A", 7 0, L_0x55f195c9c050;  1 drivers
v0x55f195c83380_0 .net "ALU_IN_B", 7 0, L_0x55f195c9c3e0;  1 drivers
v0x55f195c83470_0 .net "ALU_OUT", 7 0, L_0x55f195caa2a0;  1 drivers
v0x55f195c83580_0 .net "A_SOURCE", 0 0, L_0x55f195c8fed0;  1 drivers
v0x55f195c83620_0 .net "B_SOURCE", 0 0, L_0x55f195c90000;  1 drivers
v0x55f195c836c0_0 .net "CIN", 0 0, L_0x55f195c901d0;  1 drivers
v0x55f195c837b0_0 .net "CONTROL_BITS", 23 13, L_0x55f195c88d60;  alias, 1 drivers
v0x55f195c83870_0 .net "DATA_IN_A", 7 0, v0x55f195c855a0_0;  alias, 1 drivers
v0x55f195c83910_0 .net "DATA_IN_B", 7 0, v0x55f195c856f0_0;  alias, 1 drivers
v0x55f195c83a20_0 .net "DATA_OUT", 7 0, L_0x55f195c90420;  alias, 1 drivers
v0x55f195c83b00_0 .net "DATA_OUT_A", 7 0, L_0x55f195c92f40;  1 drivers
v0x55f195c83bc0_0 .net "DATA_OUT_B", 7 0, L_0x55f195c95c10;  1 drivers
v0x55f195c83c80_0 .net "DATA_OUT_TA", 7 0, L_0x55f195c98820;  1 drivers
v0x55f195c83d40_0 .net "DATA_OUT_TB", 7 0, L_0x55f195c9b7c0;  1 drivers
v0x55f195c83e00_0 .net "EIL_BAR", 0 0, L_0x55f195c8f050;  alias, 1 drivers
v0x55f195c83fb0_0 .net "IN_ZP", 7 0, L_0x55f195cad030;  1 drivers
L_0x7efdfe826180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c84070_0 .net "LOW", 0 0, L_0x7efdfe826180;  1 drivers
v0x55f195c84160_0 .net "STATUS_BITS", 3 0, L_0x55f195cadbd0;  alias, 1 drivers
v0x55f195c84220_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
L_0x55f195c8fed0 .part L_0x55f195c88d60, 0, 1;
L_0x55f195c90000 .part L_0x55f195c88d60, 1, 1;
L_0x55f195c90130 .part L_0x55f195c88d60, 2, 5;
L_0x55f195c901d0 .part L_0x55f195c88d60, 7, 1;
L_0x55f195c90270 .part L_0x55f195c88d60, 8, 3;
L_0x55f195c98be0 .part L_0x55f195c90270, 0, 1;
L_0x55f195c9bc10 .part L_0x55f195c90270, 1, 1;
L_0x55f195cad160 .part L_0x55f195c90270, 2, 1;
L_0x55f195cadbd0 .concat8 [ 1 1 1 1], L_0x55f195c9c480, L_0x55f195ca2f80, v0x55f195b5ecd0_0, v0x55f195c82c10_0;
S_0x55f195b5bf30 .scope module, "ALU1" "alu" 19 92, 20 4 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x55f195c9c480 .functor BUFZ 1, L_0x55f195c9c4f0, C4<0>, C4<0>, C4<0>;
v0x55f195c56fa0_0 .net "AEQB1", 0 0, L_0x55f195ca25b0;  1 drivers
v0x55f195c57060_0 .net "AEQB2", 0 0, L_0x55f195ca9380;  1 drivers
v0x55f195c571b0_0 .net "ALU_FUNC", 19 15, L_0x55f195c90130;  alias, 1 drivers
v0x55f195c57250_0 .net "C4", 0 0, L_0x55f195c9c480;  1 drivers
v0x55f195c57310_0 .net "C8", 0 0, L_0x55f195ca2f80;  1 drivers
v0x55f195c573b0_0 .net "CARRY", 0 0, L_0x55f195c9c4f0;  1 drivers
v0x55f195c57450_0 .net "CIN", 0 0, L_0x55f195c901d0;  alias, 1 drivers
v0x55f195c574f0_0 .net "IN_A", 7 0, L_0x55f195c9c050;  alias, 1 drivers
v0x55f195c57590_0 .net "IN_B", 7 0, L_0x55f195c9c3e0;  alias, 1 drivers
v0x55f195c57700_0 .net "NOTHING1", 0 0, L_0x55f195ca2320;  1 drivers
v0x55f195c577a0_0 .net "NOTHING2", 0 0, L_0x55f195ca1ab0;  1 drivers
v0x55f195c57840_0 .net "NOTHING3", 0 0, L_0x55f195ca90f0;  1 drivers
v0x55f195c578e0_0 .net "NOTHING4", 0 0, L_0x55f195ca8930;  1 drivers
v0x55f195c57980_0 .net "OUT8", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c57a60_0 .net "Z", 0 0, v0x55f195b5ecd0_0;  1 drivers
L_0x55f195ca21c0 .part L_0x55f195c9c050, 3, 1;
L_0x55f195ca26b0 .part L_0x55f195c9c050, 2, 1;
L_0x55f195ca2750 .part L_0x55f195c9c050, 1, 1;
L_0x55f195ca27f0 .part L_0x55f195c9c050, 0, 1;
L_0x55f195ca2890 .part L_0x55f195c9c3e0, 3, 1;
L_0x55f195ca2930 .part L_0x55f195c9c3e0, 2, 1;
L_0x55f195ca29d0 .part L_0x55f195c9c3e0, 1, 1;
L_0x55f195ca2a70 .part L_0x55f195c9c3e0, 0, 1;
L_0x55f195ca2b60 .part L_0x55f195c90130, 3, 1;
L_0x55f195ca2c00 .part L_0x55f195c90130, 2, 1;
L_0x55f195ca2ca0 .part L_0x55f195c90130, 1, 1;
L_0x55f195ca2d40 .part L_0x55f195c90130, 0, 1;
L_0x55f195ca2e50 .part L_0x55f195c90130, 4, 1;
L_0x55f195ca8f90 .part L_0x55f195c9c050, 7, 1;
L_0x55f195ca9550 .part L_0x55f195c9c050, 6, 1;
L_0x55f195ca95f0 .part L_0x55f195c9c050, 5, 1;
L_0x55f195ca9720 .part L_0x55f195c9c050, 4, 1;
L_0x55f195ca97c0 .part L_0x55f195c9c3e0, 7, 1;
L_0x55f195ca9a10 .part L_0x55f195c9c3e0, 6, 1;
L_0x55f195ca9ab0 .part L_0x55f195c9c3e0, 5, 1;
L_0x55f195ca9970 .part L_0x55f195c9c3e0, 4, 1;
L_0x55f195ca9c00 .part L_0x55f195c90130, 3, 1;
L_0x55f195ca9e70 .part L_0x55f195c90130, 2, 1;
L_0x55f195ca9f10 .part L_0x55f195c90130, 1, 1;
L_0x55f195caa080 .part L_0x55f195c90130, 0, 1;
L_0x55f195caa120 .part L_0x55f195c90130, 4, 1;
LS_0x55f195caa2a0_0_0 .concat8 [ 1 1 1 1], L_0x55f195ca11c0, L_0x55f195ca0d30, L_0x55f195ca08c0, L_0x55f195c9ff10;
LS_0x55f195caa2a0_0_4 .concat8 [ 1 1 1 1], L_0x55f195ca8040, L_0x55f195ca7bb0, L_0x55f195ca7740, L_0x55f195ca6d90;
L_0x55f195caa2a0 .concat8 [ 4 4 0 0], LS_0x55f195caa2a0_0_0, LS_0x55f195caa2a0_0_4;
S_0x55f195b5b760 .scope module, "AND1" "and2_behavioral" 20 73, 21 21 0, S_0x55f195b5bf30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195b5c720_0 .net "a", 0 0, L_0x55f195ca25b0;  alias, 1 drivers
v0x55f195b5c800_0 .net "b", 0 0, L_0x55f195ca9380;  alias, 1 drivers
v0x55f195b5ecd0_0 .var "y", 0 0;
E_0x55f195b58f60 .event anyedge, v0x55f195b5c800_0, v0x55f195b5c720_0;
S_0x55f195b7b230 .scope module, "U1" "ta181_bar" 20 23, 22 8 0, S_0x55f195b5bf30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x55f195c9c4f0 .functor NOT 1, L_0x55f195ca1ed0, C4<0>, C4<0>, C4<0>;
L_0x55f195c9c5f0 .functor NOT 1, L_0x55f195c901d0, C4<0>, C4<0>, C4<0>;
v0x55f195a81d20_0 .net "A0_BAR", 0 0, L_0x55f195ca27f0;  1 drivers
v0x55f195a81de0_0 .net "A1_BAR", 0 0, L_0x55f195ca2750;  1 drivers
v0x55f195a81ea0_0 .net "A2_BAR", 0 0, L_0x55f195ca26b0;  1 drivers
v0x55f195a81f40_0 .net "A3_BAR", 0 0, L_0x55f195ca21c0;  1 drivers
v0x55f195a81fe0_0 .net "AEQB", 0 0, L_0x55f195ca25b0;  alias, 1 drivers
v0x55f195a82080_0 .net "B0_BAR", 0 0, L_0x55f195ca2a70;  1 drivers
v0x55f195a82120_0 .net "B1_BAR", 0 0, L_0x55f195ca29d0;  1 drivers
v0x55f195a6b770_0 .net "B2_BAR", 0 0, L_0x55f195ca2930;  1 drivers
v0x55f195a6b860_0 .net "B3_BAR", 0 0, L_0x55f195ca2890;  1 drivers
v0x55f195a6b990_0 .net "CI", 0 0, L_0x55f195c901d0;  alias, 1 drivers
v0x55f195a6ba30_0 .net "CI_BAR", 0 0, L_0x55f195c9c5f0;  1 drivers
v0x55f195a6bad0_0 .net "CO", 0 0, L_0x55f195c9c4f0;  alias, 1 drivers
v0x55f195a6bb70_0 .net "CO_BAR", 0 0, L_0x55f195ca1ed0;  1 drivers
v0x55f195a5b860_0 .net "F0_BAR", 0 0, L_0x55f195ca11c0;  1 drivers
v0x55f195a5b900_0 .net "F1_BAR", 0 0, L_0x55f195ca0d30;  1 drivers
v0x55f195a5b9a0_0 .net "F2_BAR", 0 0, L_0x55f195ca08c0;  1 drivers
v0x55f195a5ba40_0 .net "F3_BAR", 0 0, L_0x55f195c9ff10;  1 drivers
v0x55f195a5bbf0_0 .net "G_BAR", 0 0, L_0x55f195ca1ab0;  alias, 1 drivers
v0x55f195a5a9f0_0 .net "M", 0 0, L_0x55f195ca2e50;  1 drivers
v0x55f195a5aae0_0 .net "P_BAR", 0 0, L_0x55f195ca2320;  alias, 1 drivers
v0x55f195a5abd0_0 .net "S0", 0 0, L_0x55f195ca2d40;  1 drivers
v0x55f195a5ac70_0 .net "S1", 0 0, L_0x55f195ca2ca0;  1 drivers
v0x55f195a5ad10_0 .net "S2", 0 0, L_0x55f195ca2c00;  1 drivers
v0x55f195a5adb0_0 .net "S3", 0 0, L_0x55f195ca2b60;  1 drivers
S_0x55f195bad3e0 .scope module, "U1" "jeff_74x181" 22 31, 23 16 0, S_0x55f195b7b230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x55f1959e27d0_0 .net "a0", 0 0, L_0x55f195ca27f0;  alias, 1 drivers
v0x55f1959e2890_0 .net "a1", 0 0, L_0x55f195ca2750;  alias, 1 drivers
v0x55f1959e2930_0 .net "a2", 0 0, L_0x55f195ca26b0;  alias, 1 drivers
v0x55f1959e29d0_0 .net "a3", 0 0, L_0x55f195ca21c0;  alias, 1 drivers
v0x55f195a662d0_0 .net "aeqb", 0 0, L_0x55f195ca25b0;  alias, 1 drivers
v0x55f195a66370_0 .net "b0", 0 0, L_0x55f195ca2a70;  alias, 1 drivers
v0x55f195a66410_0 .net "b1", 0 0, L_0x55f195ca29d0;  alias, 1 drivers
v0x55f195a664b0_0 .net "b2", 0 0, L_0x55f195ca2930;  alias, 1 drivers
v0x55f195a66550_0 .net "b3", 0 0, L_0x55f195ca2890;  alias, 1 drivers
v0x55f195a66680_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195a51370_0 .net "co_bar", 0 0, L_0x55f195ca1ed0;  alias, 1 drivers
v0x55f195a51440_0 .net "f0", 0 0, L_0x55f195ca11c0;  alias, 1 drivers
v0x55f195a514e0_0 .net "f1", 0 0, L_0x55f195ca0d30;  alias, 1 drivers
v0x55f195a51580_0 .net "f2", 0 0, L_0x55f195ca08c0;  alias, 1 drivers
v0x55f195a51620_0 .net "f3", 0 0, L_0x55f195c9ff10;  alias, 1 drivers
v0x55f195a516c0_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  1 drivers
v0x55f195a51760_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  1 drivers
v0x55f195a4aa90_0 .net "input1_out1", 0 0, L_0x55f195c9dbf0;  1 drivers
v0x55f195a4ab30_0 .net "input1_out2", 0 0, L_0x55f195c9e2b0;  1 drivers
v0x55f195a4abd0_0 .net "input2_out1", 0 0, L_0x55f195c9d310;  1 drivers
v0x55f195a4ac70_0 .net "input2_out2", 0 0, L_0x55f195c9d760;  1 drivers
v0x55f195a41ef0_0 .net "input3_out1", 0 0, L_0x55f195c9cab0;  1 drivers
v0x55f195a41f90_0 .net "input3_out2", 0 0, L_0x55f195c9ce50;  1 drivers
v0x55f195a42030_0 .net "m", 0 0, L_0x55f195ca2e50;  alias, 1 drivers
v0x55f195a420d0_0 .net "m_bar", 0 0, L_0x55f195c9eca0;  1 drivers
v0x55f195a42170_0 .net "s0", 0 0, L_0x55f195ca2d40;  alias, 1 drivers
v0x55f195a42210_0 .net "s1", 0 0, L_0x55f195ca2ca0;  alias, 1 drivers
v0x55f195a31dd0_0 .net "s2", 0 0, L_0x55f195ca2c00;  alias, 1 drivers
v0x55f195a31f00_0 .net "s3", 0 0, L_0x55f195ca2b60;  alias, 1 drivers
v0x55f195a32030_0 .net "x", 0 0, L_0x55f195ca2320;  alias, 1 drivers
v0x55f195a320d0_0 .net "y", 0 0, L_0x55f195ca1ab0;  alias, 1 drivers
S_0x55f195b9d2a0 .scope module, "AEQB" "aeqb" 23 156, 24 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x55f195ca2440 .functor AND 1, L_0x55f195c9ff10, L_0x55f195ca08c0, C4<1>, C4<1>;
L_0x55f195ca24d0 .functor AND 1, L_0x55f195ca2440, L_0x55f195ca0d30, C4<1>, C4<1>;
L_0x55f195ca25b0 .functor AND 1, L_0x55f195ca24d0, L_0x55f195ca11c0, C4<1>, C4<1>;
v0x55f195b8d400_0 .net *"_ivl_0", 0 0, L_0x55f195ca2440;  1 drivers
v0x55f195b8d4e0_0 .net *"_ivl_2", 0 0, L_0x55f195ca24d0;  1 drivers
v0x55f195b734f0_0 .net "aeqb", 0 0, L_0x55f195ca25b0;  alias, 1 drivers
v0x55f195b735c0_0 .net "f0", 0 0, L_0x55f195ca11c0;  alias, 1 drivers
v0x55f195b70540_0 .net "f1", 0 0, L_0x55f195ca0d30;  alias, 1 drivers
v0x55f195b70630_0 .net "f2", 0 0, L_0x55f195ca08c0;  alias, 1 drivers
v0x55f195b8bf60_0 .net "f3", 0 0, L_0x55f195c9ff10;  alias, 1 drivers
S_0x55f195b8bc50 .scope module, "GPC" "g_p_carry_section" 23 141, 25 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x55f195ca1280 .functor AND 1, L_0x55f195c9cab0, L_0x55f195c9d760, C4<1>, C4<1>;
L_0x55f195ca12f0 .functor OR 1, L_0x55f195c9ce50, L_0x55f195ca1280, C4<0>, C4<0>;
L_0x55f195ca13d0 .functor AND 1, L_0x55f195c9cab0, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195ca1440 .functor AND 1, L_0x55f195ca13d0, L_0x55f195c9e2b0, C4<1>, C4<1>;
L_0x55f195ca1500 .functor OR 1, L_0x55f195ca12f0, L_0x55f195ca1440, C4<0>, C4<0>;
L_0x55f195ca1610 .functor AND 1, L_0x55f195c9cab0, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195ca17d0 .functor AND 1, L_0x55f195ca1610, L_0x55f195c9dbf0, C4<1>, C4<1>;
L_0x55f195ca1890 .functor AND 1, L_0x55f195ca17d0, L_0x55f195c9ebe0, C4<1>, C4<1>;
L_0x55f195ca19a0 .functor OR 1, L_0x55f195ca1500, L_0x55f195ca1890, C4<0>, C4<0>;
L_0x55f195ca1ab0 .functor NOT 1, L_0x55f195ca19a0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca1b80 .functor NOT 1, L_0x55f195ca1ab0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca1bf0 .functor AND 1, L_0x55f195c9cab0, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195ca1cd0 .functor AND 1, L_0x55f195ca1bf0, L_0x55f195c9dbf0, C4<1>, C4<1>;
L_0x55f195ca1d40 .functor AND 1, L_0x55f195ca1cd0, L_0x55f195c9e740, C4<1>, C4<1>;
L_0x55f195ca1c60 .functor AND 1, L_0x55f195ca1d40, L_0x55f195c9c5f0, C4<1>, C4<1>;
L_0x55f195ca1ed0 .functor OR 1, L_0x55f195ca1b80, L_0x55f195ca1c60, C4<0>, C4<0>;
L_0x55f195ca2070 .functor AND 1, L_0x55f195c9cab0, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195ca2100 .functor AND 1, L_0x55f195ca2070, L_0x55f195c9dbf0, C4<1>, C4<1>;
L_0x55f195ca2260 .functor AND 1, L_0x55f195ca2100, L_0x55f195c9e740, C4<1>, C4<1>;
L_0x55f195ca2320 .functor NOT 1, L_0x55f195ca2260, C4<0>, C4<0>, C4<0>;
v0x55f195b71a40_0 .net *"_ivl_0", 0 0, L_0x55f195ca1280;  1 drivers
v0x55f195b8c0a0_0 .net *"_ivl_10", 0 0, L_0x55f195ca1610;  1 drivers
v0x55f195b72b60_0 .net *"_ivl_12", 0 0, L_0x55f195ca17d0;  1 drivers
v0x55f195b72c00_0 .net *"_ivl_14", 0 0, L_0x55f195ca1890;  1 drivers
v0x55f195b72ce0_0 .net *"_ivl_16", 0 0, L_0x55f195ca19a0;  1 drivers
v0x55f195bac890_0 .net *"_ivl_2", 0 0, L_0x55f195ca12f0;  1 drivers
v0x55f195bac970_0 .net *"_ivl_20", 0 0, L_0x55f195ca1b80;  1 drivers
v0x55f195baca50_0 .net *"_ivl_22", 0 0, L_0x55f195ca1bf0;  1 drivers
v0x55f195c04a70_0 .net *"_ivl_24", 0 0, L_0x55f195ca1cd0;  1 drivers
v0x55f195c04b50_0 .net *"_ivl_26", 0 0, L_0x55f195ca1d40;  1 drivers
v0x55f195c04c30_0 .net *"_ivl_28", 0 0, L_0x55f195ca1c60;  1 drivers
v0x55f195bbcb50_0 .net *"_ivl_32", 0 0, L_0x55f195ca2070;  1 drivers
v0x55f195bbcc30_0 .net *"_ivl_34", 0 0, L_0x55f195ca2100;  1 drivers
v0x55f195bbcd10_0 .net *"_ivl_36", 0 0, L_0x55f195ca2260;  1 drivers
v0x55f195aa06e0_0 .net *"_ivl_4", 0 0, L_0x55f195ca13d0;  1 drivers
v0x55f195aa07c0_0 .net *"_ivl_6", 0 0, L_0x55f195ca1440;  1 drivers
v0x55f195aa08a0_0 .net *"_ivl_8", 0 0, L_0x55f195ca1500;  1 drivers
v0x55f195aa0a90_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195a7a840_0 .net "co_bar", 0 0, L_0x55f195ca1ed0;  alias, 1 drivers
v0x55f195a7a900_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f195a7a9c0_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f195a7aa80_0 .net "input1_out1", 0 0, L_0x55f195c9dbf0;  alias, 1 drivers
v0x55f195a7ab40_0 .net "input1_out2", 0 0, L_0x55f195c9e2b0;  alias, 1 drivers
v0x55f195a7ac00_0 .net "input2_out1", 0 0, L_0x55f195c9d310;  alias, 1 drivers
v0x55f195aa6560_0 .net "input2_out2", 0 0, L_0x55f195c9d760;  alias, 1 drivers
v0x55f195aa6620_0 .net "input3_out1", 0 0, L_0x55f195c9cab0;  alias, 1 drivers
v0x55f195aa66e0_0 .net "input3_out2", 0 0, L_0x55f195c9ce50;  alias, 1 drivers
v0x55f195aa67a0_0 .net "x", 0 0, L_0x55f195ca2320;  alias, 1 drivers
v0x55f195aa6860_0 .net "y", 0 0, L_0x55f195ca1ab0;  alias, 1 drivers
S_0x55f195aa56f0 .scope module, "INPUT0" "input_section" 23 81, 26 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195c9e370 .functor AND 1, L_0x55f195ca2a70, L_0x55f195ca2b60, C4<1>, C4<1>;
L_0x55f195c9e400 .functor AND 1, L_0x55f195c9e370, L_0x55f195ca27f0, C4<1>, C4<1>;
L_0x55f195c9e4e0 .functor AND 1, L_0x55f195ca27f0, L_0x55f195ca2c00, C4<1>, C4<1>;
L_0x55f195c9e550 .functor NOT 1, L_0x55f195ca2a70, C4<0>, C4<0>, C4<0>;
L_0x55f195c9e5c0 .functor AND 1, L_0x55f195c9e4e0, L_0x55f195c9e550, C4<1>, C4<1>;
L_0x55f195c9e630 .functor OR 1, L_0x55f195c9e400, L_0x55f195c9e5c0, C4<0>, C4<0>;
L_0x55f195c9e740 .functor NOT 1, L_0x55f195c9e630, C4<0>, C4<0>, C4<0>;
L_0x55f195c9e800 .functor NOT 1, L_0x55f195ca2a70, C4<0>, C4<0>, C4<0>;
L_0x55f195c9e8c0 .functor AND 1, L_0x55f195c9e800, L_0x55f195ca2ca0, C4<1>, C4<1>;
L_0x55f195c9e980 .functor AND 1, L_0x55f195ca2d40, L_0x55f195ca2a70, C4<1>, C4<1>;
L_0x55f195c9e9f0 .functor OR 1, L_0x55f195c9e8c0, L_0x55f195c9e980, C4<0>, C4<0>;
L_0x55f195c9eab0 .functor OR 1, L_0x55f195c9e9f0, L_0x55f195ca27f0, C4<0>, C4<0>;
L_0x55f195c9ebe0 .functor NOT 1, L_0x55f195c9eab0, C4<0>, C4<0>, C4<0>;
v0x55f195aa5920_0 .net *"_ivl_0", 0 0, L_0x55f195c9e370;  1 drivers
v0x55f195aa5a00_0 .net *"_ivl_10", 0 0, L_0x55f195c9e630;  1 drivers
v0x55f195aa5ae0_0 .net *"_ivl_14", 0 0, L_0x55f195c9e800;  1 drivers
v0x55f195aa46c0_0 .net *"_ivl_16", 0 0, L_0x55f195c9e8c0;  1 drivers
v0x55f195aa47a0_0 .net *"_ivl_18", 0 0, L_0x55f195c9e980;  1 drivers
v0x55f195aa48d0_0 .net *"_ivl_2", 0 0, L_0x55f195c9e400;  1 drivers
v0x55f195aa49b0_0 .net *"_ivl_20", 0 0, L_0x55f195c9e9f0;  1 drivers
v0x55f195aa4a90_0 .net *"_ivl_22", 0 0, L_0x55f195c9eab0;  1 drivers
v0x55f195a24a70_0 .net *"_ivl_4", 0 0, L_0x55f195c9e4e0;  1 drivers
v0x55f195a24b50_0 .net *"_ivl_6", 0 0, L_0x55f195c9e550;  1 drivers
v0x55f195a24c30_0 .net *"_ivl_8", 0 0, L_0x55f195c9e5c0;  1 drivers
v0x55f195a24d10_0 .net "a", 0 0, L_0x55f195ca27f0;  alias, 1 drivers
v0x55f195a24dd0_0 .net "b", 0 0, L_0x55f195ca2a70;  alias, 1 drivers
v0x55f1959e6b20_0 .net "out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f1959e6bc0_0 .net "out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f1959e6c90_0 .net "s0", 0 0, L_0x55f195ca2d40;  alias, 1 drivers
v0x55f1959e6d30_0 .net "s1", 0 0, L_0x55f195ca2ca0;  alias, 1 drivers
v0x55f1959e6ee0_0 .net "s2", 0 0, L_0x55f195ca2c00;  alias, 1 drivers
v0x55f195a2d3e0_0 .net "s3", 0 0, L_0x55f195ca2b60;  alias, 1 drivers
S_0x55f195a2d5a0 .scope module, "INPUT1" "input_section" 23 70, 26 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195c9d820 .functor AND 1, L_0x55f195ca29d0, L_0x55f195ca2b60, C4<1>, C4<1>;
L_0x55f195c9d8b0 .functor AND 1, L_0x55f195c9d820, L_0x55f195ca2750, C4<1>, C4<1>;
L_0x55f195c9d990 .functor AND 1, L_0x55f195ca2750, L_0x55f195ca2c00, C4<1>, C4<1>;
L_0x55f195c9da00 .functor NOT 1, L_0x55f195ca29d0, C4<0>, C4<0>, C4<0>;
L_0x55f195c9da70 .functor AND 1, L_0x55f195c9d990, L_0x55f195c9da00, C4<1>, C4<1>;
L_0x55f195c9dae0 .functor OR 1, L_0x55f195c9d8b0, L_0x55f195c9da70, C4<0>, C4<0>;
L_0x55f195c9dbf0 .functor NOT 1, L_0x55f195c9dae0, C4<0>, C4<0>, C4<0>;
L_0x55f195c9dcb0 .functor NOT 1, L_0x55f195ca29d0, C4<0>, C4<0>, C4<0>;
L_0x55f195c9dd70 .functor AND 1, L_0x55f195c9dcb0, L_0x55f195ca2ca0, C4<1>, C4<1>;
L_0x55f195c9df40 .functor AND 1, L_0x55f195ca2d40, L_0x55f195ca29d0, C4<1>, C4<1>;
L_0x55f195c9e0c0 .functor OR 1, L_0x55f195c9dd70, L_0x55f195c9df40, C4<0>, C4<0>;
L_0x55f195c9e180 .functor OR 1, L_0x55f195c9e0c0, L_0x55f195ca2750, C4<0>, C4<0>;
L_0x55f195c9e2b0 .functor NOT 1, L_0x55f195c9e180, C4<0>, C4<0>, C4<0>;
v0x55f195a78590_0 .net *"_ivl_0", 0 0, L_0x55f195c9d820;  1 drivers
v0x55f195a78690_0 .net *"_ivl_10", 0 0, L_0x55f195c9dae0;  1 drivers
v0x55f195a78770_0 .net *"_ivl_14", 0 0, L_0x55f195c9dcb0;  1 drivers
v0x55f195a78830_0 .net *"_ivl_16", 0 0, L_0x55f195c9dd70;  1 drivers
v0x55f195a78910_0 .net *"_ivl_18", 0 0, L_0x55f195c9df40;  1 drivers
v0x55f195a9cf10_0 .net *"_ivl_2", 0 0, L_0x55f195c9d8b0;  1 drivers
v0x55f195a9cff0_0 .net *"_ivl_20", 0 0, L_0x55f195c9e0c0;  1 drivers
v0x55f195a9d0d0_0 .net *"_ivl_22", 0 0, L_0x55f195c9e180;  1 drivers
v0x55f195a9d1b0_0 .net *"_ivl_4", 0 0, L_0x55f195c9d990;  1 drivers
v0x55f195a9d290_0 .net *"_ivl_6", 0 0, L_0x55f195c9da00;  1 drivers
v0x55f195a91360_0 .net *"_ivl_8", 0 0, L_0x55f195c9da70;  1 drivers
v0x55f195a91440_0 .net "a", 0 0, L_0x55f195ca2750;  alias, 1 drivers
v0x55f195a91500_0 .net "b", 0 0, L_0x55f195ca29d0;  alias, 1 drivers
v0x55f195a915c0_0 .net "out1", 0 0, L_0x55f195c9dbf0;  alias, 1 drivers
v0x55f195a91660_0 .net "out2", 0 0, L_0x55f195c9e2b0;  alias, 1 drivers
v0x55f195a91730_0 .net "s0", 0 0, L_0x55f195ca2d40;  alias, 1 drivers
v0x55f195a93880_0 .net "s1", 0 0, L_0x55f195ca2ca0;  alias, 1 drivers
v0x55f195a93a60_0 .net "s2", 0 0, L_0x55f195ca2c00;  alias, 1 drivers
v0x55f195a93b30_0 .net "s3", 0 0, L_0x55f195ca2b60;  alias, 1 drivers
S_0x55f195a54d50 .scope module, "INPUT2" "input_section" 23 59, 26 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195c9cf50 .functor AND 1, L_0x55f195ca2930, L_0x55f195ca2b60, C4<1>, C4<1>;
L_0x55f195c9cfc0 .functor AND 1, L_0x55f195c9cf50, L_0x55f195ca26b0, C4<1>, C4<1>;
L_0x55f195c9d030 .functor AND 1, L_0x55f195ca26b0, L_0x55f195ca2c00, C4<1>, C4<1>;
L_0x55f195c9d130 .functor NOT 1, L_0x55f195ca2930, C4<0>, C4<0>, C4<0>;
L_0x55f195c9d230 .functor AND 1, L_0x55f195c9d030, L_0x55f195c9d130, C4<1>, C4<1>;
L_0x55f195c9d2a0 .functor OR 1, L_0x55f195c9cfc0, L_0x55f195c9d230, C4<0>, C4<0>;
L_0x55f195c9d310 .functor NOT 1, L_0x55f195c9d2a0, C4<0>, C4<0>, C4<0>;
L_0x55f195c9d380 .functor NOT 1, L_0x55f195ca2930, C4<0>, C4<0>, C4<0>;
L_0x55f195c9d440 .functor AND 1, L_0x55f195c9d380, L_0x55f195ca2ca0, C4<1>, C4<1>;
L_0x55f195c9d500 .functor AND 1, L_0x55f195ca2d40, L_0x55f195ca2930, C4<1>, C4<1>;
L_0x55f195c9d570 .functor OR 1, L_0x55f195c9d440, L_0x55f195c9d500, C4<0>, C4<0>;
L_0x55f195c9d630 .functor OR 1, L_0x55f195c9d570, L_0x55f195ca26b0, C4<0>, C4<0>;
L_0x55f195c9d760 .functor NOT 1, L_0x55f195c9d630, C4<0>, C4<0>, C4<0>;
v0x55f195a55000_0 .net *"_ivl_0", 0 0, L_0x55f195c9cf50;  1 drivers
v0x55f195a55100_0 .net *"_ivl_10", 0 0, L_0x55f195c9d2a0;  1 drivers
v0x55f195a93c40_0 .net *"_ivl_14", 0 0, L_0x55f195c9d380;  1 drivers
v0x55f195a44e90_0 .net *"_ivl_16", 0 0, L_0x55f195c9d440;  1 drivers
v0x55f195a44f70_0 .net *"_ivl_18", 0 0, L_0x55f195c9d500;  1 drivers
v0x55f195a45050_0 .net *"_ivl_2", 0 0, L_0x55f195c9cfc0;  1 drivers
v0x55f195a45130_0 .net *"_ivl_20", 0 0, L_0x55f195c9d570;  1 drivers
v0x55f195a45210_0 .net *"_ivl_22", 0 0, L_0x55f195c9d630;  1 drivers
v0x55f195a35200_0 .net *"_ivl_4", 0 0, L_0x55f195c9d030;  1 drivers
v0x55f195a352e0_0 .net *"_ivl_6", 0 0, L_0x55f195c9d130;  1 drivers
v0x55f195a353c0_0 .net *"_ivl_8", 0 0, L_0x55f195c9d230;  1 drivers
v0x55f195a354a0_0 .net "a", 0 0, L_0x55f195ca26b0;  alias, 1 drivers
v0x55f195a35560_0 .net "b", 0 0, L_0x55f195ca2930;  alias, 1 drivers
v0x55f195a87300_0 .net "out1", 0 0, L_0x55f195c9d310;  alias, 1 drivers
v0x55f195a873a0_0 .net "out2", 0 0, L_0x55f195c9d760;  alias, 1 drivers
v0x55f195a87470_0 .net "s0", 0 0, L_0x55f195ca2d40;  alias, 1 drivers
v0x55f195a87510_0 .net "s1", 0 0, L_0x55f195ca2ca0;  alias, 1 drivers
v0x55f195a876c0_0 .net "s2", 0 0, L_0x55f195ca2c00;  alias, 1 drivers
v0x55f195a6ec10_0 .net "s3", 0 0, L_0x55f195ca2b60;  alias, 1 drivers
S_0x55f195a6ee10 .scope module, "INPUT3" "input_section" 23 48, 26 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195c9c6f0 .functor AND 1, L_0x55f195ca2890, L_0x55f195ca2b60, C4<1>, C4<1>;
L_0x55f195c9c760 .functor AND 1, L_0x55f195c9c6f0, L_0x55f195ca21c0, C4<1>, C4<1>;
L_0x55f195c9c7d0 .functor AND 1, L_0x55f195ca21c0, L_0x55f195ca2c00, C4<1>, C4<1>;
L_0x55f195c9c8d0 .functor NOT 1, L_0x55f195ca2890, C4<0>, C4<0>, C4<0>;
L_0x55f195c9c9d0 .functor AND 1, L_0x55f195c9c7d0, L_0x55f195c9c8d0, C4<1>, C4<1>;
L_0x55f195c9ca40 .functor OR 1, L_0x55f195c9c760, L_0x55f195c9c9d0, C4<0>, C4<0>;
L_0x55f195c9cab0 .functor NOT 1, L_0x55f195c9ca40, C4<0>, C4<0>, C4<0>;
L_0x55f195c9cbb0 .functor NOT 1, L_0x55f195ca2890, C4<0>, C4<0>, C4<0>;
L_0x55f195c9cc20 .functor AND 1, L_0x55f195c9cbb0, L_0x55f195ca2ca0, C4<1>, C4<1>;
L_0x55f195c9cc90 .functor AND 1, L_0x55f195ca2d40, L_0x55f195ca2890, C4<1>, C4<1>;
L_0x55f195c9cd00 .functor OR 1, L_0x55f195c9cc20, L_0x55f195c9cc90, C4<0>, C4<0>;
L_0x55f195c9cd70 .functor OR 1, L_0x55f195c9cd00, L_0x55f195ca21c0, C4<0>, C4<0>;
L_0x55f195c9ce50 .functor NOT 1, L_0x55f195c9cd70, C4<0>, C4<0>, C4<0>;
v0x55f195a3e8f0_0 .net *"_ivl_0", 0 0, L_0x55f195c9c6f0;  1 drivers
v0x55f195a3e9f0_0 .net *"_ivl_10", 0 0, L_0x55f195c9ca40;  1 drivers
v0x55f195a3ead0_0 .net *"_ivl_14", 0 0, L_0x55f195c9cbb0;  1 drivers
v0x55f195a3eb90_0 .net *"_ivl_16", 0 0, L_0x55f195c9cc20;  1 drivers
v0x55f195a3ec70_0 .net *"_ivl_18", 0 0, L_0x55f195c9cc90;  1 drivers
v0x55f195a4f520_0 .net *"_ivl_2", 0 0, L_0x55f195c9c760;  1 drivers
v0x55f195a4f600_0 .net *"_ivl_20", 0 0, L_0x55f195c9cd00;  1 drivers
v0x55f195a4f6e0_0 .net *"_ivl_22", 0 0, L_0x55f195c9cd70;  1 drivers
v0x55f195a4f7c0_0 .net *"_ivl_4", 0 0, L_0x55f195c9c7d0;  1 drivers
v0x55f195a4f8a0_0 .net *"_ivl_6", 0 0, L_0x55f195c9c8d0;  1 drivers
v0x55f195a4e040_0 .net *"_ivl_8", 0 0, L_0x55f195c9c9d0;  1 drivers
v0x55f195a4e120_0 .net "a", 0 0, L_0x55f195ca21c0;  alias, 1 drivers
v0x55f195a4e1e0_0 .net "b", 0 0, L_0x55f195ca2890;  alias, 1 drivers
v0x55f195a4e2a0_0 .net "out1", 0 0, L_0x55f195c9cab0;  alias, 1 drivers
v0x55f195a4e340_0 .net "out2", 0 0, L_0x55f195c9ce50;  alias, 1 drivers
v0x55f195a4e3e0_0 .net "s0", 0 0, L_0x55f195ca2d40;  alias, 1 drivers
v0x55f195a4cac0_0 .net "s1", 0 0, L_0x55f195ca2ca0;  alias, 1 drivers
v0x55f195a4cc70_0 .net "s2", 0 0, L_0x55f195ca2c00;  alias, 1 drivers
v0x55f195a4cd10_0 .net "s3", 0 0, L_0x55f195ca2b60;  alias, 1 drivers
S_0x55f195aacb60 .scope module, "M_BAR" "invert_m" 23 92, 27 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x55f195c9eca0 .functor NOT 1, L_0x55f195ca2e50, C4<0>, C4<0>, C4<0>;
v0x55f195aacd10_0 .net "a", 0 0, L_0x55f195ca2e50;  alias, 1 drivers
v0x55f195aacdf0_0 .net "y", 0 0, L_0x55f195c9eca0;  alias, 1 drivers
S_0x55f195aabcb0 .scope module, "OUT_F0" "out_section_f0" 23 133, 28 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x55f195ca0df0 .functor XOR 1, L_0x55f195c9e740, L_0x55f195c9ebe0, C4<0>, C4<0>;
L_0x55f195ca0e60 .functor AND 1, L_0x55f195c9c5f0, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca1100 .functor NOT 1, L_0x55f195ca0e60, C4<0>, C4<0>, C4<0>;
L_0x55f195ca11c0 .functor XOR 1, L_0x55f195ca0df0, L_0x55f195ca1100, C4<0>, C4<0>;
v0x55f195aabec0_0 .net *"_ivl_0", 0 0, L_0x55f195ca0df0;  1 drivers
v0x55f195aabfa0_0 .net *"_ivl_2", 0 0, L_0x55f195ca0e60;  1 drivers
v0x55f195aac080_0 .net *"_ivl_4", 0 0, L_0x55f195ca1100;  1 drivers
v0x55f195a4ce70_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195aacf10_0 .net "f0", 0 0, L_0x55f195ca11c0;  alias, 1 drivers
v0x55f195aaad40_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f195aaae30_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f195aaaf20_0 .net "m_bar", 0 0, L_0x55f195c9eca0;  alias, 1 drivers
S_0x55f195aaafe0 .scope module, "OUT_F1" "out_section_f1" 23 123, 29 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x55f195ca0930 .functor XOR 1, L_0x55f195c9dbf0, L_0x55f195c9e2b0, C4<0>, C4<0>;
L_0x55f195ca09a0 .functor AND 1, L_0x55f195c9c5f0, L_0x55f195c9e740, C4<1>, C4<1>;
L_0x55f195ca0a30 .functor AND 1, L_0x55f195ca09a0, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca0af0 .functor AND 1, L_0x55f195c9ebe0, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca0b60 .functor OR 1, L_0x55f195ca0a30, L_0x55f195ca0af0, C4<0>, C4<0>;
L_0x55f195ca0c70 .functor NOT 1, L_0x55f195ca0b60, C4<0>, C4<0>, C4<0>;
L_0x55f195ca0d30 .functor XOR 1, L_0x55f195ca0930, L_0x55f195ca0c70, C4<0>, C4<0>;
v0x55f195aa3620_0 .net *"_ivl_0", 0 0, L_0x55f195ca0930;  1 drivers
v0x55f195aa3720_0 .net *"_ivl_10", 0 0, L_0x55f195ca0c70;  1 drivers
v0x55f195aa3800_0 .net *"_ivl_2", 0 0, L_0x55f195ca09a0;  1 drivers
v0x55f195aa38c0_0 .net *"_ivl_4", 0 0, L_0x55f195ca0a30;  1 drivers
v0x55f195aa29d0_0 .net *"_ivl_6", 0 0, L_0x55f195ca0af0;  1 drivers
v0x55f195aa2ab0_0 .net *"_ivl_8", 0 0, L_0x55f195ca0b60;  1 drivers
v0x55f195aa2b90_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195aa2c80_0 .net "f1", 0 0, L_0x55f195ca0d30;  alias, 1 drivers
v0x55f195aa2d20_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f195aa2dc0_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f195aa1d00_0 .net "input1_out1", 0 0, L_0x55f195c9dbf0;  alias, 1 drivers
v0x55f195aa1da0_0 .net "input1_out2", 0 0, L_0x55f195c9e2b0;  alias, 1 drivers
v0x55f195aa1e90_0 .net "m_bar", 0 0, L_0x55f195c9eca0;  alias, 1 drivers
S_0x55f195a478e0 .scope module, "OUT_F2" "out_section_f2" 23 111, 30 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x55f195ca0060 .functor XOR 1, L_0x55f195c9d310, L_0x55f195c9d760, C4<0>, C4<0>;
L_0x55f195ca00d0 .functor AND 1, L_0x55f195c9c5f0, L_0x55f195c9e740, C4<1>, C4<1>;
L_0x55f195ca0160 .functor AND 1, L_0x55f195ca00d0, L_0x55f195c9dbf0, C4<1>, C4<1>;
L_0x55f195ca0220 .functor AND 1, L_0x55f195ca0160, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca02e0 .functor AND 1, L_0x55f195c9dbf0, L_0x55f195c9ebe0, C4<1>, C4<1>;
L_0x55f195ca0350 .functor AND 1, L_0x55f195ca02e0, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca0410 .functor OR 1, L_0x55f195ca0220, L_0x55f195ca0350, C4<0>, C4<0>;
L_0x55f195ca0520 .functor AND 1, L_0x55f195c9e2b0, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195ca06f0 .functor OR 1, L_0x55f195ca0410, L_0x55f195ca0520, C4<0>, C4<0>;
L_0x55f195ca0800 .functor NOT 1, L_0x55f195ca06f0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca08c0 .functor XOR 1, L_0x55f195ca0060, L_0x55f195ca0800, C4<0>, C4<0>;
v0x55f195a47bf0_0 .net *"_ivl_0", 0 0, L_0x55f195ca0060;  1 drivers
v0x55f195a47cf0_0 .net *"_ivl_10", 0 0, L_0x55f195ca0350;  1 drivers
v0x55f195aa2060_0 .net *"_ivl_12", 0 0, L_0x55f195ca0410;  1 drivers
v0x55f195a6a1f0_0 .net *"_ivl_14", 0 0, L_0x55f195ca0520;  1 drivers
v0x55f195a6a2d0_0 .net *"_ivl_16", 0 0, L_0x55f195ca06f0;  1 drivers
v0x55f195a6a3b0_0 .net *"_ivl_18", 0 0, L_0x55f195ca0800;  1 drivers
v0x55f195a6a490_0 .net *"_ivl_2", 0 0, L_0x55f195ca00d0;  1 drivers
v0x55f195a6a570_0 .net *"_ivl_4", 0 0, L_0x55f195ca0160;  1 drivers
v0x55f195a69380_0 .net *"_ivl_6", 0 0, L_0x55f195ca0220;  1 drivers
v0x55f195a69460_0 .net *"_ivl_8", 0 0, L_0x55f195ca02e0;  1 drivers
v0x55f195a69540_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195a695e0_0 .net "f2", 0 0, L_0x55f195ca08c0;  alias, 1 drivers
v0x55f195a69680_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f195a69720_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f195a68500_0 .net "input1_out1", 0 0, L_0x55f195c9dbf0;  alias, 1 drivers
v0x55f195a685a0_0 .net "input1_out2", 0 0, L_0x55f195c9e2b0;  alias, 1 drivers
v0x55f195a68640_0 .net "input2_out1", 0 0, L_0x55f195c9d310;  alias, 1 drivers
v0x55f195a687f0_0 .net "input2_out2", 0 0, L_0x55f195c9d760;  alias, 1 drivers
v0x55f195a9b8b0_0 .net "m_bar", 0 0, L_0x55f195c9eca0;  alias, 1 drivers
S_0x55f195a9ba50 .scope module, "OUT_F3" "out_section_f3" 23 97, 31 1 0, S_0x55f195bad3e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x55f195c9ed50 .functor XOR 1, L_0x55f195c9cab0, L_0x55f195c9ce50, C4<0>, C4<0>;
L_0x55f195c9ede0 .functor AND 1, L_0x55f195c9c5f0, L_0x55f195c9e740, C4<1>, C4<1>;
L_0x55f195c9f090 .functor AND 1, L_0x55f195c9ede0, L_0x55f195c9dbf0, C4<1>, C4<1>;
L_0x55f195c9f150 .functor AND 1, L_0x55f195c9f090, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195c9f210 .functor AND 1, L_0x55f195c9f150, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195c9f2d0 .functor AND 1, L_0x55f195c9dbf0, L_0x55f195c9d310, C4<1>, C4<1>;
L_0x55f195c9f450 .functor AND 1, L_0x55f195c9f2d0, L_0x55f195c9ebe0, C4<1>, C4<1>;
L_0x55f195c9f620 .functor AND 1, L_0x55f195c9f450, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195c9f840 .functor OR 1, L_0x55f195c9f210, L_0x55f195c9f620, C4<0>, C4<0>;
L_0x55f195c9f950 .functor AND 1, L_0x55f195c9d310, L_0x55f195c9e2b0, C4<1>, C4<1>;
L_0x55f195c9fad0 .functor AND 1, L_0x55f195c9f950, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195c9fb40 .functor OR 1, L_0x55f195c9f840, L_0x55f195c9fad0, C4<0>, C4<0>;
L_0x55f195c9fcc0 .functor AND 1, L_0x55f195c9d760, L_0x55f195c9eca0, C4<1>, C4<1>;
L_0x55f195c9fd30 .functor OR 1, L_0x55f195c9fb40, L_0x55f195c9fcc0, C4<0>, C4<0>;
L_0x55f195c9fc50 .functor NOT 1, L_0x55f195c9fd30, C4<0>, C4<0>, C4<0>;
L_0x55f195c9ff10 .functor XOR 1, L_0x55f195c9ed50, L_0x55f195c9fc50, C4<0>, C4<0>;
v0x55f195a99ab0_0 .net *"_ivl_0", 0 0, L_0x55f195c9ed50;  1 drivers
v0x55f195a99bb0_0 .net *"_ivl_10", 0 0, L_0x55f195c9f2d0;  1 drivers
v0x55f195a99c90_0 .net *"_ivl_12", 0 0, L_0x55f195c9f450;  1 drivers
v0x55f195a99d50_0 .net *"_ivl_14", 0 0, L_0x55f195c9f620;  1 drivers
v0x55f195a99e30_0 .net *"_ivl_16", 0 0, L_0x55f195c9f840;  1 drivers
v0x55f195a97520_0 .net *"_ivl_18", 0 0, L_0x55f195c9f950;  1 drivers
v0x55f195a97600_0 .net *"_ivl_2", 0 0, L_0x55f195c9ede0;  1 drivers
v0x55f195a976e0_0 .net *"_ivl_20", 0 0, L_0x55f195c9fad0;  1 drivers
v0x55f195a977c0_0 .net *"_ivl_22", 0 0, L_0x55f195c9fb40;  1 drivers
v0x55f195a978a0_0 .net *"_ivl_24", 0 0, L_0x55f195c9fcc0;  1 drivers
v0x55f195a945a0_0 .net *"_ivl_26", 0 0, L_0x55f195c9fd30;  1 drivers
v0x55f195a94680_0 .net *"_ivl_28", 0 0, L_0x55f195c9fc50;  1 drivers
v0x55f195a94760_0 .net *"_ivl_4", 0 0, L_0x55f195c9f090;  1 drivers
v0x55f195a94840_0 .net *"_ivl_6", 0 0, L_0x55f195c9f150;  1 drivers
v0x55f195a94920_0 .net *"_ivl_8", 0 0, L_0x55f195c9f210;  1 drivers
v0x55f195a3b600_0 .net "ci_bar", 0 0, L_0x55f195c9c5f0;  alias, 1 drivers
v0x55f195a3b6a0_0 .net "f3", 0 0, L_0x55f195c9ff10;  alias, 1 drivers
v0x55f195a3b850_0 .net "input0_out1", 0 0, L_0x55f195c9e740;  alias, 1 drivers
v0x55f195a3b8f0_0 .net "input0_out2", 0 0, L_0x55f195c9ebe0;  alias, 1 drivers
v0x55f195a3b990_0 .net "input1_out1", 0 0, L_0x55f195c9dbf0;  alias, 1 drivers
v0x55f195a5cde0_0 .net "input1_out2", 0 0, L_0x55f195c9e2b0;  alias, 1 drivers
v0x55f195a5cf10_0 .net "input2_out1", 0 0, L_0x55f195c9d310;  alias, 1 drivers
v0x55f195a5cfb0_0 .net "input2_out2", 0 0, L_0x55f195c9d760;  alias, 1 drivers
v0x55f195a5d050_0 .net "input3_out1", 0 0, L_0x55f195c9cab0;  alias, 1 drivers
v0x55f195a5d0f0_0 .net "input3_out2", 0 0, L_0x55f195c9ce50;  alias, 1 drivers
v0x55f195a5d190_0 .net "m_bar", 0 0, L_0x55f195c9eca0;  alias, 1 drivers
S_0x55f195a599c0 .scope module, "U2" "ta181_bar" 20 48, 22 8 0, S_0x55f195b5bf30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x55f195ca2f80 .functor NOT 1, L_0x55f195ca8cf0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca3010 .functor NOT 1, L_0x55f195c9c4f0, C4<0>, C4<0>, C4<0>;
v0x55f195c55a60_0 .net "A0_BAR", 0 0, L_0x55f195ca9720;  1 drivers
v0x55f195c55b20_0 .net "A1_BAR", 0 0, L_0x55f195ca95f0;  1 drivers
v0x55f195c55be0_0 .net "A2_BAR", 0 0, L_0x55f195ca9550;  1 drivers
v0x55f195c55c80_0 .net "A3_BAR", 0 0, L_0x55f195ca8f90;  1 drivers
v0x55f195c55d20_0 .net "AEQB", 0 0, L_0x55f195ca9380;  alias, 1 drivers
v0x55f195c55dc0_0 .net "B0_BAR", 0 0, L_0x55f195ca9970;  1 drivers
v0x55f195c55e60_0 .net "B1_BAR", 0 0, L_0x55f195ca9ab0;  1 drivers
v0x55f195c55f50_0 .net "B2_BAR", 0 0, L_0x55f195ca9a10;  1 drivers
v0x55f195c56040_0 .net "B3_BAR", 0 0, L_0x55f195ca97c0;  1 drivers
v0x55f195c56170_0 .net "CI", 0 0, L_0x55f195c9c4f0;  alias, 1 drivers
v0x55f195c56210_0 .net "CI_BAR", 0 0, L_0x55f195ca3010;  1 drivers
v0x55f195c562b0_0 .net "CO", 0 0, L_0x55f195ca2f80;  alias, 1 drivers
v0x55f195c56350_0 .net "CO_BAR", 0 0, L_0x55f195ca8cf0;  1 drivers
v0x55f195c56440_0 .net "F0_BAR", 0 0, L_0x55f195ca8040;  1 drivers
v0x55f195c564e0_0 .net "F1_BAR", 0 0, L_0x55f195ca7bb0;  1 drivers
v0x55f195c56580_0 .net "F2_BAR", 0 0, L_0x55f195ca7740;  1 drivers
v0x55f195c56620_0 .net "F3_BAR", 0 0, L_0x55f195ca6d90;  1 drivers
v0x55f195c567d0_0 .net "G_BAR", 0 0, L_0x55f195ca8930;  alias, 1 drivers
v0x55f195c568c0_0 .net "M", 0 0, L_0x55f195caa120;  1 drivers
v0x55f195c569b0_0 .net "P_BAR", 0 0, L_0x55f195ca90f0;  alias, 1 drivers
v0x55f195c56aa0_0 .net "S0", 0 0, L_0x55f195caa080;  1 drivers
v0x55f195c56b40_0 .net "S1", 0 0, L_0x55f195ca9f10;  1 drivers
v0x55f195c56be0_0 .net "S2", 0 0, L_0x55f195ca9e70;  1 drivers
v0x55f195c56c80_0 .net "S3", 0 0, L_0x55f195ca9c00;  1 drivers
S_0x55f195aa7ae0 .scope module, "U1" "jeff_74x181" 22 31, 23 16 0, S_0x55f195a599c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x55f195c53f80_0 .net "a0", 0 0, L_0x55f195ca9720;  alias, 1 drivers
v0x55f195c54040_0 .net "a1", 0 0, L_0x55f195ca95f0;  alias, 1 drivers
v0x55f195c540e0_0 .net "a2", 0 0, L_0x55f195ca9550;  alias, 1 drivers
v0x55f195c54180_0 .net "a3", 0 0, L_0x55f195ca8f90;  alias, 1 drivers
v0x55f195c54220_0 .net "aeqb", 0 0, L_0x55f195ca9380;  alias, 1 drivers
v0x55f195c542c0_0 .net "b0", 0 0, L_0x55f195ca9970;  alias, 1 drivers
v0x55f195c54360_0 .net "b1", 0 0, L_0x55f195ca9ab0;  alias, 1 drivers
v0x55f195c54400_0 .net "b2", 0 0, L_0x55f195ca9a10;  alias, 1 drivers
v0x55f195c544a0_0 .net "b3", 0 0, L_0x55f195ca97c0;  alias, 1 drivers
v0x55f195c545d0_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c54670_0 .net "co_bar", 0 0, L_0x55f195ca8cf0;  alias, 1 drivers
v0x55f195c54740_0 .net "f0", 0 0, L_0x55f195ca8040;  alias, 1 drivers
v0x55f195c547e0_0 .net "f1", 0 0, L_0x55f195ca7bb0;  alias, 1 drivers
v0x55f195c54880_0 .net "f2", 0 0, L_0x55f195ca7740;  alias, 1 drivers
v0x55f195c54970_0 .net "f3", 0 0, L_0x55f195ca6d90;  alias, 1 drivers
v0x55f195c54a60_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  1 drivers
v0x55f195c54b00_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  1 drivers
v0x55f195c54cb0_0 .net "input1_out1", 0 0, L_0x55f195ca4a70;  1 drivers
v0x55f195c54d50_0 .net "input1_out2", 0 0, L_0x55f195ca5130;  1 drivers
v0x55f195c54df0_0 .net "input2_out1", 0 0, L_0x55f195ca3f20;  1 drivers
v0x55f195c54e90_0 .net "input2_out2", 0 0, L_0x55f195ca43c0;  1 drivers
v0x55f195c54fc0_0 .net "input3_out1", 0 0, L_0x55f195ca34a0;  1 drivers
v0x55f195c55060_0 .net "input3_out2", 0 0, L_0x55f195ca3930;  1 drivers
v0x55f195c55100_0 .net "m", 0 0, L_0x55f195caa120;  alias, 1 drivers
v0x55f195c551a0_0 .net "m_bar", 0 0, L_0x55f195ca5b20;  1 drivers
v0x55f195c55240_0 .net "s0", 0 0, L_0x55f195caa080;  alias, 1 drivers
v0x55f195c55370_0 .net "s1", 0 0, L_0x55f195ca9f10;  alias, 1 drivers
v0x55f195c554a0_0 .net "s2", 0 0, L_0x55f195ca9e70;  alias, 1 drivers
v0x55f195c555d0_0 .net "s3", 0 0, L_0x55f195ca9c00;  alias, 1 drivers
v0x55f195c55700_0 .net "x", 0 0, L_0x55f195ca90f0;  alias, 1 drivers
v0x55f195c557a0_0 .net "y", 0 0, L_0x55f195ca8930;  alias, 1 drivers
S_0x55f1959a0d70 .scope module, "AEQB" "aeqb" 23 156, 24 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x55f195ca9210 .functor AND 1, L_0x55f195ca6d90, L_0x55f195ca7740, C4<1>, C4<1>;
L_0x55f195ca92a0 .functor AND 1, L_0x55f195ca9210, L_0x55f195ca7bb0, C4<1>, C4<1>;
L_0x55f195ca9380 .functor AND 1, L_0x55f195ca92a0, L_0x55f195ca8040, C4<1>, C4<1>;
v0x55f1959a0f70_0 .net *"_ivl_0", 0 0, L_0x55f195ca9210;  1 drivers
v0x55f1959a1070_0 .net *"_ivl_2", 0 0, L_0x55f195ca92a0;  1 drivers
v0x55f1959a1150_0 .net "aeqb", 0 0, L_0x55f195ca9380;  alias, 1 drivers
v0x55f195a59dc0_0 .net "f0", 0 0, L_0x55f195ca8040;  alias, 1 drivers
v0x55f195aa7ee0_0 .net "f1", 0 0, L_0x55f195ca7bb0;  alias, 1 drivers
v0x55f195c482f0_0 .net "f2", 0 0, L_0x55f195ca7740;  alias, 1 drivers
v0x55f195c48390_0 .net "f3", 0 0, L_0x55f195ca6d90;  alias, 1 drivers
S_0x55f195c484b0 .scope module, "GPC" "g_p_carry_section" 23 141, 25 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x55f195ca8100 .functor AND 1, L_0x55f195ca34a0, L_0x55f195ca43c0, C4<1>, C4<1>;
L_0x55f195ca8170 .functor OR 1, L_0x55f195ca3930, L_0x55f195ca8100, C4<0>, C4<0>;
L_0x55f195ca8250 .functor AND 1, L_0x55f195ca34a0, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca82c0 .functor AND 1, L_0x55f195ca8250, L_0x55f195ca5130, C4<1>, C4<1>;
L_0x55f195ca8380 .functor OR 1, L_0x55f195ca8170, L_0x55f195ca82c0, C4<0>, C4<0>;
L_0x55f195ca8490 .functor AND 1, L_0x55f195ca34a0, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca8650 .functor AND 1, L_0x55f195ca8490, L_0x55f195ca4a70, C4<1>, C4<1>;
L_0x55f195ca8710 .functor AND 1, L_0x55f195ca8650, L_0x55f195ca5a60, C4<1>, C4<1>;
L_0x55f195ca8820 .functor OR 1, L_0x55f195ca8380, L_0x55f195ca8710, C4<0>, C4<0>;
L_0x55f195ca8930 .functor NOT 1, L_0x55f195ca8820, C4<0>, C4<0>, C4<0>;
L_0x55f195ca89a0 .functor NOT 1, L_0x55f195ca8930, C4<0>, C4<0>, C4<0>;
L_0x55f195ca8a10 .functor AND 1, L_0x55f195ca34a0, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca8af0 .functor AND 1, L_0x55f195ca8a10, L_0x55f195ca4a70, C4<1>, C4<1>;
L_0x55f195ca8b60 .functor AND 1, L_0x55f195ca8af0, L_0x55f195ca55c0, C4<1>, C4<1>;
L_0x55f195ca8a80 .functor AND 1, L_0x55f195ca8b60, L_0x55f195ca3010, C4<1>, C4<1>;
L_0x55f195ca8cf0 .functor OR 1, L_0x55f195ca89a0, L_0x55f195ca8a80, C4<0>, C4<0>;
L_0x55f195ca8e40 .functor AND 1, L_0x55f195ca34a0, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca8ed0 .functor AND 1, L_0x55f195ca8e40, L_0x55f195ca4a70, C4<1>, C4<1>;
L_0x55f195ca9030 .functor AND 1, L_0x55f195ca8ed0, L_0x55f195ca55c0, C4<1>, C4<1>;
L_0x55f195ca90f0 .functor NOT 1, L_0x55f195ca9030, C4<0>, C4<0>, C4<0>;
v0x55f195c487e0_0 .net *"_ivl_0", 0 0, L_0x55f195ca8100;  1 drivers
v0x55f195c488c0_0 .net *"_ivl_10", 0 0, L_0x55f195ca8490;  1 drivers
v0x55f195c489a0_0 .net *"_ivl_12", 0 0, L_0x55f195ca8650;  1 drivers
v0x55f195c48a60_0 .net *"_ivl_14", 0 0, L_0x55f195ca8710;  1 drivers
v0x55f195c48b40_0 .net *"_ivl_16", 0 0, L_0x55f195ca8820;  1 drivers
v0x55f195c48c70_0 .net *"_ivl_2", 0 0, L_0x55f195ca8170;  1 drivers
v0x55f195c48d50_0 .net *"_ivl_20", 0 0, L_0x55f195ca89a0;  1 drivers
v0x55f195c48e30_0 .net *"_ivl_22", 0 0, L_0x55f195ca8a10;  1 drivers
v0x55f195c48f10_0 .net *"_ivl_24", 0 0, L_0x55f195ca8af0;  1 drivers
v0x55f195c48ff0_0 .net *"_ivl_26", 0 0, L_0x55f195ca8b60;  1 drivers
v0x55f195c490d0_0 .net *"_ivl_28", 0 0, L_0x55f195ca8a80;  1 drivers
v0x55f195c491b0_0 .net *"_ivl_32", 0 0, L_0x55f195ca8e40;  1 drivers
v0x55f195c49290_0 .net *"_ivl_34", 0 0, L_0x55f195ca8ed0;  1 drivers
v0x55f195c49370_0 .net *"_ivl_36", 0 0, L_0x55f195ca9030;  1 drivers
v0x55f195c49450_0 .net *"_ivl_4", 0 0, L_0x55f195ca8250;  1 drivers
v0x55f195c49530_0 .net *"_ivl_6", 0 0, L_0x55f195ca82c0;  1 drivers
v0x55f195c49610_0 .net *"_ivl_8", 0 0, L_0x55f195ca8380;  1 drivers
v0x55f195c49800_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c498c0_0 .net "co_bar", 0 0, L_0x55f195ca8cf0;  alias, 1 drivers
v0x55f195c49980_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c49a40_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c49b00_0 .net "input1_out1", 0 0, L_0x55f195ca4a70;  alias, 1 drivers
v0x55f195c49bc0_0 .net "input1_out2", 0 0, L_0x55f195ca5130;  alias, 1 drivers
v0x55f195c49c80_0 .net "input2_out1", 0 0, L_0x55f195ca3f20;  alias, 1 drivers
v0x55f195c49d40_0 .net "input2_out2", 0 0, L_0x55f195ca43c0;  alias, 1 drivers
v0x55f195c49e00_0 .net "input3_out1", 0 0, L_0x55f195ca34a0;  alias, 1 drivers
v0x55f195c49ec0_0 .net "input3_out2", 0 0, L_0x55f195ca3930;  alias, 1 drivers
v0x55f195c49f80_0 .net "x", 0 0, L_0x55f195ca90f0;  alias, 1 drivers
v0x55f195c4a020_0 .net "y", 0 0, L_0x55f195ca8930;  alias, 1 drivers
S_0x55f195c4a1c0 .scope module, "INPUT0" "input_section" 23 81, 26 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195ca51f0 .functor AND 1, L_0x55f195ca9970, L_0x55f195ca9c00, C4<1>, C4<1>;
L_0x55f195ca5280 .functor AND 1, L_0x55f195ca51f0, L_0x55f195ca9720, C4<1>, C4<1>;
L_0x55f195ca5360 .functor AND 1, L_0x55f195ca9720, L_0x55f195ca9e70, C4<1>, C4<1>;
L_0x55f195ca53d0 .functor NOT 1, L_0x55f195ca9970, C4<0>, C4<0>, C4<0>;
L_0x55f195ca5440 .functor AND 1, L_0x55f195ca5360, L_0x55f195ca53d0, C4<1>, C4<1>;
L_0x55f195ca54b0 .functor OR 1, L_0x55f195ca5280, L_0x55f195ca5440, C4<0>, C4<0>;
L_0x55f195ca55c0 .functor NOT 1, L_0x55f195ca54b0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca5680 .functor NOT 1, L_0x55f195ca9970, C4<0>, C4<0>, C4<0>;
L_0x55f195ca5740 .functor AND 1, L_0x55f195ca5680, L_0x55f195ca9f10, C4<1>, C4<1>;
L_0x55f195ca5800 .functor AND 1, L_0x55f195caa080, L_0x55f195ca9970, C4<1>, C4<1>;
L_0x55f195ca5870 .functor OR 1, L_0x55f195ca5740, L_0x55f195ca5800, C4<0>, C4<0>;
L_0x55f195ca5930 .functor OR 1, L_0x55f195ca5870, L_0x55f195ca9720, C4<0>, C4<0>;
L_0x55f195ca5a60 .functor NOT 1, L_0x55f195ca5930, C4<0>, C4<0>, C4<0>;
v0x55f195c4a470_0 .net *"_ivl_0", 0 0, L_0x55f195ca51f0;  1 drivers
v0x55f195c4a550_0 .net *"_ivl_10", 0 0, L_0x55f195ca54b0;  1 drivers
v0x55f195c4a630_0 .net *"_ivl_14", 0 0, L_0x55f195ca5680;  1 drivers
v0x55f195c4a6f0_0 .net *"_ivl_16", 0 0, L_0x55f195ca5740;  1 drivers
v0x55f195c4a7d0_0 .net *"_ivl_18", 0 0, L_0x55f195ca5800;  1 drivers
v0x55f195c4a900_0 .net *"_ivl_2", 0 0, L_0x55f195ca5280;  1 drivers
v0x55f195c4a9e0_0 .net *"_ivl_20", 0 0, L_0x55f195ca5870;  1 drivers
v0x55f195c4aac0_0 .net *"_ivl_22", 0 0, L_0x55f195ca5930;  1 drivers
v0x55f195c4aba0_0 .net *"_ivl_4", 0 0, L_0x55f195ca5360;  1 drivers
v0x55f195c4ac80_0 .net *"_ivl_6", 0 0, L_0x55f195ca53d0;  1 drivers
v0x55f195c4ad60_0 .net *"_ivl_8", 0 0, L_0x55f195ca5440;  1 drivers
v0x55f195c4ae40_0 .net "a", 0 0, L_0x55f195ca9720;  alias, 1 drivers
v0x55f195c4af00_0 .net "b", 0 0, L_0x55f195ca9970;  alias, 1 drivers
v0x55f195c4afc0_0 .net "out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c4b060_0 .net "out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c4b100_0 .net "s0", 0 0, L_0x55f195caa080;  alias, 1 drivers
v0x55f195c4b1a0_0 .net "s1", 0 0, L_0x55f195ca9f10;  alias, 1 drivers
v0x55f195c4b350_0 .net "s2", 0 0, L_0x55f195ca9e70;  alias, 1 drivers
v0x55f195c4b410_0 .net "s3", 0 0, L_0x55f195ca9c00;  alias, 1 drivers
S_0x55f195c4b5d0 .scope module, "INPUT1" "input_section" 23 70, 26 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195ca4480 .functor AND 1, L_0x55f195ca9ab0, L_0x55f195ca9c00, C4<1>, C4<1>;
L_0x55f195ca4620 .functor AND 1, L_0x55f195ca4480, L_0x55f195ca95f0, C4<1>, C4<1>;
L_0x55f195ca4700 .functor AND 1, L_0x55f195ca95f0, L_0x55f195ca9e70, C4<1>, C4<1>;
L_0x55f195ca4880 .functor NOT 1, L_0x55f195ca9ab0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca48f0 .functor AND 1, L_0x55f195ca4700, L_0x55f195ca4880, C4<1>, C4<1>;
L_0x55f195ca4960 .functor OR 1, L_0x55f195ca4620, L_0x55f195ca48f0, C4<0>, C4<0>;
L_0x55f195ca4a70 .functor NOT 1, L_0x55f195ca4960, C4<0>, C4<0>, C4<0>;
L_0x55f195ca4b30 .functor NOT 1, L_0x55f195ca9ab0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca4bf0 .functor AND 1, L_0x55f195ca4b30, L_0x55f195ca9f10, C4<1>, C4<1>;
L_0x55f195ca4dc0 .functor AND 1, L_0x55f195caa080, L_0x55f195ca9ab0, C4<1>, C4<1>;
L_0x55f195ca4f40 .functor OR 1, L_0x55f195ca4bf0, L_0x55f195ca4dc0, C4<0>, C4<0>;
L_0x55f195ca5000 .functor OR 1, L_0x55f195ca4f40, L_0x55f195ca95f0, C4<0>, C4<0>;
L_0x55f195ca5130 .functor NOT 1, L_0x55f195ca5000, C4<0>, C4<0>, C4<0>;
v0x55f195c4b880_0 .net *"_ivl_0", 0 0, L_0x55f195ca4480;  1 drivers
v0x55f195c4b980_0 .net *"_ivl_10", 0 0, L_0x55f195ca4960;  1 drivers
v0x55f195c4ba60_0 .net *"_ivl_14", 0 0, L_0x55f195ca4b30;  1 drivers
v0x55f195c4bb20_0 .net *"_ivl_16", 0 0, L_0x55f195ca4bf0;  1 drivers
v0x55f195c4bc00_0 .net *"_ivl_18", 0 0, L_0x55f195ca4dc0;  1 drivers
v0x55f195c4bd30_0 .net *"_ivl_2", 0 0, L_0x55f195ca4620;  1 drivers
v0x55f195c4be10_0 .net *"_ivl_20", 0 0, L_0x55f195ca4f40;  1 drivers
v0x55f195c4bef0_0 .net *"_ivl_22", 0 0, L_0x55f195ca5000;  1 drivers
v0x55f195c4bfd0_0 .net *"_ivl_4", 0 0, L_0x55f195ca4700;  1 drivers
v0x55f195c4c0b0_0 .net *"_ivl_6", 0 0, L_0x55f195ca4880;  1 drivers
v0x55f195c4c190_0 .net *"_ivl_8", 0 0, L_0x55f195ca48f0;  1 drivers
v0x55f195c4c270_0 .net "a", 0 0, L_0x55f195ca95f0;  alias, 1 drivers
v0x55f195c4c330_0 .net "b", 0 0, L_0x55f195ca9ab0;  alias, 1 drivers
v0x55f195c4c3f0_0 .net "out1", 0 0, L_0x55f195ca4a70;  alias, 1 drivers
v0x55f195c4c490_0 .net "out2", 0 0, L_0x55f195ca5130;  alias, 1 drivers
v0x55f195c4c560_0 .net "s0", 0 0, L_0x55f195caa080;  alias, 1 drivers
v0x55f195c4c630_0 .net "s1", 0 0, L_0x55f195ca9f10;  alias, 1 drivers
v0x55f195c4c810_0 .net "s2", 0 0, L_0x55f195ca9e70;  alias, 1 drivers
v0x55f195c4c8e0_0 .net "s3", 0 0, L_0x55f195ca9c00;  alias, 1 drivers
S_0x55f195c4c9f0 .scope module, "INPUT2" "input_section" 23 59, 26 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195ca3a30 .functor AND 1, L_0x55f195ca9a10, L_0x55f195ca9c00, C4<1>, C4<1>;
L_0x55f195ca3ac0 .functor AND 1, L_0x55f195ca3a30, L_0x55f195ca9550, C4<1>, C4<1>;
L_0x55f195ca3ba0 .functor AND 1, L_0x55f195ca9550, L_0x55f195ca9e70, C4<1>, C4<1>;
L_0x55f195ca3ca0 .functor NOT 1, L_0x55f195ca9a10, C4<0>, C4<0>, C4<0>;
L_0x55f195ca3da0 .functor AND 1, L_0x55f195ca3ba0, L_0x55f195ca3ca0, C4<1>, C4<1>;
L_0x55f195ca3e10 .functor OR 1, L_0x55f195ca3ac0, L_0x55f195ca3da0, C4<0>, C4<0>;
L_0x55f195ca3f20 .functor NOT 1, L_0x55f195ca3e10, C4<0>, C4<0>, C4<0>;
L_0x55f195ca3fe0 .functor NOT 1, L_0x55f195ca9a10, C4<0>, C4<0>, C4<0>;
L_0x55f195ca40a0 .functor AND 1, L_0x55f195ca3fe0, L_0x55f195ca9f10, C4<1>, C4<1>;
L_0x55f195ca4160 .functor AND 1, L_0x55f195caa080, L_0x55f195ca9a10, C4<1>, C4<1>;
L_0x55f195ca41d0 .functor OR 1, L_0x55f195ca40a0, L_0x55f195ca4160, C4<0>, C4<0>;
L_0x55f195ca4290 .functor OR 1, L_0x55f195ca41d0, L_0x55f195ca9550, C4<0>, C4<0>;
L_0x55f195ca43c0 .functor NOT 1, L_0x55f195ca4290, C4<0>, C4<0>, C4<0>;
v0x55f195c4ccf0_0 .net *"_ivl_0", 0 0, L_0x55f195ca3a30;  1 drivers
v0x55f195c4cdf0_0 .net *"_ivl_10", 0 0, L_0x55f195ca3e10;  1 drivers
v0x55f195c4ced0_0 .net *"_ivl_14", 0 0, L_0x55f195ca3fe0;  1 drivers
v0x55f195c4cf90_0 .net *"_ivl_16", 0 0, L_0x55f195ca40a0;  1 drivers
v0x55f195c4d070_0 .net *"_ivl_18", 0 0, L_0x55f195ca4160;  1 drivers
v0x55f195c4d1a0_0 .net *"_ivl_2", 0 0, L_0x55f195ca3ac0;  1 drivers
v0x55f195c4d280_0 .net *"_ivl_20", 0 0, L_0x55f195ca41d0;  1 drivers
v0x55f195c4d360_0 .net *"_ivl_22", 0 0, L_0x55f195ca4290;  1 drivers
v0x55f195c4d440_0 .net *"_ivl_4", 0 0, L_0x55f195ca3ba0;  1 drivers
v0x55f195c4d520_0 .net *"_ivl_6", 0 0, L_0x55f195ca3ca0;  1 drivers
v0x55f195c4d600_0 .net *"_ivl_8", 0 0, L_0x55f195ca3da0;  1 drivers
v0x55f195c4d6e0_0 .net "a", 0 0, L_0x55f195ca9550;  alias, 1 drivers
v0x55f195c4d7a0_0 .net "b", 0 0, L_0x55f195ca9a10;  alias, 1 drivers
v0x55f195c4d860_0 .net "out1", 0 0, L_0x55f195ca3f20;  alias, 1 drivers
v0x55f195c4d900_0 .net "out2", 0 0, L_0x55f195ca43c0;  alias, 1 drivers
v0x55f195c4d9d0_0 .net "s0", 0 0, L_0x55f195caa080;  alias, 1 drivers
v0x55f195c4da70_0 .net "s1", 0 0, L_0x55f195ca9f10;  alias, 1 drivers
v0x55f195c4dc70_0 .net "s2", 0 0, L_0x55f195ca9e70;  alias, 1 drivers
v0x55f195c4dd60_0 .net "s3", 0 0, L_0x55f195ca9c00;  alias, 1 drivers
S_0x55f195c4df60 .scope module, "INPUT3" "input_section" 23 48, 26 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55f195ca30a0 .functor AND 1, L_0x55f195ca97c0, L_0x55f195ca9c00, C4<1>, C4<1>;
L_0x55f195ca3130 .functor AND 1, L_0x55f195ca30a0, L_0x55f195ca8f90, C4<1>, C4<1>;
L_0x55f195ca31c0 .functor AND 1, L_0x55f195ca8f90, L_0x55f195ca9e70, C4<1>, C4<1>;
L_0x55f195ca32c0 .functor NOT 1, L_0x55f195ca97c0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca33c0 .functor AND 1, L_0x55f195ca31c0, L_0x55f195ca32c0, C4<1>, C4<1>;
L_0x55f195ca3430 .functor OR 1, L_0x55f195ca3130, L_0x55f195ca33c0, C4<0>, C4<0>;
L_0x55f195ca34a0 .functor NOT 1, L_0x55f195ca3430, C4<0>, C4<0>, C4<0>;
L_0x55f195ca35a0 .functor NOT 1, L_0x55f195ca97c0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca3660 .functor AND 1, L_0x55f195ca35a0, L_0x55f195ca9f10, C4<1>, C4<1>;
L_0x55f195ca36d0 .functor AND 1, L_0x55f195caa080, L_0x55f195ca97c0, C4<1>, C4<1>;
L_0x55f195ca3740 .functor OR 1, L_0x55f195ca3660, L_0x55f195ca36d0, C4<0>, C4<0>;
L_0x55f195ca3800 .functor OR 1, L_0x55f195ca3740, L_0x55f195ca8f90, C4<0>, C4<0>;
L_0x55f195ca3930 .functor NOT 1, L_0x55f195ca3800, C4<0>, C4<0>, C4<0>;
v0x55f195c4e210_0 .net *"_ivl_0", 0 0, L_0x55f195ca30a0;  1 drivers
v0x55f195c4e310_0 .net *"_ivl_10", 0 0, L_0x55f195ca3430;  1 drivers
v0x55f195c4e3f0_0 .net *"_ivl_14", 0 0, L_0x55f195ca35a0;  1 drivers
v0x55f195c4e4b0_0 .net *"_ivl_16", 0 0, L_0x55f195ca3660;  1 drivers
v0x55f195c4e590_0 .net *"_ivl_18", 0 0, L_0x55f195ca36d0;  1 drivers
v0x55f195c4e6c0_0 .net *"_ivl_2", 0 0, L_0x55f195ca3130;  1 drivers
v0x55f195c4e7a0_0 .net *"_ivl_20", 0 0, L_0x55f195ca3740;  1 drivers
v0x55f195c4e880_0 .net *"_ivl_22", 0 0, L_0x55f195ca3800;  1 drivers
v0x55f195c4e960_0 .net *"_ivl_4", 0 0, L_0x55f195ca31c0;  1 drivers
v0x55f195c4ea40_0 .net *"_ivl_6", 0 0, L_0x55f195ca32c0;  1 drivers
v0x55f195c4eb20_0 .net *"_ivl_8", 0 0, L_0x55f195ca33c0;  1 drivers
v0x55f195c4ec00_0 .net "a", 0 0, L_0x55f195ca8f90;  alias, 1 drivers
v0x55f195c4ecc0_0 .net "b", 0 0, L_0x55f195ca97c0;  alias, 1 drivers
v0x55f195c4ed80_0 .net "out1", 0 0, L_0x55f195ca34a0;  alias, 1 drivers
v0x55f195c4ee20_0 .net "out2", 0 0, L_0x55f195ca3930;  alias, 1 drivers
v0x55f195c4eec0_0 .net "s0", 0 0, L_0x55f195caa080;  alias, 1 drivers
v0x55f195c4ef60_0 .net "s1", 0 0, L_0x55f195ca9f10;  alias, 1 drivers
v0x55f195c4f110_0 .net "s2", 0 0, L_0x55f195ca9e70;  alias, 1 drivers
v0x55f195c4f1b0_0 .net "s3", 0 0, L_0x55f195ca9c00;  alias, 1 drivers
S_0x55f195c4f310 .scope module, "M_BAR" "invert_m" 23 92, 27 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x55f195ca5b20 .functor NOT 1, L_0x55f195caa120, C4<0>, C4<0>, C4<0>;
v0x55f195c4f4c0_0 .net "a", 0 0, L_0x55f195caa120;  alias, 1 drivers
v0x55f195c4f5a0_0 .net "y", 0 0, L_0x55f195ca5b20;  alias, 1 drivers
S_0x55f195c4f6c0 .scope module, "OUT_F0" "out_section_f0" 23 133, 28 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x55f195ca7c70 .functor XOR 1, L_0x55f195ca55c0, L_0x55f195ca5a60, C4<0>, C4<0>;
L_0x55f195ca7ce0 .functor AND 1, L_0x55f195ca3010, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca7f80 .functor NOT 1, L_0x55f195ca7ce0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca8040 .functor XOR 1, L_0x55f195ca7c70, L_0x55f195ca7f80, C4<0>, C4<0>;
v0x55f195c4f8a0_0 .net *"_ivl_0", 0 0, L_0x55f195ca7c70;  1 drivers
v0x55f195c4f980_0 .net *"_ivl_2", 0 0, L_0x55f195ca7ce0;  1 drivers
v0x55f195c4fa60_0 .net *"_ivl_4", 0 0, L_0x55f195ca7f80;  1 drivers
v0x55f195c4fb20_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c4fbf0_0 .net "f0", 0 0, L_0x55f195ca8040;  alias, 1 drivers
v0x55f195c4fce0_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c4fdd0_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c4fec0_0 .net "m_bar", 0 0, L_0x55f195ca5b20;  alias, 1 drivers
S_0x55f195c4ffa0 .scope module, "OUT_F1" "out_section_f1" 23 123, 29 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x55f195ca77b0 .functor XOR 1, L_0x55f195ca4a70, L_0x55f195ca5130, C4<0>, C4<0>;
L_0x55f195ca7820 .functor AND 1, L_0x55f195ca3010, L_0x55f195ca55c0, C4<1>, C4<1>;
L_0x55f195ca78b0 .functor AND 1, L_0x55f195ca7820, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca7970 .functor AND 1, L_0x55f195ca5a60, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca79e0 .functor OR 1, L_0x55f195ca78b0, L_0x55f195ca7970, C4<0>, C4<0>;
L_0x55f195ca7af0 .functor NOT 1, L_0x55f195ca79e0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca7bb0 .functor XOR 1, L_0x55f195ca77b0, L_0x55f195ca7af0, C4<0>, C4<0>;
v0x55f195c50270_0 .net *"_ivl_0", 0 0, L_0x55f195ca77b0;  1 drivers
v0x55f195c50370_0 .net *"_ivl_10", 0 0, L_0x55f195ca7af0;  1 drivers
v0x55f195c50450_0 .net *"_ivl_2", 0 0, L_0x55f195ca7820;  1 drivers
v0x55f195c50510_0 .net *"_ivl_4", 0 0, L_0x55f195ca78b0;  1 drivers
v0x55f195c505f0_0 .net *"_ivl_6", 0 0, L_0x55f195ca7970;  1 drivers
v0x55f195c506d0_0 .net *"_ivl_8", 0 0, L_0x55f195ca79e0;  1 drivers
v0x55f195c507b0_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c508a0_0 .net "f1", 0 0, L_0x55f195ca7bb0;  alias, 1 drivers
v0x55f195c50940_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c50a70_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c50b10_0 .net "input1_out1", 0 0, L_0x55f195ca4a70;  alias, 1 drivers
v0x55f195c50bb0_0 .net "input1_out2", 0 0, L_0x55f195ca5130;  alias, 1 drivers
v0x55f195c50ca0_0 .net "m_bar", 0 0, L_0x55f195ca5b20;  alias, 1 drivers
S_0x55f195c50e90 .scope module, "OUT_F2" "out_section_f2" 23 111, 30 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x55f195ca6ee0 .functor XOR 1, L_0x55f195ca3f20, L_0x55f195ca43c0, C4<0>, C4<0>;
L_0x55f195ca6f50 .functor AND 1, L_0x55f195ca3010, L_0x55f195ca55c0, C4<1>, C4<1>;
L_0x55f195ca6fe0 .functor AND 1, L_0x55f195ca6f50, L_0x55f195ca4a70, C4<1>, C4<1>;
L_0x55f195ca70a0 .functor AND 1, L_0x55f195ca6fe0, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca7160 .functor AND 1, L_0x55f195ca4a70, L_0x55f195ca5a60, C4<1>, C4<1>;
L_0x55f195ca71d0 .functor AND 1, L_0x55f195ca7160, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca7290 .functor OR 1, L_0x55f195ca70a0, L_0x55f195ca71d0, C4<0>, C4<0>;
L_0x55f195ca73a0 .functor AND 1, L_0x55f195ca5130, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca7570 .functor OR 1, L_0x55f195ca7290, L_0x55f195ca73a0, C4<0>, C4<0>;
L_0x55f195ca7680 .functor NOT 1, L_0x55f195ca7570, C4<0>, C4<0>, C4<0>;
L_0x55f195ca7740 .functor XOR 1, L_0x55f195ca6ee0, L_0x55f195ca7680, C4<0>, C4<0>;
v0x55f195c511a0_0 .net *"_ivl_0", 0 0, L_0x55f195ca6ee0;  1 drivers
v0x55f195c512a0_0 .net *"_ivl_10", 0 0, L_0x55f195ca71d0;  1 drivers
v0x55f195c51380_0 .net *"_ivl_12", 0 0, L_0x55f195ca7290;  1 drivers
v0x55f195c51440_0 .net *"_ivl_14", 0 0, L_0x55f195ca73a0;  1 drivers
v0x55f195c51520_0 .net *"_ivl_16", 0 0, L_0x55f195ca7570;  1 drivers
v0x55f195c51650_0 .net *"_ivl_18", 0 0, L_0x55f195ca7680;  1 drivers
v0x55f195c51730_0 .net *"_ivl_2", 0 0, L_0x55f195ca6f50;  1 drivers
v0x55f195c51810_0 .net *"_ivl_4", 0 0, L_0x55f195ca6fe0;  1 drivers
v0x55f195c518f0_0 .net *"_ivl_6", 0 0, L_0x55f195ca70a0;  1 drivers
v0x55f195c51a60_0 .net *"_ivl_8", 0 0, L_0x55f195ca7160;  1 drivers
v0x55f195c51b40_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c51be0_0 .net "f2", 0 0, L_0x55f195ca7740;  alias, 1 drivers
v0x55f195c51c80_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c51db0_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c51ee0_0 .net "input1_out1", 0 0, L_0x55f195ca4a70;  alias, 1 drivers
v0x55f195c51f80_0 .net "input1_out2", 0 0, L_0x55f195ca5130;  alias, 1 drivers
v0x55f195c52020_0 .net "input2_out1", 0 0, L_0x55f195ca3f20;  alias, 1 drivers
v0x55f195c521d0_0 .net "input2_out2", 0 0, L_0x55f195ca43c0;  alias, 1 drivers
v0x55f195c52270_0 .net "m_bar", 0 0, L_0x55f195ca5b20;  alias, 1 drivers
S_0x55f195c52410 .scope module, "OUT_F3" "out_section_f3" 23 97, 31 1 0, S_0x55f195aa7ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x55f195ca5bd0 .functor XOR 1, L_0x55f195ca34a0, L_0x55f195ca3930, C4<0>, C4<0>;
L_0x55f195ca5c60 .functor AND 1, L_0x55f195ca3010, L_0x55f195ca55c0, C4<1>, C4<1>;
L_0x55f195ca5f10 .functor AND 1, L_0x55f195ca5c60, L_0x55f195ca4a70, C4<1>, C4<1>;
L_0x55f195ca5fd0 .functor AND 1, L_0x55f195ca5f10, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca6090 .functor AND 1, L_0x55f195ca5fd0, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca6150 .functor AND 1, L_0x55f195ca4a70, L_0x55f195ca3f20, C4<1>, C4<1>;
L_0x55f195ca62d0 .functor AND 1, L_0x55f195ca6150, L_0x55f195ca5a60, C4<1>, C4<1>;
L_0x55f195ca64a0 .functor AND 1, L_0x55f195ca62d0, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca66c0 .functor OR 1, L_0x55f195ca6090, L_0x55f195ca64a0, C4<0>, C4<0>;
L_0x55f195ca67d0 .functor AND 1, L_0x55f195ca3f20, L_0x55f195ca5130, C4<1>, C4<1>;
L_0x55f195ca6950 .functor AND 1, L_0x55f195ca67d0, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca69c0 .functor OR 1, L_0x55f195ca66c0, L_0x55f195ca6950, C4<0>, C4<0>;
L_0x55f195ca6b40 .functor AND 1, L_0x55f195ca43c0, L_0x55f195ca5b20, C4<1>, C4<1>;
L_0x55f195ca6bb0 .functor OR 1, L_0x55f195ca69c0, L_0x55f195ca6b40, C4<0>, C4<0>;
L_0x55f195ca6ad0 .functor NOT 1, L_0x55f195ca6bb0, C4<0>, C4<0>, C4<0>;
L_0x55f195ca6d90 .functor XOR 1, L_0x55f195ca5bd0, L_0x55f195ca6ad0, C4<0>, C4<0>;
v0x55f195c526b0_0 .net *"_ivl_0", 0 0, L_0x55f195ca5bd0;  1 drivers
v0x55f195c527b0_0 .net *"_ivl_10", 0 0, L_0x55f195ca6150;  1 drivers
v0x55f195c52890_0 .net *"_ivl_12", 0 0, L_0x55f195ca62d0;  1 drivers
v0x55f195c52950_0 .net *"_ivl_14", 0 0, L_0x55f195ca64a0;  1 drivers
v0x55f195c52a30_0 .net *"_ivl_16", 0 0, L_0x55f195ca66c0;  1 drivers
v0x55f195c52b60_0 .net *"_ivl_18", 0 0, L_0x55f195ca67d0;  1 drivers
v0x55f195c52c40_0 .net *"_ivl_2", 0 0, L_0x55f195ca5c60;  1 drivers
v0x55f195c52d20_0 .net *"_ivl_20", 0 0, L_0x55f195ca6950;  1 drivers
v0x55f195c52e00_0 .net *"_ivl_22", 0 0, L_0x55f195ca69c0;  1 drivers
v0x55f195c52ee0_0 .net *"_ivl_24", 0 0, L_0x55f195ca6b40;  1 drivers
v0x55f195c52fc0_0 .net *"_ivl_26", 0 0, L_0x55f195ca6bb0;  1 drivers
v0x55f195c530a0_0 .net *"_ivl_28", 0 0, L_0x55f195ca6ad0;  1 drivers
v0x55f195c53180_0 .net *"_ivl_4", 0 0, L_0x55f195ca5f10;  1 drivers
v0x55f195c53260_0 .net *"_ivl_6", 0 0, L_0x55f195ca5fd0;  1 drivers
v0x55f195c53340_0 .net *"_ivl_8", 0 0, L_0x55f195ca6090;  1 drivers
v0x55f195c53420_0 .net "ci_bar", 0 0, L_0x55f195ca3010;  alias, 1 drivers
v0x55f195c53550_0 .net "f3", 0 0, L_0x55f195ca6d90;  alias, 1 drivers
v0x55f195c53700_0 .net "input0_out1", 0 0, L_0x55f195ca55c0;  alias, 1 drivers
v0x55f195c537a0_0 .net "input0_out2", 0 0, L_0x55f195ca5a60;  alias, 1 drivers
v0x55f195c53840_0 .net "input1_out1", 0 0, L_0x55f195ca4a70;  alias, 1 drivers
v0x55f195c538e0_0 .net "input1_out2", 0 0, L_0x55f195ca5130;  alias, 1 drivers
v0x55f195c53a10_0 .net "input2_out1", 0 0, L_0x55f195ca3f20;  alias, 1 drivers
v0x55f195c53ab0_0 .net "input2_out2", 0 0, L_0x55f195ca43c0;  alias, 1 drivers
v0x55f195c53b50_0 .net "input3_out1", 0 0, L_0x55f195ca34a0;  alias, 1 drivers
v0x55f195c53bf0_0 .net "input3_out2", 0 0, L_0x55f195ca3930;  alias, 1 drivers
v0x55f195c53c90_0 .net "m_bar", 0 0, L_0x55f195ca5b20;  alias, 1 drivers
S_0x55f195c57be0 .scope module, "F_REGISTER" "register_ab8" 19 104, 32 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55f195c5ef20_0 .net "DATA_IN", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c5f030_0 .net "DATA_OUT", 7 0, L_0x55f195cad030;  alias, 1 drivers
v0x55f195c5f0f0_0 .net "ENABLE_CLK", 0 0, L_0x55f195cad160;  1 drivers
L_0x7efdfe826408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c5f1f0_0 .net "LOW", 0 0, L_0x7efdfe826408;  1 drivers
v0x55f195c5f2e0_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c5f3d0_0 .net "W1", 0 0, v0x55f195c5ee20_0;  1 drivers
S_0x55f195c57d90 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55f195c57be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55f195ca2de0 .functor NOT 1, L_0x7efdfe826408, C4<0>, C4<0>, C4<0>;
v0x55f195c58170_0 .net "CLK", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5e620_0 .net "D", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c5e710_0 .net "EN", 0 0, L_0x55f195ca2de0;  1 drivers
v0x55f195c5e7e0_0 .net "EN_BAR", 0 0, L_0x7efdfe826408;  alias, 1 drivers
v0x55f195c5e8b0_0 .net "Q", 7 0, L_0x55f195cad030;  alias, 1 drivers
L_0x55f195cab360 .part L_0x55f195caa2a0, 0, 1;
L_0x55f195cac590 .part L_0x55f195caa2a0, 1, 1;
L_0x55f195cac680 .part L_0x55f195caa2a0, 2, 1;
L_0x55f195cac770 .part L_0x55f195caa2a0, 3, 1;
L_0x55f195cac860 .part L_0x55f195caa2a0, 4, 1;
L_0x55f195cac950 .part L_0x55f195caa2a0, 5, 1;
L_0x55f195caca40 .part L_0x55f195caa2a0, 6, 1;
L_0x55f195cacb30 .part L_0x55f195caa2a0, 7, 1;
LS_0x55f195cad030_0_0 .concat8 [ 1 1 1 1], v0x55f195c588d0_0, v0x55f195c58fa0_0, v0x55f195c59690_0, v0x55f195c59d90_0;
LS_0x55f195cad030_0_4 .concat8 [ 1 1 1 1], v0x55f195c5a5b0_0, v0x55f195c5ac50_0, v0x55f195c5b2b0_0, v0x55f195c5b960_0;
L_0x55f195cad030 .concat8 [ 4 4 0 0], LS_0x55f195cad030_0_0, LS_0x55f195cad030_0_4;
S_0x55f195c57f70 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55f195c57d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55f195caa360 .functor NOT 1, L_0x7efdfe826408, C4<0>, C4<0>, C4<0>;
L_0x55f195caa3f0 .functor AND 1, L_0x55f195cacb30, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195caa480 .functor AND 1, L_0x7efdfe826408, v0x55f195c5b960_0, C4<1>, C4<1>;
L_0x55f195caa540 .functor OR 1, L_0x55f195caa3f0, L_0x55f195caa480, C4<0>, C4<0>;
L_0x55f195caa6a0 .functor AND 1, L_0x55f195caca40, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195caa710 .functor AND 1, L_0x7efdfe826408, v0x55f195c5b2b0_0, C4<1>, C4<1>;
L_0x55f195caa7d0 .functor OR 1, L_0x55f195caa6a0, L_0x55f195caa710, C4<0>, C4<0>;
L_0x55f195caa930 .functor AND 1, L_0x55f195cac950, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195caa9f0 .functor AND 1, L_0x7efdfe826408, v0x55f195c5ac50_0, C4<1>, C4<1>;
L_0x55f195caab70 .functor OR 1, L_0x55f195caa930, L_0x55f195caa9f0, C4<0>, C4<0>;
L_0x55f195caacd0 .functor AND 1, L_0x55f195cac860, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195caad40 .functor AND 1, L_0x7efdfe826408, v0x55f195c5a5b0_0, C4<1>, C4<1>;
L_0x55f195caae20 .functor OR 1, L_0x55f195caacd0, L_0x55f195caad40, C4<0>, C4<0>;
L_0x55f195caaf80 .functor AND 1, L_0x55f195cac770, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195caadb0 .functor AND 1, L_0x7efdfe826408, v0x55f195c59d90_0, C4<1>, C4<1>;
L_0x55f195cab040 .functor OR 1, L_0x55f195caaf80, L_0x55f195caadb0, C4<0>, C4<0>;
L_0x55f195cab230 .functor AND 1, L_0x55f195cac680, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195cab2a0 .functor AND 1, L_0x7efdfe826408, v0x55f195c59690_0, C4<1>, C4<1>;
L_0x55f195cab400 .functor OR 1, L_0x55f195cab230, L_0x55f195cab2a0, C4<0>, C4<0>;
L_0x55f195cab560 .functor AND 1, L_0x55f195cac590, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195cab790 .functor AND 1, L_0x7efdfe826408, v0x55f195c58fa0_0, C4<1>, C4<1>;
L_0x55f195cab850 .functor OR 1, L_0x55f195cab560, L_0x55f195cab790, C4<0>, C4<0>;
L_0x55f195caba70 .functor AND 1, L_0x55f195cab360, L_0x55f195caa360, C4<1>, C4<1>;
L_0x55f195cabae0 .functor AND 1, L_0x7efdfe826408, v0x55f195c588d0_0, C4<1>, C4<1>;
L_0x55f195cabc70 .functor OR 1, L_0x55f195caba70, L_0x55f195cabae0, C4<0>, C4<0>;
RS_0x7efdfe879f98 .resolv tri, L_0x55f195cabdd0, L_0x55f195cabe40, L_0x55f195cabef0, L_0x55f195cabfa0, L_0x55f195cac050, L_0x55f195cac100, L_0x55f195cac1b0, L_0x55f195cac260;
v0x55f195c5bb90_0 .net8 "NOTHING", 0 0, RS_0x7efdfe879f98;  8 drivers
v0x55f195c5bd60_0 .net *"_ivl_10", 0 0, L_0x55f195caa6a0;  1 drivers
v0x55f195c5be40_0 .net *"_ivl_12", 0 0, L_0x55f195caa710;  1 drivers
v0x55f195c5bf00_0 .net *"_ivl_16", 0 0, L_0x55f195caa930;  1 drivers
v0x55f195c5bfe0_0 .net *"_ivl_18", 0 0, L_0x55f195caa9f0;  1 drivers
v0x55f195c5c110_0 .net *"_ivl_22", 0 0, L_0x55f195caacd0;  1 drivers
v0x55f195c5c1f0_0 .net *"_ivl_24", 0 0, L_0x55f195caad40;  1 drivers
v0x55f195c5c2d0_0 .net *"_ivl_28", 0 0, L_0x55f195caaf80;  1 drivers
v0x55f195c5c3b0_0 .net *"_ivl_30", 0 0, L_0x55f195caadb0;  1 drivers
v0x55f195c5c490_0 .net *"_ivl_34", 0 0, L_0x55f195cab230;  1 drivers
v0x55f195c5c570_0 .net *"_ivl_36", 0 0, L_0x55f195cab2a0;  1 drivers
v0x55f195c5c650_0 .net *"_ivl_4", 0 0, L_0x55f195caa3f0;  1 drivers
v0x55f195c5c730_0 .net *"_ivl_40", 0 0, L_0x55f195cab560;  1 drivers
v0x55f195c5c810_0 .net *"_ivl_42", 0 0, L_0x55f195cab790;  1 drivers
v0x55f195c5c8f0_0 .net *"_ivl_46", 0 0, L_0x55f195caba70;  1 drivers
v0x55f195c5c9d0_0 .net *"_ivl_48", 0 0, L_0x55f195cabae0;  1 drivers
v0x55f195c5cab0_0 .net *"_ivl_6", 0 0, L_0x55f195caa480;  1 drivers
v0x55f195c5cca0_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5ce50_0 .net "d0", 0 0, L_0x55f195cab360;  1 drivers
v0x55f195c5cf10_0 .net "d1", 0 0, L_0x55f195cac590;  1 drivers
v0x55f195c5cfd0_0 .net "d2", 0 0, L_0x55f195cac680;  1 drivers
v0x55f195c5d090_0 .net "d3", 0 0, L_0x55f195cac770;  1 drivers
v0x55f195c5d150_0 .net "d4", 0 0, L_0x55f195cac860;  1 drivers
v0x55f195c5d210_0 .net "d5", 0 0, L_0x55f195cac950;  1 drivers
v0x55f195c5d2d0_0 .net "d6", 0 0, L_0x55f195caca40;  1 drivers
v0x55f195c5d390_0 .net "d7", 0 0, L_0x55f195cacb30;  1 drivers
v0x55f195c5d450_0 .net "en", 0 0, L_0x55f195caa360;  1 drivers
v0x55f195c5d510_0 .net "en_bar", 0 0, L_0x7efdfe826408;  alias, 1 drivers
v0x55f195c5d5d0_0 .net "from_d0", 0 0, L_0x55f195cabc70;  1 drivers
v0x55f195c5d670_0 .net "from_d1", 0 0, L_0x55f195cab850;  1 drivers
v0x55f195c5d710_0 .net "from_d2", 0 0, L_0x55f195cab400;  1 drivers
v0x55f195c5d7e0_0 .net "from_d3", 0 0, L_0x55f195cab040;  1 drivers
v0x55f195c5d8b0_0 .net "from_d4", 0 0, L_0x55f195caae20;  1 drivers
v0x55f195c5db90_0 .net "from_d5", 0 0, L_0x55f195caab70;  1 drivers
v0x55f195c5dc60_0 .net "from_d6", 0 0, L_0x55f195caa7d0;  1 drivers
v0x55f195c5dd30_0 .net "from_d7", 0 0, L_0x55f195caa540;  1 drivers
L_0x7efdfe826450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195c5de00_0 .net "high", 0 0, L_0x7efdfe826450;  1 drivers
v0x55f195c5dea0_0 .net "q0", 0 0, v0x55f195c588d0_0;  1 drivers
v0x55f195c5df70_0 .net "q1", 0 0, v0x55f195c58fa0_0;  1 drivers
v0x55f195c5e040_0 .net "q2", 0 0, v0x55f195c59690_0;  1 drivers
v0x55f195c5e110_0 .net "q3", 0 0, v0x55f195c59d90_0;  1 drivers
v0x55f195c5e1e0_0 .net "q4", 0 0, v0x55f195c5a5b0_0;  1 drivers
v0x55f195c5e2b0_0 .net "q5", 0 0, v0x55f195c5ac50_0;  1 drivers
v0x55f195c5e380_0 .net "q6", 0 0, v0x55f195c5b2b0_0;  1 drivers
v0x55f195c5e450_0 .net "q7", 0 0, v0x55f195c5b960_0;  1 drivers
S_0x55f195c583d0 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 61, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cac260 .functor NOT 1, v0x55f195c588d0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c58690_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c58770_0 .net "d", 0 0, L_0x55f195cabc70;  alias, 1 drivers
v0x55f195c58830_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c588d0_0 .var "q", 0 0;
v0x55f195c58990_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
E_0x55f195c50180 .event posedge, v0x55f195c58690_0;
S_0x55f195c58b40 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 60, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cac1b0 .functor NOT 1, v0x55f195c58fa0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c58dc0_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c58e60_0 .net "d", 0 0, L_0x55f195cab850;  alias, 1 drivers
v0x55f195c58f00_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c58fa0_0 .var "q", 0 0;
v0x55f195c59040_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c59190 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 59, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cac100 .functor NOT 1, v0x55f195c59690_0, C4<0>, C4<0>, C4<0>;
v0x55f195c593f0_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c594e0_0 .net "d", 0 0, L_0x55f195cab400;  alias, 1 drivers
v0x55f195c595a0_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c59690_0 .var "q", 0 0;
v0x55f195c59730_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c59910 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 58, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cac050 .functor NOT 1, v0x55f195c59d90_0, C4<0>, C4<0>, C4<0>;
v0x55f195c59b70_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c59c30_0 .net "d", 0 0, L_0x55f195cab040;  alias, 1 drivers
v0x55f195c59cf0_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c59d90_0 .var "q", 0 0;
v0x55f195c59e30_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c59fc0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 57, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cabfa0 .functor NOT 1, v0x55f195c5a5b0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c5a270_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5a3c0_0 .net "d", 0 0, L_0x55f195caae20;  alias, 1 drivers
v0x55f195c5a480_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c5a5b0_0 .var "q", 0 0;
v0x55f195c5a650_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c5a820 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 56, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cabef0 .functor NOT 1, v0x55f195c5ac50_0, C4<0>, C4<0>, C4<0>;
v0x55f195c5aa30_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5aaf0_0 .net "d", 0 0, L_0x55f195caab70;  alias, 1 drivers
v0x55f195c5abb0_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c5ac50_0 .var "q", 0 0;
v0x55f195c5acf0_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c5ae30 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 55, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cabe40 .functor NOT 1, v0x55f195c5b2b0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c5b090_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5b150_0 .net "d", 0 0, L_0x55f195caa7d0;  alias, 1 drivers
v0x55f195c5b210_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c5b2b0_0 .var "q", 0 0;
v0x55f195c5b350_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c5b4e0 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 54, 35 3 0, S_0x55f195c57f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195cabdd0 .functor NOT 1, v0x55f195c5b960_0, C4<0>, C4<0>, C4<0>;
v0x55f195c5b740_0 .net "clk", 0 0, v0x55f195c5ee20_0;  alias, 1 drivers
v0x55f195c5b800_0 .net "d", 0 0, L_0x55f195caa540;  alias, 1 drivers
v0x55f195c5b8c0_0 .net "en", 0 0, L_0x7efdfe826450;  alias, 1 drivers
v0x55f195c5b960_0 .var "q", 0 0;
v0x55f195c5ba00_0 .net8 "qbar", 0 0, RS_0x7efdfe879f98;  alias, 8 drivers
S_0x55f195c5e9d0 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55f195c57be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c5eca0_0 .net "a", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c5ed60_0 .net "b", 0 0, L_0x55f195cad160;  alias, 1 drivers
v0x55f195c5ee20_0 .var "y", 0 0;
E_0x55f195c5ec20 .event anyedge, v0x55f195c5ed60_0, v0x55f195c12500_0;
S_0x55f195c5f490 .scope module, "MUX_A" "ta157_8" 19 74, 13 7 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55f195c9bcb0 .functor NOT 1, L_0x7efdfe826180, C4<0>, C4<0>, C4<0>;
v0x55f195c60760_0 .net "A8", 7 0, L_0x55f195c98820;  alias, 1 drivers
v0x55f195c60860_0 .net "B8", 7 0, L_0x55f195c92f40;  alias, 1 drivers
v0x55f195c60940_0 .net "EN", 0 0, L_0x55f195c9bcb0;  1 drivers
v0x55f195c60a30_0 .net "EN_BAR", 0 0, L_0x7efdfe826180;  alias, 1 drivers
v0x55f195c60ad0_0 .net "S", 0 0, L_0x55f195c8fed0;  alias, 1 drivers
v0x55f195c60c10_0 .net "Y8", 7 0, L_0x55f195c9c050;  alias, 1 drivers
L_0x55f195c9bdd0 .part L_0x55f195c98820, 0, 4;
L_0x55f195c9be70 .part L_0x55f195c92f40, 0, 4;
L_0x55f195c9bf10 .part L_0x55f195c98820, 4, 4;
L_0x55f195c9bfb0 .part L_0x55f195c92f40, 4, 4;
L_0x55f195c9c050 .concat8 [ 4 4 0 0], v0x55f195c5fd80_0, v0x55f195c605f0_0;
S_0x55f195c5f6f0 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55f195c5f490;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195c5fa10_0 .net "a", 3 0, L_0x55f195c9bdd0;  1 drivers
v0x55f195c5fb10_0 .net "b", 3 0, L_0x55f195c9be70;  1 drivers
v0x55f195c5fbf0_0 .net "en", 0 0, L_0x55f195c9bcb0;  alias, 1 drivers
v0x55f195c5fcc0_0 .net "s", 0 0, L_0x55f195c8fed0;  alias, 1 drivers
v0x55f195c5fd80_0 .var "y", 3 0;
E_0x55f195c5f980 .event anyedge, v0x55f195c5fbf0_0, v0x55f195c5fcc0_0, v0x55f195c5fa10_0, v0x55f195c5fb10_0;
S_0x55f195c5ff50 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55f195c5f490;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195c60240_0 .net "a", 3 0, L_0x55f195c9bf10;  1 drivers
v0x55f195c60340_0 .net "b", 3 0, L_0x55f195c9bfb0;  1 drivers
v0x55f195c60420_0 .net "en", 0 0, L_0x55f195c9bcb0;  alias, 1 drivers
v0x55f195c60520_0 .net "s", 0 0, L_0x55f195c8fed0;  alias, 1 drivers
v0x55f195c605f0_0 .var "y", 3 0;
E_0x55f195c601d0 .event anyedge, v0x55f195c5fbf0_0, v0x55f195c5fcc0_0, v0x55f195c60240_0, v0x55f195c60340_0;
S_0x55f195c60d50 .scope module, "MUX_B" "ta157_8" 19 83, 13 7 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55f195c9c0f0 .functor NOT 1, L_0x7efdfe826180, C4<0>, C4<0>, C4<0>;
v0x55f195c62010_0 .net "A8", 7 0, L_0x55f195c9b7c0;  alias, 1 drivers
v0x55f195c62110_0 .net "B8", 7 0, L_0x55f195c95c10;  alias, 1 drivers
v0x55f195c621f0_0 .net "EN", 0 0, L_0x55f195c9c0f0;  1 drivers
v0x55f195c622e0_0 .net "EN_BAR", 0 0, L_0x7efdfe826180;  alias, 1 drivers
v0x55f195c62380_0 .net "S", 0 0, L_0x55f195c90000;  alias, 1 drivers
v0x55f195c624c0_0 .net "Y8", 7 0, L_0x55f195c9c3e0;  alias, 1 drivers
L_0x55f195c9c160 .part L_0x55f195c9b7c0, 0, 4;
L_0x55f195c9c200 .part L_0x55f195c95c10, 0, 4;
L_0x55f195c9c2a0 .part L_0x55f195c9b7c0, 4, 4;
L_0x55f195c9c340 .part L_0x55f195c95c10, 4, 4;
L_0x55f195c9c3e0 .concat8 [ 4 4 0 0], v0x55f195c61630_0, v0x55f195c61ea0_0;
S_0x55f195c60fb0 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55f195c60d50;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195c612c0_0 .net "a", 3 0, L_0x55f195c9c160;  1 drivers
v0x55f195c613c0_0 .net "b", 3 0, L_0x55f195c9c200;  1 drivers
v0x55f195c614a0_0 .net "en", 0 0, L_0x55f195c9c0f0;  alias, 1 drivers
v0x55f195c61570_0 .net "s", 0 0, L_0x55f195c90000;  alias, 1 drivers
v0x55f195c61630_0 .var "y", 3 0;
E_0x55f195c61230 .event anyedge, v0x55f195c614a0_0, v0x55f195c61570_0, v0x55f195c612c0_0, v0x55f195c613c0_0;
S_0x55f195c61800 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55f195c60d50;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55f195c61af0_0 .net "a", 3 0, L_0x55f195c9c2a0;  1 drivers
v0x55f195c61bf0_0 .net "b", 3 0, L_0x55f195c9c340;  1 drivers
v0x55f195c61cd0_0 .net "en", 0 0, L_0x55f195c9c0f0;  alias, 1 drivers
v0x55f195c61dd0_0 .net "s", 0 0, L_0x55f195c90000;  alias, 1 drivers
v0x55f195c61ea0_0 .var "y", 3 0;
E_0x55f195c61a80 .event anyedge, v0x55f195c614a0_0, v0x55f195c61570_0, v0x55f195c61af0_0, v0x55f195c61bf0_0;
S_0x55f195c625c0 .scope module, "REGISTERA" "register_ab8" 19 42, 32 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55f195c69a40_0 .net "DATA_IN", 7 0, v0x55f195c855a0_0;  alias, 1 drivers
v0x55f195c69b00_0 .net "DATA_OUT", 7 0, L_0x55f195c92f40;  alias, 1 drivers
v0x55f195c69bf0_0 .net "ENABLE_CLK", 0 0, L_0x55f195c8f050;  alias, 1 drivers
L_0x7efdfe8261c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c69c90_0 .net "LOW", 0 0, L_0x7efdfe8261c8;  1 drivers
v0x55f195c69d80_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c69e70_0 .net "W1", 0 0, v0x55f195c69960_0;  1 drivers
S_0x55f195c627f0 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55f195c625c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55f195c90490 .functor NOT 1, L_0x7efdfe8261c8, C4<0>, C4<0>, C4<0>;
v0x55f195c62bf0_0 .net "CLK", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c69110_0 .net "D", 7 0, v0x55f195c855a0_0;  alias, 1 drivers
v0x55f195c691f0_0 .net "EN", 0 0, L_0x55f195c90490;  1 drivers
v0x55f195c692c0_0 .net "EN_BAR", 0 0, L_0x7efdfe8261c8;  alias, 1 drivers
v0x55f195c69390_0 .net "Q", 7 0, L_0x55f195c92f40;  alias, 1 drivers
L_0x55f195c915f0 .part v0x55f195c855a0_0, 0, 1;
L_0x55f195c92820 .part v0x55f195c855a0_0, 1, 1;
L_0x55f195c92910 .part v0x55f195c855a0_0, 2, 1;
L_0x55f195c92a00 .part v0x55f195c855a0_0, 3, 1;
L_0x55f195c92af0 .part v0x55f195c855a0_0, 4, 1;
L_0x55f195c92be0 .part v0x55f195c855a0_0, 5, 1;
L_0x55f195c92d10 .part v0x55f195c855a0_0, 6, 1;
L_0x55f195c92e00 .part v0x55f195c855a0_0, 7, 1;
LS_0x55f195c92f40_0_0 .concat8 [ 1 1 1 1], v0x55f195c633f0_0, v0x55f195c63b50_0, v0x55f195c642a0_0, v0x55f195c649a0_0;
LS_0x55f195c92f40_0_4 .concat8 [ 1 1 1 1], v0x55f195c650a0_0, v0x55f195c656b0_0, v0x55f195c65d40_0, v0x55f195c66420_0;
L_0x55f195c92f40 .concat8 [ 4 4 0 0], LS_0x55f195c92f40_0_0, LS_0x55f195c92f40_0_4;
S_0x55f195c629f0 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55f195c627f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55f195c90590 .functor NOT 1, L_0x7efdfe8261c8, C4<0>, C4<0>, C4<0>;
L_0x55f195c90620 .functor AND 1, L_0x55f195c92e00, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c906b0 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c66420_0, C4<1>, C4<1>;
L_0x55f195c90720 .functor OR 1, L_0x55f195c90620, L_0x55f195c906b0, C4<0>, C4<0>;
L_0x55f195c907e0 .functor AND 1, L_0x55f195c92d10, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c90850 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c65d40_0, C4<1>, C4<1>;
L_0x55f195c90950 .functor OR 1, L_0x55f195c907e0, L_0x55f195c90850, C4<0>, C4<0>;
L_0x55f195c90ab0 .functor AND 1, L_0x55f195c92be0, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c90c00 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c656b0_0, C4<1>, C4<1>;
L_0x55f195c90d80 .functor OR 1, L_0x55f195c90ab0, L_0x55f195c90c00, C4<0>, C4<0>;
L_0x55f195c90ee0 .functor AND 1, L_0x55f195c92af0, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c90f50 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c650a0_0, C4<1>, C4<1>;
L_0x55f195c91030 .functor OR 1, L_0x55f195c90ee0, L_0x55f195c90f50, C4<0>, C4<0>;
L_0x55f195c91190 .functor AND 1, L_0x55f195c92a00, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c90fc0 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c649a0_0, C4<1>, C4<1>;
L_0x55f195c912d0 .functor OR 1, L_0x55f195c91190, L_0x55f195c90fc0, C4<0>, C4<0>;
L_0x55f195c914c0 .functor AND 1, L_0x55f195c92910, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c91530 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c642a0_0, C4<1>, C4<1>;
L_0x55f195c91690 .functor OR 1, L_0x55f195c914c0, L_0x55f195c91530, C4<0>, C4<0>;
L_0x55f195c917f0 .functor AND 1, L_0x55f195c92820, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c91a20 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c63b50_0, C4<1>, C4<1>;
L_0x55f195c91ae0 .functor OR 1, L_0x55f195c917f0, L_0x55f195c91a20, C4<0>, C4<0>;
L_0x55f195c91d00 .functor AND 1, L_0x55f195c915f0, L_0x55f195c90590, C4<1>, C4<1>;
L_0x55f195c91d70 .functor AND 1, L_0x7efdfe8261c8, v0x55f195c633f0_0, C4<1>, C4<1>;
L_0x55f195c91f00 .functor OR 1, L_0x55f195c91d00, L_0x55f195c91d70, C4<0>, C4<0>;
RS_0x7efdfe87bf18 .resolv tri, L_0x55f195c92060, L_0x55f195c920d0, L_0x55f195c92180, L_0x55f195c92230, L_0x55f195c922e0, L_0x55f195c92390, L_0x55f195c92440, L_0x55f195c924f0;
v0x55f195c66650_0 .net8 "NOTHING", 0 0, RS_0x7efdfe87bf18;  8 drivers
v0x55f195c66820_0 .net *"_ivl_10", 0 0, L_0x55f195c907e0;  1 drivers
v0x55f195c66900_0 .net *"_ivl_12", 0 0, L_0x55f195c90850;  1 drivers
v0x55f195c669c0_0 .net *"_ivl_16", 0 0, L_0x55f195c90ab0;  1 drivers
v0x55f195c66aa0_0 .net *"_ivl_18", 0 0, L_0x55f195c90c00;  1 drivers
v0x55f195c66bd0_0 .net *"_ivl_22", 0 0, L_0x55f195c90ee0;  1 drivers
v0x55f195c66cb0_0 .net *"_ivl_24", 0 0, L_0x55f195c90f50;  1 drivers
v0x55f195c66d90_0 .net *"_ivl_28", 0 0, L_0x55f195c91190;  1 drivers
v0x55f195c66e70_0 .net *"_ivl_30", 0 0, L_0x55f195c90fc0;  1 drivers
v0x55f195c66f50_0 .net *"_ivl_34", 0 0, L_0x55f195c914c0;  1 drivers
v0x55f195c67030_0 .net *"_ivl_36", 0 0, L_0x55f195c91530;  1 drivers
v0x55f195c67110_0 .net *"_ivl_4", 0 0, L_0x55f195c90620;  1 drivers
v0x55f195c671f0_0 .net *"_ivl_40", 0 0, L_0x55f195c917f0;  1 drivers
v0x55f195c672d0_0 .net *"_ivl_42", 0 0, L_0x55f195c91a20;  1 drivers
v0x55f195c673b0_0 .net *"_ivl_46", 0 0, L_0x55f195c91d00;  1 drivers
v0x55f195c67490_0 .net *"_ivl_48", 0 0, L_0x55f195c91d70;  1 drivers
v0x55f195c67570_0 .net *"_ivl_6", 0 0, L_0x55f195c906b0;  1 drivers
v0x55f195c67760_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c67910_0 .net "d0", 0 0, L_0x55f195c915f0;  1 drivers
v0x55f195c679d0_0 .net "d1", 0 0, L_0x55f195c92820;  1 drivers
v0x55f195c67a90_0 .net "d2", 0 0, L_0x55f195c92910;  1 drivers
v0x55f195c67b50_0 .net "d3", 0 0, L_0x55f195c92a00;  1 drivers
v0x55f195c67c10_0 .net "d4", 0 0, L_0x55f195c92af0;  1 drivers
v0x55f195c67cd0_0 .net "d5", 0 0, L_0x55f195c92be0;  1 drivers
v0x55f195c67d90_0 .net "d6", 0 0, L_0x55f195c92d10;  1 drivers
v0x55f195c67e50_0 .net "d7", 0 0, L_0x55f195c92e00;  1 drivers
v0x55f195c67f10_0 .net "en", 0 0, L_0x55f195c90590;  1 drivers
v0x55f195c67fd0_0 .net "en_bar", 0 0, L_0x7efdfe8261c8;  alias, 1 drivers
v0x55f195c68090_0 .net "from_d0", 0 0, L_0x55f195c91f00;  1 drivers
v0x55f195c68130_0 .net "from_d1", 0 0, L_0x55f195c91ae0;  1 drivers
v0x55f195c68200_0 .net "from_d2", 0 0, L_0x55f195c91690;  1 drivers
v0x55f195c682d0_0 .net "from_d3", 0 0, L_0x55f195c912d0;  1 drivers
v0x55f195c683a0_0 .net "from_d4", 0 0, L_0x55f195c91030;  1 drivers
v0x55f195c68680_0 .net "from_d5", 0 0, L_0x55f195c90d80;  1 drivers
v0x55f195c68750_0 .net "from_d6", 0 0, L_0x55f195c90950;  1 drivers
v0x55f195c68820_0 .net "from_d7", 0 0, L_0x55f195c90720;  1 drivers
L_0x7efdfe826210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195c688f0_0 .net "high", 0 0, L_0x7efdfe826210;  1 drivers
v0x55f195c68990_0 .net "q0", 0 0, v0x55f195c633f0_0;  1 drivers
v0x55f195c68a60_0 .net "q1", 0 0, v0x55f195c63b50_0;  1 drivers
v0x55f195c68b30_0 .net "q2", 0 0, v0x55f195c642a0_0;  1 drivers
v0x55f195c68c00_0 .net "q3", 0 0, v0x55f195c649a0_0;  1 drivers
v0x55f195c68cd0_0 .net "q4", 0 0, v0x55f195c650a0_0;  1 drivers
v0x55f195c68da0_0 .net "q5", 0 0, v0x55f195c656b0_0;  1 drivers
v0x55f195c68e70_0 .net "q6", 0 0, v0x55f195c65d40_0;  1 drivers
v0x55f195c68f40_0 .net "q7", 0 0, v0x55f195c66420_0;  1 drivers
S_0x55f195c62e50 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 61, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c924f0 .functor NOT 1, v0x55f195c633f0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c63180_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c63260_0 .net "d", 0 0, L_0x55f195c91f00;  alias, 1 drivers
v0x55f195c63320_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c633f0_0 .var "q", 0 0;
v0x55f195c634b0_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
E_0x55f195c63100 .event posedge, v0x55f195c63180_0;
S_0x55f195c63660 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 60, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c92440 .functor NOT 1, v0x55f195c63b50_0, C4<0>, C4<0>, C4<0>;
v0x55f195c638e0_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c639b0_0 .net "d", 0 0, L_0x55f195c91ae0;  alias, 1 drivers
v0x55f195c63a50_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c63b50_0 .var "q", 0 0;
v0x55f195c63bf0_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c63d70 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 59, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c92390 .functor NOT 1, v0x55f195c642a0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c64000_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c640f0_0 .net "d", 0 0, L_0x55f195c91690;  alias, 1 drivers
v0x55f195c641b0_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c642a0_0 .var "q", 0 0;
v0x55f195c64340_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c64520 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 58, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c922e0 .functor NOT 1, v0x55f195c649a0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c64780_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c64840_0 .net "d", 0 0, L_0x55f195c912d0;  alias, 1 drivers
v0x55f195c64900_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c649a0_0 .var "q", 0 0;
v0x55f195c64a40_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c64bd0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 57, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c92230 .functor NOT 1, v0x55f195c650a0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c64e80_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c64f40_0 .net "d", 0 0, L_0x55f195c91030;  alias, 1 drivers
v0x55f195c65000_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c650a0_0 .var "q", 0 0;
v0x55f195c65140_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c65280 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 56, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c92180 .functor NOT 1, v0x55f195c656b0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c65490_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c65550_0 .net "d", 0 0, L_0x55f195c90d80;  alias, 1 drivers
v0x55f195c65610_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c656b0_0 .var "q", 0 0;
v0x55f195c65750_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c65890 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 55, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c920d0 .functor NOT 1, v0x55f195c65d40_0, C4<0>, C4<0>, C4<0>;
v0x55f195c65af0_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c65bb0_0 .net "d", 0 0, L_0x55f195c90950;  alias, 1 drivers
v0x55f195c65c70_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c65d40_0 .var "q", 0 0;
v0x55f195c65de0_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c65f70 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 54, 35 3 0, S_0x55f195c629f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c92060 .functor NOT 1, v0x55f195c66420_0, C4<0>, C4<0>, C4<0>;
v0x55f195c661d0_0 .net "clk", 0 0, v0x55f195c69960_0;  alias, 1 drivers
v0x55f195c66290_0 .net "d", 0 0, L_0x55f195c90720;  alias, 1 drivers
v0x55f195c66350_0 .net "en", 0 0, L_0x7efdfe826210;  alias, 1 drivers
v0x55f195c66420_0 .var "q", 0 0;
v0x55f195c664c0_0 .net8 "qbar", 0 0, RS_0x7efdfe87bf18;  alias, 8 drivers
S_0x55f195c694c0 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55f195c625c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c69790_0 .net "a", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c69850_0 .net "b", 0 0, L_0x55f195c8f050;  alias, 1 drivers
v0x55f195c69960_0 .var "y", 0 0;
E_0x55f195c69710 .event anyedge, v0x55f195b6ce90_0, v0x55f195c12500_0;
S_0x55f195c69f70 .scope module, "REGISTERB" "register_ab8" 19 50, 32 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55f195c71340_0 .net "DATA_IN", 7 0, v0x55f195c856f0_0;  alias, 1 drivers
v0x55f195c71430_0 .net "DATA_OUT", 7 0, L_0x55f195c95c10;  alias, 1 drivers
v0x55f195c714d0_0 .net "ENABLE_CLK", 0 0, L_0x55f195c8f050;  alias, 1 drivers
L_0x7efdfe826258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c71570_0 .net "LOW", 0 0, L_0x7efdfe826258;  1 drivers
v0x55f195c71660_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c71750_0 .net "W1", 0 0, v0x55f195c71260_0;  1 drivers
S_0x55f195c6a150 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55f195c69f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55f195c93390 .functor NOT 1, L_0x7efdfe826258, C4<0>, C4<0>, C4<0>;
v0x55f195c6a5c0_0 .net "CLK", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c70ae0_0 .net "D", 7 0, v0x55f195c856f0_0;  alias, 1 drivers
v0x55f195c70bc0_0 .net "EN", 0 0, L_0x55f195c93390;  1 drivers
v0x55f195c70c90_0 .net "EN_BAR", 0 0, L_0x7efdfe826258;  alias, 1 drivers
v0x55f195c70d60_0 .net "Q", 7 0, L_0x55f195c95c10;  alias, 1 drivers
L_0x55f195c942c0 .part v0x55f195c856f0_0, 0, 1;
L_0x55f195c954f0 .part v0x55f195c856f0_0, 1, 1;
L_0x55f195c955e0 .part v0x55f195c856f0_0, 2, 1;
L_0x55f195c956d0 .part v0x55f195c856f0_0, 3, 1;
L_0x55f195c957c0 .part v0x55f195c856f0_0, 4, 1;
L_0x55f195c958b0 .part v0x55f195c856f0_0, 5, 1;
L_0x55f195c959e0 .part v0x55f195c856f0_0, 6, 1;
L_0x55f195c95ad0 .part v0x55f195c856f0_0, 7, 1;
LS_0x55f195c95c10_0_0 .concat8 [ 1 1 1 1], v0x55f195c6adc0_0, v0x55f195c6b520_0, v0x55f195c6bc70_0, v0x55f195c6c370_0;
LS_0x55f195c95c10_0_4 .concat8 [ 1 1 1 1], v0x55f195c6ca70_0, v0x55f195c6d080_0, v0x55f195c6d710_0, v0x55f195c6ddf0_0;
L_0x55f195c95c10 .concat8 [ 4 4 0 0], LS_0x55f195c95c10_0_0, LS_0x55f195c95c10_0_4;
S_0x55f195c6a3c0 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55f195c6a150;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55f195c93490 .functor NOT 1, L_0x7efdfe826258, C4<0>, C4<0>, C4<0>;
L_0x55f195c93520 .functor AND 1, L_0x55f195c95ad0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c935b0 .functor AND 1, L_0x7efdfe826258, v0x55f195c6ddf0_0, C4<1>, C4<1>;
L_0x55f195c93620 .functor OR 1, L_0x55f195c93520, L_0x55f195c935b0, C4<0>, C4<0>;
L_0x55f195c93690 .functor AND 1, L_0x55f195c959e0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c93700 .functor AND 1, L_0x7efdfe826258, v0x55f195c6d710_0, C4<1>, C4<1>;
L_0x55f195c937b0 .functor OR 1, L_0x55f195c93690, L_0x55f195c93700, C4<0>, C4<0>;
L_0x55f195c93820 .functor AND 1, L_0x55f195c958b0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c93970 .functor AND 1, L_0x7efdfe826258, v0x55f195c6d080_0, C4<1>, C4<1>;
L_0x55f195c93af0 .functor OR 1, L_0x55f195c93820, L_0x55f195c93970, C4<0>, C4<0>;
L_0x55f195c93bb0 .functor AND 1, L_0x55f195c957c0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c93c20 .functor AND 1, L_0x7efdfe826258, v0x55f195c6ca70_0, C4<1>, C4<1>;
L_0x55f195c93d00 .functor OR 1, L_0x55f195c93bb0, L_0x55f195c93c20, C4<0>, C4<0>;
L_0x55f195c93e60 .functor AND 1, L_0x55f195c956d0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c93c90 .functor AND 1, L_0x7efdfe826258, v0x55f195c6c370_0, C4<1>, C4<1>;
L_0x55f195c93fa0 .functor OR 1, L_0x55f195c93e60, L_0x55f195c93c90, C4<0>, C4<0>;
L_0x55f195c94190 .functor AND 1, L_0x55f195c955e0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c94200 .functor AND 1, L_0x7efdfe826258, v0x55f195c6bc70_0, C4<1>, C4<1>;
L_0x55f195c94360 .functor OR 1, L_0x55f195c94190, L_0x55f195c94200, C4<0>, C4<0>;
L_0x55f195c944c0 .functor AND 1, L_0x55f195c954f0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c946f0 .functor AND 1, L_0x7efdfe826258, v0x55f195c6b520_0, C4<1>, C4<1>;
L_0x55f195c947b0 .functor OR 1, L_0x55f195c944c0, L_0x55f195c946f0, C4<0>, C4<0>;
L_0x55f195c949d0 .functor AND 1, L_0x55f195c942c0, L_0x55f195c93490, C4<1>, C4<1>;
L_0x55f195c94a40 .functor AND 1, L_0x7efdfe826258, v0x55f195c6adc0_0, C4<1>, C4<1>;
L_0x55f195c94bd0 .functor OR 1, L_0x55f195c949d0, L_0x55f195c94a40, C4<0>, C4<0>;
RS_0x7efdfe87d4d8 .resolv tri, L_0x55f195c94d30, L_0x55f195c94da0, L_0x55f195c94e50, L_0x55f195c94f00, L_0x55f195c94fb0, L_0x55f195c95060, L_0x55f195c95110, L_0x55f195c951c0;
v0x55f195c6e020_0 .net8 "NOTHING", 0 0, RS_0x7efdfe87d4d8;  8 drivers
v0x55f195c6e1f0_0 .net *"_ivl_10", 0 0, L_0x55f195c93690;  1 drivers
v0x55f195c6e2d0_0 .net *"_ivl_12", 0 0, L_0x55f195c93700;  1 drivers
v0x55f195c6e390_0 .net *"_ivl_16", 0 0, L_0x55f195c93820;  1 drivers
v0x55f195c6e470_0 .net *"_ivl_18", 0 0, L_0x55f195c93970;  1 drivers
v0x55f195c6e5a0_0 .net *"_ivl_22", 0 0, L_0x55f195c93bb0;  1 drivers
v0x55f195c6e680_0 .net *"_ivl_24", 0 0, L_0x55f195c93c20;  1 drivers
v0x55f195c6e760_0 .net *"_ivl_28", 0 0, L_0x55f195c93e60;  1 drivers
v0x55f195c6e840_0 .net *"_ivl_30", 0 0, L_0x55f195c93c90;  1 drivers
v0x55f195c6e920_0 .net *"_ivl_34", 0 0, L_0x55f195c94190;  1 drivers
v0x55f195c6ea00_0 .net *"_ivl_36", 0 0, L_0x55f195c94200;  1 drivers
v0x55f195c6eae0_0 .net *"_ivl_4", 0 0, L_0x55f195c93520;  1 drivers
v0x55f195c6ebc0_0 .net *"_ivl_40", 0 0, L_0x55f195c944c0;  1 drivers
v0x55f195c6eca0_0 .net *"_ivl_42", 0 0, L_0x55f195c946f0;  1 drivers
v0x55f195c6ed80_0 .net *"_ivl_46", 0 0, L_0x55f195c949d0;  1 drivers
v0x55f195c6ee60_0 .net *"_ivl_48", 0 0, L_0x55f195c94a40;  1 drivers
v0x55f195c6ef40_0 .net *"_ivl_6", 0 0, L_0x55f195c935b0;  1 drivers
v0x55f195c6f130_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6f2e0_0 .net "d0", 0 0, L_0x55f195c942c0;  1 drivers
v0x55f195c6f3a0_0 .net "d1", 0 0, L_0x55f195c954f0;  1 drivers
v0x55f195c6f460_0 .net "d2", 0 0, L_0x55f195c955e0;  1 drivers
v0x55f195c6f520_0 .net "d3", 0 0, L_0x55f195c956d0;  1 drivers
v0x55f195c6f5e0_0 .net "d4", 0 0, L_0x55f195c957c0;  1 drivers
v0x55f195c6f6a0_0 .net "d5", 0 0, L_0x55f195c958b0;  1 drivers
v0x55f195c6f760_0 .net "d6", 0 0, L_0x55f195c959e0;  1 drivers
v0x55f195c6f820_0 .net "d7", 0 0, L_0x55f195c95ad0;  1 drivers
v0x55f195c6f8e0_0 .net "en", 0 0, L_0x55f195c93490;  1 drivers
v0x55f195c6f9a0_0 .net "en_bar", 0 0, L_0x7efdfe826258;  alias, 1 drivers
v0x55f195c6fa60_0 .net "from_d0", 0 0, L_0x55f195c94bd0;  1 drivers
v0x55f195c6fb00_0 .net "from_d1", 0 0, L_0x55f195c947b0;  1 drivers
v0x55f195c6fbd0_0 .net "from_d2", 0 0, L_0x55f195c94360;  1 drivers
v0x55f195c6fca0_0 .net "from_d3", 0 0, L_0x55f195c93fa0;  1 drivers
v0x55f195c6fd70_0 .net "from_d4", 0 0, L_0x55f195c93d00;  1 drivers
v0x55f195c70050_0 .net "from_d5", 0 0, L_0x55f195c93af0;  1 drivers
v0x55f195c70120_0 .net "from_d6", 0 0, L_0x55f195c937b0;  1 drivers
v0x55f195c701f0_0 .net "from_d7", 0 0, L_0x55f195c93620;  1 drivers
L_0x7efdfe8262a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195c702c0_0 .net "high", 0 0, L_0x7efdfe8262a0;  1 drivers
v0x55f195c70360_0 .net "q0", 0 0, v0x55f195c6adc0_0;  1 drivers
v0x55f195c70430_0 .net "q1", 0 0, v0x55f195c6b520_0;  1 drivers
v0x55f195c70500_0 .net "q2", 0 0, v0x55f195c6bc70_0;  1 drivers
v0x55f195c705d0_0 .net "q3", 0 0, v0x55f195c6c370_0;  1 drivers
v0x55f195c706a0_0 .net "q4", 0 0, v0x55f195c6ca70_0;  1 drivers
v0x55f195c70770_0 .net "q5", 0 0, v0x55f195c6d080_0;  1 drivers
v0x55f195c70840_0 .net "q6", 0 0, v0x55f195c6d710_0;  1 drivers
v0x55f195c70910_0 .net "q7", 0 0, v0x55f195c6ddf0_0;  1 drivers
S_0x55f195c6a820 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 61, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c951c0 .functor NOT 1, v0x55f195c6adc0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6ab50_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6ac30_0 .net "d", 0 0, L_0x55f195c94bd0;  alias, 1 drivers
v0x55f195c6acf0_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6adc0_0 .var "q", 0 0;
v0x55f195c6ae80_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
E_0x55f195c6aad0 .event posedge, v0x55f195c6ab50_0;
S_0x55f195c6b030 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 60, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c95110 .functor NOT 1, v0x55f195c6b520_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6b2b0_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6b380_0 .net "d", 0 0, L_0x55f195c947b0;  alias, 1 drivers
v0x55f195c6b420_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6b520_0 .var "q", 0 0;
v0x55f195c6b5c0_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6b740 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 59, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c95060 .functor NOT 1, v0x55f195c6bc70_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6b9d0_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6bac0_0 .net "d", 0 0, L_0x55f195c94360;  alias, 1 drivers
v0x55f195c6bb80_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6bc70_0 .var "q", 0 0;
v0x55f195c6bd10_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6bef0 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 58, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c94fb0 .functor NOT 1, v0x55f195c6c370_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6c150_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6c210_0 .net "d", 0 0, L_0x55f195c93fa0;  alias, 1 drivers
v0x55f195c6c2d0_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6c370_0 .var "q", 0 0;
v0x55f195c6c410_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6c5a0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 57, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c94f00 .functor NOT 1, v0x55f195c6ca70_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6c850_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6c910_0 .net "d", 0 0, L_0x55f195c93d00;  alias, 1 drivers
v0x55f195c6c9d0_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6ca70_0 .var "q", 0 0;
v0x55f195c6cb10_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6cc50 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 56, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c94e50 .functor NOT 1, v0x55f195c6d080_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6ce60_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6cf20_0 .net "d", 0 0, L_0x55f195c93af0;  alias, 1 drivers
v0x55f195c6cfe0_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6d080_0 .var "q", 0 0;
v0x55f195c6d120_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6d260 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 55, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c94da0 .functor NOT 1, v0x55f195c6d710_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6d4c0_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6d580_0 .net "d", 0 0, L_0x55f195c937b0;  alias, 1 drivers
v0x55f195c6d640_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6d710_0 .var "q", 0 0;
v0x55f195c6d7b0_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c6d940 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 54, 35 3 0, S_0x55f195c6a3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c94d30 .functor NOT 1, v0x55f195c6ddf0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c6dba0_0 .net "clk", 0 0, v0x55f195c71260_0;  alias, 1 drivers
v0x55f195c6dc60_0 .net "d", 0 0, L_0x55f195c93620;  alias, 1 drivers
v0x55f195c6dd20_0 .net "en", 0 0, L_0x7efdfe8262a0;  alias, 1 drivers
v0x55f195c6ddf0_0 .var "q", 0 0;
v0x55f195c6de90_0 .net8 "qbar", 0 0, RS_0x7efdfe87d4d8;  alias, 8 drivers
S_0x55f195c70e90 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55f195c69f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c710e0_0 .net "a", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c711a0_0 .net "b", 0 0, L_0x55f195c8f050;  alias, 1 drivers
v0x55f195c71260_0 .var "y", 0 0;
S_0x55f195c71850 .scope module, "TEMP_REGISTER_A" "register_ab8" 19 58, 32 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55f195c78da0_0 .net "DATA_IN", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c78e60_0 .net "DATA_OUT", 7 0, L_0x55f195c98820;  alias, 1 drivers
v0x55f195c78f20_0 .net "ENABLE_CLK", 0 0, L_0x55f195c98be0;  1 drivers
L_0x7efdfe8262e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c78ff0_0 .net "LOW", 0 0, L_0x7efdfe8262e8;  1 drivers
v0x55f195c790e0_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c791d0_0 .net "W1", 0 0, v0x55f195c78ca0_0;  1 drivers
S_0x55f195c71aa0 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55f195c71850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55f195c95fd0 .functor NOT 1, L_0x7efdfe8262e8, C4<0>, C4<0>, C4<0>;
v0x55f195c71f10_0 .net "CLK", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c784c0_0 .net "D", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c78580_0 .net "EN", 0 0, L_0x55f195c95fd0;  1 drivers
v0x55f195c78650_0 .net "EN_BAR", 0 0, L_0x7efdfe8262e8;  alias, 1 drivers
v0x55f195c78720_0 .net "Q", 7 0, L_0x55f195c98820;  alias, 1 drivers
L_0x55f195c96f10 .part L_0x55f195caa2a0, 0, 1;
L_0x55f195c98140 .part L_0x55f195caa2a0, 1, 1;
L_0x55f195c98230 .part L_0x55f195caa2a0, 2, 1;
L_0x55f195c98320 .part L_0x55f195caa2a0, 3, 1;
L_0x55f195c98410 .part L_0x55f195caa2a0, 4, 1;
L_0x55f195c98500 .part L_0x55f195caa2a0, 5, 1;
L_0x55f195c985f0 .part L_0x55f195caa2a0, 6, 1;
L_0x55f195c986e0 .part L_0x55f195caa2a0, 7, 1;
LS_0x55f195c98820_0_0 .concat8 [ 1 1 1 1], v0x55f195c72710_0, v0x55f195c72e70_0, v0x55f195c735c0_0, v0x55f195c73cc0_0;
LS_0x55f195c98820_0_4 .concat8 [ 1 1 1 1], v0x55f195c743c0_0, v0x55f195c74a60_0, v0x55f195c750f0_0, v0x55f195c757d0_0;
L_0x55f195c98820 .concat8 [ 4 4 0 0], LS_0x55f195c98820_0_0, LS_0x55f195c98820_0_4;
S_0x55f195c71d10 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55f195c71aa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55f195c960d0 .functor NOT 1, L_0x7efdfe8262e8, C4<0>, C4<0>, C4<0>;
L_0x55f195c96160 .functor AND 1, L_0x55f195c986e0, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c961f0 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c757d0_0, C4<1>, C4<1>;
L_0x55f195c96260 .functor OR 1, L_0x55f195c96160, L_0x55f195c961f0, C4<0>, C4<0>;
L_0x55f195c962d0 .functor AND 1, L_0x55f195c985f0, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c96340 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c750f0_0, C4<1>, C4<1>;
L_0x55f195c963b0 .functor OR 1, L_0x55f195c962d0, L_0x55f195c96340, C4<0>, C4<0>;
L_0x55f195c96420 .functor AND 1, L_0x55f195c98500, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c96570 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c74a60_0, C4<1>, C4<1>;
L_0x55f195c966f0 .functor OR 1, L_0x55f195c96420, L_0x55f195c96570, C4<0>, C4<0>;
L_0x55f195c96800 .functor AND 1, L_0x55f195c98410, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c96870 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c743c0_0, C4<1>, C4<1>;
L_0x55f195c96950 .functor OR 1, L_0x55f195c96800, L_0x55f195c96870, C4<0>, C4<0>;
L_0x55f195c96ab0 .functor AND 1, L_0x55f195c98320, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c968e0 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c73cc0_0, C4<1>, C4<1>;
L_0x55f195c96bf0 .functor OR 1, L_0x55f195c96ab0, L_0x55f195c968e0, C4<0>, C4<0>;
L_0x55f195c96de0 .functor AND 1, L_0x55f195c98230, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c96e50 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c735c0_0, C4<1>, C4<1>;
L_0x55f195c96fb0 .functor OR 1, L_0x55f195c96de0, L_0x55f195c96e50, C4<0>, C4<0>;
L_0x55f195c97110 .functor AND 1, L_0x55f195c98140, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c97340 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c72e70_0, C4<1>, C4<1>;
L_0x55f195c97400 .functor OR 1, L_0x55f195c97110, L_0x55f195c97340, C4<0>, C4<0>;
L_0x55f195c97620 .functor AND 1, L_0x55f195c96f10, L_0x55f195c960d0, C4<1>, C4<1>;
L_0x55f195c97690 .functor AND 1, L_0x7efdfe8262e8, v0x55f195c72710_0, C4<1>, C4<1>;
L_0x55f195c97820 .functor OR 1, L_0x55f195c97620, L_0x55f195c97690, C4<0>, C4<0>;
RS_0x7efdfe87ea98 .resolv tri, L_0x55f195c97980, L_0x55f195c979f0, L_0x55f195c97aa0, L_0x55f195c97b50, L_0x55f195c97c00, L_0x55f195c97cb0, L_0x55f195c97d60, L_0x55f195c97e10;
v0x55f195c75a00_0 .net8 "NOTHING", 0 0, RS_0x7efdfe87ea98;  8 drivers
v0x55f195c75bd0_0 .net *"_ivl_10", 0 0, L_0x55f195c962d0;  1 drivers
v0x55f195c75cb0_0 .net *"_ivl_12", 0 0, L_0x55f195c96340;  1 drivers
v0x55f195c75d70_0 .net *"_ivl_16", 0 0, L_0x55f195c96420;  1 drivers
v0x55f195c75e50_0 .net *"_ivl_18", 0 0, L_0x55f195c96570;  1 drivers
v0x55f195c75f80_0 .net *"_ivl_22", 0 0, L_0x55f195c96800;  1 drivers
v0x55f195c76060_0 .net *"_ivl_24", 0 0, L_0x55f195c96870;  1 drivers
v0x55f195c76140_0 .net *"_ivl_28", 0 0, L_0x55f195c96ab0;  1 drivers
v0x55f195c76220_0 .net *"_ivl_30", 0 0, L_0x55f195c968e0;  1 drivers
v0x55f195c76300_0 .net *"_ivl_34", 0 0, L_0x55f195c96de0;  1 drivers
v0x55f195c763e0_0 .net *"_ivl_36", 0 0, L_0x55f195c96e50;  1 drivers
v0x55f195c764c0_0 .net *"_ivl_4", 0 0, L_0x55f195c96160;  1 drivers
v0x55f195c765a0_0 .net *"_ivl_40", 0 0, L_0x55f195c97110;  1 drivers
v0x55f195c76680_0 .net *"_ivl_42", 0 0, L_0x55f195c97340;  1 drivers
v0x55f195c76760_0 .net *"_ivl_46", 0 0, L_0x55f195c97620;  1 drivers
v0x55f195c76840_0 .net *"_ivl_48", 0 0, L_0x55f195c97690;  1 drivers
v0x55f195c76920_0 .net *"_ivl_6", 0 0, L_0x55f195c961f0;  1 drivers
v0x55f195c76b10_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c76cc0_0 .net "d0", 0 0, L_0x55f195c96f10;  1 drivers
v0x55f195c76d80_0 .net "d1", 0 0, L_0x55f195c98140;  1 drivers
v0x55f195c76e40_0 .net "d2", 0 0, L_0x55f195c98230;  1 drivers
v0x55f195c76f00_0 .net "d3", 0 0, L_0x55f195c98320;  1 drivers
v0x55f195c76fc0_0 .net "d4", 0 0, L_0x55f195c98410;  1 drivers
v0x55f195c77080_0 .net "d5", 0 0, L_0x55f195c98500;  1 drivers
v0x55f195c77140_0 .net "d6", 0 0, L_0x55f195c985f0;  1 drivers
v0x55f195c77200_0 .net "d7", 0 0, L_0x55f195c986e0;  1 drivers
v0x55f195c772c0_0 .net "en", 0 0, L_0x55f195c960d0;  1 drivers
v0x55f195c77380_0 .net "en_bar", 0 0, L_0x7efdfe8262e8;  alias, 1 drivers
v0x55f195c77440_0 .net "from_d0", 0 0, L_0x55f195c97820;  1 drivers
v0x55f195c774e0_0 .net "from_d1", 0 0, L_0x55f195c97400;  1 drivers
v0x55f195c775b0_0 .net "from_d2", 0 0, L_0x55f195c96fb0;  1 drivers
v0x55f195c77680_0 .net "from_d3", 0 0, L_0x55f195c96bf0;  1 drivers
v0x55f195c77750_0 .net "from_d4", 0 0, L_0x55f195c96950;  1 drivers
v0x55f195c77a30_0 .net "from_d5", 0 0, L_0x55f195c966f0;  1 drivers
v0x55f195c77b00_0 .net "from_d6", 0 0, L_0x55f195c963b0;  1 drivers
v0x55f195c77bd0_0 .net "from_d7", 0 0, L_0x55f195c96260;  1 drivers
L_0x7efdfe826330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195c77ca0_0 .net "high", 0 0, L_0x7efdfe826330;  1 drivers
v0x55f195c77d40_0 .net "q0", 0 0, v0x55f195c72710_0;  1 drivers
v0x55f195c77e10_0 .net "q1", 0 0, v0x55f195c72e70_0;  1 drivers
v0x55f195c77ee0_0 .net "q2", 0 0, v0x55f195c735c0_0;  1 drivers
v0x55f195c77fb0_0 .net "q3", 0 0, v0x55f195c73cc0_0;  1 drivers
v0x55f195c78080_0 .net "q4", 0 0, v0x55f195c743c0_0;  1 drivers
v0x55f195c78150_0 .net "q5", 0 0, v0x55f195c74a60_0;  1 drivers
v0x55f195c78220_0 .net "q6", 0 0, v0x55f195c750f0_0;  1 drivers
v0x55f195c782f0_0 .net "q7", 0 0, v0x55f195c757d0_0;  1 drivers
S_0x55f195c72170 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 61, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97e10 .functor NOT 1, v0x55f195c72710_0, C4<0>, C4<0>, C4<0>;
v0x55f195c724a0_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c72580_0 .net "d", 0 0, L_0x55f195c97820;  alias, 1 drivers
v0x55f195c72640_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c72710_0 .var "q", 0 0;
v0x55f195c727d0_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
E_0x55f195c72420 .event posedge, v0x55f195c724a0_0;
S_0x55f195c72980 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 60, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97d60 .functor NOT 1, v0x55f195c72e70_0, C4<0>, C4<0>, C4<0>;
v0x55f195c72c00_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c72cd0_0 .net "d", 0 0, L_0x55f195c97400;  alias, 1 drivers
v0x55f195c72d70_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c72e70_0 .var "q", 0 0;
v0x55f195c72f10_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c73090 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 59, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97cb0 .functor NOT 1, v0x55f195c735c0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c73320_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c73410_0 .net "d", 0 0, L_0x55f195c96fb0;  alias, 1 drivers
v0x55f195c734d0_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c735c0_0 .var "q", 0 0;
v0x55f195c73660_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c73840 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 58, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97c00 .functor NOT 1, v0x55f195c73cc0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c73aa0_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c73b60_0 .net "d", 0 0, L_0x55f195c96bf0;  alias, 1 drivers
v0x55f195c73c20_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c73cc0_0 .var "q", 0 0;
v0x55f195c73d60_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c73ef0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 57, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97b50 .functor NOT 1, v0x55f195c743c0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c741a0_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c74260_0 .net "d", 0 0, L_0x55f195c96950;  alias, 1 drivers
v0x55f195c74320_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c743c0_0 .var "q", 0 0;
v0x55f195c74460_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c74630 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 56, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97aa0 .functor NOT 1, v0x55f195c74a60_0, C4<0>, C4<0>, C4<0>;
v0x55f195c74840_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c74900_0 .net "d", 0 0, L_0x55f195c966f0;  alias, 1 drivers
v0x55f195c749c0_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c74a60_0 .var "q", 0 0;
v0x55f195c74b00_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c74c40 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 55, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c979f0 .functor NOT 1, v0x55f195c750f0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c74ea0_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c74f60_0 .net "d", 0 0, L_0x55f195c963b0;  alias, 1 drivers
v0x55f195c75020_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c750f0_0 .var "q", 0 0;
v0x55f195c75190_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c75320 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 54, 35 3 0, S_0x55f195c71d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c97980 .functor NOT 1, v0x55f195c757d0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c75580_0 .net "clk", 0 0, v0x55f195c78ca0_0;  alias, 1 drivers
v0x55f195c75640_0 .net "d", 0 0, L_0x55f195c96260;  alias, 1 drivers
v0x55f195c75700_0 .net "en", 0 0, L_0x7efdfe826330;  alias, 1 drivers
v0x55f195c757d0_0 .var "q", 0 0;
v0x55f195c75870_0 .net8 "qbar", 0 0, RS_0x7efdfe87ea98;  alias, 8 drivers
S_0x55f195c78850 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55f195c71850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c78b20_0 .net "a", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c78be0_0 .net "b", 0 0, L_0x55f195c98be0;  alias, 1 drivers
v0x55f195c78ca0_0 .var "y", 0 0;
E_0x55f195c78aa0 .event anyedge, v0x55f195c78be0_0, v0x55f195c12500_0;
S_0x55f195c792b0 .scope module, "TEMP_REGISTER_B" "register_ab8" 19 66, 32 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55f195c80800_0 .net "DATA_IN", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c808c0_0 .net "DATA_OUT", 7 0, L_0x55f195c9b7c0;  alias, 1 drivers
v0x55f195c809d0_0 .net "ENABLE_CLK", 0 0, L_0x55f195c9bc10;  1 drivers
L_0x7efdfe826378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f195c80aa0_0 .net "LOW", 0 0, L_0x7efdfe826378;  1 drivers
v0x55f195c80b90_0 .net "SYSTEM_CLK", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c80c80_0 .net "W1", 0 0, v0x55f195c80700_0;  1 drivers
S_0x55f195c79500 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55f195c792b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55f195c98c80 .functor NOT 1, L_0x7efdfe826378, C4<0>, C4<0>, C4<0>;
v0x55f195c79970_0 .net "CLK", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7ff20_0 .net "D", 7 0, L_0x55f195caa2a0;  alias, 1 drivers
v0x55f195c7ffe0_0 .net "EN", 0 0, L_0x55f195c98c80;  1 drivers
v0x55f195c800b0_0 .net "EN_BAR", 0 0, L_0x7efdfe826378;  alias, 1 drivers
v0x55f195c80180_0 .net "Q", 7 0, L_0x55f195c9b7c0;  alias, 1 drivers
L_0x55f195c99ca0 .part L_0x55f195caa2a0, 0, 1;
L_0x55f195c9b0e0 .part L_0x55f195caa2a0, 1, 1;
L_0x55f195c9b1d0 .part L_0x55f195caa2a0, 2, 1;
L_0x55f195c9b2c0 .part L_0x55f195caa2a0, 3, 1;
L_0x55f195c9b3b0 .part L_0x55f195caa2a0, 4, 1;
L_0x55f195c9b4a0 .part L_0x55f195caa2a0, 5, 1;
L_0x55f195c9b590 .part L_0x55f195caa2a0, 6, 1;
L_0x55f195c9b680 .part L_0x55f195caa2a0, 7, 1;
LS_0x55f195c9b7c0_0_0 .concat8 [ 1 1 1 1], v0x55f195c7a170_0, v0x55f195c7a8d0_0, v0x55f195c7b020_0, v0x55f195c7b720_0;
LS_0x55f195c9b7c0_0_4 .concat8 [ 1 1 1 1], v0x55f195c7be20_0, v0x55f195c7c4c0_0, v0x55f195c7cb50_0, v0x55f195c7d230_0;
L_0x55f195c9b7c0 .concat8 [ 4 4 0 0], LS_0x55f195c9b7c0_0_0, LS_0x55f195c9b7c0_0_4;
S_0x55f195c79770 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55f195c79500;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55f195c98d80 .functor NOT 1, L_0x7efdfe826378, C4<0>, C4<0>, C4<0>;
L_0x55f195c98e10 .functor AND 1, L_0x55f195c9b680, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c98ea0 .functor AND 1, L_0x7efdfe826378, v0x55f195c7d230_0, C4<1>, C4<1>;
L_0x55f195c98f10 .functor OR 1, L_0x55f195c98e10, L_0x55f195c98ea0, C4<0>, C4<0>;
L_0x55f195c98f80 .functor AND 1, L_0x55f195c9b590, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c98ff0 .functor AND 1, L_0x7efdfe826378, v0x55f195c7cb50_0, C4<1>, C4<1>;
L_0x55f195c990a0 .functor OR 1, L_0x55f195c98f80, L_0x55f195c98ff0, C4<0>, C4<0>;
L_0x55f195c99160 .functor AND 1, L_0x55f195c9b4a0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c992b0 .functor AND 1, L_0x7efdfe826378, v0x55f195c7c4c0_0, C4<1>, C4<1>;
L_0x55f195c99430 .functor OR 1, L_0x55f195c99160, L_0x55f195c992b0, C4<0>, C4<0>;
L_0x55f195c99590 .functor AND 1, L_0x55f195c9b3b0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c99600 .functor AND 1, L_0x7efdfe826378, v0x55f195c7be20_0, C4<1>, C4<1>;
L_0x55f195c996e0 .functor OR 1, L_0x55f195c99590, L_0x55f195c99600, C4<0>, C4<0>;
L_0x55f195c99840 .functor AND 1, L_0x55f195c9b2c0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c99670 .functor AND 1, L_0x7efdfe826378, v0x55f195c7b720_0, C4<1>, C4<1>;
L_0x55f195c99980 .functor OR 1, L_0x55f195c99840, L_0x55f195c99670, C4<0>, C4<0>;
L_0x55f195c99b70 .functor AND 1, L_0x55f195c9b1d0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c99be0 .functor AND 1, L_0x7efdfe826378, v0x55f195c7b020_0, C4<1>, C4<1>;
L_0x55f195c99d40 .functor OR 1, L_0x55f195c99b70, L_0x55f195c99be0, C4<0>, C4<0>;
L_0x55f195c99ea0 .functor AND 1, L_0x55f195c9b0e0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c9a0d0 .functor AND 1, L_0x7efdfe826378, v0x55f195c7a8d0_0, C4<1>, C4<1>;
L_0x55f195c9a190 .functor OR 1, L_0x55f195c99ea0, L_0x55f195c9a0d0, C4<0>, C4<0>;
L_0x55f195c9a3b0 .functor AND 1, L_0x55f195c99ca0, L_0x55f195c98d80, C4<1>, C4<1>;
L_0x55f195c9a420 .functor AND 1, L_0x7efdfe826378, v0x55f195c7a170_0, C4<1>, C4<1>;
L_0x55f195c9a5b0 .functor OR 1, L_0x55f195c9a3b0, L_0x55f195c9a420, C4<0>, C4<0>;
RS_0x7efdfe880058 .resolv tri, L_0x55f195c9a710, L_0x55f195c9a780, L_0x55f195c9a830, L_0x55f195c9a8e0, L_0x55f195c9a990, L_0x55f195c9aa40, L_0x55f195c9aaf0, L_0x55f195c9aba0;
v0x55f195c7d460_0 .net8 "NOTHING", 0 0, RS_0x7efdfe880058;  8 drivers
v0x55f195c7d630_0 .net *"_ivl_10", 0 0, L_0x55f195c98f80;  1 drivers
v0x55f195c7d710_0 .net *"_ivl_12", 0 0, L_0x55f195c98ff0;  1 drivers
v0x55f195c7d7d0_0 .net *"_ivl_16", 0 0, L_0x55f195c99160;  1 drivers
v0x55f195c7d8b0_0 .net *"_ivl_18", 0 0, L_0x55f195c992b0;  1 drivers
v0x55f195c7d9e0_0 .net *"_ivl_22", 0 0, L_0x55f195c99590;  1 drivers
v0x55f195c7dac0_0 .net *"_ivl_24", 0 0, L_0x55f195c99600;  1 drivers
v0x55f195c7dba0_0 .net *"_ivl_28", 0 0, L_0x55f195c99840;  1 drivers
v0x55f195c7dc80_0 .net *"_ivl_30", 0 0, L_0x55f195c99670;  1 drivers
v0x55f195c7dd60_0 .net *"_ivl_34", 0 0, L_0x55f195c99b70;  1 drivers
v0x55f195c7de40_0 .net *"_ivl_36", 0 0, L_0x55f195c99be0;  1 drivers
v0x55f195c7df20_0 .net *"_ivl_4", 0 0, L_0x55f195c98e10;  1 drivers
v0x55f195c7e000_0 .net *"_ivl_40", 0 0, L_0x55f195c99ea0;  1 drivers
v0x55f195c7e0e0_0 .net *"_ivl_42", 0 0, L_0x55f195c9a0d0;  1 drivers
v0x55f195c7e1c0_0 .net *"_ivl_46", 0 0, L_0x55f195c9a3b0;  1 drivers
v0x55f195c7e2a0_0 .net *"_ivl_48", 0 0, L_0x55f195c9a420;  1 drivers
v0x55f195c7e380_0 .net *"_ivl_6", 0 0, L_0x55f195c98ea0;  1 drivers
v0x55f195c7e570_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7e720_0 .net "d0", 0 0, L_0x55f195c99ca0;  1 drivers
v0x55f195c7e7e0_0 .net "d1", 0 0, L_0x55f195c9b0e0;  1 drivers
v0x55f195c7e8a0_0 .net "d2", 0 0, L_0x55f195c9b1d0;  1 drivers
v0x55f195c7e960_0 .net "d3", 0 0, L_0x55f195c9b2c0;  1 drivers
v0x55f195c7ea20_0 .net "d4", 0 0, L_0x55f195c9b3b0;  1 drivers
v0x55f195c7eae0_0 .net "d5", 0 0, L_0x55f195c9b4a0;  1 drivers
v0x55f195c7eba0_0 .net "d6", 0 0, L_0x55f195c9b590;  1 drivers
v0x55f195c7ec60_0 .net "d7", 0 0, L_0x55f195c9b680;  1 drivers
v0x55f195c7ed20_0 .net "en", 0 0, L_0x55f195c98d80;  1 drivers
v0x55f195c7ede0_0 .net "en_bar", 0 0, L_0x7efdfe826378;  alias, 1 drivers
v0x55f195c7eea0_0 .net "from_d0", 0 0, L_0x55f195c9a5b0;  1 drivers
v0x55f195c7ef40_0 .net "from_d1", 0 0, L_0x55f195c9a190;  1 drivers
v0x55f195c7f010_0 .net "from_d2", 0 0, L_0x55f195c99d40;  1 drivers
v0x55f195c7f0e0_0 .net "from_d3", 0 0, L_0x55f195c99980;  1 drivers
v0x55f195c7f1b0_0 .net "from_d4", 0 0, L_0x55f195c996e0;  1 drivers
v0x55f195c7f490_0 .net "from_d5", 0 0, L_0x55f195c99430;  1 drivers
v0x55f195c7f560_0 .net "from_d6", 0 0, L_0x55f195c990a0;  1 drivers
v0x55f195c7f630_0 .net "from_d7", 0 0, L_0x55f195c98f10;  1 drivers
L_0x7efdfe8263c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f195c7f700_0 .net "high", 0 0, L_0x7efdfe8263c0;  1 drivers
v0x55f195c7f7a0_0 .net "q0", 0 0, v0x55f195c7a170_0;  1 drivers
v0x55f195c7f870_0 .net "q1", 0 0, v0x55f195c7a8d0_0;  1 drivers
v0x55f195c7f940_0 .net "q2", 0 0, v0x55f195c7b020_0;  1 drivers
v0x55f195c7fa10_0 .net "q3", 0 0, v0x55f195c7b720_0;  1 drivers
v0x55f195c7fae0_0 .net "q4", 0 0, v0x55f195c7be20_0;  1 drivers
v0x55f195c7fbb0_0 .net "q5", 0 0, v0x55f195c7c4c0_0;  1 drivers
v0x55f195c7fc80_0 .net "q6", 0 0, v0x55f195c7cb50_0;  1 drivers
v0x55f195c7fd50_0 .net "q7", 0 0, v0x55f195c7d230_0;  1 drivers
S_0x55f195c79bd0 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 61, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9aba0 .functor NOT 1, v0x55f195c7a170_0, C4<0>, C4<0>, C4<0>;
v0x55f195c79f00_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c79fe0_0 .net "d", 0 0, L_0x55f195c9a5b0;  alias, 1 drivers
v0x55f195c7a0a0_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7a170_0 .var "q", 0 0;
v0x55f195c7a230_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
E_0x55f195c79e80 .event posedge, v0x55f195c79f00_0;
S_0x55f195c7a3e0 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 60, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9aaf0 .functor NOT 1, v0x55f195c7a8d0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7a660_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7a730_0 .net "d", 0 0, L_0x55f195c9a190;  alias, 1 drivers
v0x55f195c7a7d0_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7a8d0_0 .var "q", 0 0;
v0x55f195c7a970_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7aaf0 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 59, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9aa40 .functor NOT 1, v0x55f195c7b020_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7ad80_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7ae70_0 .net "d", 0 0, L_0x55f195c99d40;  alias, 1 drivers
v0x55f195c7af30_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7b020_0 .var "q", 0 0;
v0x55f195c7b0c0_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7b2a0 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 58, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9a990 .functor NOT 1, v0x55f195c7b720_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7b500_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7b5c0_0 .net "d", 0 0, L_0x55f195c99980;  alias, 1 drivers
v0x55f195c7b680_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7b720_0 .var "q", 0 0;
v0x55f195c7b7c0_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7b950 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 57, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9a8e0 .functor NOT 1, v0x55f195c7be20_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7bc00_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7bcc0_0 .net "d", 0 0, L_0x55f195c996e0;  alias, 1 drivers
v0x55f195c7bd80_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7be20_0 .var "q", 0 0;
v0x55f195c7bec0_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7c090 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 56, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9a830 .functor NOT 1, v0x55f195c7c4c0_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7c2a0_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7c360_0 .net "d", 0 0, L_0x55f195c99430;  alias, 1 drivers
v0x55f195c7c420_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7c4c0_0 .var "q", 0 0;
v0x55f195c7c560_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7c6a0 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 55, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9a780 .functor NOT 1, v0x55f195c7cb50_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7c900_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7c9c0_0 .net "d", 0 0, L_0x55f195c990a0;  alias, 1 drivers
v0x55f195c7ca80_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7cb50_0 .var "q", 0 0;
v0x55f195c7cbf0_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c7cd80 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 54, 35 3 0, S_0x55f195c79770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55f195c9a710 .functor NOT 1, v0x55f195c7d230_0, C4<0>, C4<0>, C4<0>;
v0x55f195c7cfe0_0 .net "clk", 0 0, v0x55f195c80700_0;  alias, 1 drivers
v0x55f195c7d0a0_0 .net "d", 0 0, L_0x55f195c98f10;  alias, 1 drivers
v0x55f195c7d160_0 .net "en", 0 0, L_0x7efdfe8263c0;  alias, 1 drivers
v0x55f195c7d230_0 .var "q", 0 0;
v0x55f195c7d2d0_0 .net8 "qbar", 0 0, RS_0x7efdfe880058;  alias, 8 drivers
S_0x55f195c802b0 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55f195c792b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c80580_0 .net "a", 0 0, v0x55f195c85340_0;  alias, 1 drivers
v0x55f195c80640_0 .net "b", 0 0, L_0x55f195c9bc10;  alias, 1 drivers
v0x55f195c80700_0 .var "y", 0 0;
E_0x55f195c80500 .event anyedge, v0x55f195c80640_0, v0x55f195c12500_0;
S_0x55f195c80d60 .scope module, "ZP_BIT1" "zp_bit" 19 112, 37 6 0, S_0x55f195b591d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x55f195c82dc0_0 .net "F8", 7 0, L_0x55f195cad030;  alias, 1 drivers
v0x55f195c82ef0_0 .net "W", 3 0, L_0x55f195cad7e0;  1 drivers
v0x55f195c82fd0_0 .net "ZP_BAR", 0 0, v0x55f195c82c10_0;  1 drivers
L_0x55f195cad290 .part L_0x55f195cad030, 0, 1;
L_0x55f195cad330 .part L_0x55f195cad030, 1, 1;
L_0x55f195cad3d0 .part L_0x55f195cad030, 2, 1;
L_0x55f195cad470 .part L_0x55f195cad030, 3, 1;
L_0x55f195cad510 .part L_0x55f195cad030, 4, 1;
L_0x55f195cad5b0 .part L_0x55f195cad030, 5, 1;
L_0x55f195cad650 .part L_0x55f195cad030, 6, 1;
L_0x55f195cad6f0 .part L_0x55f195cad030, 7, 1;
L_0x55f195cad7e0 .concat8 [ 1 1 1 1], v0x55f195c813e0_0, v0x55f195c81950_0, v0x55f195c81ed0_0, v0x55f195c82470_0;
L_0x55f195cad880 .part L_0x55f195cad7e0, 0, 1;
L_0x55f195cad980 .part L_0x55f195cad7e0, 1, 1;
L_0x55f195cada20 .part L_0x55f195cad7e0, 2, 1;
L_0x55f195cadb30 .part L_0x55f195cad7e0, 3, 1;
S_0x55f195c80fa0 .scope module, "U1" "nor2_behavioral" 37 14, 38 21 0, S_0x55f195c80d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c81240_0 .net "a", 0 0, L_0x55f195cad290;  1 drivers
v0x55f195c81320_0 .net "b", 0 0, L_0x55f195cad330;  1 drivers
v0x55f195c813e0_0 .var "y", 0 0;
E_0x55f195c811c0 .event anyedge, v0x55f195c81320_0, v0x55f195c81240_0;
S_0x55f195c81500 .scope module, "U2" "nor2_behavioral" 37 20, 38 21 0, S_0x55f195c80d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c817b0_0 .net "a", 0 0, L_0x55f195cad3d0;  1 drivers
v0x55f195c81890_0 .net "b", 0 0, L_0x55f195cad470;  1 drivers
v0x55f195c81950_0 .var "y", 0 0;
E_0x55f195c81730 .event anyedge, v0x55f195c81890_0, v0x55f195c817b0_0;
S_0x55f195c81a70 .scope module, "U3" "nor2_behavioral" 37 26, 38 21 0, S_0x55f195c80d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c81d30_0 .net "a", 0 0, L_0x55f195cad510;  1 drivers
v0x55f195c81e10_0 .net "b", 0 0, L_0x55f195cad5b0;  1 drivers
v0x55f195c81ed0_0 .var "y", 0 0;
E_0x55f195c81cd0 .event anyedge, v0x55f195c81e10_0, v0x55f195c81d30_0;
S_0x55f195c82020 .scope module, "U4" "nor2_behavioral" 37 32, 38 21 0, S_0x55f195c80d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55f195c822d0_0 .net "a", 0 0, L_0x55f195cad650;  1 drivers
v0x55f195c823b0_0 .net "b", 0 0, L_0x55f195cad6f0;  1 drivers
v0x55f195c82470_0 .var "y", 0 0;
E_0x55f195c82250 .event anyedge, v0x55f195c823b0_0, v0x55f195c822d0_0;
S_0x55f195c825c0 .scope module, "U5" "nand4_behavioral" 37 39, 17 22 0, S_0x55f195c80d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x55f195c828e0_0 .net "a", 0 0, L_0x55f195cad880;  1 drivers
v0x55f195c829c0_0 .net "b", 0 0, L_0x55f195cad980;  1 drivers
v0x55f195c82a80_0 .net "c", 0 0, L_0x55f195cada20;  1 drivers
v0x55f195c82b50_0 .net "d", 0 0, L_0x55f195cadb30;  1 drivers
v0x55f195c82c10_0 .var "y", 0 0;
E_0x55f195c82870 .event anyedge, v0x55f195c82b50_0, v0x55f195c82a80_0, v0x55f195c829c0_0, v0x55f195c828e0_0;
S_0x55f195c01360 .scope module, "and2_dataflow" "and2_dataflow" 21 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe8820f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae000 .functor AND 1, o0x7efdfe8820f8, o0x7efdfe882128, C4<1>, C4<1>;
v0x55f195c86250_0 .net "a", 0 0, o0x7efdfe8820f8;  0 drivers
v0x55f195c86330_0 .net "b", 0 0, o0x7efdfe882128;  0 drivers
v0x55f195c863f0_0 .net "y", 0 0, L_0x55f195cae000;  1 drivers
S_0x55f195c036a0 .scope module, "and2_gate" "and2_gate" 21 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe882218 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae070 .functor AND 1, o0x7efdfe882218, o0x7efdfe882248, C4<1>, C4<1>;
v0x55f195c86510_0 .net "a", 0 0, o0x7efdfe882218;  0 drivers
v0x55f195c865d0_0 .net "b", 0 0, o0x7efdfe882248;  0 drivers
v0x55f195c86690_0 .net "y", 0 0, L_0x55f195cae070;  1 drivers
S_0x55f195c120a0 .scope module, "nand4_dataflow" "nand4_dataflow" 17 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
o0x7efdfe8823c8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe8823f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae0e0 .functor AND 1, o0x7efdfe8823c8, o0x7efdfe8823f8, C4<1>, C4<1>;
o0x7efdfe882428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae150 .functor AND 1, L_0x55f195cae0e0, o0x7efdfe882428, C4<1>, C4<1>;
o0x7efdfe882458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae1c0 .functor AND 1, L_0x55f195cae150, o0x7efdfe882458, C4<1>, C4<1>;
L_0x55f195cae280 .functor NOT 1, L_0x55f195cae1c0, C4<0>, C4<0>, C4<0>;
v0x55f195c867b0_0 .net *"_ivl_0", 0 0, L_0x55f195cae0e0;  1 drivers
v0x55f195c86890_0 .net *"_ivl_2", 0 0, L_0x55f195cae150;  1 drivers
v0x55f195c86970_0 .net *"_ivl_4", 0 0, L_0x55f195cae1c0;  1 drivers
v0x55f195c86a30_0 .net "a", 0 0, o0x7efdfe8823c8;  0 drivers
v0x55f195c86af0_0 .net "b", 0 0, o0x7efdfe8823f8;  0 drivers
v0x55f195c86bb0_0 .net "c", 0 0, o0x7efdfe882428;  0 drivers
v0x55f195c86c70_0 .net "d", 0 0, o0x7efdfe882458;  0 drivers
v0x55f195c86d30_0 .net "y", 0 0, L_0x55f195cae280;  1 drivers
S_0x55f195b89610 .scope module, "nand4_gate" "nand4_gate" 17 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
o0x7efdfe8825a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe8825d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882608 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882638 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae340 .functor NAND 1, o0x7efdfe8825a8, o0x7efdfe8825d8, o0x7efdfe882608, o0x7efdfe882638;
v0x55f195c86e90_0 .net "a", 0 0, o0x7efdfe8825a8;  0 drivers
v0x55f195c86f70_0 .net "b", 0 0, o0x7efdfe8825d8;  0 drivers
v0x55f195c87030_0 .net "c", 0 0, o0x7efdfe882608;  0 drivers
v0x55f195c870d0_0 .net "d", 0 0, o0x7efdfe882638;  0 drivers
v0x55f195c87190_0 .net "y", 0 0, L_0x55f195cae340;  1 drivers
S_0x55f195b99510 .scope module, "nor2_dataflow" "nor2_dataflow" 38 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe8827b8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe8827e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae3b0 .functor OR 1, o0x7efdfe8827b8, o0x7efdfe8827e8, C4<0>, C4<0>;
L_0x55f195cae420 .functor NOT 1, L_0x55f195cae3b0, C4<0>, C4<0>, C4<0>;
v0x55f195c872f0_0 .net *"_ivl_0", 0 0, L_0x55f195cae3b0;  1 drivers
v0x55f195c873f0_0 .net "a", 0 0, o0x7efdfe8827b8;  0 drivers
v0x55f195c874b0_0 .net "b", 0 0, o0x7efdfe8827e8;  0 drivers
v0x55f195c87550_0 .net "y", 0 0, L_0x55f195cae420;  1 drivers
S_0x55f195ba93b0 .scope module, "nor2_gate" "nor2_gate" 38 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe8828d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae4e0 .functor NOR 1, o0x7efdfe8828d8, o0x7efdfe882908, C4<0>, C4<0>;
v0x55f195c87690_0 .net "a", 0 0, o0x7efdfe8828d8;  0 drivers
v0x55f195c87750_0 .net "b", 0 0, o0x7efdfe882908;  0 drivers
v0x55f195c87810_0 .net "y", 0 0, L_0x55f195cae4e0;  1 drivers
S_0x55f195bb9670 .scope module, "not1_behavioral" "not1_behavioral" 39 21;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7efdfe8829f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f195c87950_0 .net "a", 0 0, o0x7efdfe8829f8;  0 drivers
v0x55f195c87a30_0 .var "y", 0 0;
E_0x55f195b58770 .event anyedge, v0x55f195c87950_0;
S_0x55f195c00bf0 .scope module, "not1_dataflow" "not1_dataflow" 39 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7efdfe882ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae550 .functor NOT 1, o0x7efdfe882ab8, C4<0>, C4<0>, C4<0>;
v0x55f195c87b50_0 .net "a", 0 0, o0x7efdfe882ab8;  0 drivers
v0x55f195c87c10_0 .net "y", 0 0, L_0x55f195cae550;  1 drivers
S_0x55f195b8d140 .scope module, "not1_gate" "not1_gate" 39 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7efdfe882b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae5c0 .functor NOT 1, o0x7efdfe882b78, C4<0>, C4<0>, C4<0>;
v0x55f195c87d30_0 .net "a", 0 0, o0x7efdfe882b78;  0 drivers
v0x55f195c87df0_0 .net "y", 0 0, L_0x55f195cae5c0;  1 drivers
S_0x55f195b9cfc0 .scope module, "or2_dataflow" "or2_dataflow" 36 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe882c38 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882c68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae630 .functor OR 1, o0x7efdfe882c38, o0x7efdfe882c68, C4<0>, C4<0>;
v0x55f195c87f10_0 .net "a", 0 0, o0x7efdfe882c38;  0 drivers
v0x55f195c87fd0_0 .net "b", 0 0, o0x7efdfe882c68;  0 drivers
v0x55f195c88090_0 .net "y", 0 0, L_0x55f195cae630;  1 drivers
S_0x55f195bad120 .scope module, "or2_gate" "or2_gate" 36 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe882d58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae6a0 .functor OR 1, o0x7efdfe882d58, o0x7efdfe882d88, C4<0>, C4<0>;
v0x55f195c881b0_0 .net "a", 0 0, o0x7efdfe882d58;  0 drivers
v0x55f195c88270_0 .net "b", 0 0, o0x7efdfe882d88;  0 drivers
v0x55f195c88330_0 .net "y", 0 0, L_0x55f195cae6a0;  1 drivers
S_0x55f195b753f0 .scope module, "xor2_dataflow" "xor2_dataflow" 18 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe882e78 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae710 .functor XOR 1, o0x7efdfe882e78, o0x7efdfe882ea8, C4<0>, C4<0>;
v0x55f195c88450_0 .net "a", 0 0, o0x7efdfe882e78;  0 drivers
v0x55f195c88510_0 .net "b", 0 0, o0x7efdfe882ea8;  0 drivers
v0x55f195c885d0_0 .net "y", 0 0, L_0x55f195cae710;  1 drivers
S_0x55f195b731f0 .scope module, "xor2_gate" "xor2_gate" 18 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7efdfe882f98 .functor BUFZ 1, C4<z>; HiZ drive
o0x7efdfe882fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f195cae780 .functor XOR 1, o0x7efdfe882f98, o0x7efdfe882fc8, C4<0>, C4<0>;
v0x55f195c886f0_0 .net "a", 0 0, o0x7efdfe882f98;  0 drivers
v0x55f195c887b0_0 .net "b", 0 0, o0x7efdfe882fc8;  0 drivers
v0x55f195c88870_0 .net "y", 0 0, L_0x55f195cae780;  1 drivers
    .scope S_0x55f195ba1e40;
T_0 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195b4e6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b4df50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f195b4e260_0;
    %load/vec4 v0x55f195b4deb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55f195b4df50_0;
    %assign/vec4 v0x55f195b4df50_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b4df50_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b4df50_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x55f195b4df50_0;
    %inv;
    %assign/vec4 v0x55f195b4df50_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f195ba36c0;
T_1 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195be1f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195be1720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f195be1b20_0;
    %load/vec4 v0x55f195be1680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x55f195be1720_0;
    %assign/vec4 v0x55f195be1720_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195be1720_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195be1720_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x55f195be1720_0;
    %inv;
    %assign/vec4 v0x55f195be1720_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f195bb3cf0;
T_2 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195c03bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c02ee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f195c032c0_0;
    %load/vec4 v0x55f195c03360_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x55f195c02ee0_0;
    %assign/vec4 v0x55f195c02ee0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c02ee0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195c02ee0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x55f195c02ee0_0;
    %inv;
    %assign/vec4 v0x55f195c02ee0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f195bafb60;
T_3 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195c15120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c14ed0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f195c151e0_0;
    %load/vec4 v0x55f195c14e10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x55f195c14ed0_0;
    %assign/vec4 v0x55f195c14ed0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c14ed0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195c14ed0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x55f195c14ed0_0;
    %inv;
    %assign/vec4 v0x55f195c14ed0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f195c0b630;
T_4 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195c09e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c08530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f195c09170_0;
    %load/vec4 v0x55f195c09240_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55f195c08530_0;
    %assign/vec4 v0x55f195c08530_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c08530_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195c08530_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x55f195c08530_0;
    %inv;
    %assign/vec4 v0x55f195c08530_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f195b90720;
T_5 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195b93c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b7e3c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f195b93d30_0;
    %load/vec4 v0x55f195b7e320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x55f195b7e3c0_0;
    %assign/vec4 v0x55f195b7e3c0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b7e3c0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b7e3c0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x55f195b7e3c0_0;
    %inv;
    %assign/vec4 v0x55f195b7e3c0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f195b8e260;
T_6 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195b7bb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195bb9380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f195b7bc00_0;
    %load/vec4 v0x55f195bb92e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55f195bb9380_0;
    %assign/vec4 v0x55f195bb9380_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195bb9380_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195bb9380_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x55f195bb9380_0;
    %inv;
    %assign/vec4 v0x55f195bb9380_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f195b9ed40;
T_7 ;
    %wait E_0x55f195c124a0;
    %load/vec4 v0x55f195b88570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c0d210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f195c05870_0;
    %load/vec4 v0x55f195c05910_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55f195c0d210_0;
    %assign/vec4 v0x55f195c0d210_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195c0d210_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195c0d210_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x55f195c0d210_0;
    %inv;
    %assign/vec4 v0x55f195c0d210_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f195b4d890;
T_8 ;
    %wait E_0x55f195b8a6d0;
    %load/vec4 v0x55f195b728b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195b60bc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f195b72950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55f195b4cff0_0;
    %assign/vec4 v0x55f195b60bc0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55f195b4d0f0_0;
    %assign/vec4 v0x55f195b60bc0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f195b607b0;
T_9 ;
    %wait E_0x55f195c0d330;
    %load/vec4 v0x55f195b61080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195b63110_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f195b63070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55f195b61c60_0;
    %assign/vec4 v0x55f195b63110_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55f195b60fa0_0;
    %assign/vec4 v0x55f195b63110_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f195b66f10;
T_10 ;
    %wait E_0x55f195b6f7a0;
    %load/vec4 v0x55f195b65700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195b67370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f195b657d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55f195b66af0_0;
    %assign/vec4 v0x55f195b67370_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55f195b66bf0_0;
    %assign/vec4 v0x55f195b67370_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f195b6a5e0;
T_11 ;
    %wait E_0x55f195b69e70;
    %load/vec4 v0x55f195b6cac0_0;
    %load/vec4 v0x55f195b6cb80_0;
    %and;
    %load/vec4 v0x55f195b6c2f0_0;
    %and;
    %load/vec4 v0x55f195b6c390_0;
    %and;
    %inv;
    %assign/vec4 v0x55f195b6d2b0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f195bb38a0;
T_12 ;
    %wait E_0x55f195b9c690;
    %load/vec4 v0x55f195b8b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f195b7c470_0;
    %load/vec4 v0x55f195b8d7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f195b8d720_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x55f195b7c510_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x55f195b89df0_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x55f195b89eb0_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x55f195b89a10_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x55f195b89ab0_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x55f195b8c690_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x55f195b8c380_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x55f195b8c420_0;
    %assign/vec4 v0x55f195b8b630_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b8b630_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f195b51020;
T_13 ;
    %wait E_0x55f195b50520;
    %load/vec4 v0x55f195b524e0_0;
    %load/vec4 v0x55f195b525c0_0;
    %xor;
    %assign/vec4 v0x55f195b51d60_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f195c694c0;
T_14 ;
    %wait E_0x55f195c69710;
    %load/vec4 v0x55f195c69790_0;
    %load/vec4 v0x55f195c69850_0;
    %or;
    %assign/vec4 v0x55f195c69960_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f195c65f70;
T_15 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c66350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55f195c66290_0;
    %assign/vec4 v0x55f195c66420_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f195c66420_0;
    %assign/vec4 v0x55f195c66420_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f195c65890;
T_16 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c65c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55f195c65bb0_0;
    %assign/vec4 v0x55f195c65d40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f195c65d40_0;
    %assign/vec4 v0x55f195c65d40_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f195c65280;
T_17 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c65610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55f195c65550_0;
    %assign/vec4 v0x55f195c656b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f195c656b0_0;
    %assign/vec4 v0x55f195c656b0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f195c64bd0;
T_18 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c65000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55f195c64f40_0;
    %assign/vec4 v0x55f195c650a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f195c650a0_0;
    %assign/vec4 v0x55f195c650a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f195c64520;
T_19 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c64900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55f195c64840_0;
    %assign/vec4 v0x55f195c649a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f195c649a0_0;
    %assign/vec4 v0x55f195c649a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f195c63d70;
T_20 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c641b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55f195c640f0_0;
    %assign/vec4 v0x55f195c642a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f195c642a0_0;
    %assign/vec4 v0x55f195c642a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f195c63660;
T_21 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c63a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55f195c639b0_0;
    %assign/vec4 v0x55f195c63b50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f195c63b50_0;
    %assign/vec4 v0x55f195c63b50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f195c62e50;
T_22 ;
    %wait E_0x55f195c63100;
    %load/vec4 v0x55f195c63320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55f195c63260_0;
    %assign/vec4 v0x55f195c633f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f195c633f0_0;
    %assign/vec4 v0x55f195c633f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f195c70e90;
T_23 ;
    %wait E_0x55f195c69710;
    %load/vec4 v0x55f195c710e0_0;
    %load/vec4 v0x55f195c711a0_0;
    %or;
    %assign/vec4 v0x55f195c71260_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f195c6d940;
T_24 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55f195c6dc60_0;
    %assign/vec4 v0x55f195c6ddf0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55f195c6ddf0_0;
    %assign/vec4 v0x55f195c6ddf0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f195c6d260;
T_25 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55f195c6d580_0;
    %assign/vec4 v0x55f195c6d710_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55f195c6d710_0;
    %assign/vec4 v0x55f195c6d710_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f195c6cc50;
T_26 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55f195c6cf20_0;
    %assign/vec4 v0x55f195c6d080_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55f195c6d080_0;
    %assign/vec4 v0x55f195c6d080_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f195c6c5a0;
T_27 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55f195c6c910_0;
    %assign/vec4 v0x55f195c6ca70_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55f195c6ca70_0;
    %assign/vec4 v0x55f195c6ca70_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f195c6bef0;
T_28 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55f195c6c210_0;
    %assign/vec4 v0x55f195c6c370_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55f195c6c370_0;
    %assign/vec4 v0x55f195c6c370_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f195c6b740;
T_29 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55f195c6bac0_0;
    %assign/vec4 v0x55f195c6bc70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55f195c6bc70_0;
    %assign/vec4 v0x55f195c6bc70_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55f195c6b030;
T_30 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55f195c6b380_0;
    %assign/vec4 v0x55f195c6b520_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f195c6b520_0;
    %assign/vec4 v0x55f195c6b520_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f195c6a820;
T_31 ;
    %wait E_0x55f195c6aad0;
    %load/vec4 v0x55f195c6acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55f195c6ac30_0;
    %assign/vec4 v0x55f195c6adc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55f195c6adc0_0;
    %assign/vec4 v0x55f195c6adc0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f195c78850;
T_32 ;
    %wait E_0x55f195c78aa0;
    %load/vec4 v0x55f195c78b20_0;
    %load/vec4 v0x55f195c78be0_0;
    %or;
    %assign/vec4 v0x55f195c78ca0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55f195c75320;
T_33 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c75700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55f195c75640_0;
    %assign/vec4 v0x55f195c757d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55f195c757d0_0;
    %assign/vec4 v0x55f195c757d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f195c74c40;
T_34 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c75020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55f195c74f60_0;
    %assign/vec4 v0x55f195c750f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55f195c750f0_0;
    %assign/vec4 v0x55f195c750f0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f195c74630;
T_35 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c749c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55f195c74900_0;
    %assign/vec4 v0x55f195c74a60_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55f195c74a60_0;
    %assign/vec4 v0x55f195c74a60_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f195c73ef0;
T_36 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c74320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x55f195c74260_0;
    %assign/vec4 v0x55f195c743c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55f195c743c0_0;
    %assign/vec4 v0x55f195c743c0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f195c73840;
T_37 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c73c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55f195c73b60_0;
    %assign/vec4 v0x55f195c73cc0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55f195c73cc0_0;
    %assign/vec4 v0x55f195c73cc0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f195c73090;
T_38 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c734d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x55f195c73410_0;
    %assign/vec4 v0x55f195c735c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55f195c735c0_0;
    %assign/vec4 v0x55f195c735c0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f195c72980;
T_39 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c72d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55f195c72cd0_0;
    %assign/vec4 v0x55f195c72e70_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55f195c72e70_0;
    %assign/vec4 v0x55f195c72e70_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55f195c72170;
T_40 ;
    %wait E_0x55f195c72420;
    %load/vec4 v0x55f195c72640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x55f195c72580_0;
    %assign/vec4 v0x55f195c72710_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55f195c72710_0;
    %assign/vec4 v0x55f195c72710_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55f195c802b0;
T_41 ;
    %wait E_0x55f195c80500;
    %load/vec4 v0x55f195c80580_0;
    %load/vec4 v0x55f195c80640_0;
    %or;
    %assign/vec4 v0x55f195c80700_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55f195c7cd80;
T_42 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x55f195c7d0a0_0;
    %assign/vec4 v0x55f195c7d230_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55f195c7d230_0;
    %assign/vec4 v0x55f195c7d230_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55f195c7c6a0;
T_43 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55f195c7c9c0_0;
    %assign/vec4 v0x55f195c7cb50_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55f195c7cb50_0;
    %assign/vec4 v0x55f195c7cb50_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55f195c7c090;
T_44 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55f195c7c360_0;
    %assign/vec4 v0x55f195c7c4c0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55f195c7c4c0_0;
    %assign/vec4 v0x55f195c7c4c0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55f195c7b950;
T_45 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x55f195c7bcc0_0;
    %assign/vec4 v0x55f195c7be20_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55f195c7be20_0;
    %assign/vec4 v0x55f195c7be20_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55f195c7b2a0;
T_46 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x55f195c7b5c0_0;
    %assign/vec4 v0x55f195c7b720_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55f195c7b720_0;
    %assign/vec4 v0x55f195c7b720_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55f195c7aaf0;
T_47 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x55f195c7ae70_0;
    %assign/vec4 v0x55f195c7b020_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55f195c7b020_0;
    %assign/vec4 v0x55f195c7b020_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55f195c7a3e0;
T_48 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x55f195c7a730_0;
    %assign/vec4 v0x55f195c7a8d0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55f195c7a8d0_0;
    %assign/vec4 v0x55f195c7a8d0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55f195c79bd0;
T_49 ;
    %wait E_0x55f195c79e80;
    %load/vec4 v0x55f195c7a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x55f195c79fe0_0;
    %assign/vec4 v0x55f195c7a170_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55f195c7a170_0;
    %assign/vec4 v0x55f195c7a170_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55f195c5f6f0;
T_50 ;
    %wait E_0x55f195c5f980;
    %load/vec4 v0x55f195c5fbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195c5fd80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55f195c5fcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %jmp T_50.4;
T_50.2 ;
    %load/vec4 v0x55f195c5fa10_0;
    %assign/vec4 v0x55f195c5fd80_0, 0;
    %jmp T_50.4;
T_50.3 ;
    %load/vec4 v0x55f195c5fb10_0;
    %assign/vec4 v0x55f195c5fd80_0, 0;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55f195c5ff50;
T_51 ;
    %wait E_0x55f195c601d0;
    %load/vec4 v0x55f195c60420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195c605f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55f195c60520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %jmp T_51.4;
T_51.2 ;
    %load/vec4 v0x55f195c60240_0;
    %assign/vec4 v0x55f195c605f0_0, 0;
    %jmp T_51.4;
T_51.3 ;
    %load/vec4 v0x55f195c60340_0;
    %assign/vec4 v0x55f195c605f0_0, 0;
    %jmp T_51.4;
T_51.4 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55f195c60fb0;
T_52 ;
    %wait E_0x55f195c61230;
    %load/vec4 v0x55f195c614a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195c61630_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55f195c61570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.2 ;
    %load/vec4 v0x55f195c612c0_0;
    %assign/vec4 v0x55f195c61630_0, 0;
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v0x55f195c613c0_0;
    %assign/vec4 v0x55f195c61630_0, 0;
    %jmp T_52.4;
T_52.4 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55f195c61800;
T_53 ;
    %wait E_0x55f195c61a80;
    %load/vec4 v0x55f195c61cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195c61ea0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55f195c61dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.4;
T_53.2 ;
    %load/vec4 v0x55f195c61af0_0;
    %assign/vec4 v0x55f195c61ea0_0, 0;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v0x55f195c61bf0_0;
    %assign/vec4 v0x55f195c61ea0_0, 0;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55f195b5b760;
T_54 ;
    %wait E_0x55f195b58f60;
    %load/vec4 v0x55f195b5c720_0;
    %load/vec4 v0x55f195b5c800_0;
    %and;
    %assign/vec4 v0x55f195b5ecd0_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55f195c5e9d0;
T_55 ;
    %wait E_0x55f195c5ec20;
    %load/vec4 v0x55f195c5eca0_0;
    %load/vec4 v0x55f195c5ed60_0;
    %or;
    %assign/vec4 v0x55f195c5ee20_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55f195c5b4e0;
T_56 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c5b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x55f195c5b800_0;
    %assign/vec4 v0x55f195c5b960_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55f195c5b960_0;
    %assign/vec4 v0x55f195c5b960_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55f195c5ae30;
T_57 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c5b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x55f195c5b150_0;
    %assign/vec4 v0x55f195c5b2b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55f195c5b2b0_0;
    %assign/vec4 v0x55f195c5b2b0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55f195c5a820;
T_58 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c5abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x55f195c5aaf0_0;
    %assign/vec4 v0x55f195c5ac50_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55f195c5ac50_0;
    %assign/vec4 v0x55f195c5ac50_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55f195c59fc0;
T_59 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c5a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x55f195c5a3c0_0;
    %assign/vec4 v0x55f195c5a5b0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55f195c5a5b0_0;
    %assign/vec4 v0x55f195c5a5b0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55f195c59910;
T_60 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c59cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x55f195c59c30_0;
    %assign/vec4 v0x55f195c59d90_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55f195c59d90_0;
    %assign/vec4 v0x55f195c59d90_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55f195c59190;
T_61 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c595a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x55f195c594e0_0;
    %assign/vec4 v0x55f195c59690_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55f195c59690_0;
    %assign/vec4 v0x55f195c59690_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55f195c58b40;
T_62 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c58f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x55f195c58e60_0;
    %assign/vec4 v0x55f195c58fa0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x55f195c58fa0_0;
    %assign/vec4 v0x55f195c58fa0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55f195c583d0;
T_63 ;
    %wait E_0x55f195c50180;
    %load/vec4 v0x55f195c58830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x55f195c58770_0;
    %assign/vec4 v0x55f195c588d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55f195c588d0_0;
    %assign/vec4 v0x55f195c588d0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55f195c80fa0;
T_64 ;
    %wait E_0x55f195c811c0;
    %load/vec4 v0x55f195c81240_0;
    %load/vec4 v0x55f195c81320_0;
    %or;
    %inv;
    %assign/vec4 v0x55f195c813e0_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55f195c81500;
T_65 ;
    %wait E_0x55f195c81730;
    %load/vec4 v0x55f195c817b0_0;
    %load/vec4 v0x55f195c81890_0;
    %or;
    %inv;
    %assign/vec4 v0x55f195c81950_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55f195c81a70;
T_66 ;
    %wait E_0x55f195c81cd0;
    %load/vec4 v0x55f195c81d30_0;
    %load/vec4 v0x55f195c81e10_0;
    %or;
    %inv;
    %assign/vec4 v0x55f195c81ed0_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55f195c82020;
T_67 ;
    %wait E_0x55f195c82250;
    %load/vec4 v0x55f195c822d0_0;
    %load/vec4 v0x55f195c823b0_0;
    %or;
    %inv;
    %assign/vec4 v0x55f195c82470_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55f195c825c0;
T_68 ;
    %wait E_0x55f195c82870;
    %load/vec4 v0x55f195c828e0_0;
    %load/vec4 v0x55f195c829c0_0;
    %and;
    %load/vec4 v0x55f195c82a80_0;
    %and;
    %load/vec4 v0x55f195c82b50_0;
    %and;
    %inv;
    %assign/vec4 v0x55f195c82c10_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55f195be0690;
T_69 ;
    %wait E_0x55f195c47930;
    %load/vec4 v0x55f195b99cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_69.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_69.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_69.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_69.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_69.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_69.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_69.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_69.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_69.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_69.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_69.18, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_69.19, 6;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/u;
    %jmp/1 T_69.20, 6;
    %dup/vec4;
    %pushi/vec4 227, 0, 8;
    %cmp/u;
    %jmp/1 T_69.21, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 8;
    %cmp/u;
    %jmp/1 T_69.22, 6;
    %dup/vec4;
    %pushi/vec4 229, 0, 8;
    %cmp/u;
    %jmp/1 T_69.23, 6;
    %dup/vec4;
    %pushi/vec4 230, 0, 8;
    %cmp/u;
    %jmp/1 T_69.24, 6;
    %dup/vec4;
    %pushi/vec4 231, 0, 8;
    %cmp/u;
    %jmp/1 T_69.25, 6;
    %dup/vec4;
    %pushi/vec4 232, 0, 8;
    %cmp/u;
    %jmp/1 T_69.26, 6;
    %dup/vec4;
    %pushi/vec4 233, 0, 8;
    %cmp/u;
    %jmp/1 T_69.27, 6;
    %dup/vec4;
    %pushi/vec4 234, 0, 8;
    %cmp/u;
    %jmp/1 T_69.28, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_69.29, 6;
    %dup/vec4;
    %pushi/vec4 236, 0, 8;
    %cmp/u;
    %jmp/1 T_69.30, 6;
    %dup/vec4;
    %pushi/vec4 237, 0, 8;
    %cmp/u;
    %jmp/1 T_69.31, 6;
    %dup/vec4;
    %pushi/vec4 238, 0, 8;
    %cmp/u;
    %jmp/1 T_69.32, 6;
    %dup/vec4;
    %pushi/vec4 239, 0, 8;
    %cmp/u;
    %jmp/1 T_69.33, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_69.34, 6;
    %dup/vec4;
    %pushi/vec4 241, 0, 8;
    %cmp/u;
    %jmp/1 T_69.35, 6;
    %dup/vec4;
    %pushi/vec4 242, 0, 8;
    %cmp/u;
    %jmp/1 T_69.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_69.37, 6;
    %dup/vec4;
    %pushi/vec4 246, 0, 8;
    %cmp/u;
    %jmp/1 T_69.38, 6;
    %dup/vec4;
    %pushi/vec4 247, 0, 8;
    %cmp/u;
    %jmp/1 T_69.39, 6;
    %dup/vec4;
    %pushi/vec4 248, 0, 8;
    %cmp/u;
    %jmp/1 T_69.40, 6;
    %dup/vec4;
    %pushi/vec4 249, 0, 8;
    %cmp/u;
    %jmp/1 T_69.41, 6;
    %dup/vec4;
    %pushi/vec4 250, 0, 8;
    %cmp/u;
    %jmp/1 T_69.42, 6;
    %dup/vec4;
    %pushi/vec4 251, 0, 8;
    %cmp/u;
    %jmp/1 T_69.43, 6;
    %dup/vec4;
    %pushi/vec4 252, 0, 8;
    %cmp/u;
    %jmp/1 T_69.44, 6;
    %dup/vec4;
    %pushi/vec4 253, 0, 8;
    %cmp/u;
    %jmp/1 T_69.45, 6;
    %dup/vec4;
    %pushi/vec4 254, 0, 8;
    %cmp/u;
    %jmp/1 T_69.46, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.20 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.22 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.23 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.24 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.25 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.26 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.27 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.28 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.29 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.30 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.31 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.32 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.34 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.35 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.36 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.37 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.38 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.39 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.40 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.41 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.42 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.43 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.44 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.45 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.46 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f195b682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f195b5a980_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55f195b6b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b57710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195b6e640_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55f195b54060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f195a71b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195bab0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f195baab50_0, 0;
    %jmp T_69.48;
T_69.48 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55f195b7c150;
T_70 ;
    %vpi_call 2 47 "$dumpfile", "programable_8_bit_microprocessor_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f195b7c150 {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x55f195b7c150;
T_71 ;
    %delay 100, 0;
    %load/vec4 v0x55f195c85340_0;
    %inv;
    %store/vec4 v0x55f195c85340_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55f195b7c150;
T_72 ;
    %vpi_func 2 63 "$fopen" 32, "programable_8_bit_microprocessor_tb.tv", "r" {0 0 0};
    %store/vec4 v0x55f195c85ac0_0, 0, 32;
    %vpi_func 2 64 "$fscanf" 32, v0x55f195c85ac0_0, "%s", v0x55f195c85400_0 {0 0 0};
    %store/vec4 v0x55f195c854e0_0, 0, 32;
    %vpi_func 2 68 "$fscanf" 32, v0x55f195c85ac0_0, "%s %b %b %b %b %b %b %b", v0x55f195c85400_0, v0x55f195c85c30_0, v0x55f195c860d0_0, v0x55f195c85d60_0, v0x55f195c86010_0, v0x55f195c855a0_0, v0x55f195c856f0_0, v0x55f195c85900_0 {0 0 0};
    %store/vec4 v0x55f195c854e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f195c85340_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f195c86170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f195c859e0_0, 0, 32;
    %vpi_call 2 74 "$display" {0 0 0};
    %vpi_call 2 75 "$display", "TEST START --------------------------------" {0 0 0};
    %vpi_call 2 76 "$display" {0 0 0};
    %vpi_call 2 77 "$display", "                 | TIME(ns) | GO_BAR | RESET | JAM | OPCODE | DATA_IN_A | DATA_IN_B | DATA_OUT |" {0 0 0};
    %vpi_call 2 78 "$display", "                 -------------------------------------------------------------------------------" {0 0 0};
    %end;
    .thread T_72;
    .scope S_0x55f195b7c150;
T_73 ;
    %wait E_0x55f1959c3fc0;
    %delay 50, 0;
    %vpi_func 2 91 "$fscanf" 32, v0x55f195c85ac0_0, "%s %b %b %b %b %b %b %b", v0x55f195c85400_0, v0x55f195c85c30_0, v0x55f195c860d0_0, v0x55f195c85d60_0, v0x55f195c86010_0, v0x55f195c855a0_0, v0x55f195c856f0_0, v0x55f195c85900_0 {0 0 0};
    %store/vec4 v0x55f195c854e0_0, 0, 32;
    %load/vec4 v0x55f195c854e0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_73.0, 4;
    %vpi_call 2 95 "$fclose", v0x55f195c85ac0_0 {0 0 0};
    %vpi_call 2 96 "$display" {0 0 0};
    %vpi_call 2 97 "$display", " VECTORS: %4d", v0x55f195c86170_0 {0 0 0};
    %vpi_call 2 98 "$display", "  ERRORS: %4d", v0x55f195c859e0_0 {0 0 0};
    %vpi_call 2 99 "$display" {0 0 0};
    %vpi_call 2 100 "$display", "TEST END ----------------------------------" {0 0 0};
    %vpi_call 2 101 "$display" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
T_73.0 ;
    %load/vec4 v0x55f195c86170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f195c86170_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55f195b7c150;
T_74 ;
    %wait E_0x55f195c124a0;
    %delay 50, 0;
    %vpi_call 2 117 "$display", "%4d  %10s | %8d |   %1b    |   %1b   |  %1b  |  %1b  | %1b  | %1b  | %1b |", v0x55f195c86170_0, v0x55f195c85400_0, $time, v0x55f195c85c30_0, v0x55f195c860d0_0, v0x55f195c85d60_0, v0x55f195c86010_0, v0x55f195c855a0_0, v0x55f195c856f0_0, v0x55f195c85840_0 {0 0 0};
    %load/vec4 v0x55f195c85840_0;
    %load/vec4 v0x55f195c85900_0;
    %cmp/ne;
    %jmp/0xz  T_74.0, 6;
    %vpi_call 2 122 "$display", "***ERROR (behavioral) - Expected DATA_OUT = %b", v0x55f195c85900_0 {0 0 0};
    %load/vec4 v0x55f195c859e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f195c859e0_0, 0, 32;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55f195bb9670;
T_75 ;
    %wait E_0x55f195b58770;
    %load/vec4 v0x55f195c87950_0;
    %inv;
    %assign/vec4 v0x55f195c87a30_0, 0;
    %jmp T_75;
    .thread T_75, $push;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "programable_8_bit_microprocessor_tb.v";
    "./control-store/control_store.v";
    "./programable_8_bit_microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151_bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161_bar.v";
    "./../../../sequential-logic/counters/jeff_74x161/jeff_74x161.v";
    "./../../../sequential-logic/counters/jeff_74x161/sections/output_section.v";
    "./../../../basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear.v";
    "./core-parts/ta157_8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157_4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181_bar.v";
    "./../../../combinational-logic/alus/jeff_74x181/jeff_74x181.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/aeqb_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/g_p_carry_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/input_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/invert_m.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f0.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f1.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f2.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f3.v";
    "./core-parts/register_ab8.v";
    "./core-parts/ta377_bar.v";
    "./../../../sequential-logic/registers/jeff_74x377/jeff_74x377.v";
    "./../../../basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp_bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
    "./../../../basic-code/combinational-logic/not1/not1.v";
