<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: UartTxFifoParity.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('UartTxFifoParity_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">UartTxFifoParity.vhd</div></div>
</div><!--header-->
<div class="contents">
<a href="UartTxFifoParity_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">--</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">--           Copyright (c) by Franks Development, LLC</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">--</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">-- This software is copyrighted by and is the sole property of Franks</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">-- Development, LLC. All rights, title, ownership, or other interests</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">-- in the software remain the property of Franks Development, LLC. This</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">-- software may only be used in accordance with the corresponding</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">-- license agreement.  Any unauthorized use, duplication, transmission,</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">-- distribution, or disclosure of this software is expressly forbidden.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">--</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">-- This Copyright notice may not be removed or modified without prior</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">-- written consent of Franks Development, LLC.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">--</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">-- Franks Development, LLC. reserves the right to modify this software</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">-- without notice.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">--</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">-- Franks Development, LLC            support@franks-development.com</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">-- 500 N. Bahamas Dr. #101           http:--www.franks-development.com</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">-- Tucson, AZ 85710</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">-- USA</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">--</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">-- Permission granted for perpetual non-exclusive end-use by the University of Arizona August 1, 2020</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">--</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">--------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">-- UartTxFifo: accepts bytes into a fifo and transmits on uart until empty</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">--------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#ae4f03c286607f3181e16b9aa12d0c6d4">   29</a></span><span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a241c3e72dd8024cc8ae831b1b2aed7db">   30</a></span><span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_UNSIGNED.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#ae00f3f04545af57582ff10609eee23e2">   31</a></span><span class="vhdlkeyword">use </span>IEEE.NUMERIC_STD.<span class="keywordflow">all</span>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html">   33</a></span><span class="keywordflow">entity </span><a class="code hl_class" href="classUartTxFifoParity.html">UartTxFifoParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="vhdlchar">(</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#aa962a3bb14e4d34004824fc96f412f58">   36</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#aa962a3bb14e4d34004824fc96f412f58">PARITY_EVEN</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="comment"> --1=odd, 0=even</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a13532f1a9701a608b985c541521180e3">   37</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a13532f1a9701a608b985c541521180e3">UART_CLOCK_FREQHZ</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">14745600</span>;<span class="comment"> --for making industry-standard baudrates</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">   38</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">38400--</span>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">   40</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="vhdlchar">(</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">        --global control signals</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">   44</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --generic clock base for fifo &amp; control signals</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">   45</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --clock base for correct uart speed (should be less than clk)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">   46</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --global reset</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>        </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">        --&#39;digital&#39; side (backyard)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#ad97fe157b37adc6ff1a28add94519dc4">   49</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --send byte to fifo</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a9888c290691b8714a8cf551cc7c2c58b">   50</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --the byte</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">   51</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --fifo status:</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">   52</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --fifo status:</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">   53</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --fifo status:</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a77ab896b42984e6a76a8dc58a29f8375">   54</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --generally used for debug of divider values...        </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">        --&#39;analog&#39; side (frontyard)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a8511185667fca4d0148522020767504e">   57</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a8511185667fca4d0148522020767504e">TxInProgress</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --currently sending data...</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a2156fea3cd12d657c8ed5a7e15e70408">   58</a></span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Are the folks on the other end actually ready for data if we have some? (Just tie it to zero if unused).</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--; --Uart data output pin (i.e. to RS-232 driver chip)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="classUartTxFifoParity.html#a381e50af62e0ba0b25b66d70711e8880">   60</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keywordflow">end</span> <a class="code hl_class" href="classUartTxFifoParity.html">UartTxFifoParity</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html">   63</a></span><span class="keywordflow">architecture</span> <a class="code hl_class" href="classUartTxFifoParity_1_1implementation.html">implementation</a> <span class="keywordflow">of</span> <a class="code hl_class" href="classUartTxFifoParity.html">UartTxFifoParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">    -- Component declarations</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>            </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#ad60196fb461e8a9b57fe678f31b93b1e">   67</a></span>            <span class="keywordflow">component</span> <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            (</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                <a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>            );</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>            <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a40230d1eabbeb02dc89dc66911451995">   76</a></span>            <span class="keywordflow">component</span> <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>            );</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>            <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>            );</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>            <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>            </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#acc0c135c9bbb0394687cba7664ad3a20">   89</a></span>            <span class="keywordflow">component</span> <a class="code hl_class" href="classgated__fifo.html">gated_fifo</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>            <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                <a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                <a class="code hl_variable" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">9</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            );</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                <a class="code hl_variable" href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">clk</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                <a class="code hl_variable" href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                <a class="code hl_variable" href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">wone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                <a class="code hl_variable" href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                <a class="code hl_variable" href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">rone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                <a class="code hl_variable" href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                <a class="code hl_variable" href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                <a class="code hl_variable" href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                <a class="code hl_variable" href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                <a class="code hl_variable" href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>            );</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>            <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>            </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a4e0831c90368f0592d37fe3d06b67ded">  108</a></span>            <span class="keywordflow">component</span> <a class="code hl_class" href="classUartTxParity.html">UartTxParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>            <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>            (</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                <a class="code hl_variable" href="classUartTxParity.html#aa962a3bb14e4d34004824fc96f412f58">PARITY_EVEN</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">1</span>&#39;<span class="comment">--; --1=odd, 0=even</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>            );</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>            <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>            (</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                <a class="code hl_variable" href="classUartTxParity.html#a657d213ad0a7979923fa7c546ecb9b8d">Clk</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                <a class="code hl_variable" href="classUartTxParity.html#a681436ddfbcb6ce2d0b9d0be5382eb6e">Reset</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                <a class="code hl_variable" href="classUartTxParity.html#a21457a35982e457865df6aaf7c281540">Go</a>     : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>; <span class="comment">--To initate a xfer, raise this bit and wait for busy to go high, then lower.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                <a class="code hl_variable" href="classUartTxParity.html#a5741fad2a4df75bbb4c81a531c715dfd">TxD</a>    : <span class="keywordflow">out</span> <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                <a class="code hl_variable" href="classUartTxParity.html#a4d860705081b50dbae7aecb4c15240fa">Busy</a>   : <span class="keywordflow">out</span> <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                <a class="code hl_variable" href="classUartTxParity.html#a4708371175dc3e3aa40d662dff043429">Data</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic_Vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--; --not latched; must be held constant while busy is high</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>            );</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>            <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                                        </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">    --Signals /  Local variables</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>        </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">        --Constants &amp; Setup</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">  128</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">FifoEmpty_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>            </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">  130</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;          </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">  131</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">FifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a589b72fa418202d0b54f7e3b829de0d5">  132</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a589b72fa418202d0b54f7e3b829de0d5">OutgoingTxByte</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>            </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">  134</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">BitClock</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">  135</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a7698c6bc24d77ad5a9df05e3dd6896bb">  136</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7698c6bc24d77ad5a9df05e3dd6896bb">StartTx_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --same thing, uart clk domain</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">  137</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --internal readpack for output port</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a39f826c151aebe75fda16e75e364fb85">  138</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a39f826c151aebe75fda16e75e364fb85">TxInProgress_i_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --same thing, uart clk domain</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>            </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a261fb530603b63f5ca7559f7162596dc">  140</a></span>            <span class="keywordflow">type</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a261fb530603b63f5ca7559f7162596dc">States</a></span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span><span class="vhdlchar">Idle</span><span class="vhdlchar">,</span> <span class="vhdlchar">StartRead</span><span class="vhdlchar">,</span> <span class="vhdlchar">WaitAck</span><span class="vhdlchar">,</span> <span class="vhdlchar">Tx</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">  141</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a261fb530603b63f5ca7559f7162596dc">States</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">  142</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">CurrentState</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a261fb530603b63f5ca7559f7162596dc">States</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>            </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a8adcf9ff89125830c4d751e1aec82ac1">  144</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a8adcf9ff89125830c4d751e1aec82ac1">Cts_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="vhdlkeyword">begin</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">    ------------------------------------------ Atomic Clock Uart+Fifo ---------------------------------------------------</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">    --~ zigfiforeset has clock domain issues, UartTxfiforeset probably does too. async-&gt;sync reset?</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">    --~ so does uclk, pretty much everything in the uart domain</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">    --~ fifos are run by uclk, but read by clk via datamapper...</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">    --~ should run write &amp; data out of slow domain, run fifo from master.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">    --~ also need to add useatomicclk flag to fpgacontrol register</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    UartTxFifo : <a class="code hl_class" href="classgated__fifo.html">gated_fifo</a></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    (</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        <a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        <a class="code hl_variable" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a><span class="comment">--,</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    (</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <a class="code hl_variable" href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <a class="code hl_variable" href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        <a class="code hl_variable" href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">wone_i</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        <a class="code hl_variable" href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        <a class="code hl_variable" href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">rone_i</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        <a class="code hl_variable" href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a>,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        <a class="code hl_variable" href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">FifoEmpty_i</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <a class="code hl_variable" href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a589b72fa418202d0b54f7e3b829de0d5">OutgoingTxByte</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        <a class="code hl_variable" href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a>,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        <a class="code hl_variable" href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">FifoReadAck</a><span class="comment">--,</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#abd8368eb0cd59590ed1a2ef2f8e68a40">  174</a></span>    <span class="vhdlchar">)</span>;  </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">FifoEmpty_i</a></span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    BitClockDiv : <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    (</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="keywordtype">natural</span><span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="keywordtype">real</span><span class="vhdlchar">(</span><a class="code hl_variable" href="classUartTxFifoParity.html#a13532f1a9701a608b985c541521180e3">UART_CLOCK_FREQHZ</a><span class="vhdlchar">)</span> / <span class="vhdlchar">(</span><span class="keywordtype">real</span><span class="vhdlchar">(</span><a class="code hl_variable" href="classUartTxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> + <span class="vhdllogic">0</span>.<span class="vhdllogic">5</span><span class="vhdlchar">)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    (</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a>,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>        <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">BitClock</a></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a5f792ffccb969997421fbe0dc8b308a3">  187</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">BitClock</a></span>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    IBufStartTx : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> --cross the <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a> domain</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    (</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        clk =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">BitClock</a>,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        I =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        O =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7698c6bc24d77ad5a9df05e3dd6896bb">StartTx_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a86a84e4e060688b5b53ce73bd8998a7a">  197</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    UartTxUart : <a class="code hl_class" href="classUartTxParity.html">UartTxParity</a></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    (</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        <a class="code hl_variable" href="classUartTxParity.html#aa962a3bb14e4d34004824fc96f412f58">PARITY_EVEN</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#aa962a3bb14e4d34004824fc96f412f58">PARITY_EVEN</a></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    (   </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>        clk =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">BitClock</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        reset =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        <a class="code hl_variable" href="classUartTxParity.html#a21457a35982e457865df6aaf7c281540">Go</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7698c6bc24d77ad5a9df05e3dd6896bb">StartTx_i</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <a class="code hl_variable" href="classUartTxParity.html#a5741fad2a4df75bbb4c81a531c715dfd">TxD</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        <a class="code hl_variable" href="classUartTxParity.html#a4d860705081b50dbae7aecb4c15240fa">Busy</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a39f826c151aebe75fda16e75e364fb85">TxInProgress_i_i</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <a class="code hl_variable" href="classUartTxParity.html#a4708371175dc3e3aa40d662dff043429">Data</a> =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a589b72fa418202d0b54f7e3b829de0d5">OutgoingTxByte</a></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a180299fb129c25af87f3c5de1f316016">  212</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    IBufTxInProgress_i : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> --cross the <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a> domain</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    (</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        clk =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        I =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a39f826c151aebe75fda16e75e364fb85">TxInProgress_i_i</a>,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        O =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#af004cfb24c09fce695c7018ff72308bd">  220</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a8511185667fca4d0148522020767504e">TxInProgress</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a></span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    IBufCts : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> --cross the <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a> domain</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    (</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        clk =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        I =&gt; <a class="code hl_variable" href="classUartTxFifoParity.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a>,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        O =&gt; <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a8adcf9ff89125830c4d751e1aec82ac1">Cts_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a8defab5e569c1e3bd51cfd2176c80dde">  230</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">    --Move data from fifo out uart as it&#39;s available...</span></div>
<div class="foldopen" id="foldopen00234" data-start="" data-end="">
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="classUartTxFifoParity_1_1implementation.html#a56c42099f8af035c1de0fbbdc67bbae0">  234</a></span>    <span class="keywordflow">process</span> (<a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>, <a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>, <a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">CurrentState</a>)</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="vhdlkeyword">    begin</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">CurrentState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>            </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>            </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>            <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>            </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">CurrentState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                <span class="keywordflow">case</span> <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">CurrentState</a></span> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                    <span class="keywordflow">when</span> <span class="vhdlchar">Idle</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                    </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                        </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                    </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">                        --~ if (FifoEmpty_i = &#39;0&#39;) then         </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                        </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                        <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">FifoEmpty_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a8adcf9ff89125830c4d751e1aec82ac1">Cts_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                        </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">StartRead</span>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                                            </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                        </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                    <span class="keywordflow">when</span> <span class="vhdlchar">StartRead</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                    </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">FifoReadAck</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                        </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                    </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">WaitAck</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                            </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                                        </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                    <span class="keywordflow">when</span> <span class="vhdlchar">WaitAck</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                    </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">FifoReadAck</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>            </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">ReadStrobe</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                            </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                            </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                     </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                        </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span>                      </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                        </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Tx</span>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                                            </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                     </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                        </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                    <span class="keywordflow">when</span> <span class="vhdlchar">Tx</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                    </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">StartTx</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                    </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">TxInProgress_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                            </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                            <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                                            </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                     </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                    <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"> -- ought never to get here...</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                    </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">NextState</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Idle</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                        </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>              </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="keywordflow">end</span> implementation;</div>
<div class="ttc" id="aclassClockDividerPorts_html"><div class="ttname"><a href="classClockDividerPorts.html">ClockDividerPorts</a></div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00030">ClockDivider.vhd:30</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a3b8e4034d77aecc179eaa754227e27b4"><div class="ttname"><a href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">ClockDividerPorts.DIVOUT_RST_STATE</a></div><div class="ttdeci">DIVOUT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00034">ClockDivider.vhd:34</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a41e05e1c3eb6da619fd2f4a7355698f5"><div class="ttname"><a href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">ClockDividerPorts.CLOCK_DIVIDER</a></div><div class="ttdeci">CLOCK_DIVIDER natural := 10</div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00032">ClockDivider.vhd:32</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">ClockDividerPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00037">ClockDivider.vhd:37</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_aabe699609079c4f4a218ff975c750ce3"><div class="ttname"><a href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">ClockDividerPorts.div</a></div><div class="ttdeci">out div std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00040">ClockDivider.vhd:40</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">ClockDividerPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00038">ClockDivider.vhd:38</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html"><div class="ttname"><a href="classIBufP2Ports.html">IBufP2Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00030">IBufP2.vhd:30</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IBufP2Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00033">IBufP2.vhd:33</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">IBufP2Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00032">IBufP2.vhd:32</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">IBufP2Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00035">IBufP2.vhd:35</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html">UartTxFifoParity.implementation</a></div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00063">UartTxFifoParity.vhd:63</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a261fb530603b63f5ca7559f7162596dc"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a261fb530603b63f5ca7559f7162596dc">UartTxFifoParity.implementation.States</a></div><div class="ttdeci">(Idle,StartRead,WaitAck,Tx) States</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00140">UartTxFifoParity.vhd:140</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a39f826c151aebe75fda16e75e364fb85"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a39f826c151aebe75fda16e75e364fb85">UartTxFifoParity.implementation.TxInProgress_i_i</a></div><div class="ttdeci">std_logic TxInProgress_i_i</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00138">UartTxFifoParity.vhd:138</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a497cf152d7a456e8fa58a0e6e6f3c5af"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a497cf152d7a456e8fa58a0e6e6f3c5af">UartTxFifoParity.implementation.TxInProgress_i</a></div><div class="ttdeci">std_logic TxInProgress_i</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00137">UartTxFifoParity.vhd:137</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a589b72fa418202d0b54f7e3b829de0d5"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a589b72fa418202d0b54f7e3b829de0d5">UartTxFifoParity.implementation.OutgoingTxByte</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) OutgoingTxByte</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00132">UartTxFifoParity.vhd:132</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a7698c6bc24d77ad5a9df05e3dd6896bb"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a7698c6bc24d77ad5a9df05e3dd6896bb">UartTxFifoParity.implementation.StartTx_i</a></div><div class="ttdeci">std_logic StartTx_i</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00136">UartTxFifoParity.vhd:136</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a78e8296e1ded680e7f5d79d40ffa7bfb"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a78e8296e1ded680e7f5d79d40ffa7bfb">UartTxFifoParity.implementation.StartTx</a></div><div class="ttdeci">std_logic StartTx</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00135">UartTxFifoParity.vhd:135</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a7c69e3de698d7cbc7418b532496727ba"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a7c69e3de698d7cbc7418b532496727ba">UartTxFifoParity.implementation.CurrentState</a></div><div class="ttdeci">States :=   Idle CurrentState</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00142">UartTxFifoParity.vhd:142</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a869222303adf00693cf7a2478934626c"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a869222303adf00693cf7a2478934626c">UartTxFifoParity.implementation.FifoReadAck</a></div><div class="ttdeci">std_logic FifoReadAck</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00131">UartTxFifoParity.vhd:131</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a8adcf9ff89125830c4d751e1aec82ac1"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a8adcf9ff89125830c4d751e1aec82ac1">UartTxFifoParity.implementation.Cts_i</a></div><div class="ttdeci">std_logic Cts_i</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00144">UartTxFifoParity.vhd:144</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_a9ffb5565122135227df580cffb6eb885"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#a9ffb5565122135227df580cffb6eb885">UartTxFifoParity.implementation.ReadStrobe</a></div><div class="ttdeci">std_logic ReadStrobe</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00130">UartTxFifoParity.vhd:130</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_abc75b9d455bee6e20f7fc143689bdd1f"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#abc75b9d455bee6e20f7fc143689bdd1f">UartTxFifoParity.implementation.BitClock</a></div><div class="ttdeci">std_logic BitClock</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00134">UartTxFifoParity.vhd:134</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_acc5f48fb60dae7170506466cf81512b7"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#acc5f48fb60dae7170506466cf81512b7">UartTxFifoParity.implementation.FifoEmpty_i</a></div><div class="ttdeci">std_logic FifoEmpty_i</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00128">UartTxFifoParity.vhd:128</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_1_1implementation_html_af99166a75e5a387d7720c6381009e8c4"><div class="ttname"><a href="classUartTxFifoParity_1_1implementation.html#af99166a75e5a387d7720c6381009e8c4">UartTxFifoParity.implementation.NextState</a></div><div class="ttdeci">States :=   Idle NextState</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00141">UartTxFifoParity.vhd:141</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html"><div class="ttname"><a href="classUartTxFifoParity.html">UartTxFifoParity</a></div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00033">UartTxFifoParity.vhd:33</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a13532f1a9701a608b985c541521180e3"><div class="ttname"><a href="classUartTxFifoParity.html#a13532f1a9701a608b985c541521180e3">UartTxFifoParity.UART_CLOCK_FREQHZ</a></div><div class="ttdeci">UART_CLOCK_FREQHZ natural := 14745600</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00037">UartTxFifoParity.vhd:37</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a1be59dff9e26ebae9640d20ea74228de"><div class="ttname"><a href="classUartTxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">UartTxFifoParity.FifoEmpty</a></div><div class="ttdeci">out FifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00052">UartTxFifoParity.vhd:52</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a2156fea3cd12d657c8ed5a7e15e70408"><div class="ttname"><a href="classUartTxFifoParity.html#a2156fea3cd12d657c8ed5a7e15e70408">UartTxFifoParity.Cts</a></div><div class="ttdeci">in Cts std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00058">UartTxFifoParity.vhd:58</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a345e23b2e8ad6c56e4ce74436a8d8d12"><div class="ttname"><a href="classUartTxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">UartTxFifoParity.FIFO_BITS</a></div><div class="ttdeci">FIFO_BITS natural := 10</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00038">UartTxFifoParity.vhd:38</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a381e50af62e0ba0b25b66d70711e8880"><div class="ttname"><a href="classUartTxFifoParity.html#a381e50af62e0ba0b25b66d70711e8880">UartTxFifoParity.Txd</a></div><div class="ttdeci">out Txd std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00060">UartTxFifoParity.vhd:60</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a3dbb09c145cedf8af254668ddfb32c77"><div class="ttname"><a href="classUartTxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">UartTxFifoParity.BAUDRATE</a></div><div class="ttdeci">BAUDRATE natural := 38400</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00040">UartTxFifoParity.vhd:40</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a45c993ae8c6f29e2fad435f5331188b8"><div class="ttname"><a href="classUartTxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">UartTxFifoParity.FifoFull</a></div><div class="ttdeci">out FifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00051">UartTxFifoParity.vhd:51</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartTxFifoParity.html#a50da91b765765ac486df1b41692e962f">UartTxFifoParity.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00044">UartTxFifoParity.vhd:44</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a77ab896b42984e6a76a8dc58a29f8375"><div class="ttname"><a href="classUartTxFifoParity.html#a77ab896b42984e6a76a8dc58a29f8375">UartTxFifoParity.BitClockOut</a></div><div class="ttdeci">out BitClockOut std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00054">UartTxFifoParity.vhd:54</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a8511185667fca4d0148522020767504e"><div class="ttname"><a href="classUartTxFifoParity.html#a8511185667fca4d0148522020767504e">UartTxFifoParity.TxInProgress</a></div><div class="ttdeci">out TxInProgress std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00057">UartTxFifoParity.vhd:57</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a8cb749208284211073cfdcfcfc6c4f18"><div class="ttname"><a href="classUartTxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">UartTxFifoParity.FifoCount</a></div><div class="ttdeci">out FifoCount std_logic_vector(   FIFO_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00053">UartTxFifoParity.vhd:53</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_a9888c290691b8714a8cf551cc7c2c58b"><div class="ttname"><a href="classUartTxFifoParity.html#a9888c290691b8714a8cf551cc7c2c58b">UartTxFifoParity.WriteData</a></div><div class="ttdeci">in WriteData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00050">UartTxFifoParity.vhd:50</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_aa962a3bb14e4d34004824fc96f412f58"><div class="ttname"><a href="classUartTxFifoParity.html#aa962a3bb14e4d34004824fc96f412f58">UartTxFifoParity.PARITY_EVEN</a></div><div class="ttdeci">PARITY_EVEN std_logic := '1'</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00036">UartTxFifoParity.vhd:36</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_ad97fe157b37adc6ff1a28add94519dc4"><div class="ttname"><a href="classUartTxFifoParity.html#ad97fe157b37adc6ff1a28add94519dc4">UartTxFifoParity.WriteStrobe</a></div><div class="ttdeci">in WriteStrobe std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00049">UartTxFifoParity.vhd:49</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_ad9bf1a9863005e8400f2f96516d444bd"><div class="ttname"><a href="classUartTxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifoParity.uclk</a></div><div class="ttdeci">in uclk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00045">UartTxFifoParity.vhd:45</a></div></div>
<div class="ttc" id="aclassUartTxFifoParity_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartTxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">UartTxFifoParity.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoParity_8vhd_source.html#l00046">UartTxFifoParity.vhd:46</a></div></div>
<div class="ttc" id="aclassUartTxParity_html"><div class="ttname"><a href="classUartTxParity.html">UartTxParity</a></div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00030">UartTxParity.vhd:30</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a21457a35982e457865df6aaf7c281540"><div class="ttname"><a href="classUartTxParity.html#a21457a35982e457865df6aaf7c281540">UartTxParity.Go</a></div><div class="ttdeci">in Go Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00038">UartTxParity.vhd:38</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a4708371175dc3e3aa40d662dff043429"><div class="ttname"><a href="classUartTxParity.html#a4708371175dc3e3aa40d662dff043429">UartTxParity.Data</a></div><div class="ttdeci">in Data Std_Logic_Vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00042">UartTxParity.vhd:42</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a4d860705081b50dbae7aecb4c15240fa"><div class="ttname"><a href="classUartTxParity.html#a4d860705081b50dbae7aecb4c15240fa">UartTxParity.Busy</a></div><div class="ttdeci">out Busy Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00040">UartTxParity.vhd:40</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a5741fad2a4df75bbb4c81a531c715dfd"><div class="ttname"><a href="classUartTxParity.html#a5741fad2a4df75bbb4c81a531c715dfd">UartTxParity.TxD</a></div><div class="ttdeci">out TxD Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00039">UartTxParity.vhd:39</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a657d213ad0a7979923fa7c546ecb9b8d"><div class="ttname"><a href="classUartTxParity.html#a657d213ad0a7979923fa7c546ecb9b8d">UartTxParity.Clk</a></div><div class="ttdeci">in Clk Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00036">UartTxParity.vhd:36</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_a681436ddfbcb6ce2d0b9d0be5382eb6e"><div class="ttname"><a href="classUartTxParity.html#a681436ddfbcb6ce2d0b9d0be5382eb6e">UartTxParity.Reset</a></div><div class="ttdeci">in Reset Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00037">UartTxParity.vhd:37</a></div></div>
<div class="ttc" id="aclassUartTxParity_html_aa962a3bb14e4d34004824fc96f412f58"><div class="ttname"><a href="classUartTxParity.html#aa962a3bb14e4d34004824fc96f412f58">UartTxParity.PARITY_EVEN</a></div><div class="ttdeci">PARITY_EVEN std_logic := '1'</div><div class="ttdef"><b>Definition</b> <a href="UartTxParity_8vhd_source.html#l00034">UartTxParity.vhd:34</a></div></div>
<div class="ttc" id="aclassgated__fifo_html"><div class="ttname"><a href="classgated__fifo.html">gated_fifo</a></div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00011">gated_fifo.vhd:11</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a070ecd829df6f43d0bbe876fb8e15346"><div class="ttname"><a href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">gated_fifo.data_i</a></div><div class="ttdeci">in data_i std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00021">gated_fifo.vhd:21</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a2df1265c7512041d90a74008c0e6a4"><div class="ttname"><a href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">gated_fifo.count_o</a></div><div class="ttdeci">out count_o std_logic_vector(   DEPTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00026">gated_fifo.vhd:26</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a32da06730b2c9089683a162000c2d2"><div class="ttname"><a href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">gated_fifo.rone_i</a></div><div class="ttdeci">in rone_i std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00022">gated_fifo.vhd:22</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a41de25d70e64b99a1d1d818a22a3ead5"><div class="ttname"><a href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">gated_fifo.empty_o</a></div><div class="ttdeci">out empty_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00024">gated_fifo.vhd:24</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">gated_fifo.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00018">gated_fifo.vhd:18</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a69a1cf4fd9595722f9c4c41bdd5151ca"><div class="ttname"><a href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">gated_fifo.full_o</a></div><div class="ttdeci">out full_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00023">gated_fifo.vhd:23</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a85a04259af33f9397a40df89d4fea924"><div class="ttname"><a href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">gated_fifo.data_o</a></div><div class="ttdeci">out data_o std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00025">gated_fifo.vhd:25</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ab194ee5047501759a404107f365c8078"><div class="ttname"><a href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">gated_fifo.wone_i</a></div><div class="ttdeci">in wone_i std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00020">gated_fifo.vhd:20</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ac65353bbb8c41279b3fef9227dd1d2fb"><div class="ttname"><a href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">gated_fifo.DEPTH_BITS</a></div><div class="ttdeci">DEPTH_BITS natural := 9</div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00015">gated_fifo.vhd:15</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ad3a516a6354812c41508a132e31da0dd"><div class="ttname"><a href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">gated_fifo.r_ack</a></div><div class="ttdeci">out r_ack std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00028">gated_fifo.vhd:28</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">gated_fifo.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00019">gated_fifo.vhd:19</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_af8959cb6855d5820822fbaf9866d9436"><div class="ttname"><a href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">gated_fifo.WIDTH_BITS</a></div><div class="ttdeci">WIDTH_BITS natural := 32</div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00013">gated_fifo.vhd:13</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_e7282fc4c0331918f4f7fd2fbab1d013.html">fpga</a></li><li class="navelem"><a class="el" href="UartTxFifoParity_8vhd.html">UartTxFifoParity.vhd</a></li>
    <li class="footer">Generated on Tue Jul 8 2025 19:35:14 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
