

================================================================
== Vitis HLS Report for 'rx_ringbuffer_header'
================================================================
* Date:           Thu Nov 10 17:24:43 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%log_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %log_ddr" [mac_logger.cpp:26]   --->   Operation 19 'read' 'log_ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %log_ddr_read, i32 2, i32 63" [mac_logger.cpp:28]   --->   Operation 20 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln28" [mac_logger.cpp:28]   --->   Operation 21 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ps_addr = getelementptr i32 %ps, i64 %sext_ln28" [mac_logger.cpp:28]   --->   Operation 22 'getelementptr' 'ps_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7" [mac_logger.cpp:28]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header" [mac_logger.cpp:28]   --->   Operation 30 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header" [mac_logger.cpp:28]   --->   Operation 31 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%tap_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tap_ddr" [mac_logger.cpp:26]   --->   Operation 32 'read' 'tap_ddr_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tap_ddr_read, i32 2, i32 63" [mac_logger.cpp:32]   --->   Operation 33 'partselect' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln32" [mac_logger.cpp:32]   --->   Operation 34 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%ps_addr_4 = getelementptr i32 %ps, i64 %sext_ln32" [mac_logger.cpp:32]   --->   Operation 35 'getelementptr' 'ps_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [7/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 36 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 37 [6/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 37 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 38 [5/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 38 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 39 [4/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 39 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 40 [3/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 40 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 41 [2/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 41 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 42 [1/7] (7.30ns)   --->   "%empty_91 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7" [mac_logger.cpp:32]   --->   Operation 42 'readreq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header" [mac_logger.cpp:32]   --->   Operation 43 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 102400, void @empty_37, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 64, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header" [mac_logger.cpp:32]   --->   Operation 45 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %log_ddr_read" [mac_logger.cpp:37]   --->   Operation 46 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %tap_ddr_read" [mac_logger.cpp:37]   --->   Operation 47 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i128 %mrv_1" [mac_logger.cpp:37]   --->   Operation 48 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ log_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tap_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_header]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tap_header]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
log_ddr_read      (read         ) [ 0011111111111111111]
trunc_ln28        (partselect   ) [ 0011111111000000000]
sext_ln28         (sext         ) [ 0000000000000000000]
ps_addr           (getelementptr) [ 0011111100000000000]
empty             (readreq      ) [ 0000000000000000000]
call_ln28         (call         ) [ 0000000000000000000]
tap_ddr_read      (read         ) [ 0000000000011111111]
trunc_ln32        (partselect   ) [ 0000000000011111111]
sext_ln32         (sext         ) [ 0000000000000000000]
ps_addr_4         (getelementptr) [ 0000000000011111100]
empty_91          (readreq      ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
call_ln32         (call         ) [ 0000000000000000000]
mrv               (insertvalue  ) [ 0000000000000000000]
mrv_1             (insertvalue  ) [ 0000000000000000000]
ret_ln37          (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tap_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tap_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_header">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_header"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tap_header">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tap_header"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="log_ddr_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_ddr_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_readreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tap_ddr_read_read_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="64" slack="0"/>
<pin id="64" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tap_ddr_read/10 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_readreq_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_91/10 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="62" slack="7"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="62" slack="7"/>
<pin id="87" dir="0" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/17 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln28_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="62" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="0" index="3" bw="7" slack="0"/>
<pin id="97" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln28_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ps_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="62" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ps_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="trunc_ln32_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="62" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="0" index="3" bw="7" slack="0"/>
<pin id="118" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln32_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="62" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ps_addr_4_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="62" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ps_addr_4/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="17"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/18 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mrv_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="128" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="8"/>
<pin id="142" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/18 "/>
</bind>
</comp>

<comp id="144" class="1005" name="log_ddr_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="17"/>
<pin id="146" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="log_ddr_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="trunc_ln28_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="62" slack="7"/>
<pin id="151" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="154" class="1005" name="ps_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ps_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="tap_ddr_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="8"/>
<pin id="161" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tap_ddr_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="trunc_ln32_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="7"/>
<pin id="166" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="169" class="1005" name="ps_addr_4_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ps_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="61" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="113" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="152"><net_src comp="92" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="157"><net_src comp="106" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="162"><net_src comp="61" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="167"><net_src comp="113" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="172"><net_src comp="127" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: log_header | {8 9 }
	Port: tap_header | {17 18 }
 - Input state : 
	Port: rx_ringbuffer_header : ps | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: rx_ringbuffer_header : log_ddr | {1 }
	Port: rx_ringbuffer_header : tap_ddr | {10 }
  - Chain level:
	State 1
		sext_ln28 : 1
		ps_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln32 : 1
		ps_addr_4 : 2
		empty_91 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mrv_1 : 1
		ret_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                     |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|
|   call   | grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74 |   103   |    18   |
|          | grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83 |   103   |    18   |
|----------|---------------------------------------------------------|---------|---------|
|   read   |                 log_ddr_read_read_fu_48                 |    0    |    0    |
|          |                 tap_ddr_read_read_fu_61                 |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|  readreq |                    grp_readreq_fu_54                    |    0    |    0    |
|          |                    grp_readreq_fu_67                    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|partselect|                     trunc_ln28_fu_92                    |    0    |    0    |
|          |                    trunc_ln32_fu_113                    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   sext   |                     sext_ln28_fu_102                    |    0    |    0    |
|          |                     sext_ln32_fu_123                    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|insertvalue|                        mrv_fu_134                       |    0    |    0    |
|          |                       mrv_1_fu_139                      |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   Total  |                                                         |   206   |    36   |
|----------|---------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|log_ddr_read_reg_144|   64   |
|  ps_addr_4_reg_169 |   32   |
|   ps_addr_reg_154  |   32   |
|tap_ddr_read_reg_159|   64   |
| trunc_ln28_reg_149 |   62   |
| trunc_ln32_reg_164 |   62   |
+--------------------+--------+
|        Total       |   316  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_54 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   206  |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   522  |   54   |
+-----------+--------+--------+--------+
