#@ # 
#@ # Running pt_shell Version G-2012.06-SP3-1 for amd64 -- Jan 21, 2013
#@ # Date:   Tue Nov  8 11:41:59 2016
#@ # Run by: d04027@cad29
#@ 

source /home/raid7_4/raid1_1/linux/synopsys/primetime/vG-2012.06-SP3-1.auth/admin/setup/.synopsys_pt.setup
#@ # -- Starting source /home/raid7_4/raid1_1/linux/synopsys/primetime/vG-2012.06-SP3-1.auth/admin/setup/.synopsys_pt.setup

#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /home/raid7_4/raid1_1/linux/synopsys/primetime/vG-2012.06-SP3-1.auth/admin/setup/.synopsys_pt.setup

source -echo -verbose Lab5_alu_pp.script
#@ # -- Starting source Lab5_alu_pp.script

#@ #======================================================
#@ #
#@ # PrimeTime  Scripts (dctcl mode)
#@ #
#@ #======================================================
#@ 
#@ #======================================================
#@ #  1. Set the Power Analysis Mode
#@ #======================================================
#@ 
#@ set power_enable_analysis true
#@ set power_analysis_mode time_based
#@ 
#@ # report intrinsic leakage and gate leakage and total leakage as well
#@ set power_report_leakage_breakdowns true 
#@ # exclude from clock_network power
#@ set power_clock_network_include_register_clock_pin_power false 
#@ 
#@ #======================================================
#@ #  2. Read and link the design
#@ #======================================================
#@ 
#@ set search_path {./                  /usr/cad/synopsys/synthesis/cur/libraries/syn/ 		 /home/raid7_1/userd/d04027/faraday_U18/Synthesis                  }
#@ 
#@ set link_library {* fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db}
#@ set target_library { fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db}
#@ set synthetic_library {dw_foundation.sldb}
#@ 
#@ 
#@ #======================================================
#@ #  3. Read designs, .sdf, .sdc file
#@ #======================================================
#@ 
#@ #set DESIGN "alu"
#@ read_verilog VM_syn.v
#@ current_design VM
#@ link
#@ 
#@ read_sdc VM_syn.sdc
#@ read_sdf -load_delay net VM_syn.sdf
#@ 
#@ #======================================================
#@ #  4. Read Switching Activity File
#@ #======================================================
#@ read_vcd -strip_path TESTBED/VM_CORE VM_syn.vcd
#@ 
#@ #======================================================
#@ #  5. Perform power analysis
#@ #======================================================
#@ check_power
#@ update_power
#@ # -- End source Lab5_alu_pp.script

