 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -capacitance
Design : rob
Version: T-2022.03-SP3
Date   : Thu Jun  8 15:06:30 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[24][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10740/ZN (OAI22_X1)                               0.12       4.45 f
  n8334 (net)                    1         1.78      0.00       4.45 f
  U10741/ZN (AOI21_X1)                               0.20       4.65 r
  n8335 (net)                    1         1.92      0.00       4.65 r
  U10742/ZN (OAI21_X1)                               0.09       4.73 f
  n473 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[24][14]/D (DFF_X1)                   0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[24][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[22][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10734/ZN (OAI22_X1)                               0.12       4.45 f
  n8330 (net)                    1         1.78      0.00       4.45 f
  U10735/ZN (AOI21_X1)                               0.20       4.65 r
  n8331 (net)                    1         1.92      0.00       4.65 r
  U10736/ZN (OAI21_X1)                               0.09       4.74 f
  n471 (net)                     1         1.34      0.00       4.74 f
  reg_value_reg[22][14]/D (DFF_X1)                   0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[22][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10672/ZN (OAI22_X1)                               0.12       4.45 f
  n8290 (net)                    1         1.78      0.00       4.45 f
  U10673/ZN (AOI21_X1)                               0.20       4.65 r
  n8291 (net)                    1         1.92      0.00       4.65 r
  U10674/ZN (OAI21_X1)                               0.09       4.73 f
  n451 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[2][14]/D (DFF_X1)                    0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[25][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10743/ZN (OAI22_X1)                               0.12       4.45 f
  n8336 (net)                    1         1.78      0.00       4.45 f
  U10744/ZN (AOI21_X1)                               0.20       4.65 r
  n8337 (net)                    1         1.92      0.00       4.65 r
  U10745/ZN (OAI21_X1)                               0.09       4.73 f
  n474 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[25][14]/D (DFF_X1)                   0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[25][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[9][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10694/ZN (OAI22_X1)                               0.12       4.45 f
  n8304 (net)                    1         1.78      0.00       4.45 f
  U10695/ZN (AOI21_X1)                               0.20       4.65 r
  n8305 (net)                    1         1.92      0.00       4.65 r
  U10696/ZN (OAI21_X1)                               0.08       4.73 f
  n458 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[9][14]/D (DFF_X1)                    0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[9][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10764/ZN (OAI22_X1)                               0.12       4.45 f
  n8353 (net)                    1         1.78      0.00       4.45 f
  U10765/ZN (AOI21_X1)                               0.20       4.65 r
  n8354 (net)                    1         1.92      0.00       4.65 r
  U10766/ZN (OAI21_X1)                               0.08       4.73 f
  n481 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[0][14]/D (DFF_X1)                    0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[5][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10681/ZN (OAI22_X1)                               0.12       4.45 f
  n8296 (net)                    1         1.78      0.00       4.45 f
  U10682/ZN (AOI21_X1)                               0.20       4.65 r
  n8297 (net)                    1         1.92      0.00       4.65 r
  U10683/ZN (OAI21_X1)                               0.08       4.73 f
  n454 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[5][14]/D (DFF_X1)                    0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[4][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10678/ZN (OAI22_X1)                               0.12       4.45 f
  n8294 (net)                    1         1.78      0.00       4.45 f
  U10679/ZN (AOI21_X1)                               0.20       4.65 r
  n8295 (net)                    1         1.92      0.00       4.65 r
  U10680/ZN (OAI21_X1)                               0.08       4.73 f
  n453 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[4][14]/D (DFF_X1)                    0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[4][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11363/ZN (OAI22_X1)                               0.12       4.44 f
  n8849 (net)                    1         1.78      0.00       4.44 f
  U11364/ZN (AOI21_X1)                               0.20       4.64 r
  n8850 (net)                    1         1.92      0.00       4.64 r
  U11365/ZN (OAI21_X1)                               0.09       4.73 f
  n590 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[13][18]/D (DFF_X1)                   0.01       4.74 f
  data arrival time                                             4.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.74
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10688/ZN (OAI22_X1)                               0.12       4.45 f
  n8300 (net)                    1         1.78      0.00       4.45 f
  U10689/ZN (AOI21_X1)                               0.20       4.64 r
  n8301 (net)                    1         1.92      0.00       4.64 r
  U10690/ZN (OAI21_X1)                               0.08       4.73 f
  n456 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[7][14]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[7][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[8][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11348/ZN (OAI22_X1)                               0.12       4.44 f
  n8839 (net)                    1         1.78      0.00       4.44 f
  U11349/ZN (AOI21_X1)                               0.20       4.64 r
  n8840 (net)                    1         1.92      0.00       4.64 r
  U11350/ZN (OAI21_X1)                               0.09       4.73 f
  n585 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[8][18]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[8][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11328/ZN (OAI22_X1)                               0.12       4.44 f
  n8827 (net)                    1         1.78      0.00       4.44 f
  U11329/ZN (AOI21_X1)                               0.20       4.64 r
  n8828 (net)                    1         1.92      0.00       4.64 r
  U11330/ZN (OAI21_X1)                               0.09       4.73 f
  n579 (net)                     1         1.34      0.00       4.73 f
  reg_value_reg[2][18]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[5][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11339/ZN (OAI22_X1)                               0.12       4.44 f
  n8833 (net)                    1         1.78      0.00       4.44 f
  U11340/ZN (AOI21_X1)                               0.20       4.64 r
  n8834 (net)                    1         1.92      0.00       4.64 r
  U11341/ZN (OAI21_X1)                               0.08       4.72 f
  n582 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[5][18]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[9][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11351/ZN (OAI22_X1)                               0.12       4.44 f
  n8841 (net)                    1         1.78      0.00       4.44 f
  U11352/ZN (AOI21_X1)                               0.20       4.64 r
  n8842 (net)                    1         1.92      0.00       4.64 r
  U11353/ZN (OAI21_X1)                               0.08       4.72 f
  n586 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[9][18]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[9][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[14][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11366/ZN (OAI22_X1)                               0.12       4.44 f
  n8851 (net)                    1         1.78      0.00       4.44 f
  U11367/ZN (AOI21_X1)                               0.20       4.64 r
  n8852 (net)                    1         1.92      0.00       4.64 r
  U11368/ZN (OAI21_X1)                               0.08       4.72 f
  n591 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[14][18]/D (DFF_X1)                   0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[14][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[12][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11360/ZN (OAI22_X1)                               0.12       4.44 f
  n8847 (net)                    1         1.78      0.00       4.44 f
  U11361/ZN (AOI21_X1)                               0.20       4.64 r
  n8848 (net)                    1         1.92      0.00       4.64 r
  U11362/ZN (OAI21_X1)                               0.08       4.72 f
  n589 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[12][18]/D (DFF_X1)                   0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[12][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[6][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11342/ZN (OAI22_X1)                               0.12       4.44 f
  n8835 (net)                    1         1.78      0.00       4.44 f
  U11343/ZN (AOI21_X1)                               0.20       4.64 r
  n8836 (net)                    1         1.92      0.00       4.64 r
  U11344/ZN (OAI21_X1)                               0.08       4.72 f
  n583 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[6][18]/D (DFF_X1)                    0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.05


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11354/ZN (OAI22_X1)                               0.12       4.44 f
  n8843 (net)                    1         1.78      0.00       4.44 f
  U11355/ZN (AOI21_X1)                               0.20       4.64 r
  n8844 (net)                    1         1.92      0.00       4.64 r
  U11356/ZN (OAI21_X1)                               0.08       4.72 f
  n587 (net)                     1         1.34      0.00       4.72 f
  reg_value_reg[10][18]/D (DFF_X1)                   0.01       4.73 f
  data arrival time                                             4.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.73
  ---------------------------------------------------------------------
  slack (MET)                                                   5.06


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8719/ZN (OAI22_X1)                                0.12       4.23 f
  n6698 (net)                    1         1.78      0.00       4.23 f
  U8720/ZN (AOI21_X1)                                0.20       4.43 r
  n6699 (net)                    1         1.92      0.00       4.43 r
  U8721/ZN (OAI21_X1)                                0.08       4.51 f
  n79 (net)                      1         1.34      0.00       4.51 f
  reg_value_reg[14][2]/D (DFF_X1)                    0.01       4.52 f
  data arrival time                                             4.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[14][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.52
  ---------------------------------------------------------------------
  slack (MET)                                                   5.26


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8716/ZN (OAI22_X1)                                0.12       4.23 f
  n6696 (net)                    1         1.78      0.00       4.23 f
  U8717/ZN (AOI21_X1)                                0.20       4.43 r
  n6697 (net)                    1         1.92      0.00       4.43 r
  U8718/ZN (OAI21_X1)                                0.08       4.51 f
  n78 (net)                      1         1.34      0.00       4.51 f
  reg_value_reg[13][2]/D (DFF_X1)                    0.01       4.52 f
  data arrival time                                             4.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.52
  ---------------------------------------------------------------------
  slack (MET)                                                   5.26


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[17][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8729/ZN (OAI22_X1)                                0.12       4.23 f
  n6705 (net)                    1         1.78      0.00       4.23 f
  U8730/ZN (AOI21_X1)                                0.20       4.43 r
  n6706 (net)                    1         1.92      0.00       4.43 r
  U8731/ZN (OAI21_X1)                                0.08       4.51 f
  n82 (net)                      1         1.34      0.00       4.51 f
  reg_value_reg[17][2]/D (DFF_X1)                    0.01       4.52 f
  data arrival time                                             4.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[17][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.52
  ---------------------------------------------------------------------
  slack (MET)                                                   5.26


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8706/ZN (OAI22_X1)                                0.12       4.23 f
  n6690 (net)                    1         1.78      0.00       4.23 f
  U8707/ZN (AOI21_X1)                                0.20       4.43 r
  n6691 (net)                    1         1.92      0.00       4.43 r
  U8708/ZN (OAI21_X1)                                0.08       4.51 f
  n75 (net)                      1         1.34      0.00       4.51 f
  reg_value_reg[10][2]/D (DFF_X1)                    0.01       4.52 f
  data arrival time                                             4.52

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.52
  ---------------------------------------------------------------------
  slack (MET)                                                   5.26


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8700/ZN (OAI22_X1)                                0.12       4.23 f
  n6686 (net)                    1         1.78      0.00       4.23 f
  U8701/ZN (AOI21_X1)                                0.20       4.42 r
  n6687 (net)                    1         1.92      0.00       4.42 r
  U8702/ZN (OAI21_X1)                                0.08       4.50 f
  n73 (net)                      1         1.34      0.00       4.50 f
  reg_value_reg[8][2]/D (DFF_X1)                     0.01       4.51 f
  data arrival time                                             4.51

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[8][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.51
  ---------------------------------------------------------------------
  slack (MET)                                                   5.27


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[16][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8726/ZN (OAI22_X1)                                0.12       4.23 f
  n6702 (net)                    1         1.78      0.00       4.23 f
  U8727/ZN (AOI21_X1)                                0.20       4.42 r
  n6703 (net)                    1         1.92      0.00       4.42 r
  U8728/ZN (OAI21_X1)                                0.08       4.50 f
  n81 (net)                      1         1.34      0.00       4.50 f
  reg_value_reg[16][2]/D (DFF_X1)                    0.01       4.51 f
  data arrival time                                             4.51

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[16][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.51
  ---------------------------------------------------------------------
  slack (MET)                                                   5.27


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8685/ZN (OAI22_X1)                                0.12       4.23 f
  n6676 (net)                    1         1.78      0.00       4.23 f
  U8686/ZN (AOI21_X1)                                0.20       4.42 r
  n6677 (net)                    1         1.92      0.00       4.42 r
  U8687/ZN (OAI21_X1)                                0.08       4.50 f
  n68 (net)                      1         1.34      0.00       4.50 f
  reg_value_reg[3][2]/D (DFF_X1)                     0.01       4.51 f
  data arrival time                                             4.51

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[3][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.51
  ---------------------------------------------------------------------
  slack (MET)                                                   5.27


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7863/ZN (NOR2_X1)                                 0.27       1.70 f
  n10050 (net)                  12        22.48      0.00       1.70 f
  U6684/Z (CLKBUF_X1)                                0.39       2.09 f
  n10712 (net)                  21        44.70      0.00       2.09 f
  U8676/ZN (AOI22_X1)                                0.28       2.37 r
  n6667 (net)                    1         1.92      0.00       2.37 r
  U8679/ZN (NAND4_X1)                                0.12       2.49 f
  n6670 (net)                    1         1.79      0.00       2.49 f
  U8680/ZN (NOR4_X1)                                 0.67       3.16 r
  n6740 (net)                    5         9.31      0.00       3.16 r
  U6860/Z (CLKBUF_X1)                                0.58       3.75 r
  n6736 (net)                   20        44.07      0.00       3.75 r
  U6858/Z (CLKBUF_X1)                                0.36       4.11 r
  n6704 (net)                    9        18.94      0.00       4.11 r
  U8688/ZN (OAI22_X1)                                0.12       4.23 f
  n6678 (net)                    1         1.78      0.00       4.23 f
  U8689/ZN (AOI21_X1)                                0.20       4.42 r
  n6679 (net)                    1         1.92      0.00       4.42 r
  U8690/ZN (OAI21_X1)                                0.08       4.50 f
  n69 (net)                      1         1.34      0.00       4.50 f
  reg_value_reg[4][2]/D (DFF_X1)                     0.01       4.51 f
  data arrival time                                             4.51

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[4][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.51
  ---------------------------------------------------------------------
  slack (MET)                                                   5.27


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[1][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U6691/Z (CLKBUF_X1)                                0.37       4.32 r
  n8890 (net)                   10        20.68      0.00       4.32 r
  U11419/ZN (OAI21_X1)                               0.09       4.41 f
  n608 (net)                     1         1.34      0.00       4.41 f
  reg_value_reg[1][18]/D (DFF_X1)                    0.01       4.42 f
  data arrival time                                             4.42

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[1][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -4.42
  ---------------------------------------------------------------------
  slack (MET)                                                   5.37


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[18][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U6690/Z (CLKBUF_X1)                                0.37       4.33 r
  n8351 (net)                   10        20.68      0.00       4.33 r
  U10723/ZN (OAI21_X1)                               0.09       4.42 f
  n467 (net)                     1         1.34      0.00       4.42 f
  reg_value_reg[18][14]/D (DFF_X1)                   0.01       4.42 f
  data arrival time                                             4.42

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[18][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.15       9.80
  data required time                                            9.80
  ---------------------------------------------------------------------
  data required time                                            9.80
  data arrival time                                            -4.42
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[20][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U10728/ZN (OAI22_X1)                               0.15       4.11 f
  n8326 (net)                    1         1.78      0.00       4.11 f
  U10729/ZN (AOI21_X1)                               0.20       4.31 r
  n8327 (net)                    1         1.92      0.00       4.31 r
  U10730/ZN (OAI21_X1)                               0.09       4.39 f
  n469 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[20][14]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[20][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[19][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U10725/ZN (OAI22_X1)                               0.15       4.11 f
  n8324 (net)                    1         1.78      0.00       4.11 f
  U10726/ZN (AOI21_X1)                               0.20       4.31 r
  n8325 (net)                    1         1.92      0.00       4.31 r
  U10727/ZN (OAI21_X1)                               0.08       4.39 f
  n468 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[19][14]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[19][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U10706/ZN (OAI22_X1)                               0.15       4.11 f
  n8312 (net)                    1         1.78      0.00       4.11 f
  U10707/ZN (AOI21_X1)                               0.20       4.31 r
  n8313 (net)                    1         1.92      0.00       4.31 r
  U10708/ZN (OAI21_X1)                               0.09       4.39 f
  n462 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[13][14]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[22][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11390/ZN (OAI22_X1)                               0.15       4.10 f
  n8867 (net)                    1         1.78      0.00       4.10 f
  U11391/ZN (AOI21_X1)                               0.20       4.30 r
  n8868 (net)                    1         1.92      0.00       4.30 r
  U11392/ZN (OAI21_X1)                               0.09       4.39 f
  n599 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[22][18]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[22][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U10731/ZN (OAI22_X1)                               0.15       4.11 f
  n8328 (net)                    1         1.78      0.00       4.11 f
  U10732/ZN (AOI21_X1)                               0.20       4.31 r
  n8329 (net)                    1         1.92      0.00       4.31 r
  U10733/ZN (OAI21_X1)                               0.08       4.39 f
  n470 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[21][14]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[17][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7875/ZN (NOR2_X1)                                 0.27       1.70 f
  n10509 (net)                  12        22.58      0.00       1.70 f
  U6681/Z (CLKBUF_X1)                                0.39       2.09 f
  n10713 (net)                  21        44.86      0.00       2.09 f
  U10668/ZN (AOI22_X1)                               0.28       2.37 r
  n8280 (net)                    1         1.95      0.00       2.37 r
  U6753/ZN (INV_X1)                                  0.05       2.42 f
  n8281 (net)                    1         1.78      0.00       2.42 f
  U10669/ZN (AOI21_X1)                               0.16       2.59 r
  n8282 (net)                    1         1.91      0.00       2.59 r
  U10670/ZN (NAND4_X1)                               0.13       2.72 f
  n8286 (net)                    1         1.79      0.00       2.72 f
  U10671/ZN (NOR4_X1)                                0.67       3.39 r
  n8342 (net)                    5         9.32      0.00       3.39 r
  U6882/Z (CLKBUF_X1)                                0.56       3.96 r
  n8360 (net)                   19        41.67      0.00       3.96 r
  U10718/ZN (OAI22_X1)                               0.15       4.11 f
  n8320 (net)                    1         1.78      0.00       4.11 f
  U10719/ZN (AOI21_X1)                               0.20       4.31 r
  n8321 (net)                    1         1.92      0.00       4.31 r
  U10720/ZN (OAI21_X1)                               0.08       4.39 f
  n466 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[17][14]/D (DFF_X1)                   0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[17][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.38


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[20][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11384/ZN (OAI22_X1)                               0.15       4.10 f
  n8863 (net)                    1         1.78      0.00       4.10 f
  U11385/ZN (AOI21_X1)                               0.20       4.30 r
  n8864 (net)                    1         1.92      0.00       4.30 r
  U11386/ZN (OAI21_X1)                               0.09       4.39 f
  n597 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[20][18]/D (DFF_X1)                   0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[20][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[25][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11399/ZN (OAI22_X1)                               0.15       4.10 f
  n8874 (net)                    1         1.78      0.00       4.10 f
  U11400/ZN (AOI21_X1)                               0.20       4.30 r
  n8875 (net)                    1         1.92      0.00       4.30 r
  U11401/ZN (OAI21_X1)                               0.09       4.39 f
  n602 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[25][18]/D (DFF_X1)                   0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[25][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[3][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11331/ZN (OAI22_X1)                               0.15       4.10 f
  n8829 (net)                    1         1.78      0.00       4.10 f
  U11332/ZN (AOI21_X1)                               0.20       4.30 r
  n8830 (net)                    1         1.92      0.00       4.30 r
  U11333/ZN (OAI21_X1)                               0.09       4.39 f
  n580 (net)                     1         1.34      0.00       4.39 f
  reg_value_reg[3][18]/D (DFF_X1)                    0.01       4.40 f
  data arrival time                                             4.40

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[3][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.40
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[21][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11387/ZN (OAI22_X1)                               0.15       4.10 f
  n8865 (net)                    1         1.78      0.00       4.10 f
  U11388/ZN (AOI21_X1)                               0.20       4.30 r
  n8866 (net)                    1         1.92      0.00       4.30 r
  U11389/ZN (OAI21_X1)                               0.08       4.38 f
  n598 (net)                     1         1.34      0.00       4.38 f
  reg_value_reg[21][18]/D (DFF_X1)                   0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[21][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[27][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11405/ZN (OAI22_X1)                               0.15       4.10 f
  n8878 (net)                    1         1.78      0.00       4.10 f
  U11406/ZN (AOI21_X1)                               0.20       4.30 r
  n8879 (net)                    1         1.92      0.00       4.30 r
  U11407/ZN (OAI21_X1)                               0.08       4.38 f
  n604 (net)                     1         1.34      0.00       4.38 f
  reg_value_reg[27][18]/D (DFF_X1)                   0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[27][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[16][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11372/ZN (OAI22_X1)                               0.15       4.10 f
  n8855 (net)                    1         1.78      0.00       4.10 f
  U11373/ZN (AOI21_X1)                               0.20       4.30 r
  n8856 (net)                    1         1.92      0.00       4.30 r
  U11374/ZN (OAI21_X1)                               0.08       4.38 f
  n593 (net)                     1         1.34      0.00       4.38 f
  reg_value_reg[16][18]/D (DFF_X1)                   0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[16][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[0][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7833/ZN (NOR2_X1)                                 0.27       1.70 f
  n10493 (net)                  12        22.45      0.00       1.70 f
  U6682/Z (CLKBUF_X1)                                0.39       2.09 f
  n10708 (net)                  21        44.49      0.00       2.09 f
  U11324/ZN (AOI22_X1)                               0.28       2.37 r
  n8817 (net)                    1         1.95      0.00       2.37 r
  U6755/ZN (INV_X1)                                  0.05       2.42 f
  n8818 (net)                    1         1.78      0.00       2.42 f
  U11325/ZN (AOI21_X1)                               0.16       2.58 r
  n8819 (net)                    1         1.91      0.00       2.58 r
  U11326/ZN (NAND4_X1)                               0.13       2.72 f
  n8823 (net)                    1         1.79      0.00       2.72 f
  U11327/ZN (NOR4_X1)                                0.67       3.39 r
  n8882 (net)                    5         9.31      0.00       3.39 r
  U6891/Z (CLKBUF_X1)                                0.56       3.95 r
  n8897 (net)                   19        41.62      0.00       3.95 r
  U11420/ZN (OAI22_X1)                               0.15       4.10 f
  n8891 (net)                    1         1.78      0.00       4.10 f
  U11421/ZN (AOI21_X1)                               0.20       4.30 r
  n8892 (net)                    1         1.92      0.00       4.30 r
  U11422/ZN (OAI21_X1)                               0.08       4.38 f
  n609 (net)                     1         1.34      0.00       4.38 f
  reg_value_reg[0][18]/D (DFF_X1)                    0.01       4.39 f
  data arrival time                                             4.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.39
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[13][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10540/ZN (OAI22_X1)                               0.15       4.08 f
  n8177 (net)                    1         1.78      0.00       4.08 f
  U10541/ZN (AOI21_X1)                               0.20       4.28 r
  n8178 (net)                    1         1.92      0.00       4.28 r
  U10542/ZN (OAI21_X1)                               0.09       4.37 f
  n430 (net)                     1         1.34      0.00       4.37 f
  reg_value_reg[13][13]/D (DFF_X1)                   0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.40


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[26][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10581/ZN (OAI22_X1)                               0.15       4.08 f
  n8204 (net)                    1         1.78      0.00       4.08 f
  U10582/ZN (AOI21_X1)                               0.20       4.28 r
  n8205 (net)                    1         1.92      0.00       4.28 r
  U10583/ZN (OAI21_X1)                               0.09       4.37 f
  n443 (net)                     1         1.34      0.00       4.37 f
  reg_value_reg[26][13]/D (DFF_X1)                   0.01       4.38 f
  data arrival time                                             4.38

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[26][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.38
  ---------------------------------------------------------------------
  slack (MET)                                                   5.40


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[24][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10575/ZN (OAI22_X1)                               0.15       4.08 f
  n8199 (net)                    1         1.78      0.00       4.08 f
  U10576/ZN (AOI21_X1)                               0.20       4.28 r
  n8200 (net)                    1         1.92      0.00       4.28 r
  U10577/ZN (OAI21_X1)                               0.09       4.37 f
  n441 (net)                     1         1.34      0.00       4.37 f
  reg_value_reg[24][13]/D (DFF_X1)                   0.01       4.38 f
  data arrival time                                             4.38

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[24][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.38
  ---------------------------------------------------------------------
  slack (MET)                                                   5.40


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10505/ZN (OAI22_X1)                               0.15       4.08 f
  n8155 (net)                    1         1.78      0.00       4.08 f
  U10506/ZN (AOI21_X1)                               0.20       4.28 r
  n8156 (net)                    1         1.92      0.00       4.28 r
  U10507/ZN (OAI21_X1)                               0.09       4.37 f
  n419 (net)                     1         1.34      0.00       4.37 f
  reg_value_reg[2][13]/D (DFF_X1)                    0.01       4.38 f
  data arrival time                                             4.38

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][13]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.38
  ---------------------------------------------------------------------
  slack (MET)                                                   5.40


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[1][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10597/ZN (OAI22_X1)                               0.15       4.08 f
  n8215 (net)                    1         1.78      0.00       4.08 f
  U10598/ZN (AOI21_X1)                               0.20       4.28 r
  n8216 (net)                    1         1.92      0.00       4.28 r
  U10599/ZN (OAI21_X1)                               0.08       4.36 f
  n448 (net)                     1         1.34      0.00       4.36 f
  reg_value_reg[1][13]/D (DFF_X1)                    0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[1][13]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.41


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10600/ZN (OAI22_X1)                               0.15       4.08 f
  n8219 (net)                    1         1.78      0.00       4.08 f
  U10601/ZN (AOI21_X1)                               0.20       4.28 r
  n8220 (net)                    1         1.92      0.00       4.28 r
  U10602/ZN (OAI21_X1)                               0.08       4.36 f
  n449 (net)                     1         1.34      0.00       4.36 f
  reg_value_reg[0][13]/D (DFF_X1)                    0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][13]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.41


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[23][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10572/ZN (OAI22_X1)                               0.15       4.08 f
  n8197 (net)                    1         1.78      0.00       4.08 f
  U10573/ZN (AOI21_X1)                               0.20       4.28 r
  n8198 (net)                    1         1.92      0.00       4.28 r
  U10574/ZN (OAI21_X1)                               0.08       4.36 f
  n440 (net)                     1         1.34      0.00       4.36 f
  reg_value_reg[23][13]/D (DFF_X1)                   0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[23][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.41


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[19][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10560/ZN (OAI22_X1)                               0.15       4.08 f
  n8189 (net)                    1         1.78      0.00       4.08 f
  U10561/ZN (AOI21_X1)                               0.20       4.28 r
  n8190 (net)                    1         1.92      0.00       4.28 r
  U10562/ZN (OAI21_X1)                               0.08       4.36 f
  n436 (net)                     1         1.34      0.00       4.36 f
  reg_value_reg[19][13]/D (DFF_X1)                   0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[19][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.42


  Startpoint: update_req_alu_i
              (input port clocked by clk_i)
  Endpoint: reg_value_reg[12][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  update_req_alu_i (in)                              0.61       0.71 r
  update_req_alu_i (net)        31        70.44      0.00       0.71 r
  U7830/Z (CLKBUF_X1)                                0.72       1.43 r
  n6213 (net)                   24        55.50      0.00       1.43 r
  U7892/ZN (NOR2_X1)                                 0.23       1.67 f
  n7984 (net)                    9        17.09      0.00       1.67 f
  U6704/Z (CLKBUF_X1)                                0.43       2.09 f
  n10719 (net)                  24        51.82      0.00       2.09 f
  U10500/ZN (AOI22_X1)                               0.29       2.38 r
  n8145 (net)                    1         1.95      0.00       2.38 r
  U10501/ZN (INV_X1)                                 0.05       2.43 f
  n8146 (net)                    1         1.78      0.00       2.43 f
  U10502/ZN (AOI21_X1)                               0.16       2.59 r
  n8147 (net)                    1         1.91      0.00       2.59 r
  U10503/ZN (NAND4_X1)                               0.13       2.73 f
  n8151 (net)                    1         1.79      0.00       2.73 f
  U10504/ZN (NOR4_X1)                                0.63       3.36 r
  n8201 (net)                    5         8.43      0.00       3.36 r
  U6878/Z (CLKBUF_X1)                                0.56       3.92 r
  n8217 (net)                   19        42.43      0.00       3.92 r
  U10537/ZN (OAI22_X1)                               0.15       4.08 f
  n8175 (net)                    1         1.78      0.00       4.08 f
  U10538/ZN (AOI21_X1)                               0.20       4.28 r
  n8176 (net)                    1         1.92      0.00       4.28 r
  U10539/ZN (OAI21_X1)                               0.08       4.36 f
  n429 (net)                     1         1.34      0.00       4.36 f
  reg_value_reg[12][13]/D (DFF_X1)                   0.01       4.37 f
  data arrival time                                             4.37

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[12][13]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -4.37
  ---------------------------------------------------------------------
  slack (MET)                                                   5.42


  Startpoint: fifo_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: empty_o (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fifo_cnt_reg[1]/CK (DFF_X1)                        0.00 #     0.00 r
  fifo_cnt_reg[1]/Q (DFF_X1)                         0.29       0.29 f
  fifo_cnt[1] (net)              5         9.12      0.00       0.29 f
  U7027/ZN (NOR3_X1)                                 0.28       0.58 r
  n11010 (net)                   2         3.91      0.00       0.58 r
  U7028/ZN (NAND2_X1)                                0.11       0.69 f
  n11004 (net)                   2         5.11      0.00       0.69 f
  U6694/ZN (NOR2_X2)                                 0.40       1.09 r
  N8486 (net)                    3        28.98      0.00       1.09 r
  empty_o (out)                                      0.19       1.28 r
  data arrival time                                             1.28

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.28
  ---------------------------------------------------------------------
  slack (MET)                                                   8.57


  Startpoint: tail_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[4]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[4]/Q (DFF_X1)                             0.54       0.54 r
  rob_idx_o[4] (net)             3        29.06      0.00       0.54 r
  rob_idx_o[4] (out)                                 0.19       0.74 r
  data arrival time                                             0.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.74
  ---------------------------------------------------------------------
  slack (MET)                                                   9.11


  Startpoint: tail_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[0]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[0]/Q (DFF_X1)                             0.54       0.54 r
  rob_idx_o[0] (net)             3        29.04      0.00       0.54 r
  rob_idx_o[0] (out)                                 0.19       0.74 r
  data arrival time                                             0.74

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.74
  ---------------------------------------------------------------------
  slack (MET)                                                   9.11


  Startpoint: tail_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  tail_reg[2]/CK (DFF_X1)                            0.00 #     0.00 r
  tail_reg[2]/Q (DFF_X1)                             0.54       0.54 r
  rob_idx_o[2] (net)             3        28.99      0.00       0.54 r
  rob_idx_o[2] (out)                                 0.19       0.73 r
  data arrival time                                             0.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.73
  ---------------------------------------------------------------------
  slack (MET)                                                   9.12


  Startpoint: commitment_valid_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: commitment_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  commitment_valid_o_reg/CK (DFF_X1)                 0.00 #     0.00 r
  commitment_valid_o_reg/Q (DFF_X1)                  0.51       0.51 r
  commitment_valid_o (net)       1        25.00      0.00       0.51 r
  commitment_valid_o (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[31]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[31]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[31] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[31] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[30]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[30]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[30] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[30] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[29]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[29]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[29] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[29] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[28]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[28]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[28] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[28] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[27]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[27]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[27] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[27] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[26]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[26]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[26] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[26] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[25]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[25]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[25] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[25] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[24]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[24]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[24] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[24] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[23]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[23]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[23] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[23] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[22]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[22]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[22] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[22] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[21]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[21]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[21] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[21] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[20]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[20]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[20]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[20] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[20] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[19]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[19]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[19] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[19] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[18]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[18]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[18] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[18] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[17]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[17]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[17] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[17] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[16]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[16]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[16] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[16] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[15]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[15]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[15] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[15] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[14]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[14]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[14] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[14] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[13]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[13]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[13] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[13] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[12]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[12]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[12] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[12] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[11]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[11]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[11] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[11] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[10]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[10]/Q (DFF_X1)                               0.51       0.51 r
  inst_committed_o[10] (net)                    1        25.00      0.00       0.51 r
  inst_committed_o[10] (out)                                        0.16       0.66 r
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock reconvergence pessimism                                     0.00      10.00
  clock uncertainty                                                -0.05       9.95
  output external delay                                            -0.10       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  9.19


  Startpoint: inst_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[9]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[9]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[9] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[9] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[8]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[8]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[8] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[8] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[7]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[7]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[7] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[7] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[6]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[6]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[6] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[6] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[5]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[5]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[5] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[5] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[4]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[4]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[4] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[4] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[3]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[3] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[3] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[2]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[2]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[2] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[2] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[1]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[1]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[1] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[1] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[0]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[0]/Q (DFF_X1)                 0.51       0.51 r
  inst_committed_o[0] (net)      1        25.00      0.00       0.51 r
  inst_committed_o[0] (out)                          0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[12]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[12]/Q (DFF_X1)                  0.51       0.51 r
  pc_committed_o[12] (net)       1        25.00      0.00       0.51 r
  pc_committed_o[12] (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[11]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[11]/Q (DFF_X1)                  0.51       0.51 r
  pc_committed_o[11] (net)       1        25.00      0.00       0.51 r
  pc_committed_o[11] (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[10]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[10]/Q (DFF_X1)                  0.51       0.51 r
  pc_committed_o[10] (net)       1        25.00      0.00       0.51 r
  pc_committed_o[10] (out)                           0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[9]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[9]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[9] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[9] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[8]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[8]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[8] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[8] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[7]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[7]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[7] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[7] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[6]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[6]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[6] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[6] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[5]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[5]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[5] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[5] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[4]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[4]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[4] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[4] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[3]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[3] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[3] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[2]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[2]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[2] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[2] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[1]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[1]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[1] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[1] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[0]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[0]/Q (DFF_X1)                   0.51       0.51 r
  pc_committed_o[0] (net)        1        25.00      0.00       0.51 r
  pc_committed_o[0] (out)                            0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: head_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[4]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[4]/QN (DFF_X1)                            0.29       0.29 f
  n11368 (net)                   4         7.53      0.00       0.29 f
  U6971/ZN (NOR3_X1)                                 0.41       0.70 r
  n5467 (net)                    4         8.20      0.00       0.70 r
  U6789/ZN (INV_X1)                                  0.13       0.83 f
  n5491 (net)                    5         8.97      0.00       0.83 f
  U6972/ZN (OAI22_X1)                                0.19       1.02 r
  n5459 (net)                    1         1.93      0.00       1.02 r
  U6993/ZN (OAI22_X1)                                0.10       1.12 f
  n10993 (net)                   2         3.56      0.00       1.12 f
  U7006/ZN (OAI21_X1)                                0.39       1.51 r
  n5444 (net)                    7        14.63      0.00       1.51 r
  U7779/ZN (INV_X1)                                  0.14       1.65 f
  n10996 (net)                   5         9.36      0.00       1.65 f
  U7781/ZN (NOR4_X1)                                 0.64       2.29 r
  n11009 (net)                   4         8.10      0.00       2.29 r
  U7782/ZN (NOR2_X1)                                 0.11       2.40 f
  n11022 (net)                   2         3.66      0.00       2.40 f
  U7783/ZN (AOI21_X1)                                0.26       2.66 r
  n11013 (net)                   3         5.33      0.00       2.66 r
  U7784/ZN (INV_X1)                                  0.05       2.71 f
  n6192 (net)                    1         1.14      0.00       2.71 f
  U6927/ZN (AND2_X1)                                 0.10       2.81 f
  n6193 (net)                    1         1.18      0.00       2.81 f
  U7785/Z (MUX2_X1)                                  0.22       3.04 f
  n1035 (net)                    1         1.34      0.00       3.04 f
  fifo_cnt_reg[1]/D (DFF_X1)                         0.01       3.04 f
  data arrival time                                             3.04

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[1]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -3.04
  ---------------------------------------------------------------------
  slack (MET)                                                   6.77


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8719/ZN (OAI22_X1)                                0.12       2.57 f
  n6698 (net)                    1         1.78      0.00       2.57 f
  U8720/ZN (AOI21_X1)                                0.20       2.77 r
  n6699 (net)                    1         1.92      0.00       2.77 r
  U8721/ZN (OAI21_X1)                                0.08       2.85 f
  n79 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[14][2]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[14][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8716/ZN (OAI22_X1)                                0.12       2.57 f
  n6696 (net)                    1         1.78      0.00       2.57 f
  U8717/ZN (AOI21_X1)                                0.20       2.77 r
  n6697 (net)                    1         1.92      0.00       2.77 r
  U8718/ZN (OAI21_X1)                                0.08       2.86 f
  n78 (net)                      1         1.34      0.00       2.86 f
  reg_value_reg[13][2]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[17][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8729/ZN (OAI22_X1)                                0.12       2.57 f
  n6705 (net)                    1         1.78      0.00       2.57 f
  U8730/ZN (AOI21_X1)                                0.20       2.77 r
  n6706 (net)                    1         1.92      0.00       2.77 r
  U8731/ZN (OAI21_X1)                                0.08       2.85 f
  n82 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[17][2]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[17][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8706/ZN (OAI22_X1)                                0.12       2.57 f
  n6690 (net)                    1         1.78      0.00       2.57 f
  U8707/ZN (AOI21_X1)                                0.20       2.77 r
  n6691 (net)                    1         1.92      0.00       2.77 r
  U8708/ZN (OAI21_X1)                                0.08       2.85 f
  n75 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[10][2]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[24][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10740/ZN (OAI22_X1)                               0.12       2.56 f
  n8334 (net)                    1         1.78      0.00       2.56 f
  U10741/ZN (AOI21_X1)                               0.20       2.77 r
  n8335 (net)                    1         1.92      0.00       2.77 r
  U10742/ZN (OAI21_X1)                               0.09       2.85 f
  n473 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[24][14]/D (DFF_X1)                   0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[24][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8700/ZN (OAI22_X1)                                0.12       2.57 f
  n6686 (net)                    1         1.78      0.00       2.57 f
  U8701/ZN (AOI21_X1)                                0.20       2.77 r
  n6687 (net)                    1         1.92      0.00       2.77 r
  U8702/ZN (OAI21_X1)                                0.08       2.85 f
  n73 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[8][2]/D (DFF_X1)                     0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[8][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[22][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10734/ZN (OAI22_X1)                               0.12       2.56 f
  n8330 (net)                    1         1.78      0.00       2.56 f
  U10735/ZN (AOI21_X1)                               0.20       2.77 r
  n8331 (net)                    1         1.92      0.00       2.77 r
  U10736/ZN (OAI21_X1)                               0.09       2.85 f
  n471 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[22][14]/D (DFF_X1)                   0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[22][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10672/ZN (OAI22_X1)                               0.12       2.56 f
  n8290 (net)                    1         1.78      0.00       2.56 f
  U10673/ZN (AOI21_X1)                               0.20       2.77 r
  n8291 (net)                    1         1.92      0.00       2.77 r
  U10674/ZN (OAI21_X1)                               0.09       2.85 f
  n451 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[2][14]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[16][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8726/ZN (OAI22_X1)                                0.12       2.57 f
  n6702 (net)                    1         1.78      0.00       2.57 f
  U8727/ZN (AOI21_X1)                                0.20       2.77 r
  n6703 (net)                    1         1.92      0.00       2.77 r
  U8728/ZN (OAI21_X1)                                0.08       2.85 f
  n81 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[16][2]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[16][2]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8685/ZN (OAI22_X1)                                0.12       2.57 f
  n6676 (net)                    1         1.78      0.00       2.57 f
  U8686/ZN (AOI21_X1)                                0.20       2.77 r
  n6677 (net)                    1         1.92      0.00       2.77 r
  U8687/ZN (OAI21_X1)                                0.08       2.85 f
  n68 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[3][2]/D (DFF_X1)                     0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[3][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[31][2]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[31][2]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[31][2] (net)         5         9.32      0.00       0.29 f
  U8677/ZN (AOI22_X1)                                0.20       0.49 r
  n6664 (net)                    1         1.95      0.00       0.49 r
  U6748/ZN (INV_X1)                                  0.05       0.54 f
  n6665 (net)                    1         1.78      0.00       0.54 f
  U8678/ZN (AOI21_X1)                                0.16       0.71 r
  n6666 (net)                    1         1.91      0.00       0.71 r
  U8679/ZN (NAND4_X1)                                0.13       0.84 f
  n6670 (net)                    1         1.79      0.00       0.84 f
  U8680/ZN (NOR4_X1)                                 0.67       1.51 r
  n6740 (net)                    5         9.31      0.00       1.51 r
  U6860/Z (CLKBUF_X1)                                0.58       2.09 r
  n6736 (net)                   20        44.07      0.00       2.09 r
  U6858/Z (CLKBUF_X1)                                0.36       2.46 r
  n6704 (net)                    9        18.94      0.00       2.46 r
  U8688/ZN (OAI22_X1)                                0.12       2.57 f
  n6678 (net)                    1         1.78      0.00       2.57 f
  U8689/ZN (AOI21_X1)                                0.20       2.77 r
  n6679 (net)                    1         1.92      0.00       2.77 r
  U8690/ZN (OAI21_X1)                                0.08       2.85 f
  n69 (net)                      1         1.34      0.00       2.85 f
  reg_value_reg[4][2]/D (DFF_X1)                     0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[4][2]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[25][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10743/ZN (OAI22_X1)                               0.12       2.56 f
  n8336 (net)                    1         1.78      0.00       2.56 f
  U10744/ZN (AOI21_X1)                               0.20       2.77 r
  n8337 (net)                    1         1.92      0.00       2.77 r
  U10745/ZN (OAI21_X1)                               0.09       2.85 f
  n474 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[25][14]/D (DFF_X1)                   0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[25][14]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[13][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11363/ZN (OAI22_X1)                               0.12       2.56 f
  n8849 (net)                    1         1.78      0.00       2.56 f
  U11364/ZN (AOI21_X1)                               0.20       2.76 r
  n8850 (net)                    1         1.92      0.00       2.76 r
  U11365/ZN (OAI21_X1)                               0.09       2.85 f
  n590 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[13][18]/D (DFF_X1)                   0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[8][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11348/ZN (OAI22_X1)                               0.12       2.56 f
  n8839 (net)                    1         1.78      0.00       2.56 f
  U11349/ZN (AOI21_X1)                               0.20       2.76 r
  n8840 (net)                    1         1.92      0.00       2.76 r
  U11350/ZN (OAI21_X1)                               0.09       2.85 f
  n585 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[8][18]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[8][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11328/ZN (OAI22_X1)                               0.12       2.56 f
  n8827 (net)                    1         1.78      0.00       2.56 f
  U11329/ZN (AOI21_X1)                               0.20       2.76 r
  n8828 (net)                    1         1.92      0.00       2.76 r
  U11330/ZN (OAI21_X1)                               0.09       2.85 f
  n579 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[2][18]/D (DFF_X1)                    0.01       2.86 f
  data arrival time                                             2.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[2][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.86
  ---------------------------------------------------------------------
  slack (MET)                                                   6.92


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[9][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10694/ZN (OAI22_X1)                               0.12       2.56 f
  n8304 (net)                    1         1.78      0.00       2.56 f
  U10695/ZN (AOI21_X1)                               0.20       2.77 r
  n8305 (net)                    1         1.92      0.00       2.77 r
  U10696/ZN (OAI21_X1)                               0.08       2.85 f
  n458 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[9][14]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[9][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10764/ZN (OAI22_X1)                               0.12       2.56 f
  n8353 (net)                    1         1.78      0.00       2.56 f
  U10765/ZN (AOI21_X1)                               0.20       2.77 r
  n8354 (net)                    1         1.92      0.00       2.77 r
  U10766/ZN (OAI21_X1)                               0.08       2.85 f
  n481 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[0][14]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[5][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10681/ZN (OAI22_X1)                               0.12       2.56 f
  n8296 (net)                    1         1.78      0.00       2.56 f
  U10682/ZN (AOI21_X1)                               0.20       2.77 r
  n8297 (net)                    1         1.92      0.00       2.77 r
  U10683/ZN (OAI21_X1)                               0.08       2.85 f
  n454 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[5][14]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[4][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10678/ZN (OAI22_X1)                               0.12       2.56 f
  n8294 (net)                    1         1.78      0.00       2.56 f
  U10679/ZN (AOI21_X1)                               0.20       2.77 r
  n8295 (net)                    1         1.92      0.00       2.77 r
  U10680/ZN (OAI21_X1)                               0.08       2.85 f
  n453 (net)                     1         1.34      0.00       2.85 f
  reg_value_reg[4][14]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[4][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[12][14]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[12][14]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[12][14] (net)        5         9.19      0.00       0.29 f
  U10668/ZN (AOI22_X1)                               0.20       0.49 r
  n8280 (net)                    1         1.95      0.00       0.49 r
  U6753/ZN (INV_X1)                                  0.05       0.54 f
  n8281 (net)                    1         1.78      0.00       0.54 f
  U10669/ZN (AOI21_X1)                               0.16       0.70 r
  n8282 (net)                    1         1.91      0.00       0.70 r
  U10670/ZN (NAND4_X1)                               0.13       0.84 f
  n8286 (net)                    1         1.79      0.00       0.84 f
  U10671/ZN (NOR4_X1)                                0.67       1.51 r
  n8342 (net)                    5         9.32      0.00       1.51 r
  U6882/Z (CLKBUF_X1)                                0.56       2.07 r
  n8360 (net)                   19        41.67      0.00       2.07 r
  U6690/Z (CLKBUF_X1)                                0.37       2.45 r
  n8351 (net)                   10        20.68      0.00       2.45 r
  U10688/ZN (OAI22_X1)                               0.12       2.56 f
  n8300 (net)                    1         1.78      0.00       2.56 f
  U10689/ZN (AOI21_X1)                               0.20       2.76 r
  n8301 (net)                    1         1.92      0.00       2.76 r
  U10690/ZN (OAI21_X1)                               0.08       2.84 f
  n456 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[7][14]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[7][14]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[5][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11339/ZN (OAI22_X1)                               0.12       2.56 f
  n8833 (net)                    1         1.78      0.00       2.56 f
  U11340/ZN (AOI21_X1)                               0.20       2.76 r
  n8834 (net)                    1         1.92      0.00       2.76 r
  U11341/ZN (OAI21_X1)                               0.08       2.84 f
  n582 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[5][18]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[9][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11351/ZN (OAI22_X1)                               0.12       2.56 f
  n8841 (net)                    1         1.78      0.00       2.56 f
  U11352/ZN (AOI21_X1)                               0.20       2.76 r
  n8842 (net)                    1         1.92      0.00       2.76 r
  U11353/ZN (OAI21_X1)                               0.08       2.84 f
  n586 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[9][18]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[9][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[14][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11366/ZN (OAI22_X1)                               0.12       2.56 f
  n8851 (net)                    1         1.78      0.00       2.56 f
  U11367/ZN (AOI21_X1)                               0.20       2.76 r
  n8852 (net)                    1         1.92      0.00       2.76 r
  U11368/ZN (OAI21_X1)                               0.08       2.84 f
  n591 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[14][18]/D (DFF_X1)                   0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[14][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[12][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11360/ZN (OAI22_X1)                               0.12       2.56 f
  n8847 (net)                    1         1.78      0.00       2.56 f
  U11361/ZN (AOI21_X1)                               0.20       2.76 r
  n8848 (net)                    1         1.92      0.00       2.76 r
  U11362/ZN (OAI21_X1)                               0.08       2.84 f
  n589 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[12][18]/D (DFF_X1)                   0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[12][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[6][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11342/ZN (OAI22_X1)                               0.12       2.56 f
  n8835 (net)                    1         1.78      0.00       2.56 f
  U11343/ZN (AOI21_X1)                               0.20       2.76 r
  n8836 (net)                    1         1.92      0.00       2.76 r
  U11344/ZN (OAI21_X1)                               0.08       2.84 f
  n583 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[6][18]/D (DFF_X1)                    0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[6][18]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.93


  Startpoint: reg_value_reg[30][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[10][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[30][18]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[30][18]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[30][18] (net)        5         9.28      0.00       0.29 f
  U11324/ZN (AOI22_X1)                               0.20       0.49 r
  n8817 (net)                    1         1.95      0.00       0.49 r
  U6755/ZN (INV_X1)                                  0.05       0.54 f
  n8818 (net)                    1         1.78      0.00       0.54 f
  U11325/ZN (AOI21_X1)                               0.16       0.70 r
  n8819 (net)                    1         1.91      0.00       0.70 r
  U11326/ZN (NAND4_X1)                               0.13       0.84 f
  n8823 (net)                    1         1.79      0.00       0.84 f
  U11327/ZN (NOR4_X1)                                0.67       1.51 r
  n8882 (net)                    5         9.31      0.00       1.51 r
  U6891/Z (CLKBUF_X1)                                0.56       2.07 r
  n8897 (net)                   19        41.62      0.00       2.07 r
  U6691/Z (CLKBUF_X1)                                0.37       2.44 r
  n8890 (net)                   10        20.68      0.00       2.44 r
  U11354/ZN (OAI22_X1)                               0.12       2.56 f
  n8843 (net)                    1         1.78      0.00       2.56 f
  U11355/ZN (AOI21_X1)                               0.20       2.76 r
  n8844 (net)                    1         1.92      0.00       2.76 r
  U11356/ZN (OAI21_X1)                               0.08       2.84 f
  n587 (net)                     1         1.34      0.00       2.84 f
  reg_value_reg[10][18]/D (DFF_X1)                   0.01       2.85 f
  data arrival time                                             2.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[10][18]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.85
  ---------------------------------------------------------------------
  slack (MET)                                                   6.94


  Startpoint: head_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[4]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[4]/QN (DFF_X1)                            0.29       0.29 f
  n11368 (net)                   4         7.53      0.00       0.29 f
  U6971/ZN (NOR3_X1)                                 0.41       0.70 r
  n5467 (net)                    4         8.20      0.00       0.70 r
  U6789/ZN (INV_X1)                                  0.13       0.83 f
  n5491 (net)                    5         8.97      0.00       0.83 f
  U6972/ZN (OAI22_X1)                                0.19       1.02 r
  n5459 (net)                    1         1.93      0.00       1.02 r
  U6993/ZN (OAI22_X1)                                0.10       1.12 f
  n10993 (net)                   2         3.56      0.00       1.12 f
  U7006/ZN (OAI21_X1)                                0.39       1.51 r
  n5444 (net)                    7        14.63      0.00       1.51 r
  U7779/ZN (INV_X1)                                  0.14       1.65 f
  n10996 (net)                   5         9.36      0.00       1.65 f
  U7781/ZN (NOR4_X1)                                 0.64       2.29 r
  n11009 (net)                   4         8.10      0.00       2.29 r
  U7782/ZN (NOR2_X1)                                 0.11       2.40 f
  n11022 (net)                   2         3.66      0.00       2.40 f
  U7783/ZN (AOI21_X1)                                0.26       2.66 r
  n11013 (net)                   3         5.33      0.00       2.66 r
  U13570/ZN (OAI21_X1)                               0.10       2.77 f
  n11020 (net)                   1         1.80      0.00       2.77 f
  U13573/ZN (OAI21_X1)                               0.13       2.89 r
  n1034 (net)                    1         1.42      0.00       2.89 r
  fifo_cnt_reg[2]/D (DFF_X1)                         0.01       2.90 r
  data arrival time                                             2.90

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[2]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -2.90
  ---------------------------------------------------------------------
  slack (MET)                                                   6.97


  Startpoint: head_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: fifo_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  head_reg[4]/CK (DFF_X1)                            0.00 #     0.00 r
  head_reg[4]/QN (DFF_X1)                            0.29       0.29 f
  n11368 (net)                   4         7.53      0.00       0.29 f
  U6971/ZN (NOR3_X1)                                 0.41       0.70 r
  n5467 (net)                    4         8.20      0.00       0.70 r
  U6789/ZN (INV_X1)                                  0.13       0.83 f
  n5491 (net)                    5         8.97      0.00       0.83 f
  U6972/ZN (OAI22_X1)                                0.19       1.02 r
  n5459 (net)                    1         1.93      0.00       1.02 r
  U6993/ZN (OAI22_X1)                                0.10       1.12 f
  n10993 (net)                   2         3.56      0.00       1.12 f
  U7006/ZN (OAI21_X1)                                0.39       1.51 r
  n5444 (net)                    7        14.63      0.00       1.51 r
  U7779/ZN (INV_X1)                                  0.14       1.65 f
  n10996 (net)                   5         9.36      0.00       1.65 f
  U7781/ZN (NOR4_X1)                                 0.64       2.29 r
  n11009 (net)                   4         8.10      0.00       2.29 r
  U6841/ZN (INV_X1)                                  0.09       2.38 f
  n11015 (net)                   2         3.66      0.00       2.38 f
  U13560/ZN (NAND3_X1)                               0.13       2.51 r
  n11023 (net)                   2         3.97      0.00       2.51 r
  U13561/ZN (INV_X1)                                 0.06       2.57 f
  n11017 (net)                   2         3.66      0.00       2.57 f
  U13562/ZN (AOI21_X1)                               0.16       2.73 r
  n11005 (net)                   1         1.88      0.00       2.73 r
  U13563/ZN (OAI22_X1)                               0.09       2.82 f
  n1032 (net)                    1         1.34      0.00       2.82 f
  fifo_cnt_reg[4]/D (DFF_X1)                         0.01       2.82 f
  data arrival time                                             2.82

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  fifo_cnt_reg[4]/CK (DFF_X1)                        0.00       9.95 r
  library setup time                                -0.15       9.80
  data required time                                            9.80
  ---------------------------------------------------------------------
  data required time                                            9.80
  data arrival time                                            -2.82
  ---------------------------------------------------------------------
  slack (MET)                                                   6.97


  Startpoint: reg_value_reg[24][20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[13][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[24][20]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[24][20]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[24][20] (net)        5         9.28      0.00       0.29 f
  U11628/ZN (AOI22_X1)                               0.20       0.49 r
  n9068 (net)                    1         1.92      0.00       0.49 r
  U11630/ZN (NAND4_X1)                               0.11       0.60 f
  n9071 (net)                    1         1.16      0.00       0.60 f
  U6773/ZN (OR4_X1)                                  0.49       1.09 f
  n9075 (net)                    1         1.80      0.00       1.09 f
  U11631/ZN (AOI22_X1)                               0.63       1.72 r
  n9169 (net)                   12        24.23      0.00       1.72 r
  U6896/Z (CLKBUF_X1)                                0.62       2.34 r
  n9164 (net)                   21        47.46      0.00       2.34 r
  U11689/ZN (OAI22_X1)                               0.16       2.50 f
  n9123 (net)                    1         1.78      0.00       2.50 f
  U11690/ZN (AOI21_X1)                               0.20       2.70 r
  n9124 (net)                    1         1.92      0.00       2.70 r
  U11691/ZN (OAI21_X1)                               0.09       2.79 f
  n654 (net)                     1         1.34      0.00       2.79 f
  reg_value_reg[13][20]/D (DFF_X1)                   0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[13][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.98


  Startpoint: reg_value_reg[19][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[11][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[19][16]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[19][16]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[19][16] (net)        5         9.35      0.00       0.29 f
  U10973/ZN (AOI22_X1)                               0.20       0.49 r
  n8529 (net)                    1         1.92      0.00       0.49 r
  U10975/ZN (NAND4_X1)                               0.11       0.60 f
  n8532 (net)                    1         1.16      0.00       0.60 f
  U10976/ZN (OR4_X1)                                 0.49       1.09 f
  n8536 (net)                    1         1.80      0.00       1.09 f
  U10977/ZN (AOI22_X1)                               0.63       1.72 r
  n8625 (net)                   12        24.23      0.00       1.72 r
  U6885/Z (CLKBUF_X1)                                0.62       2.34 r
  n8618 (net)                   21        47.49      0.00       2.34 r
  U11029/ZN (OAI22_X1)                               0.16       2.50 f
  n8577 (net)                    1         1.78      0.00       2.50 f
  U11030/ZN (AOI21_X1)                               0.20       2.70 r
  n8578 (net)                    1         1.92      0.00       2.70 r
  U11031/ZN (OAI21_X1)                               0.09       2.79 f
  n524 (net)                     1         1.34      0.00       2.79 f
  reg_value_reg[11][16]/D (DFF_X1)                   0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][16]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.98


  Startpoint: reg_value_reg[24][20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[25][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[24][20]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[24][20]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[24][20] (net)        5         9.28      0.00       0.29 f
  U11628/ZN (AOI22_X1)                               0.20       0.49 r
  n9068 (net)                    1         1.92      0.00       0.49 r
  U11630/ZN (NAND4_X1)                               0.11       0.60 f
  n9071 (net)                    1         1.16      0.00       0.60 f
  U6773/ZN (OR4_X1)                                  0.49       1.09 f
  n9075 (net)                    1         1.80      0.00       1.09 f
  U11631/ZN (AOI22_X1)                               0.63       1.72 r
  n9169 (net)                   12        24.23      0.00       1.72 r
  U6896/Z (CLKBUF_X1)                                0.62       2.34 r
  n9164 (net)                   21        47.46      0.00       2.34 r
  U11726/ZN (OAI22_X1)                               0.16       2.50 f
  n9149 (net)                    1         1.78      0.00       2.50 f
  U11727/ZN (AOI21_X1)                               0.20       2.70 r
  n9150 (net)                    1         1.92      0.00       2.70 r
  U11728/ZN (OAI21_X1)                               0.09       2.79 f
  n666 (net)                     1         1.34      0.00       2.79 f
  reg_value_reg[25][20]/D (DFF_X1)                   0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[25][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.98


  Startpoint: reg_value_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[3][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[10][26]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[10][26]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[10][26] (net)        5         9.32      0.00       0.29 f
  U12608/ZN (AOI22_X1)                               0.20       0.49 r
  n9902 (net)                    1         1.92      0.00       0.49 r
  U12610/ZN (NAND4_X1)                               0.11       0.60 f
  n9905 (net)                    1         1.16      0.00       0.60 f
  U6821/ZN (OR4_X1)                                  0.49       1.09 f
  n9909 (net)                    1         1.80      0.00       1.09 f
  U12611/ZN (AOI22_X1)                               0.63       1.72 r
  n9997 (net)                   12        24.23      0.00       1.72 r
  U6910/Z (CLKBUF_X1)                                0.62       2.34 r
  n10006 (net)                  21        47.49      0.00       2.34 r
  U12637/ZN (OAI22_X1)                               0.16       2.50 f
  n9935 (net)                    1         1.78      0.00       2.50 f
  U12638/ZN (AOI21_X1)                               0.20       2.70 r
  n9936 (net)                    1         1.92      0.00       2.70 r
  U12639/ZN (OAI21_X1)                               0.09       2.79 f
  n836 (net)                     1         1.34      0.00       2.79 f
  reg_value_reg[3][26]/D (DFF_X1)                    0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[3][26]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[19][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[22][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[19][16]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[19][16]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[19][16] (net)        5         9.35      0.00       0.29 f
  U10973/ZN (AOI22_X1)                               0.20       0.49 r
  n8529 (net)                    1         1.92      0.00       0.49 r
  U10975/ZN (NAND4_X1)                               0.11       0.60 f
  n8532 (net)                    1         1.16      0.00       0.60 f
  U10976/ZN (OR4_X1)                                 0.49       1.09 f
  n8536 (net)                    1         1.80      0.00       1.09 f
  U10977/ZN (AOI22_X1)                               0.63       1.72 r
  n8625 (net)                   12        24.23      0.00       1.72 r
  U6885/Z (CLKBUF_X1)                                0.62       2.34 r
  n8618 (net)                   21        47.49      0.00       2.34 r
  U11062/ZN (OAI22_X1)                               0.16       2.50 f
  n8599 (net)                    1         1.78      0.00       2.50 f
  U11063/ZN (AOI21_X1)                               0.20       2.70 r
  n8600 (net)                    1         1.92      0.00       2.70 r
  U11064/ZN (OAI21_X1)                               0.09       2.78 f
  n535 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[22][16]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[22][16]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[15][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[10][26]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[10][26]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[10][26] (net)        5         9.32      0.00       0.29 f
  U12608/ZN (AOI22_X1)                               0.20       0.49 r
  n9902 (net)                    1         1.92      0.00       0.49 r
  U12610/ZN (NAND4_X1)                               0.11       0.60 f
  n9905 (net)                    1         1.16      0.00       0.60 f
  U6821/ZN (OR4_X1)                                  0.49       1.09 f
  n9909 (net)                    1         1.80      0.00       1.09 f
  U12611/ZN (AOI22_X1)                               0.63       1.72 r
  n9997 (net)                   12        24.23      0.00       1.72 r
  U6910/Z (CLKBUF_X1)                                0.62       2.34 r
  n10006 (net)                  21        47.49      0.00       2.34 r
  U12674/ZN (OAI22_X1)                               0.16       2.50 f
  n9962 (net)                    1         1.78      0.00       2.50 f
  U12675/ZN (AOI21_X1)                               0.20       2.70 r
  n9963 (net)                    1         1.92      0.00       2.70 r
  U12676/ZN (OAI21_X1)                               0.08       2.78 f
  n848 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[15][26]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[15][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[11][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[10][26]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[10][26]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[10][26] (net)        5         9.32      0.00       0.29 f
  U12608/ZN (AOI22_X1)                               0.20       0.49 r
  n9902 (net)                    1         1.92      0.00       0.49 r
  U12610/ZN (NAND4_X1)                               0.11       0.60 f
  n9905 (net)                    1         1.16      0.00       0.60 f
  U6821/ZN (OR4_X1)                                  0.49       1.09 f
  n9909 (net)                    1         1.80      0.00       1.09 f
  U12611/ZN (AOI22_X1)                               0.63       1.72 r
  n9997 (net)                   12        24.23      0.00       1.72 r
  U6910/Z (CLKBUF_X1)                                0.62       2.34 r
  n10006 (net)                  21        47.49      0.00       2.34 r
  U12662/ZN (OAI22_X1)                               0.16       2.50 f
  n9953 (net)                    1         1.78      0.00       2.50 f
  U12663/ZN (AOI21_X1)                               0.20       2.70 r
  n9954 (net)                    1         1.92      0.00       2.70 r
  U12664/ZN (OAI21_X1)                               0.09       2.79 f
  n844 (net)                     1         1.34      0.00       2.79 f
  reg_value_reg[11][26]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[11][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[19][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[29][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[19][16]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[19][16]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[19][16] (net)        5         9.35      0.00       0.29 f
  U10973/ZN (AOI22_X1)                               0.20       0.49 r
  n8529 (net)                    1         1.92      0.00       0.49 r
  U10975/ZN (NAND4_X1)                               0.11       0.60 f
  n8532 (net)                    1         1.16      0.00       0.60 f
  U10976/ZN (OR4_X1)                                 0.49       1.09 f
  n8536 (net)                    1         1.80      0.00       1.09 f
  U10977/ZN (AOI22_X1)                               0.63       1.72 r
  n8625 (net)                   12        24.23      0.00       1.72 r
  U6885/Z (CLKBUF_X1)                                0.62       2.34 r
  n8618 (net)                   21        47.49      0.00       2.34 r
  U11083/ZN (OAI22_X1)                               0.16       2.50 f
  n8613 (net)                    1         1.78      0.00       2.50 f
  U11084/ZN (AOI21_X1)                               0.20       2.70 r
  n8614 (net)                    1         1.92      0.00       2.70 r
  U11085/ZN (OAI21_X1)                               0.08       2.78 f
  n542 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[29][16]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[29][16]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[15][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[24][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[15][6]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[15][6]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[15][6] (net)         5         9.25      0.00       0.29 f
  U9347/ZN (AOI22_X1)                                0.20       0.49 r
  n7204 (net)                    1         1.92      0.00       0.49 r
  U9349/ZN (NAND4_X1)                                0.11       0.60 f
  n7207 (net)                    1         1.16      0.00       0.60 f
  U6767/ZN (OR4_X1)                                  0.49       1.09 f
  n7211 (net)                    1         1.80      0.00       1.09 f
  U9350/ZN (AOI22_X1)                                0.62       1.72 r
  n7236 (net)                   12        24.08      0.00       1.72 r
  U6768/Z (CLKBUF_X1)                                0.62       2.34 r
  n7278 (net)                   21        47.39      0.00       2.34 r
  U9423/ZN (OAI22_X1)                                0.16       2.49 f
  n7257 (net)                    1         1.78      0.00       2.49 f
  U9424/ZN (AOI21_X1)                                0.20       2.70 r
  n7258 (net)                    1         1.92      0.00       2.70 r
  U9425/ZN (OAI21_X1)                                0.09       2.78 f
  n217 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[24][6]/D (DFF_X1)                    0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[24][6]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[15][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[15][6]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[15][6]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[15][6] (net)         5         9.25      0.00       0.29 f
  U9347/ZN (AOI22_X1)                                0.20       0.49 r
  n7204 (net)                    1         1.92      0.00       0.49 r
  U9349/ZN (NAND4_X1)                                0.11       0.60 f
  n7207 (net)                    1         1.16      0.00       0.60 f
  U6767/ZN (OR4_X1)                                  0.49       1.09 f
  n7211 (net)                    1         1.80      0.00       1.09 f
  U9350/ZN (AOI22_X1)                                0.62       1.72 r
  n7236 (net)                   12        24.08      0.00       1.72 r
  U6768/Z (CLKBUF_X1)                                0.62       2.34 r
  n7278 (net)                   21        47.39      0.00       2.34 r
  U9361/ZN (OAI22_X1)                                0.16       2.49 f
  n7218 (net)                    1         1.78      0.00       2.49 f
  U9362/ZN (AOI21_X1)                                0.20       2.70 r
  n7219 (net)                    1         1.92      0.00       2.70 r
  U9363/ZN (OAI21_X1)                                0.08       2.78 f
  n198 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[5][6]/D (DFF_X1)                     0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[5][6]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[15][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[15][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[15][6]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[15][6]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[15][6] (net)         5         9.25      0.00       0.29 f
  U9347/ZN (AOI22_X1)                                0.20       0.49 r
  n7204 (net)                    1         1.92      0.00       0.49 r
  U9349/ZN (NAND4_X1)                                0.11       0.60 f
  n7207 (net)                    1         1.16      0.00       0.60 f
  U6767/ZN (OR4_X1)                                  0.49       1.09 f
  n7211 (net)                    1         1.80      0.00       1.09 f
  U9350/ZN (AOI22_X1)                                0.62       1.72 r
  n7236 (net)                   12        24.08      0.00       1.72 r
  U6768/Z (CLKBUF_X1)                                0.62       2.34 r
  n7278 (net)                   21        47.39      0.00       2.34 r
  U9394/ZN (OAI22_X1)                                0.16       2.49 f
  n7239 (net)                    1         1.78      0.00       2.49 f
  U9395/ZN (AOI21_X1)                                0.20       2.70 r
  n7240 (net)                    1         1.92      0.00       2.70 r
  U9396/ZN (OAI21_X1)                                0.08       2.78 f
  n208 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[15][6]/D (DFF_X1)                    0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[15][6]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[15][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[15][6]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[15][6]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[15][6] (net)         5         9.25      0.00       0.29 f
  U9347/ZN (AOI22_X1)                                0.20       0.49 r
  n7204 (net)                    1         1.92      0.00       0.49 r
  U9349/ZN (NAND4_X1)                                0.11       0.60 f
  n7207 (net)                    1         1.16      0.00       0.60 f
  U6767/ZN (OR4_X1)                                  0.49       1.09 f
  n7211 (net)                    1         1.80      0.00       1.09 f
  U9350/ZN (AOI22_X1)                                0.62       1.72 r
  n7236 (net)                   12        24.08      0.00       1.72 r
  U6768/Z (CLKBUF_X1)                                0.62       2.34 r
  n7278 (net)                   21        47.39      0.00       2.34 r
  U9449/ZN (OAI22_X1)                                0.16       2.49 f
  n7275 (net)                    1         1.78      0.00       2.49 f
  U9450/ZN (AOI21_X1)                                0.20       2.70 r
  n7276 (net)                    1         1.92      0.00       2.70 r
  U9451/ZN (OAI21_X1)                                0.08       2.78 f
  n225 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[0][6]/D (DFF_X1)                     0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][6]/CK (DFF_X1)                    0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[24][20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[0][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[24][20]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[24][20]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[24][20] (net)        5         9.28      0.00       0.29 f
  U11628/ZN (AOI22_X1)                               0.20       0.49 r
  n9068 (net)                    1         1.92      0.00       0.49 r
  U11630/ZN (NAND4_X1)                               0.11       0.60 f
  n9071 (net)                    1         1.16      0.00       0.60 f
  U6773/ZN (OR4_X1)                                  0.49       1.09 f
  n9075 (net)                    1         1.80      0.00       1.09 f
  U11631/ZN (AOI22_X1)                               0.63       1.72 r
  n9169 (net)                   12        24.23      0.00       1.72 r
  U6896/Z (CLKBUF_X1)                                0.62       2.34 r
  n9164 (net)                   21        47.46      0.00       2.34 r
  U11747/ZN (OAI22_X1)                               0.16       2.50 f
  n9165 (net)                    1         1.78      0.00       2.50 f
  U11748/ZN (AOI21_X1)                               0.20       2.70 r
  n9166 (net)                    1         1.92      0.00       2.70 r
  U11749/ZN (OAI21_X1)                               0.08       2.78 f
  n673 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[0][20]/D (DFF_X1)                    0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[0][20]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[24][20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[19][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[24][20]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[24][20]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[24][20] (net)        5         9.28      0.00       0.29 f
  U11628/ZN (AOI22_X1)                               0.20       0.49 r
  n9068 (net)                    1         1.92      0.00       0.49 r
  U11630/ZN (NAND4_X1)                               0.11       0.60 f
  n9071 (net)                    1         1.16      0.00       0.60 f
  U6773/ZN (OR4_X1)                                  0.49       1.09 f
  n9075 (net)                    1         1.80      0.00       1.09 f
  U11631/ZN (AOI22_X1)                               0.63       1.72 r
  n9169 (net)                   12        24.23      0.00       1.72 r
  U6896/Z (CLKBUF_X1)                                0.62       2.34 r
  n9164 (net)                   21        47.46      0.00       2.34 r
  U11708/ZN (OAI22_X1)                               0.16       2.50 f
  n9135 (net)                    1         1.78      0.00       2.50 f
  U11709/ZN (AOI21_X1)                               0.20       2.70 r
  n9136 (net)                    1         1.92      0.00       2.70 r
  U11710/ZN (OAI21_X1)                               0.08       2.78 f
  n660 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[19][20]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[19][20]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[29][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[10][26]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[10][26]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[10][26] (net)        5         9.32      0.00       0.29 f
  U12608/ZN (AOI22_X1)                               0.20       0.49 r
  n9902 (net)                    1         1.92      0.00       0.49 r
  U12610/ZN (NAND4_X1)                               0.11       0.60 f
  n9905 (net)                    1         1.16      0.00       0.60 f
  U6821/ZN (OR4_X1)                                  0.49       1.09 f
  n9909 (net)                    1         1.80      0.00       1.09 f
  U12611/ZN (AOI22_X1)                               0.63       1.72 r
  n9997 (net)                   12        24.23      0.00       1.72 r
  U6910/Z (CLKBUF_X1)                                0.62       2.34 r
  n10006 (net)                  21        47.49      0.00       2.34 r
  U12716/ZN (OAI22_X1)                               0.16       2.50 f
  n9990 (net)                    1         1.78      0.00       2.50 f
  U12717/ZN (AOI21_X1)                               0.20       2.70 r
  n9991 (net)                    1         1.92      0.00       2.70 r
  U12718/ZN (OAI21_X1)                               0.08       2.78 f
  n862 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[29][26]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[29][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[27][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[22][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[27][5]/CK (DFF_X1)                   0.00 #     0.00 r
  reg_value_reg[27][5]/Q (DFF_X1)                    0.29       0.29 f
  reg_value[27][5] (net)         5         9.28      0.00       0.29 f
  U9159/ZN (AOI22_X1)                                0.20       0.49 r
  n7047 (net)                    1         1.92      0.00       0.49 r
  U9161/ZN (NAND4_X1)                                0.11       0.60 f
  n7050 (net)                    1         1.16      0.00       0.60 f
  U9162/ZN (OR4_X1)                                  0.49       1.09 f
  n7054 (net)                    1         1.80      0.00       1.09 f
  U9163/ZN (AOI22_X1)                                0.63       1.72 r
  n7144 (net)                   12        24.23      0.00       1.72 r
  U6864/Z (CLKBUF_X1)                                0.62       2.34 r
  n7140 (net)                   21        47.51      0.00       2.34 r
  U9250/ZN (OAI22_X1)                                0.16       2.50 f
  n7119 (net)                    1         1.78      0.00       2.50 f
  U9251/ZN (AOI21_X1)                                0.20       2.70 r
  n7120 (net)                    1         1.92      0.00       2.70 r
  U9252/ZN (OAI21_X1)                                0.09       2.78 f
  n183 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[22][5]/D (DFF_X1)                    0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[22][5]/CK (DFF_X1)                   0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: reg_value_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: reg_value_reg[25][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg_value_reg[10][26]/CK (DFF_X1)                  0.00 #     0.00 r
  reg_value_reg[10][26]/Q (DFF_X1)                   0.29       0.29 f
  reg_value[10][26] (net)        5         9.32      0.00       0.29 f
  U12608/ZN (AOI22_X1)                               0.20       0.49 r
  n9902 (net)                    1         1.92      0.00       0.49 r
  U12610/ZN (NAND4_X1)                               0.11       0.60 f
  n9905 (net)                    1         1.16      0.00       0.60 f
  U6821/ZN (OR4_X1)                                  0.49       1.09 f
  n9909 (net)                    1         1.80      0.00       1.09 f
  U12611/ZN (AOI22_X1)                               0.63       1.72 r
  n9997 (net)                   12        24.23      0.00       1.72 r
  U6910/Z (CLKBUF_X1)                                0.62       2.34 r
  n10006 (net)                  21        47.49      0.00       2.34 r
  U12704/ZN (OAI22_X1)                               0.16       2.50 f
  n9982 (net)                    1         1.78      0.00       2.50 f
  U12705/ZN (AOI21_X1)                               0.20       2.70 r
  n9983 (net)                    1         1.92      0.00       2.70 r
  U12706/ZN (OAI21_X1)                               0.09       2.78 f
  n858 (net)                     1         1.34      0.00       2.78 f
  reg_value_reg[25][26]/D (DFF_X1)                   0.01       2.79 f
  data arrival time                                             2.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  reg_value_reg[25][26]/CK (DFF_X1)                  0.00       9.95 r
  library setup time                                -0.17       9.78
  data required time                                            9.78
  ---------------------------------------------------------------------
  data required time                                            9.78
  data arrival time                                            -2.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1558/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1559/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1560/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1561/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1565/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3474 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][3]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][3]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1558/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1559/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1560/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1561/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1564/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3475 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][2]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][2]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1558/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1559/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1560/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1561/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1563/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3476 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][1]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][1]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


  Startpoint: cbuf_inst/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/wr_ptr_reg[3]/QN (DFF_X1)                0.30       0.30 f
  cbuf_inst/n976 (net)           4         9.02      0.00       0.30 f
  cbuf_inst/U1484/ZN (NOR3_X1)                       0.63       0.93 r
  cbuf_inst/n822 (net)           7        14.59      0.00       0.93 r
  cbuf_inst/U1558/ZN (NAND2_X1)                      0.42       1.34 f
  cbuf_inst/n806 (net)          18        37.05      0.00       1.34 f
  cbuf_inst/U1559/Z (CLKBUF_X1)                      0.37       1.71 f
  cbuf_inst/n808 (net)          16        33.07      0.00       1.71 f
  cbuf_inst/U1560/ZN (NAND2_X1)                      0.63       2.34 r
  cbuf_inst/n807 (net)          26        57.48      0.00       2.34 r
  cbuf_inst/U1561/Z (CLKBUF_X1)                      0.35       2.69 r
  cbuf_inst/n809 (net)           7        14.12      0.00       2.69 r
  cbuf_inst/U1562/ZN (OAI22_X1)                      0.10       2.79 f
  cbuf_inst/n3477 (net)          1         1.34      0.00       2.79 f
  cbuf_inst/mem_reg[12][0]/D (DFF_X1)                0.01       2.80 f
  data arrival time                                             2.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  cbuf_inst/mem_reg[12][0]/CK (DFF_X1)               0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.80
  ---------------------------------------------------------------------
  slack (MET)                                                   6.99


1
