$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 / c $end
  $scope module nandgate_sim $end
   $var wire 1 / c $end
   $var wire 1 0 clk $end
   $var wire 32 + cycle [31:0] $end
   $var wire 1 # a_vectors[0] $end
   $var wire 1 $ a_vectors[1] $end
   $var wire 1 % a_vectors[2] $end
   $var wire 1 & a_vectors[3] $end
   $var wire 1 , a $end
   $var wire 1 ' b_vectors[0] $end
   $var wire 1 ( b_vectors[1] $end
   $var wire 1 ) b_vectors[2] $end
   $var wire 1 * b_vectors[3] $end
   $var wire 1 - b $end
   $scope module nandgate_dut $end
    $var wire 1 , a $end
    $var wire 1 - b $end
    $var wire 1 / c $end
    $var wire 1 / net1 $end
    $var wire 1 . net0 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
1&
0'
0(
1)
1*
b00000000000000000000000000000000 +
0,
0-
0.
1/
00
#10
b00000000000000000000000000000001 +
1,
10
#20
00
#30
b00000000000000000000000000000010 +
0,
1-
10
#40
00
#50
b00000000000000000000000000000011 +
1,
1.
0/
10
#60
00
#70
10
