#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 14.930    14.930
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.393    16.323
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.289    18.612
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    20.004
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                   0.000    20.004
data arrival time                                                                                        20.004

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 14.930    14.930
clock uncertainty                                                                               0.000    14.930
cell hold time                                                                                  0.571    15.501
data required time                                                                                       15.501
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -15.501
data arrival time                                                                                        20.004
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.503


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                              14.930    14.930
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.323
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267    18.590
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    19.442
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XA1[0] (T_FRAG)                                 3.184    22.626
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                  1.392    24.018
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                0.000    24.018
data arrival time                                                                                                     24.018

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              15.818    15.818
clock uncertainty                                                                                            0.000    15.818
cell hold time                                                                                               0.571    16.389
data required time                                                                                                    16.389
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.389
data arrival time                                                                                                     24.018
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.628


#Path 3
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                              13.763    13.763
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.156
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.552
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                                 2.383    20.935
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                  1.392    22.327
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                0.000    22.327
data arrival time                                                                                                    22.327

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                              13.763    13.763
clock uncertainty                                                                                           0.000    13.763
cell hold time                                                                                              0.571    14.334
data required time                                                                                                   14.334
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -14.334
data arrival time                                                                                                    22.327
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.993


#Path 4
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                              14.087    14.087
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.480
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.902
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.876
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                 2.383    21.260
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.392    22.651
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    22.651
data arrival time                                                                                                    22.651

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                              14.087    14.087
clock uncertainty                                                                                           0.000    14.087
cell hold time                                                                                              0.571    14.658
data required time                                                                                                   14.658
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -14.658
data arrival time                                                                                                    22.651
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           7.993


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                              15.592    15.592
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.984
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.406
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    20.381
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XA1[0] (T_FRAG)                                 2.383    22.764
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                  1.392    24.156
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                0.000    24.156
data arrival time                                                                                                     24.156

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                              15.592    15.592
clock uncertainty                                                                                            0.000    15.592
cell hold time                                                                                               0.571    16.163
data required time                                                                                                    16.163
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.163
data arrival time                                                                                                     24.156
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 6
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                              15.483    15.483
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.875
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.297
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    20.272
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                                 2.383    22.655
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                  1.392    24.047
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                0.000    24.047
data arrival time                                                                                                     24.047

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                              15.483    15.483
clock uncertainty                                                                                            0.000    15.483
cell hold time                                                                                               0.571    16.054
data required time                                                                                                    16.054
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.054
data arrival time                                                                                                     24.047
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 7
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                              14.812    14.812
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.205
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    18.626
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.601
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                                 2.383    21.984
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                  1.392    23.376
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                0.000    23.376
data arrival time                                                                                                     23.376

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                              14.812    14.812
clock uncertainty                                                                                            0.000    14.812
cell hold time                                                                                               0.571    15.383
data required time                                                                                                    15.383
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.383
data arrival time                                                                                                     23.376
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                              15.511    15.511
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.903
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.325
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    20.300
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XA1[0] (T_FRAG)                                 2.383    22.683
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                  1.392    24.075
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                0.000    24.075
data arrival time                                                                                                     24.075

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                              15.511    15.511
clock uncertainty                                                                                            0.000    15.511
cell hold time                                                                                               0.571    16.082
data required time                                                                                                    16.082
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.082
data arrival time                                                                                                     24.075
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 9
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                              14.650    14.650
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.043
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    18.465
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.440
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XA1[0] (T_FRAG)                                 2.383    21.823
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                  1.392    23.215
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                0.000    23.215
data arrival time                                                                                                     23.215

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                              14.650    14.650
clock uncertainty                                                                                            0.000    14.650
cell hold time                                                                                               0.571    15.221
data required time                                                                                                    15.221
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.221
data arrival time                                                                                                     23.215
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 10
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                              13.091    13.091
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.484
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.906
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.880
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XA1[0] (T_FRAG)                                 2.383    20.264
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  1.392    21.655
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                0.000    21.655
data arrival time                                                                                                     21.655

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                              13.091    13.091
clock uncertainty                                                                                            0.000    13.091
cell hold time                                                                                               0.571    13.662
data required time                                                                                                    13.662
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.662
data arrival time                                                                                                     21.655
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 11
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.929    12.929
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.322
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.743
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.718
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                                 2.383    20.101
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                  1.392    21.493
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                0.000    21.493
data arrival time                                                                                                     21.493

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                              12.929    12.929
clock uncertainty                                                                                            0.000    12.929
cell hold time                                                                                               0.571    13.500
data required time                                                                                                    13.500
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.500
data arrival time                                                                                                     21.493
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            7.993


#Path 12
Startpoint: delay_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                              13.789    13.789
delay_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.182
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.604
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.579
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                                 2.407    20.985
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                  1.392    22.377
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                0.000    22.377
data arrival time                                                                                                     22.377

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                              13.789    13.789
clock uncertainty                                                                                            0.000    13.789
cell hold time                                                                                               0.571    14.360
data required time                                                                                                    14.360
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.360
data arrival time                                                                                                     22.377
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.017


#Path 13
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                              12.127    12.127
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    13.520
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.942
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.917
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                 2.407    19.323
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.392    20.715
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    20.715
data arrival time                                                                                                    20.715

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                              12.127    12.127
clock uncertainty                                                                                           0.000    12.127
cell hold time                                                                                              0.571    12.698
data required time                                                                                                   12.698
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.698
data arrival time                                                                                                    20.715
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           8.017


#Path 14
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                              14.731    14.731
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.124
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    18.357
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    19.690
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                                 2.383    22.073
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                  1.392    23.465
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                0.000    23.465
data arrival time                                                                                                     23.465

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                              14.731    14.731
clock uncertainty                                                                                            0.000    14.731
cell hold time                                                                                               0.571    15.302
data required time                                                                                                    15.302
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.302
data arrival time                                                                                                     23.465
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.163


#Path 15
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                              13.083    13.083
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.476
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    16.737
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.070
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                                 2.407    20.477
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.392    21.869
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    21.869
data arrival time                                                                                                    21.869

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                              13.083    13.083
clock uncertainty                                                                                           0.000    13.083
cell hold time                                                                                              0.571    13.654
data required time                                                                                                   13.654
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.654
data arrival time                                                                                                    21.869
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           8.214


#Path 16
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                              14.070    14.070
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.463
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    17.728
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    19.094
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XA1[0] (T_FRAG)                                 2.383    21.477
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                  1.392    22.869
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                0.000    22.869
data arrival time                                                                                                     22.869

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                              14.070    14.070
clock uncertainty                                                                                            0.000    14.070
cell hold time                                                                                               0.571    14.641
data required time                                                                                                    14.641
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.641
data arrival time                                                                                                     22.869
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.228


#Path 17
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                              13.064    13.064
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.456
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    16.722
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    18.087
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                                 2.383    20.471
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                  1.392    21.862
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000    21.862
data arrival time                                                                                                     21.862

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                              13.064    13.064
clock uncertainty                                                                                            0.000    13.064
cell hold time                                                                                               0.571    13.635
data required time                                                                                                    13.635
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.635
data arrival time                                                                                                     21.862
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.228


#Path 18
Startpoint: delay_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                              12.930    12.930
delay_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.323
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    16.588
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    17.953
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                                 2.383    20.337
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                  1.392    21.729
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    21.729
data arrival time                                                                                                    21.729

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                              12.930    12.930
clock uncertainty                                                                                           0.000    12.930
cell hold time                                                                                              0.571    13.501
data required time                                                                                                   13.501
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.501
data arrival time                                                                                                    21.729
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           8.228


#Path 19
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.259
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                  3.270    17.529
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   0.975    18.504
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                       3.012    21.515
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.392    22.907
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                      0.000    22.907
data arrival time                                                                                          22.907

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                    13.762    13.762
clock uncertainty                                                                                 0.000    13.762
cell hold time                                                                                    0.571    14.333
data required time                                                                                         14.333
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.333
data arrival time                                                                                          22.907
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.575


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.259
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             4.362    18.621
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              0.975    19.595
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                       2.486    22.082
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.041    23.123
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                     0.000    23.123
data arrival time                                                                                          23.123

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                   13.924    13.924
clock uncertainty                                                                                 0.000    13.924
cell hold time                                                                                    0.571    14.495
data required time                                                                                         14.495
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.495
data arrival time                                                                                          23.123
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.628


#Path 21
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.259
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.964    18.222
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    19.209
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                       3.167    22.376
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        0.909    23.285
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                     0.000    23.285
data arrival time                                                                                          23.285

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                   13.952    13.952
clock uncertainty                                                                                 0.000    13.952
cell hold time                                                                                    0.571    14.522
data required time                                                                                         14.522
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.522
data arrival time                                                                                          23.285
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.763


#Path 22
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                    12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    14.259
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                  3.270    17.529
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   0.975    18.504
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                       2.383    20.887
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.392    22.279
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                      0.000    22.279
data arrival time                                                                                          22.279

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                    12.893    12.893
clock uncertainty                                                                                 0.000    12.893
cell hold time                                                                                    0.571    13.464
data required time                                                                                         13.464
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -13.464
data arrival time                                                                                          22.279
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.815


#Path 23
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    14.259
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                       3.270    17.529
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        0.975    18.504
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                       3.746    22.249
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.041    23.291
delay_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    23.291
data arrival time                                                                               23.291

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                         12.866    12.866
clock uncertainty                                                                      0.000    12.866
cell hold time                                                                         0.571    13.437
data required time                                                                              13.437
------------------------------------------------------------------------------------------------------
data required time                                                                             -13.437
data arrival time                                                                               23.291
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      9.854


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                     12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.259
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              4.362    18.621
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               0.975    19.595
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                       5.052    24.648
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        1.041    25.689
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                      0.000    25.689
data arrival time                                                                                           25.689

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                    14.958    14.958
clock uncertainty                                                                                  0.000    14.958
cell hold time                                                                                     0.571    15.529
data required time                                                                                          15.529
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -15.529
data arrival time                                                                                           25.689
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 10.160


#Path 25
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                     12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.393    14.259
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              4.362    18.621
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               0.975    19.595
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                       4.986    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.041    25.623
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                      0.000    25.623
data arrival time                                                                                           25.623

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                    13.893    13.893
clock uncertainty                                                                                  0.000    13.893
cell hold time                                                                                     0.571    14.464
data required time                                                                                          14.464
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -14.464
data arrival time                                                                                           25.623
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 11.158


#Path 26
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      12.348    12.348
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.741
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                3.744    17.485
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    18.183
led_dffe_Q.QD[0] (Q_FRAG)                                        6.663    24.846
data arrival time                                                         24.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      12.348    12.348
clock uncertainty                                                0.000    12.348
cell hold time                                                   0.571    12.919
data required time                                                        12.919
--------------------------------------------------------------------------------
data required time                                                       -12.919
data arrival time                                                         24.846
--------------------------------------------------------------------------------
slack (MET)                                                               11.927


#Path 27
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.866    12.866
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.259
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.362    18.621
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.595
led_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 4.464    24.059
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.975    25.034
led_dffe_Q.QEN[0] (Q_FRAG)                                                  3.067    28.101
data arrival time                                                                    28.101

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 12.348    12.348
clock uncertainty                                                           0.000    12.348
cell hold time                                                             -0.394    11.954
data required time                                                                   11.954
-------------------------------------------------------------------------------------------
data required time                                                                  -11.954
data arrival time                                                                    28.101
-------------------------------------------------------------------------------------------
slack (MET)                                                                          16.147


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      12.348    12.348
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.393    13.741
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.231    21.971
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    31.697
out:redled.outpad[0] (.output)                                                   0.000    31.697
data arrival time                                                                         31.697

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         31.697
------------------------------------------------------------------------------------------------
slack (MET)                                                                               31.697


#Path 29
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                        12.348    12.348
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.393    13.741
$iopadmap$helloworldfpga.greenled.O_DAT[0] (BIDIR_CELL)                           10.093    23.834
$iopadmap$helloworldfpga.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    33.560
out:greenled.outpad[0] (.output)                                                   0.000    33.560
data arrival time                                                                           33.560

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clock uncertainty                                                                  0.000     0.000
output external delay                                                              0.000     0.000
data required time                                                                           0.000
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.000
data arrival time                                                                           33.560
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                 33.560


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blueled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       12.348    12.348
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.393    13.741
$iopadmap$helloworldfpga.blueled.O_DAT[0] (BIDIR_CELL)                           11.006    24.747
$iopadmap$helloworldfpga.blueled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.473
out:blueled.outpad[0] (.output)                                                   0.000    34.473
data arrival time                                                                          34.473

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.000
data arrival time                                                                          34.473
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                34.473


#End of timing report
