#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000244cba8a010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000244cbcedfd0_0 .net "PC", 31 0, L_00000244cbd79130;  1 drivers
v00000244cbcee070_0 .net "cycles_consumed", 31 0, v00000244cbced2b0_0;  1 drivers
v00000244cbcee1b0_0 .var "input_clk", 0 0;
v00000244cbcee2f0_0 .var "rst", 0 0;
S_00000244cba0d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000244cba8a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000244cbc31fb0 .functor NOR 1, v00000244cbcee1b0_0, v00000244cbce14c0_0, C4<0>, C4<0>;
L_00000244cbc31920 .functor AND 1, v00000244cbcc4ca0_0, v00000244cbcc45c0_0, C4<1>, C4<1>;
L_00000244cbc31ed0 .functor AND 1, L_00000244cbc31920, L_00000244cbcee930, C4<1>, C4<1>;
L_00000244cbc31ae0 .functor AND 1, v00000244cbcb31e0_0, v00000244cbcb2e20_0, C4<1>, C4<1>;
L_00000244cbc317d0 .functor AND 1, L_00000244cbc31ae0, L_00000244cbcee9d0, C4<1>, C4<1>;
L_00000244cbc32480 .functor AND 1, v00000244cbce1420_0, v00000244cbce0480_0, C4<1>, C4<1>;
L_00000244cbc31a00 .functor AND 1, L_00000244cbc32480, L_00000244cbced490, C4<1>, C4<1>;
L_00000244cbc30ea0 .functor AND 1, v00000244cbcc4ca0_0, v00000244cbcc45c0_0, C4<1>, C4<1>;
L_00000244cbc315a0 .functor AND 1, L_00000244cbc30ea0, L_00000244cbcee390, C4<1>, C4<1>;
L_00000244cbc30ff0 .functor AND 1, v00000244cbcb31e0_0, v00000244cbcb2e20_0, C4<1>, C4<1>;
L_00000244cbc310d0 .functor AND 1, L_00000244cbc30ff0, L_00000244cbcee570, C4<1>, C4<1>;
L_00000244cbc31140 .functor AND 1, v00000244cbce1420_0, v00000244cbce0480_0, C4<1>, C4<1>;
L_00000244cbc31df0 .functor AND 1, L_00000244cbc31140, L_00000244cbced5d0, C4<1>, C4<1>;
L_00000244cbcf6280 .functor NOT 1, L_00000244cbc31fb0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5e90 .functor NOT 1, L_00000244cbc31fb0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0ba50 .functor NOT 1, L_00000244cbc31fb0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0d570 .functor NOT 1, L_00000244cbc31fb0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0d2d0 .functor NOT 1, L_00000244cbc31fb0, C4<0>, C4<0>, C4<0>;
L_00000244cbd79130 .functor BUFZ 32, v00000244cbcdf6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbce21e0_0 .net "EX1_ALU_OPER1", 31 0, L_00000244cbcf72b0;  1 drivers
v00000244cbce23c0_0 .net "EX1_ALU_OPER2", 31 0, L_00000244cbd0bdd0;  1 drivers
v00000244cbce2320_0 .net "EX1_PC", 31 0, v00000244cbcc2040_0;  1 drivers
v00000244cbce2280_0 .net "EX1_PFC", 31 0, v00000244cbcc2f40_0;  1 drivers
v00000244cbce2640_0 .net "EX1_PFC_to_IF", 31 0, L_00000244cbcf3390;  1 drivers
v00000244cbce2460_0 .net "EX1_forward_to_B", 31 0, v00000244cbcc3120_0;  1 drivers
v00000244cbce26e0_0 .net "EX1_is_beq", 0 0, v00000244cbcc2400_0;  1 drivers
v00000244cbce2500_0 .net "EX1_is_bne", 0 0, v00000244cbcc39e0_0;  1 drivers
v00000244cbcdb7a0_0 .net "EX1_is_jal", 0 0, v00000244cbcc2720_0;  1 drivers
v00000244cbcdb3e0_0 .net "EX1_is_jr", 0 0, v00000244cbcc3e40_0;  1 drivers
v00000244cbcdac60_0 .net "EX1_is_oper2_immed", 0 0, v00000244cbcc36c0_0;  1 drivers
v00000244cbcdb340_0 .net "EX1_memread", 0 0, v00000244cbcc1a00_0;  1 drivers
v00000244cbcdcec0_0 .net "EX1_memwrite", 0 0, v00000244cbcc34e0_0;  1 drivers
v00000244cbcda9e0_0 .net "EX1_opcode", 11 0, v00000244cbcc3940_0;  1 drivers
v00000244cbcdad00_0 .net "EX1_predicted", 0 0, v00000244cbcc1be0_0;  1 drivers
v00000244cbcdada0_0 .net "EX1_rd_ind", 4 0, v00000244cbcc18c0_0;  1 drivers
v00000244cbcdb700_0 .net "EX1_rd_indzero", 0 0, v00000244cbcc3d00_0;  1 drivers
v00000244cbcdb480_0 .net "EX1_regwrite", 0 0, v00000244cbcc29a0_0;  1 drivers
v00000244cbcdcf60_0 .net "EX1_rs1", 31 0, v00000244cbcc1960_0;  1 drivers
v00000244cbcdc600_0 .net "EX1_rs1_ind", 4 0, v00000244cbcc1aa0_0;  1 drivers
v00000244cbcdc4c0_0 .net "EX1_rs2", 31 0, v00000244cbcc3760_0;  1 drivers
v00000244cbcdae40_0 .net "EX1_rs2_ind", 4 0, v00000244cbcc1c80_0;  1 drivers
v00000244cbcdca60_0 .net "EX1_rs2_out", 31 0, L_00000244cbd0b660;  1 drivers
v00000244cbcdbca0_0 .net "EX2_ALU_OPER1", 31 0, v00000244cbcc5420_0;  1 drivers
v00000244cbcdd000_0 .net "EX2_ALU_OPER2", 31 0, v00000244cbcc4020_0;  1 drivers
v00000244cbcdc560_0 .net "EX2_ALU_OUT", 31 0, L_00000244cbcf34d0;  1 drivers
v00000244cbcdc060_0 .net "EX2_PC", 31 0, v00000244cbcc56a0_0;  1 drivers
v00000244cbcdcce0_0 .net "EX2_PFC_to_IF", 31 0, v00000244cbcc5240_0;  1 drivers
v00000244cbcdb020_0 .net "EX2_forward_to_B", 31 0, v00000244cbcc54c0_0;  1 drivers
v00000244cbcdc920_0 .net "EX2_is_beq", 0 0, v00000244cbcc5060_0;  1 drivers
v00000244cbcdd0a0_0 .net "EX2_is_bne", 0 0, v00000244cbcc52e0_0;  1 drivers
v00000244cbcdcba0_0 .net "EX2_is_jal", 0 0, v00000244cbcc4160_0;  1 drivers
v00000244cbcdb840_0 .net "EX2_is_jr", 0 0, v00000244cbcc4200_0;  1 drivers
v00000244cbcdbf20_0 .net "EX2_is_oper2_immed", 0 0, v00000244cbcc4700_0;  1 drivers
v00000244cbcdb5c0_0 .net "EX2_memread", 0 0, v00000244cbcc47a0_0;  1 drivers
v00000244cbcdb200_0 .net "EX2_memwrite", 0 0, v00000244cbcc42a0_0;  1 drivers
v00000244cbcdb8e0_0 .net "EX2_opcode", 11 0, v00000244cbcc48e0_0;  1 drivers
v00000244cbcdaa80_0 .net "EX2_predicted", 0 0, v00000244cbcc4520_0;  1 drivers
v00000244cbcdb980_0 .net "EX2_rd_ind", 4 0, v00000244cbcc4980_0;  1 drivers
v00000244cbcdb160_0 .net "EX2_rd_indzero", 0 0, v00000244cbcc45c0_0;  1 drivers
v00000244cbcdab20_0 .net "EX2_regwrite", 0 0, v00000244cbcc4ca0_0;  1 drivers
v00000244cbcdc100_0 .net "EX2_rs1", 31 0, v00000244cbcc4ac0_0;  1 drivers
v00000244cbcdaf80_0 .net "EX2_rs1_ind", 4 0, v00000244cbcc4b60_0;  1 drivers
v00000244cbcdc2e0_0 .net "EX2_rs2_ind", 4 0, v00000244cbcc51a0_0;  1 drivers
v00000244cbcdba20_0 .net "EX2_rs2_out", 31 0, v00000244cbcc4c00_0;  1 drivers
v00000244cbcdb520_0 .net "ID_INST", 31 0, v00000244cbccc7d0_0;  1 drivers
v00000244cbcdce20_0 .net "ID_PC", 31 0, v00000244cbccc870_0;  1 drivers
v00000244cbcdabc0_0 .net "ID_PFC_to_EX", 31 0, L_00000244cbcf1770;  1 drivers
v00000244cbcdbac0_0 .net "ID_PFC_to_IF", 31 0, L_00000244cbcf1450;  1 drivers
v00000244cbcdcd80_0 .net "ID_forward_to_B", 31 0, L_00000244cbcf1bd0;  1 drivers
v00000244cbcdcb00_0 .net "ID_is_beq", 0 0, L_00000244cbcf0cd0;  1 drivers
v00000244cbcdaee0_0 .net "ID_is_bne", 0 0, L_00000244cbcf0d70;  1 drivers
v00000244cbcdcc40_0 .net "ID_is_j", 0 0, L_00000244cbcf2d50;  1 drivers
v00000244cbcdb660_0 .net "ID_is_jal", 0 0, L_00000244cbcf4010;  1 drivers
v00000244cbcdb0c0_0 .net "ID_is_jr", 0 0, L_00000244cbcf0ff0;  1 drivers
v00000244cbcdc6a0_0 .net "ID_is_oper2_immed", 0 0, L_00000244cbcf6980;  1 drivers
v00000244cbcdb2a0_0 .net "ID_memread", 0 0, L_00000244cbcf2b70;  1 drivers
v00000244cbcdc740_0 .net "ID_memwrite", 0 0, L_00000244cbcf3750;  1 drivers
v00000244cbcdbb60_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  1 drivers
v00000244cbcdd140_0 .net "ID_predicted", 0 0, v00000244cbcc8810_0;  1 drivers
v00000244cbcdbc00_0 .net "ID_rd_ind", 4 0, v00000244cbcdf300_0;  1 drivers
v00000244cbcdbd40_0 .net "ID_regwrite", 0 0, L_00000244cbcf23f0;  1 drivers
v00000244cbcdbde0_0 .net "ID_rs1", 31 0, v00000244cbcc93f0_0;  1 drivers
v00000244cbcdbe80_0 .net "ID_rs1_ind", 4 0, v00000244cbcdf620_0;  1 drivers
v00000244cbcdbfc0_0 .net "ID_rs2", 31 0, v00000244cbccae30_0;  1 drivers
v00000244cbcdc1a0_0 .net "ID_rs2_ind", 4 0, v00000244cbcddbe0_0;  1 drivers
v00000244cbcdc240_0 .net "IF_INST", 31 0, L_00000244cbcf5db0;  1 drivers
v00000244cbcdc380_0 .net "IF_pc", 31 0, v00000244cbcdf6c0_0;  1 drivers
v00000244cbcdc7e0_0 .net "MEM_ALU_OUT", 31 0, v00000244cbcb36e0_0;  1 drivers
v00000244cbcdc420_0 .net "MEM_Data_mem_out", 31 0, v00000244cbce1ec0_0;  1 drivers
v00000244cbcdc880_0 .net "MEM_memread", 0 0, v00000244cbcb2740_0;  1 drivers
v00000244cbcdc9c0_0 .net "MEM_memwrite", 0 0, v00000244cbcb2d80_0;  1 drivers
v00000244cbcee6b0_0 .net "MEM_opcode", 11 0, v00000244cbcb45e0_0;  1 drivers
v00000244cbcef3d0_0 .net "MEM_rd_ind", 4 0, v00000244cbcb4180_0;  1 drivers
v00000244cbceda30_0 .net "MEM_rd_indzero", 0 0, v00000244cbcb2e20_0;  1 drivers
v00000244cbcef150_0 .net "MEM_regwrite", 0 0, v00000244cbcb31e0_0;  1 drivers
v00000244cbcef010_0 .net "MEM_rs2", 31 0, v00000244cbcb2060_0;  1 drivers
v00000244cbcee250_0 .net "PC", 31 0, L_00000244cbd79130;  alias, 1 drivers
v00000244cbced530_0 .net "STALL_ID1_FLUSH", 0 0, v00000244cbcc63d0_0;  1 drivers
v00000244cbceeb10_0 .net "STALL_ID2_FLUSH", 0 0, v00000244cbcc81d0_0;  1 drivers
v00000244cbcee610_0 .net "STALL_IF_FLUSH", 0 0, v00000244cbcc6470_0;  1 drivers
v00000244cbcee750_0 .net "WB_ALU_OUT", 31 0, v00000244cbce12e0_0;  1 drivers
v00000244cbcef290_0 .net "WB_Data_mem_out", 31 0, v00000244cbce02a0_0;  1 drivers
v00000244cbcef470_0 .net "WB_memread", 0 0, v00000244cbce0ac0_0;  1 drivers
v00000244cbceeed0_0 .net "WB_rd_ind", 4 0, v00000244cbce0b60_0;  1 drivers
v00000244cbcef1f0_0 .net "WB_rd_indzero", 0 0, v00000244cbce0480_0;  1 drivers
v00000244cbcedcb0_0 .net "WB_regwrite", 0 0, v00000244cbce1420_0;  1 drivers
v00000244cbcedad0_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  1 drivers
v00000244cbcee4d0_0 .net *"_ivl_1", 0 0, L_00000244cbc31920;  1 drivers
v00000244cbcedb70_0 .net *"_ivl_13", 0 0, L_00000244cbc32480;  1 drivers
v00000244cbced7b0_0 .net *"_ivl_14", 0 0, L_00000244cbced490;  1 drivers
v00000244cbceddf0_0 .net *"_ivl_19", 0 0, L_00000244cbc30ea0;  1 drivers
v00000244cbced030_0 .net *"_ivl_2", 0 0, L_00000244cbcee930;  1 drivers
v00000244cbcedf30_0 .net *"_ivl_20", 0 0, L_00000244cbcee390;  1 drivers
v00000244cbced850_0 .net *"_ivl_25", 0 0, L_00000244cbc30ff0;  1 drivers
v00000244cbced0d0_0 .net *"_ivl_26", 0 0, L_00000244cbcee570;  1 drivers
v00000244cbcee7f0_0 .net *"_ivl_31", 0 0, L_00000244cbc31140;  1 drivers
v00000244cbcef510_0 .net *"_ivl_32", 0 0, L_00000244cbced5d0;  1 drivers
v00000244cbcef5b0_0 .net *"_ivl_40", 31 0, L_00000244cbcf2030;  1 drivers
L_00000244cbd10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbced170_0 .net *"_ivl_43", 26 0, L_00000244cbd10c58;  1 drivers
L_00000244cbd10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcee430_0 .net/2u *"_ivl_44", 31 0, L_00000244cbd10ca0;  1 drivers
v00000244cbcef0b0_0 .net *"_ivl_52", 31 0, L_00000244cbd5ff90;  1 drivers
L_00000244cbd10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbced210_0 .net *"_ivl_55", 26 0, L_00000244cbd10d30;  1 drivers
L_00000244cbd10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcede90_0 .net/2u *"_ivl_56", 31 0, L_00000244cbd10d78;  1 drivers
v00000244cbceec50_0 .net *"_ivl_7", 0 0, L_00000244cbc31ae0;  1 drivers
v00000244cbcef330_0 .net *"_ivl_8", 0 0, L_00000244cbcee9d0;  1 drivers
v00000244cbcef650_0 .net "alu_selA", 1 0, L_00000244cbceee30;  1 drivers
v00000244cbcedc10_0 .net "alu_selB", 1 0, L_00000244cbcf1d10;  1 drivers
v00000244cbcedd50_0 .net "clk", 0 0, L_00000244cbc31fb0;  1 drivers
v00000244cbced2b0_0 .var "cycles_consumed", 31 0;
v00000244cbcee110_0 .net "exhaz", 0 0, L_00000244cbc317d0;  1 drivers
v00000244cbcecf90_0 .net "exhaz2", 0 0, L_00000244cbc310d0;  1 drivers
v00000244cbceef70_0 .net "hlt", 0 0, v00000244cbce14c0_0;  1 drivers
v00000244cbcee890_0 .net "idhaz", 0 0, L_00000244cbc31ed0;  1 drivers
v00000244cbcef6f0_0 .net "idhaz2", 0 0, L_00000244cbc315a0;  1 drivers
v00000244cbceecf0_0 .net "if_id_write", 0 0, v00000244cbcc75f0_0;  1 drivers
v00000244cbced350_0 .net "input_clk", 0 0, v00000244cbcee1b0_0;  1 drivers
v00000244cbceebb0_0 .net "is_branch_and_taken", 0 0, L_00000244cbcf6de0;  1 drivers
v00000244cbced670_0 .net "memhaz", 0 0, L_00000244cbc31a00;  1 drivers
v00000244cbced8f0_0 .net "memhaz2", 0 0, L_00000244cbc31df0;  1 drivers
v00000244cbceea70_0 .net "pc_src", 2 0, L_00000244cbcf0f50;  1 drivers
v00000244cbceed90_0 .net "pc_write", 0 0, v00000244cbcc8450_0;  1 drivers
v00000244cbced990_0 .net "rst", 0 0, v00000244cbcee2f0_0;  1 drivers
v00000244cbced3f0_0 .net "store_rs2_forward", 1 0, L_00000244cbcefc90;  1 drivers
v00000244cbced710_0 .net "wdata_to_reg_file", 31 0, L_00000244cbd781e0;  1 drivers
E_00000244cbc3a990/0 .event negedge, v00000244cbcc6650_0;
E_00000244cbc3a990/1 .event posedge, v00000244cbcb3280_0;
E_00000244cbc3a990 .event/or E_00000244cbc3a990/0, E_00000244cbc3a990/1;
L_00000244cbcee930 .cmp/eq 5, v00000244cbcc4980_0, v00000244cbcc1aa0_0;
L_00000244cbcee9d0 .cmp/eq 5, v00000244cbcb4180_0, v00000244cbcc1aa0_0;
L_00000244cbced490 .cmp/eq 5, v00000244cbce0b60_0, v00000244cbcc1aa0_0;
L_00000244cbcee390 .cmp/eq 5, v00000244cbcc4980_0, v00000244cbcc1c80_0;
L_00000244cbcee570 .cmp/eq 5, v00000244cbcb4180_0, v00000244cbcc1c80_0;
L_00000244cbced5d0 .cmp/eq 5, v00000244cbce0b60_0, v00000244cbcc1c80_0;
L_00000244cbcf2030 .concat [ 5 27 0 0], v00000244cbcdf300_0, L_00000244cbd10c58;
L_00000244cbcf2490 .cmp/ne 32, L_00000244cbcf2030, L_00000244cbd10ca0;
L_00000244cbd5ff90 .concat [ 5 27 0 0], v00000244cbcc4980_0, L_00000244cbd10d30;
L_00000244cbd61d90 .cmp/ne 32, L_00000244cbd5ff90, L_00000244cbd10d78;
S_00000244cba0d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000244cbc31300 .functor NOT 1, L_00000244cbc317d0, C4<0>, C4<0>, C4<0>;
L_00000244cbc31f40 .functor AND 1, L_00000244cbc31a00, L_00000244cbc31300, C4<1>, C4<1>;
L_00000244cbc32170 .functor OR 1, L_00000244cbc31ed0, L_00000244cbc31f40, C4<0>, C4<0>;
L_00000244cbc30ce0 .functor OR 1, L_00000244cbc31ed0, L_00000244cbc317d0, C4<0>, C4<0>;
v00000244cbc58530_0 .net *"_ivl_12", 0 0, L_00000244cbc30ce0;  1 drivers
v00000244cbc58710_0 .net *"_ivl_2", 0 0, L_00000244cbc31300;  1 drivers
v00000244cbc57090_0 .net *"_ivl_5", 0 0, L_00000244cbc31f40;  1 drivers
v00000244cbc573b0_0 .net *"_ivl_7", 0 0, L_00000244cbc32170;  1 drivers
v00000244cbc576d0_0 .net "alu_selA", 1 0, L_00000244cbceee30;  alias, 1 drivers
v00000244cbc578b0_0 .net "exhaz", 0 0, L_00000244cbc317d0;  alias, 1 drivers
v00000244cbc56af0_0 .net "idhaz", 0 0, L_00000244cbc31ed0;  alias, 1 drivers
v00000244cbc58490_0 .net "memhaz", 0 0, L_00000244cbc31a00;  alias, 1 drivers
L_00000244cbceee30 .concat8 [ 1 1 0 0], L_00000244cbc32170, L_00000244cbc30ce0;
S_00000244cba229c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000244cbc31e60 .functor NOT 1, L_00000244cbc310d0, C4<0>, C4<0>, C4<0>;
L_00000244cbc32090 .functor AND 1, L_00000244cbc31df0, L_00000244cbc31e60, C4<1>, C4<1>;
L_00000244cbc322c0 .functor OR 1, L_00000244cbc315a0, L_00000244cbc32090, C4<0>, C4<0>;
L_00000244cbc32330 .functor NOT 1, v00000244cbcc36c0_0, C4<0>, C4<0>, C4<0>;
L_00000244cbc324f0 .functor AND 1, L_00000244cbc322c0, L_00000244cbc32330, C4<1>, C4<1>;
L_00000244cbc321e0 .functor OR 1, L_00000244cbc315a0, L_00000244cbc310d0, C4<0>, C4<0>;
L_00000244cbc311b0 .functor NOT 1, v00000244cbcc36c0_0, C4<0>, C4<0>, C4<0>;
L_00000244cbc32720 .functor AND 1, L_00000244cbc321e0, L_00000244cbc311b0, C4<1>, C4<1>;
v00000244cbc57770_0 .net "EX1_is_oper2_immed", 0 0, v00000244cbcc36c0_0;  alias, 1 drivers
v00000244cbc58670_0 .net *"_ivl_11", 0 0, L_00000244cbc324f0;  1 drivers
v00000244cbc57810_0 .net *"_ivl_16", 0 0, L_00000244cbc321e0;  1 drivers
v00000244cbc571d0_0 .net *"_ivl_17", 0 0, L_00000244cbc311b0;  1 drivers
v00000244cbc57950_0 .net *"_ivl_2", 0 0, L_00000244cbc31e60;  1 drivers
v00000244cbc57e50_0 .net *"_ivl_20", 0 0, L_00000244cbc32720;  1 drivers
v00000244cbc579f0_0 .net *"_ivl_5", 0 0, L_00000244cbc32090;  1 drivers
v00000244cbc57db0_0 .net *"_ivl_7", 0 0, L_00000244cbc322c0;  1 drivers
v00000244cbc57ef0_0 .net *"_ivl_8", 0 0, L_00000244cbc32330;  1 drivers
v00000244cbc57a90_0 .net "alu_selB", 1 0, L_00000244cbcf1d10;  alias, 1 drivers
v00000244cbc58350_0 .net "exhaz", 0 0, L_00000244cbc310d0;  alias, 1 drivers
v00000244cbc56b90_0 .net "idhaz", 0 0, L_00000244cbc315a0;  alias, 1 drivers
v00000244cbc57b30_0 .net "memhaz", 0 0, L_00000244cbc31df0;  alias, 1 drivers
L_00000244cbcf1d10 .concat8 [ 1 1 0 0], L_00000244cbc324f0, L_00000244cbc32720;
S_00000244cba22b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000244cbc325d0 .functor NOT 1, L_00000244cbc310d0, C4<0>, C4<0>, C4<0>;
L_00000244cbc32790 .functor AND 1, L_00000244cbc31df0, L_00000244cbc325d0, C4<1>, C4<1>;
L_00000244cbc32800 .functor OR 1, L_00000244cbc315a0, L_00000244cbc32790, C4<0>, C4<0>;
L_00000244cbc32640 .functor OR 1, L_00000244cbc315a0, L_00000244cbc310d0, C4<0>, C4<0>;
v00000244cbc57c70_0 .net *"_ivl_12", 0 0, L_00000244cbc32640;  1 drivers
v00000244cbc57f90_0 .net *"_ivl_2", 0 0, L_00000244cbc325d0;  1 drivers
v00000244cbc58030_0 .net *"_ivl_5", 0 0, L_00000244cbc32790;  1 drivers
v00000244cbc580d0_0 .net *"_ivl_7", 0 0, L_00000244cbc32800;  1 drivers
v00000244cbc58170_0 .net "exhaz", 0 0, L_00000244cbc310d0;  alias, 1 drivers
v00000244cbc587b0_0 .net "idhaz", 0 0, L_00000244cbc315a0;  alias, 1 drivers
v00000244cbbd7d90_0 .net "memhaz", 0 0, L_00000244cbc31df0;  alias, 1 drivers
v00000244cbbd7930_0 .net "store_rs2_forward", 1 0, L_00000244cbcefc90;  alias, 1 drivers
L_00000244cbcefc90 .concat8 [ 1 1 0 0], L_00000244cbc32800, L_00000244cbc32640;
S_00000244cba79b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000244cbbd6350_0 .net "EX_ALU_OUT", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbbd6670_0 .net "EX_memread", 0 0, v00000244cbcc47a0_0;  alias, 1 drivers
v00000244cbbbe710_0 .net "EX_memwrite", 0 0, v00000244cbcc42a0_0;  alias, 1 drivers
v00000244cbbbdd10_0 .net "EX_opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
v00000244cbcb4540_0 .net "EX_rd_ind", 4 0, v00000244cbcc4980_0;  alias, 1 drivers
v00000244cbcb2240_0 .net "EX_rd_indzero", 0 0, L_00000244cbd61d90;  1 drivers
v00000244cbcb3a00_0 .net "EX_regwrite", 0 0, v00000244cbcc4ca0_0;  alias, 1 drivers
v00000244cbcb1fc0_0 .net "EX_rs2_out", 31 0, v00000244cbcc4c00_0;  alias, 1 drivers
v00000244cbcb36e0_0 .var "MEM_ALU_OUT", 31 0;
v00000244cbcb2740_0 .var "MEM_memread", 0 0;
v00000244cbcb2d80_0 .var "MEM_memwrite", 0 0;
v00000244cbcb45e0_0 .var "MEM_opcode", 11 0;
v00000244cbcb4180_0 .var "MEM_rd_ind", 4 0;
v00000244cbcb2e20_0 .var "MEM_rd_indzero", 0 0;
v00000244cbcb31e0_0 .var "MEM_regwrite", 0 0;
v00000244cbcb2060_0 .var "MEM_rs2", 31 0;
v00000244cbcb2920_0 .net "clk", 0 0, L_00000244cbd0d570;  1 drivers
v00000244cbcb3280_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3a710 .event posedge, v00000244cbcb3280_0, v00000244cbcb2920_0;
S_00000244cba79cf0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000244cba61500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cba61538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cba61570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cba615a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cba615e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cba61618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cba61650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cba61688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cba616c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cba616f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cba61730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cba61768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cba617a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cba617d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cba61810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cba61848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cba61880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cba618b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cba618f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cba61928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cba61960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cba61998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cba619d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cba61a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cba61a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000244cbd0ce70 .functor XOR 1, L_00000244cbd0ce00, v00000244cbcc4520_0, C4<0>, C4<0>;
L_00000244cbd0d500 .functor NOT 1, L_00000244cbd0ce70, C4<0>, C4<0>, C4<0>;
L_00000244cbd0d490 .functor OR 1, v00000244cbcee2f0_0, L_00000244cbd0d500, C4<0>, C4<0>;
L_00000244cbd0d340 .functor NOT 1, L_00000244cbd0d490, C4<0>, C4<0>, C4<0>;
v00000244cbcb75b0_0 .net "ALU_OP", 3 0, v00000244cbcb7330_0;  1 drivers
v00000244cbcb94f0_0 .net "BranchDecision", 0 0, L_00000244cbd0ce00;  1 drivers
v00000244cbcb8ff0_0 .net "CF", 0 0, v00000244cbcb70b0_0;  1 drivers
v00000244cbcb9770_0 .net "EX_opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
v00000244cbcb8c30_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  alias, 1 drivers
v00000244cbcb9090_0 .net "ZF", 0 0, L_00000244cbd0b7b0;  1 drivers
L_00000244cbd10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244cbcb9270_0 .net/2u *"_ivl_0", 31 0, L_00000244cbd10ce8;  1 drivers
v00000244cbcb9bd0_0 .net *"_ivl_11", 0 0, L_00000244cbd0d490;  1 drivers
v00000244cbcb8cd0_0 .net *"_ivl_2", 31 0, L_00000244cbcf4470;  1 drivers
v00000244cbcb99f0_0 .net *"_ivl_6", 0 0, L_00000244cbd0ce70;  1 drivers
v00000244cbcb9db0_0 .net *"_ivl_8", 0 0, L_00000244cbd0d500;  1 drivers
v00000244cbcb9310_0 .net "alu_out", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbcb8d70_0 .net "alu_outw", 31 0, v00000244cbcb73d0_0;  1 drivers
v00000244cbcb9630_0 .net "is_beq", 0 0, v00000244cbcc5060_0;  alias, 1 drivers
v00000244cbcb9950_0 .net "is_bne", 0 0, v00000244cbcc52e0_0;  alias, 1 drivers
v00000244cbcb9e50_0 .net "is_jal", 0 0, v00000244cbcc4160_0;  alias, 1 drivers
v00000244cbcb9590_0 .net "oper1", 31 0, v00000244cbcc5420_0;  alias, 1 drivers
v00000244cbcb8a50_0 .net "oper2", 31 0, v00000244cbcc4020_0;  alias, 1 drivers
v00000244cbcb87d0_0 .net "pc", 31 0, v00000244cbcc56a0_0;  alias, 1 drivers
v00000244cbcb8e10_0 .net "predicted", 0 0, v00000244cbcc4520_0;  alias, 1 drivers
v00000244cbcb9810_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
L_00000244cbcf4470 .arith/sum 32, v00000244cbcc56a0_0, L_00000244cbd10ce8;
L_00000244cbcf34d0 .functor MUXZ 32, v00000244cbcb73d0_0, L_00000244cbcf4470, v00000244cbcc4160_0, C4<>;
S_00000244cbac0200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000244cba79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000244cbd0c620 .functor AND 1, v00000244cbcc5060_0, L_00000244cbd0c4d0, C4<1>, C4<1>;
L_00000244cbd0c700 .functor NOT 1, L_00000244cbd0c4d0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c7e0 .functor AND 1, v00000244cbcc52e0_0, L_00000244cbd0c700, C4<1>, C4<1>;
L_00000244cbd0ce00 .functor OR 1, L_00000244cbd0c620, L_00000244cbd0c7e0, C4<0>, C4<0>;
v00000244cbcb8730_0 .net "BranchDecision", 0 0, L_00000244cbd0ce00;  alias, 1 drivers
v00000244cbcb6110_0 .net *"_ivl_2", 0 0, L_00000244cbd0c700;  1 drivers
v00000244cbcb8050_0 .net "is_beq", 0 0, v00000244cbcc5060_0;  alias, 1 drivers
v00000244cbcb80f0_0 .net "is_beq_taken", 0 0, L_00000244cbd0c620;  1 drivers
v00000244cbcb8190_0 .net "is_bne", 0 0, v00000244cbcc52e0_0;  alias, 1 drivers
v00000244cbcb8370_0 .net "is_bne_taken", 0 0, L_00000244cbd0c7e0;  1 drivers
v00000244cbcb62f0_0 .net "is_eq", 0 0, L_00000244cbd0c4d0;  1 drivers
v00000244cbcb61b0_0 .net "oper1", 31 0, v00000244cbcc5420_0;  alias, 1 drivers
v00000244cbcb6250_0 .net "oper2", 31 0, v00000244cbcc4020_0;  alias, 1 drivers
S_00000244cbac0390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000244cbac0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000244cbd0b820 .functor XOR 1, L_00000244cbcf4970, L_00000244cbcf4830, C4<0>, C4<0>;
L_00000244cbd0beb0 .functor XOR 1, L_00000244cbcf4790, L_00000244cbcf4a10, C4<0>, C4<0>;
L_00000244cbd0ca10 .functor XOR 1, L_00000244cbcf4ab0, L_00000244cbcf4bf0, C4<0>, C4<0>;
L_00000244cbd0cb60 .functor XOR 1, L_00000244cbcf4d30, L_00000244cbcf4e70, C4<0>, C4<0>;
L_00000244cbd0bcf0 .functor XOR 1, L_00000244cbcf4dd0, L_00000244cbcf4b50, C4<0>, C4<0>;
L_00000244cbd0ca80 .functor XOR 1, L_00000244cbcf4c90, L_00000244cbcf48d0, C4<0>, C4<0>;
L_00000244cbd0b890 .functor XOR 1, L_00000244cbd65530, L_00000244cbd671f0, C4<0>, C4<0>;
L_00000244cbd0cbd0 .functor XOR 1, L_00000244cbd661b0, L_00000244cbd66a70, C4<0>, C4<0>;
L_00000244cbd0cc40 .functor XOR 1, L_00000244cbd675b0, L_00000244cbd66390, C4<0>, C4<0>;
L_00000244cbd0caf0 .functor XOR 1, L_00000244cbd66610, L_00000244cbd666b0, C4<0>, C4<0>;
L_00000244cbd0b9e0 .functor XOR 1, L_00000244cbd66f70, L_00000244cbd65030, C4<0>, C4<0>;
L_00000244cbd0cd20 .functor XOR 1, L_00000244cbd65990, L_00000244cbd66430, C4<0>, C4<0>;
L_00000244cbd0b6d0 .functor XOR 1, L_00000244cbd65490, L_00000244cbd66930, C4<0>, C4<0>;
L_00000244cbd0cee0 .functor XOR 1, L_00000244cbd66250, L_00000244cbd66750, C4<0>, C4<0>;
L_00000244cbd0c3f0 .functor XOR 1, L_00000244cbd67650, L_00000244cbd66b10, C4<0>, C4<0>;
L_00000244cbd0c070 .functor XOR 1, L_00000244cbd669d0, L_00000244cbd662f0, C4<0>, C4<0>;
L_00000244cbd0b900 .functor XOR 1, L_00000244cbd67150, L_00000244cbd65cb0, C4<0>, C4<0>;
L_00000244cbd0c540 .functor XOR 1, L_00000244cbd65df0, L_00000244cbd650d0, C4<0>, C4<0>;
L_00000244cbd0c150 .functor XOR 1, L_00000244cbd667f0, L_00000244cbd67510, C4<0>, C4<0>;
L_00000244cbd0d030 .functor XOR 1, L_00000244cbd664d0, L_00000244cbd65a30, C4<0>, C4<0>;
L_00000244cbd0bac0 .functor XOR 1, L_00000244cbd65670, L_00000244cbd66c50, C4<0>, C4<0>;
L_00000244cbd0c5b0 .functor XOR 1, L_00000244cbd66570, L_00000244cbd66890, C4<0>, C4<0>;
L_00000244cbd0c9a0 .functor XOR 1, L_00000244cbd65170, L_00000244cbd66bb0, C4<0>, C4<0>;
L_00000244cbd0bb30 .functor XOR 1, L_00000244cbd65210, L_00000244cbd65d50, C4<0>, C4<0>;
L_00000244cbd0bc80 .functor XOR 1, L_00000244cbd652b0, L_00000244cbd655d0, C4<0>, C4<0>;
L_00000244cbd0bf20 .functor XOR 1, L_00000244cbd653f0, L_00000244cbd65350, C4<0>, C4<0>;
L_00000244cbd0c0e0 .functor XOR 1, L_00000244cbd66110, L_00000244cbd66cf0, C4<0>, C4<0>;
L_00000244cbd0cd90 .functor XOR 1, L_00000244cbd65710, L_00000244cbd67290, C4<0>, C4<0>;
L_00000244cbd0ccb0 .functor XOR 1, L_00000244cbd657b0, L_00000244cbd66d90, C4<0>, C4<0>;
L_00000244cbd0c230 .functor XOR 1, L_00000244cbd65850, L_00000244cbd64f90, C4<0>, C4<0>;
L_00000244cbd0c2a0 .functor XOR 1, L_00000244cbd66e30, L_00000244cbd658f0, C4<0>, C4<0>;
L_00000244cbd0c460 .functor XOR 1, L_00000244cbd66ed0, L_00000244cbd676f0, C4<0>, C4<0>;
L_00000244cbd0c4d0/0/0 .functor OR 1, L_00000244cbd65b70, L_00000244cbd65c10, L_00000244cbd67010, L_00000244cbd65e90;
L_00000244cbd0c4d0/0/4 .functor OR 1, L_00000244cbd670b0, L_00000244cbd65f30, L_00000244cbd65fd0, L_00000244cbd67330;
L_00000244cbd0c4d0/0/8 .functor OR 1, L_00000244cbd673d0, L_00000244cbd67470, L_00000244cbd66070, L_00000244cbd67830;
L_00000244cbd0c4d0/0/12 .functor OR 1, L_00000244cbd67c90, L_00000244cbd67a10, L_00000244cbd67790, L_00000244cbd67ab0;
L_00000244cbd0c4d0/0/16 .functor OR 1, L_00000244cbd67dd0, L_00000244cbd67e70, L_00000244cbd67d30, L_00000244cbd67b50;
L_00000244cbd0c4d0/0/20 .functor OR 1, L_00000244cbd678d0, L_00000244cbd67bf0, L_00000244cbd67970, L_00000244cbd61890;
L_00000244cbd0c4d0/0/24 .functor OR 1, L_00000244cbd61250, L_00000244cbd60710, L_00000244cbd623d0, L_00000244cbd61cf0;
L_00000244cbd0c4d0/0/28 .functor OR 1, L_00000244cbd60a30, L_00000244cbd60b70, L_00000244cbd60df0, L_00000244cbd616b0;
L_00000244cbd0c4d0/1/0 .functor OR 1, L_00000244cbd0c4d0/0/0, L_00000244cbd0c4d0/0/4, L_00000244cbd0c4d0/0/8, L_00000244cbd0c4d0/0/12;
L_00000244cbd0c4d0/1/4 .functor OR 1, L_00000244cbd0c4d0/0/16, L_00000244cbd0c4d0/0/20, L_00000244cbd0c4d0/0/24, L_00000244cbd0c4d0/0/28;
L_00000244cbd0c4d0 .functor NOR 1, L_00000244cbd0c4d0/1/0, L_00000244cbd0c4d0/1/4, C4<0>, C4<0>;
v00000244cbcb21a0_0 .net *"_ivl_0", 0 0, L_00000244cbd0b820;  1 drivers
v00000244cbcb4680_0 .net *"_ivl_101", 0 0, L_00000244cbd65cb0;  1 drivers
v00000244cbcb2560_0 .net *"_ivl_102", 0 0, L_00000244cbd0c540;  1 drivers
v00000244cbcb4720_0 .net *"_ivl_105", 0 0, L_00000244cbd65df0;  1 drivers
v00000244cbcb2ec0_0 .net *"_ivl_107", 0 0, L_00000244cbd650d0;  1 drivers
v00000244cbcb3d20_0 .net *"_ivl_108", 0 0, L_00000244cbd0c150;  1 drivers
v00000244cbcb26a0_0 .net *"_ivl_11", 0 0, L_00000244cbcf4a10;  1 drivers
v00000244cbcb2b00_0 .net *"_ivl_111", 0 0, L_00000244cbd667f0;  1 drivers
v00000244cbcb4220_0 .net *"_ivl_113", 0 0, L_00000244cbd67510;  1 drivers
v00000244cbcb2ce0_0 .net *"_ivl_114", 0 0, L_00000244cbd0d030;  1 drivers
v00000244cbcb2f60_0 .net *"_ivl_117", 0 0, L_00000244cbd664d0;  1 drivers
v00000244cbcb22e0_0 .net *"_ivl_119", 0 0, L_00000244cbd65a30;  1 drivers
v00000244cbcb2380_0 .net *"_ivl_12", 0 0, L_00000244cbd0ca10;  1 drivers
v00000244cbcb2420_0 .net *"_ivl_120", 0 0, L_00000244cbd0bac0;  1 drivers
v00000244cbcb24c0_0 .net *"_ivl_123", 0 0, L_00000244cbd65670;  1 drivers
v00000244cbcb2ba0_0 .net *"_ivl_125", 0 0, L_00000244cbd66c50;  1 drivers
v00000244cbcb3320_0 .net *"_ivl_126", 0 0, L_00000244cbd0c5b0;  1 drivers
v00000244cbcb3000_0 .net *"_ivl_129", 0 0, L_00000244cbd66570;  1 drivers
v00000244cbcb2600_0 .net *"_ivl_131", 0 0, L_00000244cbd66890;  1 drivers
v00000244cbcb27e0_0 .net *"_ivl_132", 0 0, L_00000244cbd0c9a0;  1 drivers
v00000244cbcb2880_0 .net *"_ivl_135", 0 0, L_00000244cbd65170;  1 drivers
v00000244cbcb29c0_0 .net *"_ivl_137", 0 0, L_00000244cbd66bb0;  1 drivers
v00000244cbcb3be0_0 .net *"_ivl_138", 0 0, L_00000244cbd0bb30;  1 drivers
v00000244cbcb2a60_0 .net *"_ivl_141", 0 0, L_00000244cbd65210;  1 drivers
v00000244cbcb2c40_0 .net *"_ivl_143", 0 0, L_00000244cbd65d50;  1 drivers
v00000244cbcb38c0_0 .net *"_ivl_144", 0 0, L_00000244cbd0bc80;  1 drivers
v00000244cbcb3aa0_0 .net *"_ivl_147", 0 0, L_00000244cbd652b0;  1 drivers
v00000244cbcb30a0_0 .net *"_ivl_149", 0 0, L_00000244cbd655d0;  1 drivers
v00000244cbcb3140_0 .net *"_ivl_15", 0 0, L_00000244cbcf4ab0;  1 drivers
v00000244cbcb4360_0 .net *"_ivl_150", 0 0, L_00000244cbd0bf20;  1 drivers
v00000244cbcb40e0_0 .net *"_ivl_153", 0 0, L_00000244cbd653f0;  1 drivers
v00000244cbcb33c0_0 .net *"_ivl_155", 0 0, L_00000244cbd65350;  1 drivers
v00000244cbcb3460_0 .net *"_ivl_156", 0 0, L_00000244cbd0c0e0;  1 drivers
v00000244cbcb3500_0 .net *"_ivl_159", 0 0, L_00000244cbd66110;  1 drivers
v00000244cbcb35a0_0 .net *"_ivl_161", 0 0, L_00000244cbd66cf0;  1 drivers
v00000244cbcb3640_0 .net *"_ivl_162", 0 0, L_00000244cbd0cd90;  1 drivers
v00000244cbcb3780_0 .net *"_ivl_165", 0 0, L_00000244cbd65710;  1 drivers
v00000244cbcb3820_0 .net *"_ivl_167", 0 0, L_00000244cbd67290;  1 drivers
v00000244cbcb3960_0 .net *"_ivl_168", 0 0, L_00000244cbd0ccb0;  1 drivers
v00000244cbcb3b40_0 .net *"_ivl_17", 0 0, L_00000244cbcf4bf0;  1 drivers
v00000244cbcb3f00_0 .net *"_ivl_171", 0 0, L_00000244cbd657b0;  1 drivers
v00000244cbcb3c80_0 .net *"_ivl_173", 0 0, L_00000244cbd66d90;  1 drivers
v00000244cbcb3dc0_0 .net *"_ivl_174", 0 0, L_00000244cbd0c230;  1 drivers
v00000244cbcb3e60_0 .net *"_ivl_177", 0 0, L_00000244cbd65850;  1 drivers
v00000244cbcb3fa0_0 .net *"_ivl_179", 0 0, L_00000244cbd64f90;  1 drivers
v00000244cbcb4040_0 .net *"_ivl_18", 0 0, L_00000244cbd0cb60;  1 drivers
v00000244cbcb42c0_0 .net *"_ivl_180", 0 0, L_00000244cbd0c2a0;  1 drivers
v00000244cbcb4400_0 .net *"_ivl_183", 0 0, L_00000244cbd66e30;  1 drivers
v00000244cbcb44a0_0 .net *"_ivl_185", 0 0, L_00000244cbd658f0;  1 drivers
v00000244cbcb5940_0 .net *"_ivl_186", 0 0, L_00000244cbd0c460;  1 drivers
v00000244cbcb58a0_0 .net *"_ivl_190", 0 0, L_00000244cbd66ed0;  1 drivers
v00000244cbcb5620_0 .net *"_ivl_192", 0 0, L_00000244cbd676f0;  1 drivers
v00000244cbcb56c0_0 .net *"_ivl_194", 0 0, L_00000244cbd65b70;  1 drivers
v00000244cbcb5760_0 .net *"_ivl_196", 0 0, L_00000244cbd65c10;  1 drivers
v00000244cbcb47c0_0 .net *"_ivl_198", 0 0, L_00000244cbd67010;  1 drivers
v00000244cbcb5300_0 .net *"_ivl_200", 0 0, L_00000244cbd65e90;  1 drivers
v00000244cbcb59e0_0 .net *"_ivl_202", 0 0, L_00000244cbd670b0;  1 drivers
v00000244cbcb4e00_0 .net *"_ivl_204", 0 0, L_00000244cbd65f30;  1 drivers
v00000244cbcb5a80_0 .net *"_ivl_206", 0 0, L_00000244cbd65fd0;  1 drivers
v00000244cbcb5b20_0 .net *"_ivl_208", 0 0, L_00000244cbd67330;  1 drivers
v00000244cbcb4fe0_0 .net *"_ivl_21", 0 0, L_00000244cbcf4d30;  1 drivers
v00000244cbcb5800_0 .net *"_ivl_210", 0 0, L_00000244cbd673d0;  1 drivers
v00000244cbcb4860_0 .net *"_ivl_212", 0 0, L_00000244cbd67470;  1 drivers
v00000244cbcb5bc0_0 .net *"_ivl_214", 0 0, L_00000244cbd66070;  1 drivers
v00000244cbcb54e0_0 .net *"_ivl_216", 0 0, L_00000244cbd67830;  1 drivers
v00000244cbcb5080_0 .net *"_ivl_218", 0 0, L_00000244cbd67c90;  1 drivers
v00000244cbcb4cc0_0 .net *"_ivl_220", 0 0, L_00000244cbd67a10;  1 drivers
v00000244cbcb53a0_0 .net *"_ivl_222", 0 0, L_00000244cbd67790;  1 drivers
v00000244cbcb5c60_0 .net *"_ivl_224", 0 0, L_00000244cbd67ab0;  1 drivers
v00000244cbcb4900_0 .net *"_ivl_226", 0 0, L_00000244cbd67dd0;  1 drivers
v00000244cbcb4ea0_0 .net *"_ivl_228", 0 0, L_00000244cbd67e70;  1 drivers
v00000244cbcb5440_0 .net *"_ivl_23", 0 0, L_00000244cbcf4e70;  1 drivers
v00000244cbcb5da0_0 .net *"_ivl_230", 0 0, L_00000244cbd67d30;  1 drivers
v00000244cbcb5e40_0 .net *"_ivl_232", 0 0, L_00000244cbd67b50;  1 drivers
v00000244cbcb5580_0 .net *"_ivl_234", 0 0, L_00000244cbd678d0;  1 drivers
v00000244cbcb5d00_0 .net *"_ivl_236", 0 0, L_00000244cbd67bf0;  1 drivers
v00000244cbcb49a0_0 .net *"_ivl_238", 0 0, L_00000244cbd67970;  1 drivers
v00000244cbcb4f40_0 .net *"_ivl_24", 0 0, L_00000244cbd0bcf0;  1 drivers
v00000244cbcb4d60_0 .net *"_ivl_240", 0 0, L_00000244cbd61890;  1 drivers
v00000244cbcb4a40_0 .net *"_ivl_242", 0 0, L_00000244cbd61250;  1 drivers
v00000244cbcb5120_0 .net *"_ivl_244", 0 0, L_00000244cbd60710;  1 drivers
v00000244cbcb51c0_0 .net *"_ivl_246", 0 0, L_00000244cbd623d0;  1 drivers
v00000244cbcb4ae0_0 .net *"_ivl_248", 0 0, L_00000244cbd61cf0;  1 drivers
v00000244cbcb4b80_0 .net *"_ivl_250", 0 0, L_00000244cbd60a30;  1 drivers
v00000244cbcb5260_0 .net *"_ivl_252", 0 0, L_00000244cbd60b70;  1 drivers
v00000244cbcb4c20_0 .net *"_ivl_254", 0 0, L_00000244cbd60df0;  1 drivers
v00000244cbbd6170_0 .net *"_ivl_256", 0 0, L_00000244cbd616b0;  1 drivers
v00000244cbcb66b0_0 .net *"_ivl_27", 0 0, L_00000244cbcf4dd0;  1 drivers
v00000244cbcb6bb0_0 .net *"_ivl_29", 0 0, L_00000244cbcf4b50;  1 drivers
v00000244cbcb7e70_0 .net *"_ivl_3", 0 0, L_00000244cbcf4970;  1 drivers
v00000244cbcb6930_0 .net *"_ivl_30", 0 0, L_00000244cbd0ca80;  1 drivers
v00000244cbcb6a70_0 .net *"_ivl_33", 0 0, L_00000244cbcf4c90;  1 drivers
v00000244cbcb7bf0_0 .net *"_ivl_35", 0 0, L_00000244cbcf48d0;  1 drivers
v00000244cbcb6b10_0 .net *"_ivl_36", 0 0, L_00000244cbd0b890;  1 drivers
v00000244cbcb76f0_0 .net *"_ivl_39", 0 0, L_00000244cbd65530;  1 drivers
v00000244cbcb7290_0 .net *"_ivl_41", 0 0, L_00000244cbd671f0;  1 drivers
v00000244cbcb6570_0 .net *"_ivl_42", 0 0, L_00000244cbd0cbd0;  1 drivers
v00000244cbcb7650_0 .net *"_ivl_45", 0 0, L_00000244cbd661b0;  1 drivers
v00000244cbcb82d0_0 .net *"_ivl_47", 0 0, L_00000244cbd66a70;  1 drivers
v00000244cbcb8410_0 .net *"_ivl_48", 0 0, L_00000244cbd0cc40;  1 drivers
v00000244cbcb8690_0 .net *"_ivl_5", 0 0, L_00000244cbcf4830;  1 drivers
v00000244cbcb6cf0_0 .net *"_ivl_51", 0 0, L_00000244cbd675b0;  1 drivers
v00000244cbcb7830_0 .net *"_ivl_53", 0 0, L_00000244cbd66390;  1 drivers
v00000244cbcb67f0_0 .net *"_ivl_54", 0 0, L_00000244cbd0caf0;  1 drivers
v00000244cbcb7790_0 .net *"_ivl_57", 0 0, L_00000244cbd66610;  1 drivers
v00000244cbcb6f70_0 .net *"_ivl_59", 0 0, L_00000244cbd666b0;  1 drivers
v00000244cbcb6750_0 .net *"_ivl_6", 0 0, L_00000244cbd0beb0;  1 drivers
v00000244cbcb78d0_0 .net *"_ivl_60", 0 0, L_00000244cbd0b9e0;  1 drivers
v00000244cbcb6d90_0 .net *"_ivl_63", 0 0, L_00000244cbd66f70;  1 drivers
v00000244cbcb8550_0 .net *"_ivl_65", 0 0, L_00000244cbd65030;  1 drivers
v00000244cbcb7150_0 .net *"_ivl_66", 0 0, L_00000244cbd0cd20;  1 drivers
v00000244cbcb7c90_0 .net *"_ivl_69", 0 0, L_00000244cbd65990;  1 drivers
v00000244cbcb6c50_0 .net *"_ivl_71", 0 0, L_00000244cbd66430;  1 drivers
v00000244cbcb6890_0 .net *"_ivl_72", 0 0, L_00000244cbd0b6d0;  1 drivers
v00000244cbcb7d30_0 .net *"_ivl_75", 0 0, L_00000244cbd65490;  1 drivers
v00000244cbcb69d0_0 .net *"_ivl_77", 0 0, L_00000244cbd66930;  1 drivers
v00000244cbcb6e30_0 .net *"_ivl_78", 0 0, L_00000244cbd0cee0;  1 drivers
v00000244cbcb8230_0 .net *"_ivl_81", 0 0, L_00000244cbd66250;  1 drivers
v00000244cbcb6070_0 .net *"_ivl_83", 0 0, L_00000244cbd66750;  1 drivers
v00000244cbcb84b0_0 .net *"_ivl_84", 0 0, L_00000244cbd0c3f0;  1 drivers
v00000244cbcb7dd0_0 .net *"_ivl_87", 0 0, L_00000244cbd67650;  1 drivers
v00000244cbcb7fb0_0 .net *"_ivl_89", 0 0, L_00000244cbd66b10;  1 drivers
v00000244cbcb7970_0 .net *"_ivl_9", 0 0, L_00000244cbcf4790;  1 drivers
v00000244cbcb7f10_0 .net *"_ivl_90", 0 0, L_00000244cbd0c070;  1 drivers
v00000244cbcb6ed0_0 .net *"_ivl_93", 0 0, L_00000244cbd669d0;  1 drivers
v00000244cbcb6430_0 .net *"_ivl_95", 0 0, L_00000244cbd662f0;  1 drivers
v00000244cbcb7a10_0 .net *"_ivl_96", 0 0, L_00000244cbd0b900;  1 drivers
v00000244cbcb7ab0_0 .net *"_ivl_99", 0 0, L_00000244cbd67150;  1 drivers
v00000244cbcb5fd0_0 .net "a", 31 0, v00000244cbcc5420_0;  alias, 1 drivers
v00000244cbcb85f0_0 .net "b", 31 0, v00000244cbcc4020_0;  alias, 1 drivers
v00000244cbcb7b50_0 .net "out", 0 0, L_00000244cbd0c4d0;  alias, 1 drivers
v00000244cbcb7010_0 .net "temp", 31 0, L_00000244cbd65ad0;  1 drivers
L_00000244cbcf4970 .part v00000244cbcc5420_0, 0, 1;
L_00000244cbcf4830 .part v00000244cbcc4020_0, 0, 1;
L_00000244cbcf4790 .part v00000244cbcc5420_0, 1, 1;
L_00000244cbcf4a10 .part v00000244cbcc4020_0, 1, 1;
L_00000244cbcf4ab0 .part v00000244cbcc5420_0, 2, 1;
L_00000244cbcf4bf0 .part v00000244cbcc4020_0, 2, 1;
L_00000244cbcf4d30 .part v00000244cbcc5420_0, 3, 1;
L_00000244cbcf4e70 .part v00000244cbcc4020_0, 3, 1;
L_00000244cbcf4dd0 .part v00000244cbcc5420_0, 4, 1;
L_00000244cbcf4b50 .part v00000244cbcc4020_0, 4, 1;
L_00000244cbcf4c90 .part v00000244cbcc5420_0, 5, 1;
L_00000244cbcf48d0 .part v00000244cbcc4020_0, 5, 1;
L_00000244cbd65530 .part v00000244cbcc5420_0, 6, 1;
L_00000244cbd671f0 .part v00000244cbcc4020_0, 6, 1;
L_00000244cbd661b0 .part v00000244cbcc5420_0, 7, 1;
L_00000244cbd66a70 .part v00000244cbcc4020_0, 7, 1;
L_00000244cbd675b0 .part v00000244cbcc5420_0, 8, 1;
L_00000244cbd66390 .part v00000244cbcc4020_0, 8, 1;
L_00000244cbd66610 .part v00000244cbcc5420_0, 9, 1;
L_00000244cbd666b0 .part v00000244cbcc4020_0, 9, 1;
L_00000244cbd66f70 .part v00000244cbcc5420_0, 10, 1;
L_00000244cbd65030 .part v00000244cbcc4020_0, 10, 1;
L_00000244cbd65990 .part v00000244cbcc5420_0, 11, 1;
L_00000244cbd66430 .part v00000244cbcc4020_0, 11, 1;
L_00000244cbd65490 .part v00000244cbcc5420_0, 12, 1;
L_00000244cbd66930 .part v00000244cbcc4020_0, 12, 1;
L_00000244cbd66250 .part v00000244cbcc5420_0, 13, 1;
L_00000244cbd66750 .part v00000244cbcc4020_0, 13, 1;
L_00000244cbd67650 .part v00000244cbcc5420_0, 14, 1;
L_00000244cbd66b10 .part v00000244cbcc4020_0, 14, 1;
L_00000244cbd669d0 .part v00000244cbcc5420_0, 15, 1;
L_00000244cbd662f0 .part v00000244cbcc4020_0, 15, 1;
L_00000244cbd67150 .part v00000244cbcc5420_0, 16, 1;
L_00000244cbd65cb0 .part v00000244cbcc4020_0, 16, 1;
L_00000244cbd65df0 .part v00000244cbcc5420_0, 17, 1;
L_00000244cbd650d0 .part v00000244cbcc4020_0, 17, 1;
L_00000244cbd667f0 .part v00000244cbcc5420_0, 18, 1;
L_00000244cbd67510 .part v00000244cbcc4020_0, 18, 1;
L_00000244cbd664d0 .part v00000244cbcc5420_0, 19, 1;
L_00000244cbd65a30 .part v00000244cbcc4020_0, 19, 1;
L_00000244cbd65670 .part v00000244cbcc5420_0, 20, 1;
L_00000244cbd66c50 .part v00000244cbcc4020_0, 20, 1;
L_00000244cbd66570 .part v00000244cbcc5420_0, 21, 1;
L_00000244cbd66890 .part v00000244cbcc4020_0, 21, 1;
L_00000244cbd65170 .part v00000244cbcc5420_0, 22, 1;
L_00000244cbd66bb0 .part v00000244cbcc4020_0, 22, 1;
L_00000244cbd65210 .part v00000244cbcc5420_0, 23, 1;
L_00000244cbd65d50 .part v00000244cbcc4020_0, 23, 1;
L_00000244cbd652b0 .part v00000244cbcc5420_0, 24, 1;
L_00000244cbd655d0 .part v00000244cbcc4020_0, 24, 1;
L_00000244cbd653f0 .part v00000244cbcc5420_0, 25, 1;
L_00000244cbd65350 .part v00000244cbcc4020_0, 25, 1;
L_00000244cbd66110 .part v00000244cbcc5420_0, 26, 1;
L_00000244cbd66cf0 .part v00000244cbcc4020_0, 26, 1;
L_00000244cbd65710 .part v00000244cbcc5420_0, 27, 1;
L_00000244cbd67290 .part v00000244cbcc4020_0, 27, 1;
L_00000244cbd657b0 .part v00000244cbcc5420_0, 28, 1;
L_00000244cbd66d90 .part v00000244cbcc4020_0, 28, 1;
L_00000244cbd65850 .part v00000244cbcc5420_0, 29, 1;
L_00000244cbd64f90 .part v00000244cbcc4020_0, 29, 1;
L_00000244cbd66e30 .part v00000244cbcc5420_0, 30, 1;
L_00000244cbd658f0 .part v00000244cbcc4020_0, 30, 1;
LS_00000244cbd65ad0_0_0 .concat8 [ 1 1 1 1], L_00000244cbd0b820, L_00000244cbd0beb0, L_00000244cbd0ca10, L_00000244cbd0cb60;
LS_00000244cbd65ad0_0_4 .concat8 [ 1 1 1 1], L_00000244cbd0bcf0, L_00000244cbd0ca80, L_00000244cbd0b890, L_00000244cbd0cbd0;
LS_00000244cbd65ad0_0_8 .concat8 [ 1 1 1 1], L_00000244cbd0cc40, L_00000244cbd0caf0, L_00000244cbd0b9e0, L_00000244cbd0cd20;
LS_00000244cbd65ad0_0_12 .concat8 [ 1 1 1 1], L_00000244cbd0b6d0, L_00000244cbd0cee0, L_00000244cbd0c3f0, L_00000244cbd0c070;
LS_00000244cbd65ad0_0_16 .concat8 [ 1 1 1 1], L_00000244cbd0b900, L_00000244cbd0c540, L_00000244cbd0c150, L_00000244cbd0d030;
LS_00000244cbd65ad0_0_20 .concat8 [ 1 1 1 1], L_00000244cbd0bac0, L_00000244cbd0c5b0, L_00000244cbd0c9a0, L_00000244cbd0bb30;
LS_00000244cbd65ad0_0_24 .concat8 [ 1 1 1 1], L_00000244cbd0bc80, L_00000244cbd0bf20, L_00000244cbd0c0e0, L_00000244cbd0cd90;
LS_00000244cbd65ad0_0_28 .concat8 [ 1 1 1 1], L_00000244cbd0ccb0, L_00000244cbd0c230, L_00000244cbd0c2a0, L_00000244cbd0c460;
LS_00000244cbd65ad0_1_0 .concat8 [ 4 4 4 4], LS_00000244cbd65ad0_0_0, LS_00000244cbd65ad0_0_4, LS_00000244cbd65ad0_0_8, LS_00000244cbd65ad0_0_12;
LS_00000244cbd65ad0_1_4 .concat8 [ 4 4 4 4], LS_00000244cbd65ad0_0_16, LS_00000244cbd65ad0_0_20, LS_00000244cbd65ad0_0_24, LS_00000244cbd65ad0_0_28;
L_00000244cbd65ad0 .concat8 [ 16 16 0 0], LS_00000244cbd65ad0_1_0, LS_00000244cbd65ad0_1_4;
L_00000244cbd66ed0 .part v00000244cbcc5420_0, 31, 1;
L_00000244cbd676f0 .part v00000244cbcc4020_0, 31, 1;
L_00000244cbd65b70 .part L_00000244cbd65ad0, 0, 1;
L_00000244cbd65c10 .part L_00000244cbd65ad0, 1, 1;
L_00000244cbd67010 .part L_00000244cbd65ad0, 2, 1;
L_00000244cbd65e90 .part L_00000244cbd65ad0, 3, 1;
L_00000244cbd670b0 .part L_00000244cbd65ad0, 4, 1;
L_00000244cbd65f30 .part L_00000244cbd65ad0, 5, 1;
L_00000244cbd65fd0 .part L_00000244cbd65ad0, 6, 1;
L_00000244cbd67330 .part L_00000244cbd65ad0, 7, 1;
L_00000244cbd673d0 .part L_00000244cbd65ad0, 8, 1;
L_00000244cbd67470 .part L_00000244cbd65ad0, 9, 1;
L_00000244cbd66070 .part L_00000244cbd65ad0, 10, 1;
L_00000244cbd67830 .part L_00000244cbd65ad0, 11, 1;
L_00000244cbd67c90 .part L_00000244cbd65ad0, 12, 1;
L_00000244cbd67a10 .part L_00000244cbd65ad0, 13, 1;
L_00000244cbd67790 .part L_00000244cbd65ad0, 14, 1;
L_00000244cbd67ab0 .part L_00000244cbd65ad0, 15, 1;
L_00000244cbd67dd0 .part L_00000244cbd65ad0, 16, 1;
L_00000244cbd67e70 .part L_00000244cbd65ad0, 17, 1;
L_00000244cbd67d30 .part L_00000244cbd65ad0, 18, 1;
L_00000244cbd67b50 .part L_00000244cbd65ad0, 19, 1;
L_00000244cbd678d0 .part L_00000244cbd65ad0, 20, 1;
L_00000244cbd67bf0 .part L_00000244cbd65ad0, 21, 1;
L_00000244cbd67970 .part L_00000244cbd65ad0, 22, 1;
L_00000244cbd61890 .part L_00000244cbd65ad0, 23, 1;
L_00000244cbd61250 .part L_00000244cbd65ad0, 24, 1;
L_00000244cbd60710 .part L_00000244cbd65ad0, 25, 1;
L_00000244cbd623d0 .part L_00000244cbd65ad0, 26, 1;
L_00000244cbd61cf0 .part L_00000244cbd65ad0, 27, 1;
L_00000244cbd60a30 .part L_00000244cbd65ad0, 28, 1;
L_00000244cbd60b70 .part L_00000244cbd65ad0, 29, 1;
L_00000244cbd60df0 .part L_00000244cbd65ad0, 30, 1;
L_00000244cbd616b0 .part L_00000244cbd65ad0, 31, 1;
S_00000244cba782c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000244cba79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000244cbc3a550 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000244cbd0b7b0 .functor NOT 1, L_00000244cbcf3430, C4<0>, C4<0>, C4<0>;
v00000244cbcb6390_0 .net "A", 31 0, v00000244cbcc5420_0;  alias, 1 drivers
v00000244cbcb7470_0 .net "ALUOP", 3 0, v00000244cbcb7330_0;  alias, 1 drivers
v00000244cbcb64d0_0 .net "B", 31 0, v00000244cbcc4020_0;  alias, 1 drivers
v00000244cbcb70b0_0 .var "CF", 0 0;
v00000244cbcb6610_0 .net "ZF", 0 0, L_00000244cbd0b7b0;  alias, 1 drivers
v00000244cbcb71f0_0 .net *"_ivl_1", 0 0, L_00000244cbcf3430;  1 drivers
v00000244cbcb73d0_0 .var "res", 31 0;
E_00000244cbc3a090 .event anyedge, v00000244cbcb7470_0, v00000244cbcb5fd0_0, v00000244cbcb85f0_0, v00000244cbcb70b0_0;
L_00000244cbcf3430 .reduce/or v00000244cbcb73d0_0;
S_00000244cba78450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000244cba79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000244cbc6cf80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbc6cfb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbc6cff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbc6d028 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbc6d060 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbc6d098 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbc6d0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbc6d108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbc6d140 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbc6d178 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbc6d1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbc6d1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbc6d220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbc6d258 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbc6d290 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbc6d2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbc6d300 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbc6d338 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbc6d370 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbc6d3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbc6d3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbc6d418 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbc6d450 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbc6d488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbc6d4c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbcb7330_0 .var "ALU_OP", 3 0;
v00000244cbcb7510_0 .net "opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
E_00000244cbc3a310 .event anyedge, v00000244cbbbdd10_0;
S_00000244cbabd960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000244cbcc2fe0_0 .net "EX1_forward_to_B", 31 0, v00000244cbcc3120_0;  alias, 1 drivers
v00000244cbcc2ea0_0 .net "EX_PFC", 31 0, v00000244cbcc2f40_0;  alias, 1 drivers
v00000244cbcc3580_0 .net "EX_PFC_to_IF", 31 0, L_00000244cbcf3390;  alias, 1 drivers
v00000244cbcc3f80_0 .net "alu_selA", 1 0, L_00000244cbceee30;  alias, 1 drivers
v00000244cbcc1820_0 .net "alu_selB", 1 0, L_00000244cbcf1d10;  alias, 1 drivers
v00000244cbcc3620_0 .net "ex_haz", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbcc31c0_0 .net "id_haz", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbcc38a0_0 .net "is_jr", 0 0, v00000244cbcc3e40_0;  alias, 1 drivers
v00000244cbcc1b40_0 .net "mem_haz", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbcc27c0_0 .net "oper1", 31 0, L_00000244cbcf72b0;  alias, 1 drivers
v00000244cbcc3260_0 .net "oper2", 31 0, L_00000244cbd0bdd0;  alias, 1 drivers
v00000244cbcc2680_0 .net "pc", 31 0, v00000244cbcc2040_0;  alias, 1 drivers
v00000244cbcc3300_0 .net "rs1", 31 0, v00000244cbcc1960_0;  alias, 1 drivers
v00000244cbcc3c60_0 .net "rs2_in", 31 0, v00000244cbcc3760_0;  alias, 1 drivers
v00000244cbcc3800_0 .net "rs2_out", 31 0, L_00000244cbd0b660;  alias, 1 drivers
v00000244cbcc3da0_0 .net "store_rs2_forward", 1 0, L_00000244cbcefc90;  alias, 1 drivers
L_00000244cbcf3390 .functor MUXZ 32, v00000244cbcc2f40_0, L_00000244cbcf72b0, v00000244cbcc3e40_0, C4<>;
S_00000244cbabdaf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000244cbabd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000244cbc39dd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000244cbcf69f0 .functor NOT 1, L_00000244cbcf20d0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf6a60 .functor NOT 1, L_00000244cbcf2170, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5720 .functor NOT 1, L_00000244cbcf2ad0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf59c0 .functor NOT 1, L_00000244cbcf3c50, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5a30 .functor AND 32, L_00000244cbcf5bf0, v00000244cbcc1960_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf5b80 .functor AND 32, L_00000244cbcf6ad0, L_00000244cbd781e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf5c60 .functor OR 32, L_00000244cbcf5a30, L_00000244cbcf5b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbcf5fe0 .functor AND 32, L_00000244cbcf5f70, v00000244cbcb36e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf7080 .functor OR 32, L_00000244cbcf5c60, L_00000244cbcf5fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbcf7160 .functor AND 32, L_00000244cbcf5aa0, L_00000244cbcf34d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf72b0 .functor OR 32, L_00000244cbcf7080, L_00000244cbcf7160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbcb8910_0 .net *"_ivl_1", 0 0, L_00000244cbcf20d0;  1 drivers
v00000244cbcb9450_0 .net *"_ivl_13", 0 0, L_00000244cbcf2ad0;  1 drivers
v00000244cbcb89b0_0 .net *"_ivl_14", 0 0, L_00000244cbcf5720;  1 drivers
v00000244cbcb8af0_0 .net *"_ivl_19", 0 0, L_00000244cbcf3e30;  1 drivers
v00000244cbcb8b90_0 .net *"_ivl_2", 0 0, L_00000244cbcf69f0;  1 drivers
v00000244cbcbb940_0 .net *"_ivl_23", 0 0, L_00000244cbcf36b0;  1 drivers
v00000244cbcbbee0_0 .net *"_ivl_27", 0 0, L_00000244cbcf3c50;  1 drivers
v00000244cbcbd740_0 .net *"_ivl_28", 0 0, L_00000244cbcf59c0;  1 drivers
v00000244cbcbc700_0 .net *"_ivl_33", 0 0, L_00000244cbcf2350;  1 drivers
v00000244cbcbb800_0 .net *"_ivl_37", 0 0, L_00000244cbcf4330;  1 drivers
v00000244cbcbdd80_0 .net *"_ivl_40", 31 0, L_00000244cbcf5a30;  1 drivers
v00000244cbcbcfc0_0 .net *"_ivl_42", 31 0, L_00000244cbcf5b80;  1 drivers
v00000244cbcbc5c0_0 .net *"_ivl_44", 31 0, L_00000244cbcf5c60;  1 drivers
v00000244cbcbd060_0 .net *"_ivl_46", 31 0, L_00000244cbcf5fe0;  1 drivers
v00000244cbcbdf60_0 .net *"_ivl_48", 31 0, L_00000244cbcf7080;  1 drivers
v00000244cbcbb8a0_0 .net *"_ivl_50", 31 0, L_00000244cbcf7160;  1 drivers
v00000244cbcbb9e0_0 .net *"_ivl_7", 0 0, L_00000244cbcf2170;  1 drivers
v00000244cbcbd600_0 .net *"_ivl_8", 0 0, L_00000244cbcf6a60;  1 drivers
v00000244cbcbd1a0_0 .net "ina", 31 0, v00000244cbcc1960_0;  alias, 1 drivers
v00000244cbcbd240_0 .net "inb", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbcbd2e0_0 .net "inc", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbcbba80_0 .net "ind", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbcbcac0_0 .net "out", 31 0, L_00000244cbcf72b0;  alias, 1 drivers
v00000244cbcbd420_0 .net "s0", 31 0, L_00000244cbcf5bf0;  1 drivers
v00000244cbcbc200_0 .net "s1", 31 0, L_00000244cbcf6ad0;  1 drivers
v00000244cbcbd4c0_0 .net "s2", 31 0, L_00000244cbcf5f70;  1 drivers
v00000244cbcbd560_0 .net "s3", 31 0, L_00000244cbcf5aa0;  1 drivers
v00000244cbcbc660_0 .net "sel", 1 0, L_00000244cbceee30;  alias, 1 drivers
L_00000244cbcf20d0 .part L_00000244cbceee30, 1, 1;
LS_00000244cbcf3610_0_0 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_4 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_8 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_12 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_16 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_20 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_24 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_0_28 .concat [ 1 1 1 1], L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0, L_00000244cbcf69f0;
LS_00000244cbcf3610_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3610_0_0, LS_00000244cbcf3610_0_4, LS_00000244cbcf3610_0_8, LS_00000244cbcf3610_0_12;
LS_00000244cbcf3610_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3610_0_16, LS_00000244cbcf3610_0_20, LS_00000244cbcf3610_0_24, LS_00000244cbcf3610_0_28;
L_00000244cbcf3610 .concat [ 16 16 0 0], LS_00000244cbcf3610_1_0, LS_00000244cbcf3610_1_4;
L_00000244cbcf2170 .part L_00000244cbceee30, 0, 1;
LS_00000244cbcf2670_0_0 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_4 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_8 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_12 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_16 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_20 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_24 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_0_28 .concat [ 1 1 1 1], L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60, L_00000244cbcf6a60;
LS_00000244cbcf2670_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2670_0_0, LS_00000244cbcf2670_0_4, LS_00000244cbcf2670_0_8, LS_00000244cbcf2670_0_12;
LS_00000244cbcf2670_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2670_0_16, LS_00000244cbcf2670_0_20, LS_00000244cbcf2670_0_24, LS_00000244cbcf2670_0_28;
L_00000244cbcf2670 .concat [ 16 16 0 0], LS_00000244cbcf2670_1_0, LS_00000244cbcf2670_1_4;
L_00000244cbcf2ad0 .part L_00000244cbceee30, 1, 1;
LS_00000244cbcf22b0_0_0 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_4 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_8 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_12 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_16 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_20 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_24 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_0_28 .concat [ 1 1 1 1], L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720, L_00000244cbcf5720;
LS_00000244cbcf22b0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf22b0_0_0, LS_00000244cbcf22b0_0_4, LS_00000244cbcf22b0_0_8, LS_00000244cbcf22b0_0_12;
LS_00000244cbcf22b0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf22b0_0_16, LS_00000244cbcf22b0_0_20, LS_00000244cbcf22b0_0_24, LS_00000244cbcf22b0_0_28;
L_00000244cbcf22b0 .concat [ 16 16 0 0], LS_00000244cbcf22b0_1_0, LS_00000244cbcf22b0_1_4;
L_00000244cbcf3e30 .part L_00000244cbceee30, 0, 1;
LS_00000244cbcf3bb0_0_0 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_4 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_8 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_12 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_16 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_20 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_24 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_0_28 .concat [ 1 1 1 1], L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30, L_00000244cbcf3e30;
LS_00000244cbcf3bb0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3bb0_0_0, LS_00000244cbcf3bb0_0_4, LS_00000244cbcf3bb0_0_8, LS_00000244cbcf3bb0_0_12;
LS_00000244cbcf3bb0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3bb0_0_16, LS_00000244cbcf3bb0_0_20, LS_00000244cbcf3bb0_0_24, LS_00000244cbcf3bb0_0_28;
L_00000244cbcf3bb0 .concat [ 16 16 0 0], LS_00000244cbcf3bb0_1_0, LS_00000244cbcf3bb0_1_4;
L_00000244cbcf36b0 .part L_00000244cbceee30, 1, 1;
LS_00000244cbcf2530_0_0 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_4 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_8 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_12 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_16 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_20 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_24 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_0_28 .concat [ 1 1 1 1], L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0, L_00000244cbcf36b0;
LS_00000244cbcf2530_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2530_0_0, LS_00000244cbcf2530_0_4, LS_00000244cbcf2530_0_8, LS_00000244cbcf2530_0_12;
LS_00000244cbcf2530_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2530_0_16, LS_00000244cbcf2530_0_20, LS_00000244cbcf2530_0_24, LS_00000244cbcf2530_0_28;
L_00000244cbcf2530 .concat [ 16 16 0 0], LS_00000244cbcf2530_1_0, LS_00000244cbcf2530_1_4;
L_00000244cbcf3c50 .part L_00000244cbceee30, 0, 1;
LS_00000244cbcf2fd0_0_0 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_4 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_8 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_12 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_16 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_20 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_24 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_0_28 .concat [ 1 1 1 1], L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0, L_00000244cbcf59c0;
LS_00000244cbcf2fd0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2fd0_0_0, LS_00000244cbcf2fd0_0_4, LS_00000244cbcf2fd0_0_8, LS_00000244cbcf2fd0_0_12;
LS_00000244cbcf2fd0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2fd0_0_16, LS_00000244cbcf2fd0_0_20, LS_00000244cbcf2fd0_0_24, LS_00000244cbcf2fd0_0_28;
L_00000244cbcf2fd0 .concat [ 16 16 0 0], LS_00000244cbcf2fd0_1_0, LS_00000244cbcf2fd0_1_4;
L_00000244cbcf2350 .part L_00000244cbceee30, 1, 1;
LS_00000244cbcf2cb0_0_0 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_4 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_8 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_12 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_16 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_20 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_24 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_0_28 .concat [ 1 1 1 1], L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350, L_00000244cbcf2350;
LS_00000244cbcf2cb0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2cb0_0_0, LS_00000244cbcf2cb0_0_4, LS_00000244cbcf2cb0_0_8, LS_00000244cbcf2cb0_0_12;
LS_00000244cbcf2cb0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2cb0_0_16, LS_00000244cbcf2cb0_0_20, LS_00000244cbcf2cb0_0_24, LS_00000244cbcf2cb0_0_28;
L_00000244cbcf2cb0 .concat [ 16 16 0 0], LS_00000244cbcf2cb0_1_0, LS_00000244cbcf2cb0_1_4;
L_00000244cbcf4330 .part L_00000244cbceee30, 0, 1;
LS_00000244cbcf3b10_0_0 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_4 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_8 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_12 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_16 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_20 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_24 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_0_28 .concat [ 1 1 1 1], L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330, L_00000244cbcf4330;
LS_00000244cbcf3b10_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3b10_0_0, LS_00000244cbcf3b10_0_4, LS_00000244cbcf3b10_0_8, LS_00000244cbcf3b10_0_12;
LS_00000244cbcf3b10_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3b10_0_16, LS_00000244cbcf3b10_0_20, LS_00000244cbcf3b10_0_24, LS_00000244cbcf3b10_0_28;
L_00000244cbcf3b10 .concat [ 16 16 0 0], LS_00000244cbcf3b10_1_0, LS_00000244cbcf3b10_1_4;
S_00000244cbab0a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000244cbabdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf5bf0 .functor AND 32, L_00000244cbcf3610, L_00000244cbcf2670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcb8eb0_0 .net "in1", 31 0, L_00000244cbcf3610;  1 drivers
v00000244cbcb96d0_0 .net "in2", 31 0, L_00000244cbcf2670;  1 drivers
v00000244cbcb98b0_0 .net "out", 31 0, L_00000244cbcf5bf0;  alias, 1 drivers
S_00000244cbab0b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000244cbabdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf6ad0 .functor AND 32, L_00000244cbcf22b0, L_00000244cbcf3bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcb9a90_0 .net "in1", 31 0, L_00000244cbcf22b0;  1 drivers
v00000244cbcb9c70_0 .net "in2", 31 0, L_00000244cbcf3bb0;  1 drivers
v00000244cbcb8f50_0 .net "out", 31 0, L_00000244cbcf6ad0;  alias, 1 drivers
S_00000244cba5c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000244cbabdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf5f70 .functor AND 32, L_00000244cbcf2530, L_00000244cbcf2fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcb93b0_0 .net "in1", 31 0, L_00000244cbcf2530;  1 drivers
v00000244cbcb9b30_0 .net "in2", 31 0, L_00000244cbcf2fd0;  1 drivers
v00000244cbcb9130_0 .net "out", 31 0, L_00000244cbcf5f70;  alias, 1 drivers
S_00000244cbcbb460 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000244cbabdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf5aa0 .functor AND 32, L_00000244cbcf2cb0, L_00000244cbcf3b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcb9d10_0 .net "in1", 31 0, L_00000244cbcf2cb0;  1 drivers
v00000244cbcb91d0_0 .net "in2", 31 0, L_00000244cbcf3b10;  1 drivers
v00000244cbcb8870_0 .net "out", 31 0, L_00000244cbcf5aa0;  alias, 1 drivers
S_00000244cbcbb140 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000244cbabd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000244cbc39ed0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000244cbcf6fa0 .functor NOT 1, L_00000244cbcf2990, C4<0>, C4<0>, C4<0>;
L_00000244cbcf71d0 .functor NOT 1, L_00000244cbcf25d0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf7240 .functor NOT 1, L_00000244cbcf2a30, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c1c0 .functor NOT 1, L_00000244cbcf3070, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c690 .functor AND 32, L_00000244cbcf7010, v00000244cbcc3120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0bba0 .functor AND 32, L_00000244cbcf70f0, L_00000244cbd781e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0d110 .functor OR 32, L_00000244cbd0c690, L_00000244cbd0bba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbd0c000 .functor AND 32, L_00000244cbc32020, v00000244cbcb36e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0c770 .functor OR 32, L_00000244cbd0d110, L_00000244cbd0c000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbd0bd60 .functor AND 32, L_00000244cbd0cf50, L_00000244cbcf34d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0bdd0 .functor OR 32, L_00000244cbd0c770, L_00000244cbd0bd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbcbc840_0 .net *"_ivl_1", 0 0, L_00000244cbcf2990;  1 drivers
v00000244cbcbbb20_0 .net *"_ivl_13", 0 0, L_00000244cbcf2a30;  1 drivers
v00000244cbcbdec0_0 .net *"_ivl_14", 0 0, L_00000244cbcf7240;  1 drivers
v00000244cbcbdba0_0 .net *"_ivl_19", 0 0, L_00000244cbcf3930;  1 drivers
v00000244cbcbc8e0_0 .net *"_ivl_2", 0 0, L_00000244cbcf6fa0;  1 drivers
v00000244cbcbc980_0 .net *"_ivl_23", 0 0, L_00000244cbcf37f0;  1 drivers
v00000244cbcbbbc0_0 .net *"_ivl_27", 0 0, L_00000244cbcf3070;  1 drivers
v00000244cbcbbc60_0 .net *"_ivl_28", 0 0, L_00000244cbd0c1c0;  1 drivers
v00000244cbcbd9c0_0 .net *"_ivl_33", 0 0, L_00000244cbcf43d0;  1 drivers
v00000244cbcbda60_0 .net *"_ivl_37", 0 0, L_00000244cbcf4510;  1 drivers
v00000244cbcbbd00_0 .net *"_ivl_40", 31 0, L_00000244cbd0c690;  1 drivers
v00000244cbcbdce0_0 .net *"_ivl_42", 31 0, L_00000244cbd0bba0;  1 drivers
v00000244cbcbdb00_0 .net *"_ivl_44", 31 0, L_00000244cbd0d110;  1 drivers
v00000244cbcbdc40_0 .net *"_ivl_46", 31 0, L_00000244cbd0c000;  1 drivers
v00000244cbcbbda0_0 .net *"_ivl_48", 31 0, L_00000244cbd0c770;  1 drivers
v00000244cbcbbe40_0 .net *"_ivl_50", 31 0, L_00000244cbd0bd60;  1 drivers
v00000244cbcbbf80_0 .net *"_ivl_7", 0 0, L_00000244cbcf25d0;  1 drivers
v00000244cbcbc340_0 .net *"_ivl_8", 0 0, L_00000244cbcf71d0;  1 drivers
v00000244cbcbc020_0 .net "ina", 31 0, v00000244cbcc3120_0;  alias, 1 drivers
v00000244cbcbcf20_0 .net "inb", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbcbce80_0 .net "inc", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbcbc0c0_0 .net "ind", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbcbd100_0 .net "out", 31 0, L_00000244cbd0bdd0;  alias, 1 drivers
v00000244cbcbca20_0 .net "s0", 31 0, L_00000244cbcf7010;  1 drivers
v00000244cbcbc480_0 .net "s1", 31 0, L_00000244cbcf70f0;  1 drivers
v00000244cbcbcc00_0 .net "s2", 31 0, L_00000244cbc32020;  1 drivers
v00000244cbcbcca0_0 .net "s3", 31 0, L_00000244cbd0cf50;  1 drivers
v00000244cbcbcd40_0 .net "sel", 1 0, L_00000244cbcf1d10;  alias, 1 drivers
L_00000244cbcf2990 .part L_00000244cbcf1d10, 1, 1;
LS_00000244cbcf2e90_0_0 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_4 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_8 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_12 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_16 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_20 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_24 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_0_28 .concat [ 1 1 1 1], L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0, L_00000244cbcf6fa0;
LS_00000244cbcf2e90_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2e90_0_0, LS_00000244cbcf2e90_0_4, LS_00000244cbcf2e90_0_8, LS_00000244cbcf2e90_0_12;
LS_00000244cbcf2e90_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2e90_0_16, LS_00000244cbcf2e90_0_20, LS_00000244cbcf2e90_0_24, LS_00000244cbcf2e90_0_28;
L_00000244cbcf2e90 .concat [ 16 16 0 0], LS_00000244cbcf2e90_1_0, LS_00000244cbcf2e90_1_4;
L_00000244cbcf25d0 .part L_00000244cbcf1d10, 0, 1;
LS_00000244cbcf3250_0_0 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_4 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_8 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_12 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_16 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_20 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_24 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_0_28 .concat [ 1 1 1 1], L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0, L_00000244cbcf71d0;
LS_00000244cbcf3250_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3250_0_0, LS_00000244cbcf3250_0_4, LS_00000244cbcf3250_0_8, LS_00000244cbcf3250_0_12;
LS_00000244cbcf3250_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3250_0_16, LS_00000244cbcf3250_0_20, LS_00000244cbcf3250_0_24, LS_00000244cbcf3250_0_28;
L_00000244cbcf3250 .concat [ 16 16 0 0], LS_00000244cbcf3250_1_0, LS_00000244cbcf3250_1_4;
L_00000244cbcf2a30 .part L_00000244cbcf1d10, 1, 1;
LS_00000244cbcf2df0_0_0 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_4 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_8 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_12 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_16 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_20 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_24 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_0_28 .concat [ 1 1 1 1], L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240, L_00000244cbcf7240;
LS_00000244cbcf2df0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2df0_0_0, LS_00000244cbcf2df0_0_4, LS_00000244cbcf2df0_0_8, LS_00000244cbcf2df0_0_12;
LS_00000244cbcf2df0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2df0_0_16, LS_00000244cbcf2df0_0_20, LS_00000244cbcf2df0_0_24, LS_00000244cbcf2df0_0_28;
L_00000244cbcf2df0 .concat [ 16 16 0 0], LS_00000244cbcf2df0_1_0, LS_00000244cbcf2df0_1_4;
L_00000244cbcf3930 .part L_00000244cbcf1d10, 0, 1;
LS_00000244cbcf2710_0_0 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_4 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_8 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_12 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_16 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_20 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_24 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_0_28 .concat [ 1 1 1 1], L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930, L_00000244cbcf3930;
LS_00000244cbcf2710_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2710_0_0, LS_00000244cbcf2710_0_4, LS_00000244cbcf2710_0_8, LS_00000244cbcf2710_0_12;
LS_00000244cbcf2710_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2710_0_16, LS_00000244cbcf2710_0_20, LS_00000244cbcf2710_0_24, LS_00000244cbcf2710_0_28;
L_00000244cbcf2710 .concat [ 16 16 0 0], LS_00000244cbcf2710_1_0, LS_00000244cbcf2710_1_4;
L_00000244cbcf37f0 .part L_00000244cbcf1d10, 1, 1;
LS_00000244cbcf39d0_0_0 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_4 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_8 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_12 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_16 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_20 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_24 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_0_28 .concat [ 1 1 1 1], L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0, L_00000244cbcf37f0;
LS_00000244cbcf39d0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf39d0_0_0, LS_00000244cbcf39d0_0_4, LS_00000244cbcf39d0_0_8, LS_00000244cbcf39d0_0_12;
LS_00000244cbcf39d0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf39d0_0_16, LS_00000244cbcf39d0_0_20, LS_00000244cbcf39d0_0_24, LS_00000244cbcf39d0_0_28;
L_00000244cbcf39d0 .concat [ 16 16 0 0], LS_00000244cbcf39d0_1_0, LS_00000244cbcf39d0_1_4;
L_00000244cbcf3070 .part L_00000244cbcf1d10, 0, 1;
LS_00000244cbcf3a70_0_0 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_4 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_8 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_12 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_16 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_20 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_24 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_0_28 .concat [ 1 1 1 1], L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0, L_00000244cbd0c1c0;
LS_00000244cbcf3a70_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3a70_0_0, LS_00000244cbcf3a70_0_4, LS_00000244cbcf3a70_0_8, LS_00000244cbcf3a70_0_12;
LS_00000244cbcf3a70_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3a70_0_16, LS_00000244cbcf3a70_0_20, LS_00000244cbcf3a70_0_24, LS_00000244cbcf3a70_0_28;
L_00000244cbcf3a70 .concat [ 16 16 0 0], LS_00000244cbcf3a70_1_0, LS_00000244cbcf3a70_1_4;
L_00000244cbcf43d0 .part L_00000244cbcf1d10, 1, 1;
LS_00000244cbcf3cf0_0_0 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_4 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_8 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_12 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_16 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_20 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_24 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_0_28 .concat [ 1 1 1 1], L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0, L_00000244cbcf43d0;
LS_00000244cbcf3cf0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3cf0_0_0, LS_00000244cbcf3cf0_0_4, LS_00000244cbcf3cf0_0_8, LS_00000244cbcf3cf0_0_12;
LS_00000244cbcf3cf0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3cf0_0_16, LS_00000244cbcf3cf0_0_20, LS_00000244cbcf3cf0_0_24, LS_00000244cbcf3cf0_0_28;
L_00000244cbcf3cf0 .concat [ 16 16 0 0], LS_00000244cbcf3cf0_1_0, LS_00000244cbcf3cf0_1_4;
L_00000244cbcf4510 .part L_00000244cbcf1d10, 0, 1;
LS_00000244cbcf3d90_0_0 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_4 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_8 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_12 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_16 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_20 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_24 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_0_28 .concat [ 1 1 1 1], L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510, L_00000244cbcf4510;
LS_00000244cbcf3d90_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3d90_0_0, LS_00000244cbcf3d90_0_4, LS_00000244cbcf3d90_0_8, LS_00000244cbcf3d90_0_12;
LS_00000244cbcf3d90_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3d90_0_16, LS_00000244cbcf3d90_0_20, LS_00000244cbcf3d90_0_24, LS_00000244cbcf3d90_0_28;
L_00000244cbcf3d90 .concat [ 16 16 0 0], LS_00000244cbcf3d90_1_0, LS_00000244cbcf3d90_1_4;
S_00000244cbcbb2d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000244cbcbb140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf7010 .functor AND 32, L_00000244cbcf2e90, L_00000244cbcf3250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbd6a0_0 .net "in1", 31 0, L_00000244cbcf2e90;  1 drivers
v00000244cbcbd380_0 .net "in2", 31 0, L_00000244cbcf3250;  1 drivers
v00000244cbcbd880_0 .net "out", 31 0, L_00000244cbcf7010;  alias, 1 drivers
S_00000244cbcbab00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000244cbcbb140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbcf70f0 .functor AND 32, L_00000244cbcf2df0, L_00000244cbcf2710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbc160_0 .net "in1", 31 0, L_00000244cbcf2df0;  1 drivers
v00000244cbcbcb60_0 .net "in2", 31 0, L_00000244cbcf2710;  1 drivers
v00000244cbcbc7a0_0 .net "out", 31 0, L_00000244cbcf70f0;  alias, 1 drivers
S_00000244cbcbb5f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000244cbcbb140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbc32020 .functor AND 32, L_00000244cbcf39d0, L_00000244cbcf3a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbc2a0_0 .net "in1", 31 0, L_00000244cbcf39d0;  1 drivers
v00000244cbcbd920_0 .net "in2", 31 0, L_00000244cbcf3a70;  1 drivers
v00000244cbcbde20_0 .net "out", 31 0, L_00000244cbc32020;  alias, 1 drivers
S_00000244cbcba7e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000244cbcbb140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbd0cf50 .functor AND 32, L_00000244cbcf3cf0, L_00000244cbcf3d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbd7e0_0 .net "in1", 31 0, L_00000244cbcf3cf0;  1 drivers
v00000244cbcbc520_0 .net "in2", 31 0, L_00000244cbcf3d90;  1 drivers
v00000244cbcbc3e0_0 .net "out", 31 0, L_00000244cbd0cf50;  alias, 1 drivers
S_00000244cbcba970 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000244cbabd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000244cbc3a650 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000244cbd0b970 .functor NOT 1, L_00000244cbcf46f0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c310 .functor NOT 1, L_00000244cbcf27b0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c380 .functor NOT 1, L_00000244cbcf45b0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0bc10 .functor NOT 1, L_00000244cbcf41f0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0c8c0 .functor AND 32, L_00000244cbd0d180, v00000244cbcc3760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0d1f0 .functor AND 32, L_00000244cbd0c850, L_00000244cbd781e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0b740 .functor OR 32, L_00000244cbd0c8c0, L_00000244cbd0d1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbd0be40 .functor AND 32, L_00000244cbd0cfc0, v00000244cbcb36e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0c930 .functor OR 32, L_00000244cbd0b740, L_00000244cbd0be40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbd0d0a0 .functor AND 32, L_00000244cbd0bf90, L_00000244cbcf34d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0b660 .functor OR 32, L_00000244cbd0c930, L_00000244cbd0d0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbcbefa0_0 .net *"_ivl_1", 0 0, L_00000244cbcf46f0;  1 drivers
v00000244cbcbebe0_0 .net *"_ivl_13", 0 0, L_00000244cbcf45b0;  1 drivers
v00000244cbcbf4a0_0 .net *"_ivl_14", 0 0, L_00000244cbd0c380;  1 drivers
v00000244cbcbf5e0_0 .net *"_ivl_19", 0 0, L_00000244cbcf2f30;  1 drivers
v00000244cbcbe5a0_0 .net *"_ivl_2", 0 0, L_00000244cbd0b970;  1 drivers
v00000244cbcbed20_0 .net *"_ivl_23", 0 0, L_00000244cbcf3110;  1 drivers
v00000244cbcbe820_0 .net *"_ivl_27", 0 0, L_00000244cbcf41f0;  1 drivers
v00000244cbcbf0e0_0 .net *"_ivl_28", 0 0, L_00000244cbd0bc10;  1 drivers
v00000244cbcbe460_0 .net *"_ivl_33", 0 0, L_00000244cbcf2c10;  1 drivers
v00000244cbcbee60_0 .net *"_ivl_37", 0 0, L_00000244cbcf4290;  1 drivers
v00000244cbcbe320_0 .net *"_ivl_40", 31 0, L_00000244cbd0c8c0;  1 drivers
v00000244cbcbf680_0 .net *"_ivl_42", 31 0, L_00000244cbd0d1f0;  1 drivers
v00000244cbcbe8c0_0 .net *"_ivl_44", 31 0, L_00000244cbd0b740;  1 drivers
v00000244cbcbef00_0 .net *"_ivl_46", 31 0, L_00000244cbd0be40;  1 drivers
v00000244cbcbe000_0 .net *"_ivl_48", 31 0, L_00000244cbd0c930;  1 drivers
v00000244cbcbe0a0_0 .net *"_ivl_50", 31 0, L_00000244cbd0d0a0;  1 drivers
v00000244cbcbe140_0 .net *"_ivl_7", 0 0, L_00000244cbcf27b0;  1 drivers
v00000244cbcbe500_0 .net *"_ivl_8", 0 0, L_00000244cbd0c310;  1 drivers
v00000244cbcbe960_0 .net "ina", 31 0, v00000244cbcc3760_0;  alias, 1 drivers
v00000244cbcbe3c0_0 .net "inb", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbcbf220_0 .net "inc", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbcbe1e0_0 .net "ind", 31 0, L_00000244cbcf34d0;  alias, 1 drivers
v00000244cbcbe6e0_0 .net "out", 31 0, L_00000244cbd0b660;  alias, 1 drivers
v00000244cbcbe640_0 .net "s0", 31 0, L_00000244cbd0d180;  1 drivers
v00000244cbcbea00_0 .net "s1", 31 0, L_00000244cbd0c850;  1 drivers
v00000244cbcbeaa0_0 .net "s2", 31 0, L_00000244cbd0cfc0;  1 drivers
v00000244cbcc2360_0 .net "s3", 31 0, L_00000244cbd0bf90;  1 drivers
v00000244cbcc1dc0_0 .net "sel", 1 0, L_00000244cbcefc90;  alias, 1 drivers
L_00000244cbcf46f0 .part L_00000244cbcefc90, 1, 1;
LS_00000244cbcf3ed0_0_0 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_4 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_8 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_12 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_16 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_20 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_24 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_0_28 .concat [ 1 1 1 1], L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970, L_00000244cbd0b970;
LS_00000244cbcf3ed0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3ed0_0_0, LS_00000244cbcf3ed0_0_4, LS_00000244cbcf3ed0_0_8, LS_00000244cbcf3ed0_0_12;
LS_00000244cbcf3ed0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3ed0_0_16, LS_00000244cbcf3ed0_0_20, LS_00000244cbcf3ed0_0_24, LS_00000244cbcf3ed0_0_28;
L_00000244cbcf3ed0 .concat [ 16 16 0 0], LS_00000244cbcf3ed0_1_0, LS_00000244cbcf3ed0_1_4;
L_00000244cbcf27b0 .part L_00000244cbcefc90, 0, 1;
LS_00000244cbcf2850_0_0 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_4 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_8 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_12 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_16 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_20 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_24 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_0_28 .concat [ 1 1 1 1], L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310, L_00000244cbd0c310;
LS_00000244cbcf2850_1_0 .concat [ 4 4 4 4], LS_00000244cbcf2850_0_0, LS_00000244cbcf2850_0_4, LS_00000244cbcf2850_0_8, LS_00000244cbcf2850_0_12;
LS_00000244cbcf2850_1_4 .concat [ 4 4 4 4], LS_00000244cbcf2850_0_16, LS_00000244cbcf2850_0_20, LS_00000244cbcf2850_0_24, LS_00000244cbcf2850_0_28;
L_00000244cbcf2850 .concat [ 16 16 0 0], LS_00000244cbcf2850_1_0, LS_00000244cbcf2850_1_4;
L_00000244cbcf45b0 .part L_00000244cbcefc90, 1, 1;
LS_00000244cbcf3f70_0_0 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_4 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_8 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_12 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_16 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_20 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_24 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_0_28 .concat [ 1 1 1 1], L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380, L_00000244cbd0c380;
LS_00000244cbcf3f70_1_0 .concat [ 4 4 4 4], LS_00000244cbcf3f70_0_0, LS_00000244cbcf3f70_0_4, LS_00000244cbcf3f70_0_8, LS_00000244cbcf3f70_0_12;
LS_00000244cbcf3f70_1_4 .concat [ 4 4 4 4], LS_00000244cbcf3f70_0_16, LS_00000244cbcf3f70_0_20, LS_00000244cbcf3f70_0_24, LS_00000244cbcf3f70_0_28;
L_00000244cbcf3f70 .concat [ 16 16 0 0], LS_00000244cbcf3f70_1_0, LS_00000244cbcf3f70_1_4;
L_00000244cbcf2f30 .part L_00000244cbcefc90, 0, 1;
LS_00000244cbcf40b0_0_0 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_4 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_8 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_12 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_16 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_20 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_24 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_0_28 .concat [ 1 1 1 1], L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30, L_00000244cbcf2f30;
LS_00000244cbcf40b0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf40b0_0_0, LS_00000244cbcf40b0_0_4, LS_00000244cbcf40b0_0_8, LS_00000244cbcf40b0_0_12;
LS_00000244cbcf40b0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf40b0_0_16, LS_00000244cbcf40b0_0_20, LS_00000244cbcf40b0_0_24, LS_00000244cbcf40b0_0_28;
L_00000244cbcf40b0 .concat [ 16 16 0 0], LS_00000244cbcf40b0_1_0, LS_00000244cbcf40b0_1_4;
L_00000244cbcf3110 .part L_00000244cbcefc90, 1, 1;
LS_00000244cbcf4150_0_0 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_4 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_8 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_12 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_16 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_20 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_24 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_0_28 .concat [ 1 1 1 1], L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110, L_00000244cbcf3110;
LS_00000244cbcf4150_1_0 .concat [ 4 4 4 4], LS_00000244cbcf4150_0_0, LS_00000244cbcf4150_0_4, LS_00000244cbcf4150_0_8, LS_00000244cbcf4150_0_12;
LS_00000244cbcf4150_1_4 .concat [ 4 4 4 4], LS_00000244cbcf4150_0_16, LS_00000244cbcf4150_0_20, LS_00000244cbcf4150_0_24, LS_00000244cbcf4150_0_28;
L_00000244cbcf4150 .concat [ 16 16 0 0], LS_00000244cbcf4150_1_0, LS_00000244cbcf4150_1_4;
L_00000244cbcf41f0 .part L_00000244cbcefc90, 0, 1;
LS_00000244cbcf28f0_0_0 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_4 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_8 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_12 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_16 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_20 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_24 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_0_28 .concat [ 1 1 1 1], L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10, L_00000244cbd0bc10;
LS_00000244cbcf28f0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf28f0_0_0, LS_00000244cbcf28f0_0_4, LS_00000244cbcf28f0_0_8, LS_00000244cbcf28f0_0_12;
LS_00000244cbcf28f0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf28f0_0_16, LS_00000244cbcf28f0_0_20, LS_00000244cbcf28f0_0_24, LS_00000244cbcf28f0_0_28;
L_00000244cbcf28f0 .concat [ 16 16 0 0], LS_00000244cbcf28f0_1_0, LS_00000244cbcf28f0_1_4;
L_00000244cbcf2c10 .part L_00000244cbcefc90, 1, 1;
LS_00000244cbcf31b0_0_0 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_4 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_8 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_12 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_16 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_20 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_24 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_0_28 .concat [ 1 1 1 1], L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10, L_00000244cbcf2c10;
LS_00000244cbcf31b0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf31b0_0_0, LS_00000244cbcf31b0_0_4, LS_00000244cbcf31b0_0_8, LS_00000244cbcf31b0_0_12;
LS_00000244cbcf31b0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf31b0_0_16, LS_00000244cbcf31b0_0_20, LS_00000244cbcf31b0_0_24, LS_00000244cbcf31b0_0_28;
L_00000244cbcf31b0 .concat [ 16 16 0 0], LS_00000244cbcf31b0_1_0, LS_00000244cbcf31b0_1_4;
L_00000244cbcf4290 .part L_00000244cbcefc90, 0, 1;
LS_00000244cbcf32f0_0_0 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_4 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_8 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_12 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_16 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_20 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_24 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_0_28 .concat [ 1 1 1 1], L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290, L_00000244cbcf4290;
LS_00000244cbcf32f0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf32f0_0_0, LS_00000244cbcf32f0_0_4, LS_00000244cbcf32f0_0_8, LS_00000244cbcf32f0_0_12;
LS_00000244cbcf32f0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf32f0_0_16, LS_00000244cbcf32f0_0_20, LS_00000244cbcf32f0_0_24, LS_00000244cbcf32f0_0_28;
L_00000244cbcf32f0 .concat [ 16 16 0 0], LS_00000244cbcf32f0_1_0, LS_00000244cbcf32f0_1_4;
S_00000244cbcbac90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000244cbcba970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbd0d180 .functor AND 32, L_00000244cbcf3ed0, L_00000244cbcf2850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbcde0_0 .net "in1", 31 0, L_00000244cbcf3ed0;  1 drivers
v00000244cbcbf040_0 .net "in2", 31 0, L_00000244cbcf2850;  1 drivers
v00000244cbcbf540_0 .net "out", 31 0, L_00000244cbd0d180;  alias, 1 drivers
S_00000244cbcbae20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000244cbcba970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbd0c850 .functor AND 32, L_00000244cbcf3f70, L_00000244cbcf40b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbec80_0 .net "in1", 31 0, L_00000244cbcf3f70;  1 drivers
v00000244cbcbe780_0 .net "in2", 31 0, L_00000244cbcf40b0;  1 drivers
v00000244cbcbf180_0 .net "out", 31 0, L_00000244cbd0c850;  alias, 1 drivers
S_00000244cbcbafb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000244cbcba970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbd0cfc0 .functor AND 32, L_00000244cbcf4150, L_00000244cbcf28f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbf2c0_0 .net "in1", 31 0, L_00000244cbcf4150;  1 drivers
v00000244cbcbf400_0 .net "in2", 31 0, L_00000244cbcf28f0;  1 drivers
v00000244cbcbeb40_0 .net "out", 31 0, L_00000244cbd0cfc0;  alias, 1 drivers
S_00000244cbcc02f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000244cbcba970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000244cbd0bf90 .functor AND 32, L_00000244cbcf31b0, L_00000244cbcf32f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244cbcbe280_0 .net "in1", 31 0, L_00000244cbcf31b0;  1 drivers
v00000244cbcbedc0_0 .net "in2", 31 0, L_00000244cbcf32f0;  1 drivers
v00000244cbcbf360_0 .net "out", 31 0, L_00000244cbd0bf90;  alias, 1 drivers
S_00000244cbcbfcb0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000244cbcc57d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcc5808 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcc5840 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcc5878 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcc58b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcc58e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcc5920 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcc5958 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcc5990 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcc59c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcc5a00 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcc5a38 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcc5a70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcc5aa8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcc5ae0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcc5b18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcc5b50 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcc5b88 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcc5bc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcc5bf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcc5c30 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcc5c68 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcc5ca0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcc5cd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcc5d10 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbcc2040_0 .var "EX1_PC", 31 0;
v00000244cbcc2f40_0 .var "EX1_PFC", 31 0;
v00000244cbcc3120_0 .var "EX1_forward_to_B", 31 0;
v00000244cbcc2400_0 .var "EX1_is_beq", 0 0;
v00000244cbcc39e0_0 .var "EX1_is_bne", 0 0;
v00000244cbcc2720_0 .var "EX1_is_jal", 0 0;
v00000244cbcc3e40_0 .var "EX1_is_jr", 0 0;
v00000244cbcc36c0_0 .var "EX1_is_oper2_immed", 0 0;
v00000244cbcc1a00_0 .var "EX1_memread", 0 0;
v00000244cbcc34e0_0 .var "EX1_memwrite", 0 0;
v00000244cbcc3940_0 .var "EX1_opcode", 11 0;
v00000244cbcc1be0_0 .var "EX1_predicted", 0 0;
v00000244cbcc18c0_0 .var "EX1_rd_ind", 4 0;
v00000244cbcc3d00_0 .var "EX1_rd_indzero", 0 0;
v00000244cbcc29a0_0 .var "EX1_regwrite", 0 0;
v00000244cbcc1960_0 .var "EX1_rs1", 31 0;
v00000244cbcc1aa0_0 .var "EX1_rs1_ind", 4 0;
v00000244cbcc3760_0 .var "EX1_rs2", 31 0;
v00000244cbcc1c80_0 .var "EX1_rs2_ind", 4 0;
v00000244cbcc1f00_0 .net "FLUSH", 0 0, v00000244cbcc63d0_0;  alias, 1 drivers
v00000244cbcc2180_0 .net "ID_PC", 31 0, v00000244cbccc870_0;  alias, 1 drivers
v00000244cbcc2860_0 .net "ID_PFC_to_EX", 31 0, L_00000244cbcf1770;  alias, 1 drivers
v00000244cbcc33a0_0 .net "ID_forward_to_B", 31 0, L_00000244cbcf1bd0;  alias, 1 drivers
v00000244cbcc3080_0 .net "ID_is_beq", 0 0, L_00000244cbcf0cd0;  alias, 1 drivers
v00000244cbcc3ee0_0 .net "ID_is_bne", 0 0, L_00000244cbcf0d70;  alias, 1 drivers
v00000244cbcc1d20_0 .net "ID_is_jal", 0 0, L_00000244cbcf4010;  alias, 1 drivers
v00000244cbcc1e60_0 .net "ID_is_jr", 0 0, L_00000244cbcf0ff0;  alias, 1 drivers
v00000244cbcc25e0_0 .net "ID_is_oper2_immed", 0 0, L_00000244cbcf6980;  alias, 1 drivers
v00000244cbcc3440_0 .net "ID_memread", 0 0, L_00000244cbcf2b70;  alias, 1 drivers
v00000244cbcc2220_0 .net "ID_memwrite", 0 0, L_00000244cbcf3750;  alias, 1 drivers
v00000244cbcc1fa0_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
v00000244cbcc20e0_0 .net "ID_predicted", 0 0, v00000244cbcc8810_0;  alias, 1 drivers
v00000244cbcc3a80_0 .net "ID_rd_ind", 4 0, v00000244cbcdf300_0;  alias, 1 drivers
v00000244cbcc3b20_0 .net "ID_rd_indzero", 0 0, L_00000244cbcf2490;  1 drivers
v00000244cbcc3bc0_0 .net "ID_regwrite", 0 0, L_00000244cbcf23f0;  alias, 1 drivers
v00000244cbcc22c0_0 .net "ID_rs1", 31 0, v00000244cbcc93f0_0;  alias, 1 drivers
v00000244cbcc24a0_0 .net "ID_rs1_ind", 4 0, v00000244cbcdf620_0;  alias, 1 drivers
v00000244cbcc2540_0 .net "ID_rs2", 31 0, v00000244cbccae30_0;  alias, 1 drivers
v00000244cbcc2900_0 .net "ID_rs2_ind", 4 0, v00000244cbcddbe0_0;  alias, 1 drivers
v00000244cbcc2e00_0 .net "clk", 0 0, L_00000244cbcf5e90;  1 drivers
v00000244cbcc2a40_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3a490 .event posedge, v00000244cbcb3280_0, v00000244cbcc2e00_0;
S_00000244cbcc0480 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000244cbcc5d50 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcc5d88 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcc5dc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcc5df8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcc5e30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcc5e68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcc5ea0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcc5ed8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcc5f10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcc5f48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcc5f80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcc5fb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcc5ff0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcc6028 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcc6060 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcc6098 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcc60d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcc6108 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcc6140 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcc6178 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcc61b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcc61e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcc6220 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcc6258 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcc6290 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbcc2ae0_0 .net "EX1_ALU_OPER1", 31 0, L_00000244cbcf72b0;  alias, 1 drivers
v00000244cbcc2cc0_0 .net "EX1_ALU_OPER2", 31 0, L_00000244cbd0bdd0;  alias, 1 drivers
v00000244cbcc2b80_0 .net "EX1_PC", 31 0, v00000244cbcc2040_0;  alias, 1 drivers
v00000244cbcc2c20_0 .net "EX1_PFC_to_IF", 31 0, L_00000244cbcf3390;  alias, 1 drivers
v00000244cbcc2d60_0 .net "EX1_forward_to_B", 31 0, v00000244cbcc3120_0;  alias, 1 drivers
v00000244cbcc4de0_0 .net "EX1_is_beq", 0 0, v00000244cbcc2400_0;  alias, 1 drivers
v00000244cbcc4d40_0 .net "EX1_is_bne", 0 0, v00000244cbcc39e0_0;  alias, 1 drivers
v00000244cbcc4a20_0 .net "EX1_is_jal", 0 0, v00000244cbcc2720_0;  alias, 1 drivers
v00000244cbcc4e80_0 .net "EX1_is_jr", 0 0, v00000244cbcc3e40_0;  alias, 1 drivers
v00000244cbcc4480_0 .net "EX1_is_oper2_immed", 0 0, v00000244cbcc36c0_0;  alias, 1 drivers
v00000244cbcc40c0_0 .net "EX1_memread", 0 0, v00000244cbcc1a00_0;  alias, 1 drivers
v00000244cbcc4f20_0 .net "EX1_memwrite", 0 0, v00000244cbcc34e0_0;  alias, 1 drivers
v00000244cbcc5560_0 .net "EX1_opcode", 11 0, v00000244cbcc3940_0;  alias, 1 drivers
v00000244cbcc4840_0 .net "EX1_predicted", 0 0, v00000244cbcc1be0_0;  alias, 1 drivers
v00000244cbcc4340_0 .net "EX1_rd_ind", 4 0, v00000244cbcc18c0_0;  alias, 1 drivers
v00000244cbcc5380_0 .net "EX1_rd_indzero", 0 0, v00000244cbcc3d00_0;  alias, 1 drivers
v00000244cbcc4fc0_0 .net "EX1_regwrite", 0 0, v00000244cbcc29a0_0;  alias, 1 drivers
v00000244cbcc5600_0 .net "EX1_rs1", 31 0, v00000244cbcc1960_0;  alias, 1 drivers
v00000244cbcc5100_0 .net "EX1_rs1_ind", 4 0, v00000244cbcc1aa0_0;  alias, 1 drivers
v00000244cbcc43e0_0 .net "EX1_rs2_ind", 4 0, v00000244cbcc1c80_0;  alias, 1 drivers
v00000244cbcc4660_0 .net "EX1_rs2_out", 31 0, L_00000244cbd0b660;  alias, 1 drivers
v00000244cbcc5420_0 .var "EX2_ALU_OPER1", 31 0;
v00000244cbcc4020_0 .var "EX2_ALU_OPER2", 31 0;
v00000244cbcc56a0_0 .var "EX2_PC", 31 0;
v00000244cbcc5240_0 .var "EX2_PFC_to_IF", 31 0;
v00000244cbcc54c0_0 .var "EX2_forward_to_B", 31 0;
v00000244cbcc5060_0 .var "EX2_is_beq", 0 0;
v00000244cbcc52e0_0 .var "EX2_is_bne", 0 0;
v00000244cbcc4160_0 .var "EX2_is_jal", 0 0;
v00000244cbcc4200_0 .var "EX2_is_jr", 0 0;
v00000244cbcc4700_0 .var "EX2_is_oper2_immed", 0 0;
v00000244cbcc47a0_0 .var "EX2_memread", 0 0;
v00000244cbcc42a0_0 .var "EX2_memwrite", 0 0;
v00000244cbcc48e0_0 .var "EX2_opcode", 11 0;
v00000244cbcc4520_0 .var "EX2_predicted", 0 0;
v00000244cbcc4980_0 .var "EX2_rd_ind", 4 0;
v00000244cbcc45c0_0 .var "EX2_rd_indzero", 0 0;
v00000244cbcc4ca0_0 .var "EX2_regwrite", 0 0;
v00000244cbcc4ac0_0 .var "EX2_rs1", 31 0;
v00000244cbcc4b60_0 .var "EX2_rs1_ind", 4 0;
v00000244cbcc51a0_0 .var "EX2_rs2_ind", 4 0;
v00000244cbcc4c00_0 .var "EX2_rs2_out", 31 0;
v00000244cbccddb0_0 .net "FLUSH", 0 0, v00000244cbcc81d0_0;  alias, 1 drivers
v00000244cbccdc70_0 .net "clk", 0 0, L_00000244cbd0ba50;  1 drivers
v00000244cbcce0d0_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3a250 .event posedge, v00000244cbcb3280_0, v00000244cbccdc70_0;
S_00000244cbcc0160 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000244cbcce2e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcce318 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcce350 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcce388 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcce3c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcce3f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcce430 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcce468 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcce4a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcce4d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcce510 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcce548 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcce580 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcce5b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcce5f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcce628 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcce660 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcce698 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcce6d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcce708 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcce740 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcce778 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcce7b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcce7e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcce820 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000244cbcf58e0 .functor OR 1, L_00000244cbcf0cd0, L_00000244cbcf0d70, C4<0>, C4<0>;
L_00000244cbcf6de0 .functor AND 1, L_00000244cbcf58e0, L_00000244cbcf5560, C4<1>, C4<1>;
L_00000244cbcf54f0 .functor OR 1, L_00000244cbcf0cd0, L_00000244cbcf0d70, C4<0>, C4<0>;
L_00000244cbcf68a0 .functor AND 1, L_00000244cbcf54f0, L_00000244cbcf5560, C4<1>, C4<1>;
L_00000244cbcf6440 .functor OR 1, L_00000244cbcf0cd0, L_00000244cbcf0d70, C4<0>, C4<0>;
L_00000244cbcf64b0 .functor AND 1, L_00000244cbcf6440, v00000244cbcc8810_0, C4<1>, C4<1>;
v00000244cbccb6f0_0 .net "EX1_memread", 0 0, v00000244cbcc1a00_0;  alias, 1 drivers
v00000244cbccca50_0 .net "EX1_opcode", 11 0, v00000244cbcc3940_0;  alias, 1 drivers
v00000244cbccc5f0_0 .net "EX1_rd_ind", 4 0, v00000244cbcc18c0_0;  alias, 1 drivers
v00000244cbccb8d0_0 .net "EX1_rd_indzero", 0 0, v00000244cbcc3d00_0;  alias, 1 drivers
v00000244cbccceb0_0 .net "EX2_memread", 0 0, v00000244cbcc47a0_0;  alias, 1 drivers
v00000244cbccc9b0_0 .net "EX2_opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
v00000244cbccc690_0 .net "EX2_rd_ind", 4 0, v00000244cbcc4980_0;  alias, 1 drivers
v00000244cbccb330_0 .net "EX2_rd_indzero", 0 0, v00000244cbcc45c0_0;  alias, 1 drivers
v00000244cbccd770_0 .net "ID_EX1_flush", 0 0, v00000244cbcc63d0_0;  alias, 1 drivers
v00000244cbccd9f0_0 .net "ID_EX2_flush", 0 0, v00000244cbcc81d0_0;  alias, 1 drivers
v00000244cbccb790_0 .net "ID_is_beq", 0 0, L_00000244cbcf0cd0;  alias, 1 drivers
v00000244cbccbdd0_0 .net "ID_is_bne", 0 0, L_00000244cbcf0d70;  alias, 1 drivers
v00000244cbcccb90_0 .net "ID_is_j", 0 0, L_00000244cbcf2d50;  alias, 1 drivers
v00000244cbcccaf0_0 .net "ID_is_jal", 0 0, L_00000244cbcf4010;  alias, 1 drivers
v00000244cbccc550_0 .net "ID_is_jr", 0 0, L_00000244cbcf0ff0;  alias, 1 drivers
v00000244cbcccc30_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
v00000244cbcccf50_0 .net "ID_rs1_ind", 4 0, v00000244cbcdf620_0;  alias, 1 drivers
v00000244cbccbb50_0 .net "ID_rs2_ind", 4 0, v00000244cbcddbe0_0;  alias, 1 drivers
v00000244cbccb3d0_0 .net "IF_ID_flush", 0 0, v00000244cbcc6470_0;  alias, 1 drivers
v00000244cbccccd0_0 .net "IF_ID_write", 0 0, v00000244cbcc75f0_0;  alias, 1 drivers
v00000244cbccd8b0_0 .net "PC_src", 2 0, L_00000244cbcf0f50;  alias, 1 drivers
v00000244cbccc230_0 .net "PFC_to_EX", 31 0, L_00000244cbcf1770;  alias, 1 drivers
v00000244cbccbe70_0 .net "PFC_to_IF", 31 0, L_00000244cbcf1450;  alias, 1 drivers
v00000244cbccb970_0 .net "WB_rd_ind", 4 0, v00000244cbce0b60_0;  alias, 1 drivers
v00000244cbccbf10_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  alias, 1 drivers
v00000244cbcccd70_0 .net *"_ivl_11", 0 0, L_00000244cbcf68a0;  1 drivers
v00000244cbccb830_0 .net *"_ivl_13", 9 0, L_00000244cbcf1130;  1 drivers
v00000244cbccd6d0_0 .net *"_ivl_15", 9 0, L_00000244cbcef790;  1 drivers
v00000244cbccd450_0 .net *"_ivl_16", 9 0, L_00000244cbcf0050;  1 drivers
v00000244cbccb650_0 .net *"_ivl_19", 9 0, L_00000244cbcefdd0;  1 drivers
v00000244cbccc050_0 .net *"_ivl_20", 9 0, L_00000244cbcf0370;  1 drivers
v00000244cbccc0f0_0 .net *"_ivl_25", 0 0, L_00000244cbcf6440;  1 drivers
v00000244cbccd090_0 .net *"_ivl_27", 0 0, L_00000244cbcf64b0;  1 drivers
v00000244cbccce10_0 .net *"_ivl_29", 9 0, L_00000244cbcef8d0;  1 drivers
v00000244cbcccff0_0 .net *"_ivl_3", 0 0, L_00000244cbcf58e0;  1 drivers
L_00000244cbd101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000244cbccd950_0 .net/2u *"_ivl_30", 9 0, L_00000244cbd101f0;  1 drivers
v00000244cbccd810_0 .net *"_ivl_32", 9 0, L_00000244cbcf07d0;  1 drivers
v00000244cbccd590_0 .net *"_ivl_35", 9 0, L_00000244cbcf1630;  1 drivers
v00000244cbccbc90_0 .net *"_ivl_37", 9 0, L_00000244cbcf1270;  1 drivers
v00000244cbccc190_0 .net *"_ivl_38", 9 0, L_00000244cbcf13b0;  1 drivers
v00000244cbccd130_0 .net *"_ivl_40", 9 0, L_00000244cbcf00f0;  1 drivers
L_00000244cbd10238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbccd1d0_0 .net/2s *"_ivl_45", 21 0, L_00000244cbd10238;  1 drivers
L_00000244cbd10280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbccba10_0 .net/2s *"_ivl_50", 21 0, L_00000244cbd10280;  1 drivers
v00000244cbccb470_0 .net *"_ivl_9", 0 0, L_00000244cbcf54f0;  1 drivers
v00000244cbccc2d0_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbccd270_0 .net "forward_to_B", 31 0, L_00000244cbcf1bd0;  alias, 1 drivers
v00000244cbccbd30_0 .net "imm", 31 0, v00000244cbccac50_0;  1 drivers
v00000244cbccbbf0_0 .net "inst", 31 0, v00000244cbccc7d0_0;  alias, 1 drivers
v00000244cbccc370_0 .net "is_branch_and_taken", 0 0, L_00000244cbcf6de0;  alias, 1 drivers
v00000244cbccd310_0 .net "is_oper2_immed", 0 0, L_00000244cbcf6980;  alias, 1 drivers
v00000244cbccc4b0_0 .net "mem_read", 0 0, L_00000244cbcf2b70;  alias, 1 drivers
v00000244cbccd3b0_0 .net "mem_write", 0 0, L_00000244cbcf3750;  alias, 1 drivers
v00000244cbccd4f0_0 .net "pc", 31 0, v00000244cbccc870_0;  alias, 1 drivers
v00000244cbccd630_0 .net "pc_write", 0 0, v00000244cbcc8450_0;  alias, 1 drivers
v00000244cbccbab0_0 .net "predicted", 0 0, L_00000244cbcf5560;  1 drivers
v00000244cbccda90_0 .net "predicted_to_EX", 0 0, v00000244cbcc8810_0;  alias, 1 drivers
v00000244cbccc410_0 .net "reg_write", 0 0, L_00000244cbcf23f0;  alias, 1 drivers
v00000244cbccb510_0 .net "reg_write_from_wb", 0 0, v00000244cbce1420_0;  alias, 1 drivers
v00000244cbccc910_0 .net "rs1", 31 0, v00000244cbcc93f0_0;  alias, 1 drivers
v00000244cbccb5b0_0 .net "rs2", 31 0, v00000244cbccae30_0;  alias, 1 drivers
v00000244cbccbfb0_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
v00000244cbccc730_0 .net "wr_reg_data", 31 0, L_00000244cbd781e0;  alias, 1 drivers
L_00000244cbcf1bd0 .functor MUXZ 32, v00000244cbccae30_0, v00000244cbccac50_0, L_00000244cbcf6980, C4<>;
L_00000244cbcf1130 .part v00000244cbccc870_0, 0, 10;
L_00000244cbcef790 .part v00000244cbccc7d0_0, 0, 10;
L_00000244cbcf0050 .arith/sum 10, L_00000244cbcf1130, L_00000244cbcef790;
L_00000244cbcefdd0 .part v00000244cbccc7d0_0, 0, 10;
L_00000244cbcf0370 .functor MUXZ 10, L_00000244cbcefdd0, L_00000244cbcf0050, L_00000244cbcf68a0, C4<>;
L_00000244cbcef8d0 .part v00000244cbccc870_0, 0, 10;
L_00000244cbcf07d0 .arith/sum 10, L_00000244cbcef8d0, L_00000244cbd101f0;
L_00000244cbcf1630 .part v00000244cbccc870_0, 0, 10;
L_00000244cbcf1270 .part v00000244cbccc7d0_0, 0, 10;
L_00000244cbcf13b0 .arith/sum 10, L_00000244cbcf1630, L_00000244cbcf1270;
L_00000244cbcf00f0 .functor MUXZ 10, L_00000244cbcf13b0, L_00000244cbcf07d0, L_00000244cbcf64b0, C4<>;
L_00000244cbcf1450 .concat8 [ 10 22 0 0], L_00000244cbcf0370, L_00000244cbd10238;
L_00000244cbcf1770 .concat8 [ 10 22 0 0], L_00000244cbcf00f0, L_00000244cbd10280;
S_00000244cbcc1420 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000244cbcc0160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000244cbcce860 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcce898 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcce8d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcce908 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcce940 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcce978 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcce9b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcce9e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbccea20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbccea58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbccea90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcceac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcceb00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcceb38 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcceb70 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcceba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbccebe0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbccec18 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbccec50 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbccec88 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbccecc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbccecf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcced30 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcced68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcceda0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000244cbcf5d40 .functor OR 1, L_00000244cbcf5560, L_00000244cbcf19f0, C4<0>, C4<0>;
L_00000244cbcf6520 .functor OR 1, L_00000244cbcf5d40, L_00000244cbcef970, C4<0>, C4<0>;
v00000244cbcc8590_0 .net "EX1_opcode", 11 0, v00000244cbcc3940_0;  alias, 1 drivers
v00000244cbcc6f10_0 .net "EX2_opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
v00000244cbcc6970_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
v00000244cbcc66f0_0 .net "PC_src", 2 0, L_00000244cbcf0f50;  alias, 1 drivers
v00000244cbcc88b0_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  alias, 1 drivers
L_00000244cbd103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7af0_0 .net/2u *"_ivl_0", 2 0, L_00000244cbd103e8;  1 drivers
v00000244cbcc70f0_0 .net *"_ivl_10", 0 0, L_00000244cbcf05f0;  1 drivers
L_00000244cbd10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7f50_0 .net/2u *"_ivl_12", 2 0, L_00000244cbd10508;  1 drivers
L_00000244cbd10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8090_0 .net/2u *"_ivl_14", 11 0, L_00000244cbd10550;  1 drivers
v00000244cbcc7730_0 .net *"_ivl_16", 0 0, L_00000244cbcf19f0;  1 drivers
v00000244cbcc7230_0 .net *"_ivl_19", 0 0, L_00000244cbcf5d40;  1 drivers
L_00000244cbd10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc6b50_0 .net/2u *"_ivl_2", 11 0, L_00000244cbd10430;  1 drivers
L_00000244cbd10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8130_0 .net/2u *"_ivl_20", 11 0, L_00000244cbd10598;  1 drivers
v00000244cbcc7cd0_0 .net *"_ivl_22", 0 0, L_00000244cbcef970;  1 drivers
v00000244cbcc83b0_0 .net *"_ivl_25", 0 0, L_00000244cbcf6520;  1 drivers
L_00000244cbd105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000244cbcc6bf0_0 .net/2u *"_ivl_26", 2 0, L_00000244cbd105e0;  1 drivers
L_00000244cbd10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc72d0_0 .net/2u *"_ivl_28", 2 0, L_00000244cbd10628;  1 drivers
v00000244cbcc7910_0 .net *"_ivl_30", 2 0, L_00000244cbcf1b30;  1 drivers
v00000244cbcc86d0_0 .net *"_ivl_32", 2 0, L_00000244cbcf0410;  1 drivers
v00000244cbcc7eb0_0 .net *"_ivl_34", 2 0, L_00000244cbcefa10;  1 drivers
v00000244cbcc77d0_0 .net *"_ivl_4", 0 0, L_00000244cbcf18b0;  1 drivers
L_00000244cbd10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8310_0 .net/2u *"_ivl_6", 2 0, L_00000244cbd10478;  1 drivers
L_00000244cbd104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8950_0 .net/2u *"_ivl_8", 11 0, L_00000244cbd104c0;  1 drivers
v00000244cbcc7e10_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbcc7c30_0 .net "predicted", 0 0, L_00000244cbcf5560;  alias, 1 drivers
v00000244cbcc89f0_0 .net "predicted_to_EX", 0 0, v00000244cbcc8810_0;  alias, 1 drivers
v00000244cbcc6dd0_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
v00000244cbcc7ff0_0 .net "state", 1 0, v00000244cbcc6330_0;  1 drivers
L_00000244cbcf18b0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10430;
L_00000244cbcf05f0 .cmp/eq 12, v00000244cbcc3940_0, L_00000244cbd104c0;
L_00000244cbcf19f0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10550;
L_00000244cbcef970 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10598;
L_00000244cbcf1b30 .functor MUXZ 3, L_00000244cbd10628, L_00000244cbd105e0, L_00000244cbcf6520, C4<>;
L_00000244cbcf0410 .functor MUXZ 3, L_00000244cbcf1b30, L_00000244cbd10508, L_00000244cbcf05f0, C4<>;
L_00000244cbcefa10 .functor MUXZ 3, L_00000244cbcf0410, L_00000244cbd10478, L_00000244cbcf18b0, C4<>;
L_00000244cbcf0f50 .functor MUXZ 3, L_00000244cbcefa10, L_00000244cbd103e8, L_00000244cbd0d340, C4<>;
S_00000244cbcbfb20 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000244cbcc1420;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000244cbccede0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbccee18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbccee50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbccee88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcceec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcceef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbccef30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbccef68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbccefa0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbccefd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbccf010 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbccf048 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbccf080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbccf0b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbccf0f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbccf128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbccf160 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbccf198 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbccf1d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbccf208 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbccf240 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbccf278 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbccf2b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbccf2e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbccf320 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000244cbcf62f0 .functor OR 1, L_00000244cbcf16d0, L_00000244cbcefab0, C4<0>, C4<0>;
L_00000244cbcf67c0 .functor OR 1, L_00000244cbcf1810, L_00000244cbcf0a50, C4<0>, C4<0>;
L_00000244cbcf5480 .functor AND 1, L_00000244cbcf62f0, L_00000244cbcf67c0, C4<1>, C4<1>;
L_00000244cbcf5640 .functor NOT 1, L_00000244cbcf5480, C4<0>, C4<0>, C4<0>;
L_00000244cbcf6e50 .functor OR 1, v00000244cbcee2f0_0, L_00000244cbcf5640, C4<0>, C4<0>;
L_00000244cbcf5560 .functor NOT 1, L_00000244cbcf6e50, C4<0>, C4<0>, C4<0>;
v00000244cbccde50_0 .net "EX_opcode", 11 0, v00000244cbcc48e0_0;  alias, 1 drivers
v00000244cbccdd10_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
v00000244cbccdf90_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  alias, 1 drivers
L_00000244cbd102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcce030_0 .net/2u *"_ivl_0", 11 0, L_00000244cbd102c8;  1 drivers
L_00000244cbd10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244cbcce170_0 .net/2u *"_ivl_10", 1 0, L_00000244cbd10358;  1 drivers
v00000244cbcce210_0 .net *"_ivl_12", 0 0, L_00000244cbcf1810;  1 drivers
L_00000244cbd103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000244cbccdb30_0 .net/2u *"_ivl_14", 1 0, L_00000244cbd103a0;  1 drivers
v00000244cbccdbd0_0 .net *"_ivl_16", 0 0, L_00000244cbcf0a50;  1 drivers
v00000244cbcc68d0_0 .net *"_ivl_19", 0 0, L_00000244cbcf67c0;  1 drivers
v00000244cbcc84f0_0 .net *"_ivl_2", 0 0, L_00000244cbcf16d0;  1 drivers
v00000244cbcc7d70_0 .net *"_ivl_21", 0 0, L_00000244cbcf5480;  1 drivers
v00000244cbcc6a10_0 .net *"_ivl_22", 0 0, L_00000244cbcf5640;  1 drivers
v00000244cbcc6830_0 .net *"_ivl_25", 0 0, L_00000244cbcf6e50;  1 drivers
L_00000244cbd10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc6ab0_0 .net/2u *"_ivl_4", 11 0, L_00000244cbd10310;  1 drivers
v00000244cbcc6e70_0 .net *"_ivl_6", 0 0, L_00000244cbcefab0;  1 drivers
v00000244cbcc6790_0 .net *"_ivl_9", 0 0, L_00000244cbcf62f0;  1 drivers
v00000244cbcc6650_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbcc7050_0 .net "predicted", 0 0, L_00000244cbcf5560;  alias, 1 drivers
v00000244cbcc8810_0 .var "predicted_to_EX", 0 0;
v00000244cbcc74b0_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
v00000244cbcc6330_0 .var "state", 1 0;
E_00000244cbc39a10 .event posedge, v00000244cbcc6650_0, v00000244cbcb3280_0;
L_00000244cbcf16d0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd102c8;
L_00000244cbcefab0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10310;
L_00000244cbcf1810 .cmp/eq 2, v00000244cbcc6330_0, L_00000244cbd10358;
L_00000244cbcf0a50 .cmp/eq 2, v00000244cbcc6330_0, L_00000244cbd103a0;
S_00000244cbcc15b0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000244cbcc0160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000244cbcd1370 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcd13a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcd13e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcd1418 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcd1450 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcd1488 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcd14c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcd14f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcd1530 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcd1568 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcd15a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcd15d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcd1610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcd1648 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcd1680 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcd16b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcd16f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcd1728 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcd1760 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcd1798 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcd17d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcd1808 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcd1840 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcd1878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcd18b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbcc65b0_0 .net "EX1_memread", 0 0, v00000244cbcc1a00_0;  alias, 1 drivers
v00000244cbcc8a90_0 .net "EX1_rd_ind", 4 0, v00000244cbcc18c0_0;  alias, 1 drivers
v00000244cbcc6c90_0 .net "EX1_rd_indzero", 0 0, v00000244cbcc3d00_0;  alias, 1 drivers
v00000244cbcc6fb0_0 .net "EX2_memread", 0 0, v00000244cbcc47a0_0;  alias, 1 drivers
v00000244cbcc7190_0 .net "EX2_rd_ind", 4 0, v00000244cbcc4980_0;  alias, 1 drivers
v00000244cbcc6d30_0 .net "EX2_rd_indzero", 0 0, v00000244cbcc45c0_0;  alias, 1 drivers
v00000244cbcc63d0_0 .var "ID_EX1_flush", 0 0;
v00000244cbcc81d0_0 .var "ID_EX2_flush", 0 0;
v00000244cbcc8270_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
v00000244cbcc7370_0 .net "ID_rs1_ind", 4 0, v00000244cbcdf620_0;  alias, 1 drivers
v00000244cbcc7a50_0 .net "ID_rs2_ind", 4 0, v00000244cbcddbe0_0;  alias, 1 drivers
v00000244cbcc75f0_0 .var "IF_ID_Write", 0 0;
v00000244cbcc6470_0 .var "IF_ID_flush", 0 0;
v00000244cbcc8450_0 .var "PC_Write", 0 0;
v00000244cbcc79b0_0 .net "Wrong_prediction", 0 0, L_00000244cbd0d340;  alias, 1 drivers
E_00000244cbc3a290/0 .event anyedge, v00000244cbcb8c30_0, v00000244cbcc1a00_0, v00000244cbcc3d00_0, v00000244cbcc24a0_0;
E_00000244cbc3a290/1 .event anyedge, v00000244cbcc18c0_0, v00000244cbcc2900_0, v00000244cbbd6670_0, v00000244cbcc45c0_0;
E_00000244cbc3a290/2 .event anyedge, v00000244cbcb4540_0, v00000244cbcc1fa0_0;
E_00000244cbc3a290 .event/or E_00000244cbc3a290/0, E_00000244cbc3a290/1, E_00000244cbc3a290/2;
S_00000244cbcc0930 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000244cbcc0160;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000244cbcd9900 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcd9938 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcd9970 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcd99a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcd99e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcd9a18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcd9a50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcd9a88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcd9ac0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcd9af8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcd9b30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcd9b68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcd9ba0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcd9bd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcd9c10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcd9c48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcd9c80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcd9cb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcd9cf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcd9d28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcd9d60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcd9d98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcd9dd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcd9e08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcd9e40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000244cbcf6910 .functor OR 1, L_00000244cbcf0690, L_00000244cbcf1950, C4<0>, C4<0>;
L_00000244cbcf6ec0 .functor OR 1, L_00000244cbcf6910, L_00000244cbcefb50, C4<0>, C4<0>;
L_00000244cbcf6f30 .functor OR 1, L_00000244cbcf6ec0, L_00000244cbcefbf0, C4<0>, C4<0>;
L_00000244cbcf6590 .functor OR 1, L_00000244cbcf6f30, L_00000244cbcf0730, C4<0>, C4<0>;
L_00000244cbcf5f00 .functor OR 1, L_00000244cbcf6590, L_00000244cbcf0870, C4<0>, C4<0>;
L_00000244cbcf6600 .functor OR 1, L_00000244cbcf5f00, L_00000244cbcf0b90, C4<0>, C4<0>;
L_00000244cbcf55d0 .functor OR 1, L_00000244cbcf6600, L_00000244cbcf0910, C4<0>, C4<0>;
L_00000244cbcf6980 .functor OR 1, L_00000244cbcf55d0, L_00000244cbcf0c30, C4<0>, C4<0>;
L_00000244cbcf56b0 .functor OR 1, L_00000244cbcf2210, L_00000244cbcf1f90, C4<0>, C4<0>;
L_00000244cbcf5950 .functor OR 1, L_00000244cbcf56b0, L_00000244cbcf3890, C4<0>, C4<0>;
L_00000244cbcf5e20 .functor OR 1, L_00000244cbcf5950, L_00000244cbcf4650, C4<0>, C4<0>;
L_00000244cbcf5800 .functor OR 1, L_00000244cbcf5e20, L_00000244cbcf3570, C4<0>, C4<0>;
v00000244cbcc7410_0 .net "ID_opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
L_00000244cbd10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7b90_0 .net/2u *"_ivl_0", 11 0, L_00000244cbd10670;  1 drivers
L_00000244cbd10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7550_0 .net/2u *"_ivl_10", 11 0, L_00000244cbd10700;  1 drivers
L_00000244cbd10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7690_0 .net/2u *"_ivl_102", 11 0, L_00000244cbd10bc8;  1 drivers
L_00000244cbd10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc7870_0 .net/2u *"_ivl_106", 11 0, L_00000244cbd10c10;  1 drivers
v00000244cbcc8630_0 .net *"_ivl_12", 0 0, L_00000244cbcefb50;  1 drivers
v00000244cbcc6510_0 .net *"_ivl_15", 0 0, L_00000244cbcf6ec0;  1 drivers
L_00000244cbd10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8770_0 .net/2u *"_ivl_16", 11 0, L_00000244cbd10748;  1 drivers
v00000244cbcc9d50_0 .net *"_ivl_18", 0 0, L_00000244cbcefbf0;  1 drivers
v00000244cbcca610_0 .net *"_ivl_2", 0 0, L_00000244cbcf0690;  1 drivers
v00000244cbcca390_0 .net *"_ivl_21", 0 0, L_00000244cbcf6f30;  1 drivers
L_00000244cbd10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9030_0 .net/2u *"_ivl_22", 11 0, L_00000244cbd10790;  1 drivers
v00000244cbcc8c70_0 .net *"_ivl_24", 0 0, L_00000244cbcf0730;  1 drivers
v00000244cbccb150_0 .net *"_ivl_27", 0 0, L_00000244cbcf6590;  1 drivers
L_00000244cbd107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbccaf70_0 .net/2u *"_ivl_28", 11 0, L_00000244cbd107d8;  1 drivers
v00000244cbcc9210_0 .net *"_ivl_30", 0 0, L_00000244cbcf0870;  1 drivers
v00000244cbccacf0_0 .net *"_ivl_33", 0 0, L_00000244cbcf5f00;  1 drivers
L_00000244cbd10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9b70_0 .net/2u *"_ivl_34", 11 0, L_00000244cbd10820;  1 drivers
v00000244cbccb290_0 .net *"_ivl_36", 0 0, L_00000244cbcf0b90;  1 drivers
v00000244cbcca1b0_0 .net *"_ivl_39", 0 0, L_00000244cbcf6600;  1 drivers
L_00000244cbd106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc90d0_0 .net/2u *"_ivl_4", 11 0, L_00000244cbd106b8;  1 drivers
L_00000244cbd10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8bd0_0 .net/2u *"_ivl_40", 11 0, L_00000244cbd10868;  1 drivers
v00000244cbcc92b0_0 .net *"_ivl_42", 0 0, L_00000244cbcf0910;  1 drivers
v00000244cbcca6b0_0 .net *"_ivl_45", 0 0, L_00000244cbcf55d0;  1 drivers
L_00000244cbd108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcca890_0 .net/2u *"_ivl_46", 11 0, L_00000244cbd108b0;  1 drivers
v00000244cbcc8f90_0 .net *"_ivl_48", 0 0, L_00000244cbcf0c30;  1 drivers
L_00000244cbd108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcca750_0 .net/2u *"_ivl_52", 11 0, L_00000244cbd108f8;  1 drivers
L_00000244cbd10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9530_0 .net/2u *"_ivl_56", 11 0, L_00000244cbd10940;  1 drivers
v00000244cbcc8db0_0 .net *"_ivl_6", 0 0, L_00000244cbcf1950;  1 drivers
L_00000244cbd10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000244cbcca250_0 .net/2u *"_ivl_60", 11 0, L_00000244cbd10988;  1 drivers
L_00000244cbd109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8b30_0 .net/2u *"_ivl_64", 11 0, L_00000244cbd109d0;  1 drivers
L_00000244cbd10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9e90_0 .net/2u *"_ivl_68", 11 0, L_00000244cbd10a18;  1 drivers
L_00000244cbd10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc97b0_0 .net/2u *"_ivl_72", 11 0, L_00000244cbd10a60;  1 drivers
v00000244cbccaa70_0 .net *"_ivl_74", 0 0, L_00000244cbcf2210;  1 drivers
L_00000244cbd10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9490_0 .net/2u *"_ivl_76", 11 0, L_00000244cbd10aa8;  1 drivers
v00000244cbcc95d0_0 .net *"_ivl_78", 0 0, L_00000244cbcf1f90;  1 drivers
v00000244cbcca7f0_0 .net *"_ivl_81", 0 0, L_00000244cbcf56b0;  1 drivers
L_00000244cbd10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcca430_0 .net/2u *"_ivl_82", 11 0, L_00000244cbd10af0;  1 drivers
v00000244cbcc8ef0_0 .net *"_ivl_84", 0 0, L_00000244cbcf3890;  1 drivers
v00000244cbcca2f0_0 .net *"_ivl_87", 0 0, L_00000244cbcf5950;  1 drivers
L_00000244cbd10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc8d10_0 .net/2u *"_ivl_88", 11 0, L_00000244cbd10b38;  1 drivers
v00000244cbccb0b0_0 .net *"_ivl_9", 0 0, L_00000244cbcf6910;  1 drivers
v00000244cbcca930_0 .net *"_ivl_90", 0 0, L_00000244cbcf4650;  1 drivers
v00000244cbcca4d0_0 .net *"_ivl_93", 0 0, L_00000244cbcf5e20;  1 drivers
L_00000244cbd10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000244cbcc9f30_0 .net/2u *"_ivl_94", 11 0, L_00000244cbd10b80;  1 drivers
v00000244cbcc9170_0 .net *"_ivl_96", 0 0, L_00000244cbcf3570;  1 drivers
v00000244cbcc9670_0 .net *"_ivl_99", 0 0, L_00000244cbcf5800;  1 drivers
v00000244cbccb1f0_0 .net "is_beq", 0 0, L_00000244cbcf0cd0;  alias, 1 drivers
v00000244cbcc9350_0 .net "is_bne", 0 0, L_00000244cbcf0d70;  alias, 1 drivers
v00000244cbcc9710_0 .net "is_j", 0 0, L_00000244cbcf2d50;  alias, 1 drivers
v00000244cbcca570_0 .net "is_jal", 0 0, L_00000244cbcf4010;  alias, 1 drivers
v00000244cbcca9d0_0 .net "is_jr", 0 0, L_00000244cbcf0ff0;  alias, 1 drivers
v00000244cbcc9df0_0 .net "is_oper2_immed", 0 0, L_00000244cbcf6980;  alias, 1 drivers
v00000244cbccab10_0 .net "memread", 0 0, L_00000244cbcf2b70;  alias, 1 drivers
v00000244cbccabb0_0 .net "memwrite", 0 0, L_00000244cbcf3750;  alias, 1 drivers
v00000244cbcc9fd0_0 .net "regwrite", 0 0, L_00000244cbcf23f0;  alias, 1 drivers
L_00000244cbcf0690 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10670;
L_00000244cbcf1950 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd106b8;
L_00000244cbcefb50 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10700;
L_00000244cbcefbf0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10748;
L_00000244cbcf0730 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10790;
L_00000244cbcf0870 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd107d8;
L_00000244cbcf0b90 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10820;
L_00000244cbcf0910 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10868;
L_00000244cbcf0c30 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd108b0;
L_00000244cbcf0cd0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd108f8;
L_00000244cbcf0d70 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10940;
L_00000244cbcf0ff0 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10988;
L_00000244cbcf4010 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd109d0;
L_00000244cbcf2d50 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10a18;
L_00000244cbcf2210 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10a60;
L_00000244cbcf1f90 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10aa8;
L_00000244cbcf3890 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10af0;
L_00000244cbcf4650 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10b38;
L_00000244cbcf3570 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10b80;
L_00000244cbcf23f0 .reduce/nor L_00000244cbcf5800;
L_00000244cbcf2b70 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10bc8;
L_00000244cbcf3750 .cmp/eq 12, v00000244cbcdf580_0, L_00000244cbd10c10;
S_00000244cbcbffd0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000244cbcc0160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000244cbcd9e80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcd9eb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcd9ef0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcd9f28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcd9f60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcd9f98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcd9fd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcda008 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcda040 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcda078 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcda0b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcda0e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcda120 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcda158 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcda190 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcda1c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcda200 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcda238 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcda270 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcda2a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcda2e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcda318 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcda350 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcda388 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcda3c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbccac50_0 .var "Immed", 31 0;
v00000244cbcc9ad0_0 .net "Inst", 31 0, v00000244cbccc7d0_0;  alias, 1 drivers
v00000244cbcca110_0 .net "opcode", 11 0, v00000244cbcdf580_0;  alias, 1 drivers
E_00000244cbc3a2d0 .event anyedge, v00000244cbcc1fa0_0, v00000244cbcc9ad0_0;
S_00000244cbcc0610 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000244cbcc0160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000244cbcc93f0_0 .var "Read_data1", 31 0;
v00000244cbccae30_0 .var "Read_data2", 31 0;
v00000244cbcc9c10_0 .net "Read_reg1", 4 0, v00000244cbcdf620_0;  alias, 1 drivers
v00000244cbcc9850_0 .net "Read_reg2", 4 0, v00000244cbcddbe0_0;  alias, 1 drivers
v00000244cbcca070_0 .net "Write_data", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbccaed0_0 .net "Write_en", 0 0, v00000244cbce1420_0;  alias, 1 drivers
v00000244cbcc98f0_0 .net "Write_reg", 4 0, v00000244cbce0b60_0;  alias, 1 drivers
v00000244cbcc9990_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbccb010_0 .var/i "i", 31 0;
v00000244cbcc9a30 .array "reg_file", 0 31, 31 0;
v00000244cbcc9cb0_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3b790 .event posedge, v00000244cbcc6650_0;
S_00000244cbcbf800 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000244cbcc0610;
 .timescale 0 0;
v00000244cbcc8e50_0 .var/i "i", 31 0;
S_00000244cbcc1100 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000244cbcda400 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcda438 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbcda470 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbcda4a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbcda4e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcda518 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcda550 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcda588 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcda5c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcda5f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcda630 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcda668 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcda6a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcda6d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbcda710 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbcda748 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcda780 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcda7b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcda7f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcda828 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcda860 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcda898 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcda8d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbcda908 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcda940 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbccc7d0_0 .var "ID_INST", 31 0;
v00000244cbccc870_0 .var "ID_PC", 31 0;
v00000244cbcdf580_0 .var "ID_opcode", 11 0;
v00000244cbcdf300_0 .var "ID_rd_ind", 4 0;
v00000244cbcdf620_0 .var "ID_rs1_ind", 4 0;
v00000244cbcddbe0_0 .var "ID_rs2_ind", 4 0;
v00000244cbcdee00_0 .net "IF_FLUSH", 0 0, v00000244cbcc6470_0;  alias, 1 drivers
v00000244cbcdf3a0_0 .net "IF_INST", 31 0, L_00000244cbcf5db0;  alias, 1 drivers
v00000244cbcdf760_0 .net "IF_PC", 31 0, v00000244cbcdf6c0_0;  alias, 1 drivers
v00000244cbcdeae0_0 .net "clk", 0 0, L_00000244cbcf6280;  1 drivers
v00000244cbcdf800_0 .net "if_id_Write", 0 0, v00000244cbcc75f0_0;  alias, 1 drivers
v00000244cbcde680_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3b650 .event posedge, v00000244cbcb3280_0, v00000244cbcdeae0_0;
S_00000244cbcc0ac0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000244cbce1a60_0 .net "EX1_PFC", 31 0, L_00000244cbcf3390;  alias, 1 drivers
v00000244cbce1560_0 .net "EX2_PFC", 31 0, v00000244cbcc5240_0;  alias, 1 drivers
v00000244cbcdfb20_0 .net "ID_PFC", 31 0, L_00000244cbcf1450;  alias, 1 drivers
v00000244cbce11a0_0 .net "PC_src", 2 0, L_00000244cbcf0f50;  alias, 1 drivers
v00000244cbce03e0_0 .net "PC_write", 0 0, v00000244cbcc8450_0;  alias, 1 drivers
L_00000244cbd10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244cbce00c0_0 .net/2u *"_ivl_0", 31 0, L_00000244cbd10088;  1 drivers
v00000244cbce1ce0_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbcdfda0_0 .net "inst", 31 0, L_00000244cbcf5db0;  alias, 1 drivers
v00000244cbce0700_0 .net "inst_mem_in", 31 0, v00000244cbcdf6c0_0;  alias, 1 drivers
v00000244cbce1880_0 .net "pc_reg_in", 31 0, L_00000244cbcf6210;  1 drivers
v00000244cbce1380_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
L_00000244cbcf1e50 .arith/sum 32, v00000244cbcdf6c0_0, L_00000244cbd10088;
S_00000244cbcbf990 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000244cbcc0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000244cbcf5db0 .functor BUFZ 32, L_00000244cbcf09b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbcdf120_0 .net "Data_Out", 31 0, L_00000244cbcf5db0;  alias, 1 drivers
v00000244cbcdd320 .array "InstMem", 0 1023, 31 0;
v00000244cbcddc80_0 .net *"_ivl_0", 31 0, L_00000244cbcf09b0;  1 drivers
v00000244cbcdd8c0_0 .net *"_ivl_3", 9 0, L_00000244cbcf1310;  1 drivers
v00000244cbcdd6e0_0 .net *"_ivl_4", 11 0, L_00000244cbceffb0;  1 drivers
L_00000244cbd101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244cbcde180_0 .net *"_ivl_7", 1 0, L_00000244cbd101a8;  1 drivers
v00000244cbcde860_0 .net "addr", 31 0, v00000244cbcdf6c0_0;  alias, 1 drivers
v00000244cbcdd640_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbcdd280_0 .var/i "i", 31 0;
L_00000244cbcf09b0 .array/port v00000244cbcdd320, L_00000244cbceffb0;
L_00000244cbcf1310 .part v00000244cbcdf6c0_0, 0, 10;
L_00000244cbceffb0 .concat [ 10 2 0 0], L_00000244cbcf1310, L_00000244cbd101a8;
S_00000244cbcc07a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000244cbcc0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000244cbc3b890 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000244cbcddd20_0 .net "DataIn", 31 0, L_00000244cbcf6210;  alias, 1 drivers
v00000244cbcdf6c0_0 .var "DataOut", 31 0;
v00000244cbcdd960_0 .net "PC_Write", 0 0, v00000244cbcc8450_0;  alias, 1 drivers
v00000244cbcdddc0_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbcdde60_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
S_00000244cbcc1290 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000244cbcc0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000244cbc3b410 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000244cbc326b0 .functor NOT 1, L_00000244cbcefe70, C4<0>, C4<0>, C4<0>;
L_00000244cbc32560 .functor NOT 1, L_00000244cbcf1ef0, C4<0>, C4<0>, C4<0>;
L_00000244cbc32870 .functor AND 1, L_00000244cbc326b0, L_00000244cbc32560, C4<1>, C4<1>;
L_00000244cbbce8b0 .functor NOT 1, L_00000244cbcf14f0, C4<0>, C4<0>, C4<0>;
L_00000244cbbcebc0 .functor AND 1, L_00000244cbc32870, L_00000244cbbce8b0, C4<1>, C4<1>;
L_00000244cbbce3e0 .functor AND 32, L_00000244cbcf1c70, L_00000244cbcf1e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbbce450 .functor NOT 1, L_00000244cbcf1090, C4<0>, C4<0>, C4<0>;
L_00000244cbcf66e0 .functor NOT 1, L_00000244cbcf0230, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5790 .functor AND 1, L_00000244cbbce450, L_00000244cbcf66e0, C4<1>, C4<1>;
L_00000244cbcf6d00 .functor AND 1, L_00000244cbcf5790, L_00000244cbcf1a90, C4<1>, C4<1>;
L_00000244cbcf6050 .functor AND 32, L_00000244cbcf04b0, L_00000244cbcf1450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf61a0 .functor OR 32, L_00000244cbbce3e0, L_00000244cbcf6050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbcf6d70 .functor NOT 1, L_00000244cbceff10, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5b10 .functor AND 1, L_00000244cbcf6d70, L_00000244cbcf0550, C4<1>, C4<1>;
L_00000244cbcf6c90 .functor NOT 1, L_00000244cbcefd30, C4<0>, C4<0>, C4<0>;
L_00000244cbcf6bb0 .functor AND 1, L_00000244cbcf5b10, L_00000244cbcf6c90, C4<1>, C4<1>;
L_00000244cbcf5410 .functor AND 32, L_00000244cbcf1db0, v00000244cbcdf6c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf6830 .functor OR 32, L_00000244cbcf61a0, L_00000244cbcf5410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbcf6670 .functor NOT 1, L_00000244cbcf11d0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf5870 .functor AND 1, L_00000244cbcf6670, L_00000244cbcf0190, C4<1>, C4<1>;
L_00000244cbcf6360 .functor AND 1, L_00000244cbcf5870, L_00000244cbcf0e10, C4<1>, C4<1>;
L_00000244cbcf5cd0 .functor AND 32, L_00000244cbcf1590, L_00000244cbcf3390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf6750 .functor OR 32, L_00000244cbcf6830, L_00000244cbcf5cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cbcf53a0 .functor NOT 1, L_00000244cbcf0eb0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf6c20 .functor AND 1, L_00000244cbcf02d0, L_00000244cbcf53a0, C4<1>, C4<1>;
L_00000244cbcf60c0 .functor NOT 1, L_00000244cbcf0af0, C4<0>, C4<0>, C4<0>;
L_00000244cbcf6130 .functor AND 1, L_00000244cbcf6c20, L_00000244cbcf60c0, C4<1>, C4<1>;
L_00000244cbcf63d0 .functor AND 32, L_00000244cbcef830, v00000244cbcc5240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbcf6210 .functor OR 32, L_00000244cbcf6750, L_00000244cbcf63d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbcdf260_0 .net *"_ivl_1", 0 0, L_00000244cbcefe70;  1 drivers
v00000244cbcdf8a0_0 .net *"_ivl_11", 0 0, L_00000244cbcf14f0;  1 drivers
v00000244cbcde900_0 .net *"_ivl_12", 0 0, L_00000244cbbce8b0;  1 drivers
v00000244cbcdd1e0_0 .net *"_ivl_14", 0 0, L_00000244cbbcebc0;  1 drivers
v00000244cbcddf00_0 .net *"_ivl_16", 31 0, L_00000244cbcf1c70;  1 drivers
v00000244cbcdd780_0 .net *"_ivl_18", 31 0, L_00000244cbbce3e0;  1 drivers
v00000244cbcde720_0 .net *"_ivl_2", 0 0, L_00000244cbc326b0;  1 drivers
v00000244cbcde9a0_0 .net *"_ivl_21", 0 0, L_00000244cbcf1090;  1 drivers
v00000244cbcde040_0 .net *"_ivl_22", 0 0, L_00000244cbbce450;  1 drivers
v00000244cbcde220_0 .net *"_ivl_25", 0 0, L_00000244cbcf0230;  1 drivers
v00000244cbcdda00_0 .net *"_ivl_26", 0 0, L_00000244cbcf66e0;  1 drivers
v00000244cbcdea40_0 .net *"_ivl_28", 0 0, L_00000244cbcf5790;  1 drivers
v00000244cbcdd820_0 .net *"_ivl_31", 0 0, L_00000244cbcf1a90;  1 drivers
v00000244cbcdf940_0 .net *"_ivl_32", 0 0, L_00000244cbcf6d00;  1 drivers
v00000244cbcde0e0_0 .net *"_ivl_34", 31 0, L_00000244cbcf04b0;  1 drivers
v00000244cbcde2c0_0 .net *"_ivl_36", 31 0, L_00000244cbcf6050;  1 drivers
v00000244cbcdd3c0_0 .net *"_ivl_38", 31 0, L_00000244cbcf61a0;  1 drivers
v00000244cbcddaa0_0 .net *"_ivl_41", 0 0, L_00000244cbceff10;  1 drivers
v00000244cbcddfa0_0 .net *"_ivl_42", 0 0, L_00000244cbcf6d70;  1 drivers
v00000244cbcdf440_0 .net *"_ivl_45", 0 0, L_00000244cbcf0550;  1 drivers
v00000244cbcdd460_0 .net *"_ivl_46", 0 0, L_00000244cbcf5b10;  1 drivers
v00000244cbcdd500_0 .net *"_ivl_49", 0 0, L_00000244cbcefd30;  1 drivers
v00000244cbcdef40_0 .net *"_ivl_5", 0 0, L_00000244cbcf1ef0;  1 drivers
v00000244cbcdf1c0_0 .net *"_ivl_50", 0 0, L_00000244cbcf6c90;  1 drivers
v00000244cbcdeb80_0 .net *"_ivl_52", 0 0, L_00000244cbcf6bb0;  1 drivers
v00000244cbcdefe0_0 .net *"_ivl_54", 31 0, L_00000244cbcf1db0;  1 drivers
v00000244cbcdd5a0_0 .net *"_ivl_56", 31 0, L_00000244cbcf5410;  1 drivers
v00000244cbcde5e0_0 .net *"_ivl_58", 31 0, L_00000244cbcf6830;  1 drivers
v00000244cbcdf4e0_0 .net *"_ivl_6", 0 0, L_00000244cbc32560;  1 drivers
v00000244cbcdf080_0 .net *"_ivl_61", 0 0, L_00000244cbcf11d0;  1 drivers
v00000244cbcdeea0_0 .net *"_ivl_62", 0 0, L_00000244cbcf6670;  1 drivers
v00000244cbcddb40_0 .net *"_ivl_65", 0 0, L_00000244cbcf0190;  1 drivers
v00000244cbcde360_0 .net *"_ivl_66", 0 0, L_00000244cbcf5870;  1 drivers
v00000244cbcde4a0_0 .net *"_ivl_69", 0 0, L_00000244cbcf0e10;  1 drivers
v00000244cbcde540_0 .net *"_ivl_70", 0 0, L_00000244cbcf6360;  1 drivers
v00000244cbcde7c0_0 .net *"_ivl_72", 31 0, L_00000244cbcf1590;  1 drivers
v00000244cbcded60_0 .net *"_ivl_74", 31 0, L_00000244cbcf5cd0;  1 drivers
v00000244cbcdec20_0 .net *"_ivl_76", 31 0, L_00000244cbcf6750;  1 drivers
v00000244cbcdecc0_0 .net *"_ivl_79", 0 0, L_00000244cbcf02d0;  1 drivers
v00000244cbce1f60_0 .net *"_ivl_8", 0 0, L_00000244cbc32870;  1 drivers
v00000244cbcdfc60_0 .net *"_ivl_81", 0 0, L_00000244cbcf0eb0;  1 drivers
v00000244cbce2000_0 .net *"_ivl_82", 0 0, L_00000244cbcf53a0;  1 drivers
v00000244cbcdfd00_0 .net *"_ivl_84", 0 0, L_00000244cbcf6c20;  1 drivers
v00000244cbce1060_0 .net *"_ivl_87", 0 0, L_00000244cbcf0af0;  1 drivers
v00000244cbce0a20_0 .net *"_ivl_88", 0 0, L_00000244cbcf60c0;  1 drivers
v00000244cbce20a0_0 .net *"_ivl_90", 0 0, L_00000244cbcf6130;  1 drivers
v00000244cbce1ba0_0 .net *"_ivl_92", 31 0, L_00000244cbcef830;  1 drivers
v00000244cbce07a0_0 .net *"_ivl_94", 31 0, L_00000244cbcf63d0;  1 drivers
v00000244cbce2140_0 .net "ina", 31 0, L_00000244cbcf1e50;  1 drivers
v00000244cbce1600_0 .net "inb", 31 0, L_00000244cbcf1450;  alias, 1 drivers
v00000244cbcdfee0_0 .net "inc", 31 0, v00000244cbcdf6c0_0;  alias, 1 drivers
v00000244cbce19c0_0 .net "ind", 31 0, L_00000244cbcf3390;  alias, 1 drivers
v00000244cbcdf9e0_0 .net "ine", 31 0, v00000244cbcc5240_0;  alias, 1 drivers
L_00000244cbd100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbce0de0_0 .net "inf", 31 0, L_00000244cbd100d0;  1 drivers
L_00000244cbd10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbce1c40_0 .net "ing", 31 0, L_00000244cbd10118;  1 drivers
L_00000244cbd10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cbce0340_0 .net "inh", 31 0, L_00000244cbd10160;  1 drivers
v00000244cbce0980_0 .net "out", 31 0, L_00000244cbcf6210;  alias, 1 drivers
v00000244cbce1100_0 .net "sel", 2 0, L_00000244cbcf0f50;  alias, 1 drivers
L_00000244cbcefe70 .part L_00000244cbcf0f50, 2, 1;
L_00000244cbcf1ef0 .part L_00000244cbcf0f50, 1, 1;
L_00000244cbcf14f0 .part L_00000244cbcf0f50, 0, 1;
LS_00000244cbcf1c70_0_0 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_4 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_8 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_12 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_16 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_20 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_24 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_0_28 .concat [ 1 1 1 1], L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0, L_00000244cbbcebc0;
LS_00000244cbcf1c70_1_0 .concat [ 4 4 4 4], LS_00000244cbcf1c70_0_0, LS_00000244cbcf1c70_0_4, LS_00000244cbcf1c70_0_8, LS_00000244cbcf1c70_0_12;
LS_00000244cbcf1c70_1_4 .concat [ 4 4 4 4], LS_00000244cbcf1c70_0_16, LS_00000244cbcf1c70_0_20, LS_00000244cbcf1c70_0_24, LS_00000244cbcf1c70_0_28;
L_00000244cbcf1c70 .concat [ 16 16 0 0], LS_00000244cbcf1c70_1_0, LS_00000244cbcf1c70_1_4;
L_00000244cbcf1090 .part L_00000244cbcf0f50, 2, 1;
L_00000244cbcf0230 .part L_00000244cbcf0f50, 1, 1;
L_00000244cbcf1a90 .part L_00000244cbcf0f50, 0, 1;
LS_00000244cbcf04b0_0_0 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_4 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_8 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_12 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_16 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_20 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_24 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_0_28 .concat [ 1 1 1 1], L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00, L_00000244cbcf6d00;
LS_00000244cbcf04b0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf04b0_0_0, LS_00000244cbcf04b0_0_4, LS_00000244cbcf04b0_0_8, LS_00000244cbcf04b0_0_12;
LS_00000244cbcf04b0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf04b0_0_16, LS_00000244cbcf04b0_0_20, LS_00000244cbcf04b0_0_24, LS_00000244cbcf04b0_0_28;
L_00000244cbcf04b0 .concat [ 16 16 0 0], LS_00000244cbcf04b0_1_0, LS_00000244cbcf04b0_1_4;
L_00000244cbceff10 .part L_00000244cbcf0f50, 2, 1;
L_00000244cbcf0550 .part L_00000244cbcf0f50, 1, 1;
L_00000244cbcefd30 .part L_00000244cbcf0f50, 0, 1;
LS_00000244cbcf1db0_0_0 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_4 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_8 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_12 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_16 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_20 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_24 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_0_28 .concat [ 1 1 1 1], L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0, L_00000244cbcf6bb0;
LS_00000244cbcf1db0_1_0 .concat [ 4 4 4 4], LS_00000244cbcf1db0_0_0, LS_00000244cbcf1db0_0_4, LS_00000244cbcf1db0_0_8, LS_00000244cbcf1db0_0_12;
LS_00000244cbcf1db0_1_4 .concat [ 4 4 4 4], LS_00000244cbcf1db0_0_16, LS_00000244cbcf1db0_0_20, LS_00000244cbcf1db0_0_24, LS_00000244cbcf1db0_0_28;
L_00000244cbcf1db0 .concat [ 16 16 0 0], LS_00000244cbcf1db0_1_0, LS_00000244cbcf1db0_1_4;
L_00000244cbcf11d0 .part L_00000244cbcf0f50, 2, 1;
L_00000244cbcf0190 .part L_00000244cbcf0f50, 1, 1;
L_00000244cbcf0e10 .part L_00000244cbcf0f50, 0, 1;
LS_00000244cbcf1590_0_0 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_4 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_8 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_12 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_16 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_20 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_24 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_0_28 .concat [ 1 1 1 1], L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360, L_00000244cbcf6360;
LS_00000244cbcf1590_1_0 .concat [ 4 4 4 4], LS_00000244cbcf1590_0_0, LS_00000244cbcf1590_0_4, LS_00000244cbcf1590_0_8, LS_00000244cbcf1590_0_12;
LS_00000244cbcf1590_1_4 .concat [ 4 4 4 4], LS_00000244cbcf1590_0_16, LS_00000244cbcf1590_0_20, LS_00000244cbcf1590_0_24, LS_00000244cbcf1590_0_28;
L_00000244cbcf1590 .concat [ 16 16 0 0], LS_00000244cbcf1590_1_0, LS_00000244cbcf1590_1_4;
L_00000244cbcf02d0 .part L_00000244cbcf0f50, 2, 1;
L_00000244cbcf0eb0 .part L_00000244cbcf0f50, 1, 1;
L_00000244cbcf0af0 .part L_00000244cbcf0f50, 0, 1;
LS_00000244cbcef830_0_0 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_4 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_8 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_12 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_16 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_20 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_24 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_0_28 .concat [ 1 1 1 1], L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130, L_00000244cbcf6130;
LS_00000244cbcef830_1_0 .concat [ 4 4 4 4], LS_00000244cbcef830_0_0, LS_00000244cbcef830_0_4, LS_00000244cbcef830_0_8, LS_00000244cbcef830_0_12;
LS_00000244cbcef830_1_4 .concat [ 4 4 4 4], LS_00000244cbcef830_0_16, LS_00000244cbcef830_0_20, LS_00000244cbcef830_0_24, LS_00000244cbcef830_0_28;
L_00000244cbcef830 .concat [ 16 16 0 0], LS_00000244cbcef830_1_0, LS_00000244cbcef830_1_4;
S_00000244cbcc0c50 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000244cbce08e0_0 .net "Write_Data", 31 0, v00000244cbcb2060_0;  alias, 1 drivers
v00000244cbcdff80_0 .net "addr", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbcdfa80_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbce0e80_0 .net "mem_out", 31 0, v00000244cbce1ec0_0;  alias, 1 drivers
v00000244cbce1b00_0 .net "mem_read", 0 0, v00000244cbcb2740_0;  alias, 1 drivers
v00000244cbcdfbc0_0 .net "mem_write", 0 0, v00000244cbcb2d80_0;  alias, 1 drivers
S_00000244cbcbfe40 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000244cbcc0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000244cbce1d80 .array "DataMem", 1023 0, 31 0;
v00000244cbce1e20_0 .net "Data_In", 31 0, v00000244cbcb2060_0;  alias, 1 drivers
v00000244cbce1ec0_0 .var "Data_Out", 31 0;
v00000244cbce0f20_0 .net "Write_en", 0 0, v00000244cbcb2d80_0;  alias, 1 drivers
v00000244cbce05c0_0 .net "addr", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbce0c00_0 .net "clk", 0 0, L_00000244cbc31fb0;  alias, 1 drivers
v00000244cbce0840_0 .var/i "i", 31 0;
S_00000244cbcc0de0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000244cbcec9b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000244cbcec9e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000244cbceca20 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000244cbceca58 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000244cbceca90 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000244cbcecac8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000244cbcecb00 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000244cbcecb38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000244cbcecb70 .param/l "j" 0 9 19, C4<000010000000>;
P_00000244cbcecba8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000244cbcecbe0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000244cbcecc18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000244cbcecc50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000244cbcecc88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000244cbceccc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000244cbceccf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000244cbcecd30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000244cbcecd68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000244cbcecda0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000244cbcecdd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000244cbcece10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000244cbcece48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000244cbcece80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000244cbceceb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000244cbcecef0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000244cbcdfe40_0 .net "MEM_ALU_OUT", 31 0, v00000244cbcb36e0_0;  alias, 1 drivers
v00000244cbce0160_0 .net "MEM_Data_mem_out", 31 0, v00000244cbce1ec0_0;  alias, 1 drivers
v00000244cbce1240_0 .net "MEM_memread", 0 0, v00000244cbcb2740_0;  alias, 1 drivers
v00000244cbce0020_0 .net "MEM_opcode", 11 0, v00000244cbcb45e0_0;  alias, 1 drivers
v00000244cbce0fc0_0 .net "MEM_rd_ind", 4 0, v00000244cbcb4180_0;  alias, 1 drivers
v00000244cbce0200_0 .net "MEM_rd_indzero", 0 0, v00000244cbcb2e20_0;  alias, 1 drivers
v00000244cbce1920_0 .net "MEM_regwrite", 0 0, v00000244cbcb31e0_0;  alias, 1 drivers
v00000244cbce12e0_0 .var "WB_ALU_OUT", 31 0;
v00000244cbce02a0_0 .var "WB_Data_mem_out", 31 0;
v00000244cbce0ac0_0 .var "WB_memread", 0 0;
v00000244cbce0b60_0 .var "WB_rd_ind", 4 0;
v00000244cbce0480_0 .var "WB_rd_indzero", 0 0;
v00000244cbce1420_0 .var "WB_regwrite", 0 0;
v00000244cbce0520_0 .net "clk", 0 0, L_00000244cbd0d2d0;  1 drivers
v00000244cbce14c0_0 .var "hlt", 0 0;
v00000244cbce0660_0 .net "rst", 0 0, v00000244cbcee2f0_0;  alias, 1 drivers
E_00000244cbc3acd0 .event posedge, v00000244cbcb3280_0, v00000244cbce0520_0;
S_00000244cbcc0f70 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000244cba0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000244cbd0d260 .functor AND 32, v00000244cbce02a0_0, L_00000244cbd60fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd0d3b0 .functor NOT 1, v00000244cbce0ac0_0, C4<0>, C4<0>, C4<0>;
L_00000244cbd0d420 .functor AND 32, v00000244cbce12e0_0, L_00000244cbd62150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000244cbd781e0 .functor OR 32, L_00000244cbd0d260, L_00000244cbd0d420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cbce0ca0_0 .net "Write_Data_RegFile", 31 0, L_00000244cbd781e0;  alias, 1 drivers
v00000244cbce0d40_0 .net *"_ivl_0", 31 0, L_00000244cbd60fd0;  1 drivers
v00000244cbce16a0_0 .net *"_ivl_2", 31 0, L_00000244cbd0d260;  1 drivers
v00000244cbce1740_0 .net *"_ivl_4", 0 0, L_00000244cbd0d3b0;  1 drivers
v00000244cbce17e0_0 .net *"_ivl_6", 31 0, L_00000244cbd62150;  1 drivers
v00000244cbce2780_0 .net *"_ivl_8", 31 0, L_00000244cbd0d420;  1 drivers
v00000244cbce2820_0 .net "alu_out", 31 0, v00000244cbce12e0_0;  alias, 1 drivers
v00000244cbce28c0_0 .net "mem_out", 31 0, v00000244cbce02a0_0;  alias, 1 drivers
v00000244cbce25a0_0 .net "mem_read", 0 0, v00000244cbce0ac0_0;  alias, 1 drivers
LS_00000244cbd60fd0_0_0 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_4 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_8 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_12 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_16 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_20 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_24 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_0_28 .concat [ 1 1 1 1], v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0, v00000244cbce0ac0_0;
LS_00000244cbd60fd0_1_0 .concat [ 4 4 4 4], LS_00000244cbd60fd0_0_0, LS_00000244cbd60fd0_0_4, LS_00000244cbd60fd0_0_8, LS_00000244cbd60fd0_0_12;
LS_00000244cbd60fd0_1_4 .concat [ 4 4 4 4], LS_00000244cbd60fd0_0_16, LS_00000244cbd60fd0_0_20, LS_00000244cbd60fd0_0_24, LS_00000244cbd60fd0_0_28;
L_00000244cbd60fd0 .concat [ 16 16 0 0], LS_00000244cbd60fd0_1_0, LS_00000244cbd60fd0_1_4;
LS_00000244cbd62150_0_0 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_4 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_8 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_12 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_16 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_20 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_24 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_0_28 .concat [ 1 1 1 1], L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0, L_00000244cbd0d3b0;
LS_00000244cbd62150_1_0 .concat [ 4 4 4 4], LS_00000244cbd62150_0_0, LS_00000244cbd62150_0_4, LS_00000244cbd62150_0_8, LS_00000244cbd62150_0_12;
LS_00000244cbd62150_1_4 .concat [ 4 4 4 4], LS_00000244cbd62150_0_16, LS_00000244cbd62150_0_20, LS_00000244cbd62150_0_24, LS_00000244cbd62150_0_28;
L_00000244cbd62150 .concat [ 16 16 0 0], LS_00000244cbd62150_1_0, LS_00000244cbd62150_1_4;
    .scope S_00000244cbcc07a0;
T_0 ;
    %wait E_00000244cbc39a10;
    %load/vec4 v00000244cbcdde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244cbcdf6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000244cbcdd960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000244cbcddd20_0;
    %assign/vec4 v00000244cbcdf6c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000244cbcbf990;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbcdd280_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000244cbcdd280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cbcdd280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %load/vec4 v00000244cbcdd280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cbcdd280_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 2099242, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 4196394, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 270532611, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcdd320, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000244cbcc1100;
T_2 ;
    %wait E_00000244cbc3b650;
    %load/vec4 v00000244cbcde680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000244cbccc870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbccc7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcdf300_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcddbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcdf620_0, 0;
    %assign/vec4 v00000244cbcdf580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000244cbcdf800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000244cbcdee00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000244cbccc870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbccc7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcdf300_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcddbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcdf620_0, 0;
    %assign/vec4 v00000244cbcdf580_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000244cbcdf800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000244cbcdf3a0_0;
    %assign/vec4 v00000244cbccc7d0_0, 0;
    %load/vec4 v00000244cbcdf760_0;
    %assign/vec4 v00000244cbccc870_0, 0;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000244cbcddbe0_0, 0;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244cbcdf580_0, 4, 5;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244cbcdf580_0, 4, 5;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000244cbcdf620_0, 0;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000244cbcdf300_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000244cbcdf300_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000244cbcdf3a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000244cbcdf300_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000244cbcc0610;
T_3 ;
    %wait E_00000244cbc39a10;
    %load/vec4 v00000244cbcc9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbccb010_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000244cbccb010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cbccb010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcc9a30, 0, 4;
    %load/vec4 v00000244cbccb010_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cbccb010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000244cbcc98f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000244cbccaed0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000244cbcca070_0;
    %load/vec4 v00000244cbcc98f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcc9a30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbcc9a30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000244cbcc0610;
T_4 ;
    %wait E_00000244cbc3b790;
    %load/vec4 v00000244cbcc98f0_0;
    %load/vec4 v00000244cbcc9c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000244cbcc98f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000244cbccaed0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000244cbcca070_0;
    %assign/vec4 v00000244cbcc93f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000244cbcc9c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000244cbcc9a30, 4;
    %assign/vec4 v00000244cbcc93f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000244cbcc0610;
T_5 ;
    %wait E_00000244cbc3b790;
    %load/vec4 v00000244cbcc98f0_0;
    %load/vec4 v00000244cbcc9850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000244cbcc98f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000244cbccaed0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000244cbcca070_0;
    %assign/vec4 v00000244cbccae30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000244cbcc9850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000244cbcc9a30, 4;
    %assign/vec4 v00000244cbccae30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000244cbcc0610;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000244cbcbf800;
    %jmp t_0;
    .scope S_00000244cbcbf800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbcc8e50_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000244cbcc8e50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000244cbcc8e50_0;
    %ix/getv/s 4, v00000244cbcc8e50_0;
    %load/vec4a v00000244cbcc9a30, 4;
    %ix/getv/s 4, v00000244cbcc8e50_0;
    %load/vec4a v00000244cbcc9a30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000244cbcc8e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cbcc8e50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000244cbcc0610;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000244cbcbffd0;
T_7 ;
    %wait E_00000244cbc3a2d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbccac50_0, 0, 32;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000244cbcc9ad0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000244cbccac50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000244cbcc9ad0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000244cbccac50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbcca110_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000244cbcc9ad0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000244cbcc9ad0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000244cbccac50_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000244cbcbfb20;
T_8 ;
    %wait E_00000244cbc39a10;
    %load/vec4 v00000244cbcc74b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000244cbccde50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244cbccde50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000244cbcc6330_0;
    %load/vec4 v00000244cbccdf90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000244cbcc6330_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000244cbcbfb20;
T_9 ;
    %wait E_00000244cbc39a10;
    %load/vec4 v00000244cbcc74b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc8810_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000244cbcc7050_0;
    %assign/vec4 v00000244cbcc8810_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000244cbcc15b0;
T_10 ;
    %wait E_00000244cbc3a290;
    %load/vec4 v00000244cbcc79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc8450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc75f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc6470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc63d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc81d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000244cbcc65b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000244cbcc6c90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000244cbcc7370_0;
    %load/vec4 v00000244cbcc8a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000244cbcc7a50_0;
    %load/vec4 v00000244cbcc8a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000244cbcc6fb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000244cbcc6d30_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000244cbcc7370_0;
    %load/vec4 v00000244cbcc7190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000244cbcc7a50_0;
    %load/vec4 v00000244cbcc7190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc8450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc75f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc6470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc81d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000244cbcc8270_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc8450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc75f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc6470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc81d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc8450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cbcc75f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc6470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcc81d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000244cbcbfcb0;
T_11 ;
    %wait E_00000244cbc3a490;
    %load/vec4 v00000244cbcc2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc3d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc3120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc3e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc39e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc2400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc1be0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc2f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc34e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc1a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc29a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc3760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc1960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc2040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc18c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc1c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc1aa0_0, 0;
    %assign/vec4 v00000244cbcc3940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000244cbcc1f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000244cbcc1fa0_0;
    %assign/vec4 v00000244cbcc3940_0, 0;
    %load/vec4 v00000244cbcc24a0_0;
    %assign/vec4 v00000244cbcc1aa0_0, 0;
    %load/vec4 v00000244cbcc2900_0;
    %assign/vec4 v00000244cbcc1c80_0, 0;
    %load/vec4 v00000244cbcc3a80_0;
    %assign/vec4 v00000244cbcc18c0_0, 0;
    %load/vec4 v00000244cbcc2180_0;
    %assign/vec4 v00000244cbcc2040_0, 0;
    %load/vec4 v00000244cbcc22c0_0;
    %assign/vec4 v00000244cbcc1960_0, 0;
    %load/vec4 v00000244cbcc2540_0;
    %assign/vec4 v00000244cbcc3760_0, 0;
    %load/vec4 v00000244cbcc3bc0_0;
    %assign/vec4 v00000244cbcc29a0_0, 0;
    %load/vec4 v00000244cbcc3440_0;
    %assign/vec4 v00000244cbcc1a00_0, 0;
    %load/vec4 v00000244cbcc2220_0;
    %assign/vec4 v00000244cbcc34e0_0, 0;
    %load/vec4 v00000244cbcc2860_0;
    %assign/vec4 v00000244cbcc2f40_0, 0;
    %load/vec4 v00000244cbcc20e0_0;
    %assign/vec4 v00000244cbcc1be0_0, 0;
    %load/vec4 v00000244cbcc25e0_0;
    %assign/vec4 v00000244cbcc36c0_0, 0;
    %load/vec4 v00000244cbcc3080_0;
    %assign/vec4 v00000244cbcc2400_0, 0;
    %load/vec4 v00000244cbcc3ee0_0;
    %assign/vec4 v00000244cbcc39e0_0, 0;
    %load/vec4 v00000244cbcc1e60_0;
    %assign/vec4 v00000244cbcc3e40_0, 0;
    %load/vec4 v00000244cbcc1d20_0;
    %assign/vec4 v00000244cbcc2720_0, 0;
    %load/vec4 v00000244cbcc33a0_0;
    %assign/vec4 v00000244cbcc3120_0, 0;
    %load/vec4 v00000244cbcc3b20_0;
    %assign/vec4 v00000244cbcc3d00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc3d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc3120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc3e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc39e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc2400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc1be0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc2f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc34e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc1a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc29a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc3760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc1960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc2040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc18c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc1c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc1aa0_0, 0;
    %assign/vec4 v00000244cbcc3940_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000244cbcc0480;
T_12 ;
    %wait E_00000244cbc3a250;
    %load/vec4 v00000244cbcce0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc45c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc5240_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc54c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc52e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc5060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4520_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc42a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc47a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc56a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc4980_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc51a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc4b60_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000244cbcc48e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4020_0, 0;
    %assign/vec4 v00000244cbcc5420_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000244cbccddb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000244cbcc2ae0_0;
    %assign/vec4 v00000244cbcc5420_0, 0;
    %load/vec4 v00000244cbcc2cc0_0;
    %assign/vec4 v00000244cbcc4020_0, 0;
    %load/vec4 v00000244cbcc5560_0;
    %assign/vec4 v00000244cbcc48e0_0, 0;
    %load/vec4 v00000244cbcc5100_0;
    %assign/vec4 v00000244cbcc4b60_0, 0;
    %load/vec4 v00000244cbcc43e0_0;
    %assign/vec4 v00000244cbcc51a0_0, 0;
    %load/vec4 v00000244cbcc4340_0;
    %assign/vec4 v00000244cbcc4980_0, 0;
    %load/vec4 v00000244cbcc2b80_0;
    %assign/vec4 v00000244cbcc56a0_0, 0;
    %load/vec4 v00000244cbcc5600_0;
    %assign/vec4 v00000244cbcc4ac0_0, 0;
    %load/vec4 v00000244cbcc4660_0;
    %assign/vec4 v00000244cbcc4c00_0, 0;
    %load/vec4 v00000244cbcc4fc0_0;
    %assign/vec4 v00000244cbcc4ca0_0, 0;
    %load/vec4 v00000244cbcc40c0_0;
    %assign/vec4 v00000244cbcc47a0_0, 0;
    %load/vec4 v00000244cbcc4f20_0;
    %assign/vec4 v00000244cbcc42a0_0, 0;
    %load/vec4 v00000244cbcc4840_0;
    %assign/vec4 v00000244cbcc4520_0, 0;
    %load/vec4 v00000244cbcc4480_0;
    %assign/vec4 v00000244cbcc4700_0, 0;
    %load/vec4 v00000244cbcc4de0_0;
    %assign/vec4 v00000244cbcc5060_0, 0;
    %load/vec4 v00000244cbcc4d40_0;
    %assign/vec4 v00000244cbcc52e0_0, 0;
    %load/vec4 v00000244cbcc4e80_0;
    %assign/vec4 v00000244cbcc4200_0, 0;
    %load/vec4 v00000244cbcc4a20_0;
    %assign/vec4 v00000244cbcc4160_0, 0;
    %load/vec4 v00000244cbcc2d60_0;
    %assign/vec4 v00000244cbcc54c0_0, 0;
    %load/vec4 v00000244cbcc2c20_0;
    %assign/vec4 v00000244cbcc5240_0, 0;
    %load/vec4 v00000244cbcc5380_0;
    %assign/vec4 v00000244cbcc45c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc45c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc5240_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc54c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc52e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc5060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4520_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc42a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc47a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcc4ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc56a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc4980_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc51a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcc4b60_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000244cbcc48e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcc4020_0, 0;
    %assign/vec4 v00000244cbcc5420_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000244cba78450;
T_13 ;
    %wait E_00000244cbc3a310;
    %load/vec4 v00000244cbcb7510_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000244cbcb7330_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000244cba782c0;
T_14 ;
    %wait E_00000244cbc3a090;
    %load/vec4 v00000244cbcb7470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000244cbcb6390_0;
    %pad/u 33;
    %load/vec4 v00000244cbcb64d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000244cbcb64d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000244cbcb70b0_0;
    %load/vec4 v00000244cbcb64d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244cbcb6390_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000244cbcb64d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000244cbcb64d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %load/vec4 v00000244cbcb6390_0;
    %ix/getv 4, v00000244cbcb64d0_0;
    %shiftl 4;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000244cbcb64d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000244cbcb70b0_0;
    %load/vec4 v00000244cbcb64d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244cbcb6390_0;
    %load/vec4 v00000244cbcb64d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000244cbcb64d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %load/vec4 v00000244cbcb6390_0;
    %ix/getv 4, v00000244cbcb64d0_0;
    %shiftr 4;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %load/vec4 v00000244cbcb6390_0;
    %load/vec4 v00000244cbcb64d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cbcb70b0_0, 0;
    %load/vec4 v00000244cbcb64d0_0;
    %load/vec4 v00000244cbcb6390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000244cbcb73d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000244cba79b60;
T_15 ;
    %wait E_00000244cbc3a710;
    %load/vec4 v00000244cbcb3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000244cbcb2e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcb31e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcb2d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbcb2740_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000244cbcb45e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbcb4180_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbcb2060_0, 0;
    %assign/vec4 v00000244cbcb36e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000244cbbd6350_0;
    %assign/vec4 v00000244cbcb36e0_0, 0;
    %load/vec4 v00000244cbcb1fc0_0;
    %assign/vec4 v00000244cbcb2060_0, 0;
    %load/vec4 v00000244cbcb4540_0;
    %assign/vec4 v00000244cbcb4180_0, 0;
    %load/vec4 v00000244cbbbdd10_0;
    %assign/vec4 v00000244cbcb45e0_0, 0;
    %load/vec4 v00000244cbbd6670_0;
    %assign/vec4 v00000244cbcb2740_0, 0;
    %load/vec4 v00000244cbbbe710_0;
    %assign/vec4 v00000244cbcb2d80_0, 0;
    %load/vec4 v00000244cbcb3a00_0;
    %assign/vec4 v00000244cbcb31e0_0, 0;
    %load/vec4 v00000244cbcb2240_0;
    %assign/vec4 v00000244cbcb2e20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000244cbcbfe40;
T_16 ;
    %wait E_00000244cbc3b790;
    %load/vec4 v00000244cbce0f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000244cbce1e20_0;
    %load/vec4 v00000244cbce05c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbce1d80, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000244cbcbfe40;
T_17 ;
    %wait E_00000244cbc3b790;
    %load/vec4 v00000244cbce05c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244cbce1d80, 4;
    %assign/vec4 v00000244cbce1ec0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000244cbcbfe40;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbce0840_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000244cbce0840_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cbce0840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cbce1d80, 0, 4;
    %load/vec4 v00000244cbce0840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cbce0840_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000244cbcbfe40;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cbce0840_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000244cbce0840_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000244cbce0840_0;
    %load/vec4a v00000244cbce1d80, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000244cbce0840_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000244cbce0840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cbce0840_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000244cbcc0de0;
T_20 ;
    %wait E_00000244cbc3acd0;
    %load/vec4 v00000244cbce0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000244cbce0480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbce14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbce1420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cbce0ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000244cbce0b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000244cbce02a0_0, 0;
    %assign/vec4 v00000244cbce12e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000244cbcdfe40_0;
    %assign/vec4 v00000244cbce12e0_0, 0;
    %load/vec4 v00000244cbce0160_0;
    %assign/vec4 v00000244cbce02a0_0, 0;
    %load/vec4 v00000244cbce1240_0;
    %assign/vec4 v00000244cbce0ac0_0, 0;
    %load/vec4 v00000244cbce0fc0_0;
    %assign/vec4 v00000244cbce0b60_0, 0;
    %load/vec4 v00000244cbce1920_0;
    %assign/vec4 v00000244cbce1420_0, 0;
    %load/vec4 v00000244cbce0200_0;
    %assign/vec4 v00000244cbce0480_0, 0;
    %load/vec4 v00000244cbce0020_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000244cbce14c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000244cba0d800;
T_21 ;
    %wait E_00000244cbc3a990;
    %load/vec4 v00000244cbced990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244cbced2b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000244cbced2b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000244cbced2b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000244cba8a010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244cbcee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244cbcee2f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000244cba8a010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000244cbcee1b0_0;
    %inv;
    %assign/vec4 v00000244cbcee1b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000244cba8a010;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244cbcee2f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244cbcee2f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000244cbcee070_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
