Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: pwm_tester.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm_tester.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm_tester"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : pwm_tester
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fpga_project\pwm_fpga\pwm.v" into library work
Parsing module <pwm>.
Analyzing Verilog file "D:\fpga_project\pwm_fpga\pwm_tester.v" into library work
Parsing module <pwm_tester>.
WARNING:HDLCompiler:751 - "D:\fpga_project\pwm_fpga\pwm_tester.v" Line 25: Redeclaration of ansi port led2 is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm_tester>.
WARNING:HDLCompiler:413 - "D:\fpga_project\pwm_fpga\pwm_tester.v" Line 38: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\pwm_fpga\pwm_tester.v" Line 50: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <pwm>.
WARNING:HDLCompiler:872 - "D:\fpga_project\pwm_fpga\pwm.v" Line 34: Using initial value of prescaler_temp since it is never assigned
WARNING:HDLCompiler:413 - "D:\fpga_project\pwm_fpga\pwm.v" Line 47: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\pwm_fpga\pwm.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\fpga_project\pwm_fpga\pwm_tester.v" Line 56: Size mismatch in connection of port <top>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "D:\fpga_project\pwm_fpga\pwm_tester.v" Line 22: Net <prescaler[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm_tester>.
    Related source file is "D:\fpga_project\pwm_fpga\pwm_tester.v".
WARNING:Xst:2935 - Signal 'prescaler', unconnected in block 'pwm_tester', is tied to its initial value (00000000000000000000000001100100).
WARNING:Xst:2935 - Signal 'led2', unconnected in block 'pwm_tester', is tied to its initial value (0).
    Found 1-bit register for signal <key_holder>.
    Found 32-bit register for signal <c>.
    Found 10-bit register for signal <max>.
    Found 10-bit adder for signal <max[9]_GND_1_o_add_3_OUT> created at line 38.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_8_OUT> created at line 47.
    Found 10-bit adder for signal <max[9]_GND_1_o_add_10_OUT> created at line 50.
    Found 10-bit comparator lessequal for signal <n0006> created at line 45
    Found 32-bit comparator greater for signal <n0010> created at line 48
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <pwm_tester> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "D:\fpga_project\pwm_fpga\pwm.v".
    Found 1-bit register for signal <pwm_out>.
    Found 10-bit register for signal <counter_4_pwm>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_1_OUT> created at line 43.
    Found 10-bit adder for signal <counter_4_pwm[9]_GND_2_o_add_9_OUT> created at line 54.
    Found 10-bit comparator greater for signal <counter_4_pwm[9]_count_2_reach_2_top[9]_LessThan_6_o> created at line 46
    Found 10-bit comparator lessequal for signal <n0007> created at line 51
    Found 10-bit comparator lessequal for signal <n0009> created at line 51
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 3
 32-bit adder                                          : 2
# Registers                                            : 6
 1-bit register                                        : 2
 10-bit register                                       : 2
 32-bit register                                       : 2
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter_4_pwm>: 1 register on signal <counter_4_pwm>.
Unit <pwm> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_tester>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <pwm_tester> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 32-bit adder                                          : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm_tester> ...

Optimizing unit <pwm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm_tester, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm_tester.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 501
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 133
#      LUT2                        : 4
#      LUT3                        : 5
#      LUT4                        : 18
#      LUT5                        : 19
#      LUT6                        : 34
#      MUXCY                       : 146
#      VCC                         : 1
#      XORCY                       : 132
# FlipFlops/Latches                : 86
#      FD                          : 10
#      FD_1                        : 11
#      FDR                         : 64
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  11440     0%  
 Number of Slice LUTs:                  221  out of   5720     3%  
    Number used as Logic:               221  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    256
   Number with an unused Flip Flop:     170  out of    256    66%  
   Number with an unused LUT:            35  out of    256    13%  
   Number of fully used LUT-FF pairs:    51  out of    256    19%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.894ns (Maximum Frequency: 112.435MHz)
   Minimum input arrival time before clock: 9.061ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.894ns (frequency: 112.435MHz)
  Total number of paths / destination ports: 69825 / 151
-------------------------------------------------------------------------
Delay:               4.447ns (Levels of Logic = 3)
  Source:            max_9 (FF)
  Destination:       p1/counter_4_pwm_9 (FF)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: max_9 to p1/counter_4_pwm_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.525   1.234  max_9 (max_9)
     LUT5:I0->O            4   0.254   0.804  p1/GND_2_o_GND_2_o_equal_5_o<9>_SW0 (N10)
     LUT6:I5->O            8   0.254   1.052  p1/GND_2_o_GND_2_o_equal_5_o<9> (p1/GND_2_o_GND_2_o_equal_5_o)
     LUT6:I4->O            1   0.250   0.000  p1/counter_4_pwm_9_rstpot (p1/counter_4_pwm_9_rstpot)
     FD:D                      0.074          p1/counter_4_pwm_9
    ----------------------------------------
    Total                      4.447ns (1.357ns logic, 3.090ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 248 / 11
-------------------------------------------------------------------------
Offset:              9.061ns (Levels of Logic = 7)
  Source:            key (PAD)
  Destination:       max_5 (FF)
  Destination Clock: clock falling

  Data Path: key to max_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.499  key_IBUF (key_IBUF)
     LUT5:I0->O            2   0.254   0.834  Mmux_max[9]_max[9]_mux_5_OUT41 (max[9]_max[9]_mux_5_OUT<3>)
     LUT4:I2->O            1   0.250   0.682  PWR_1_o_max[9]_LessThan_7_o_SW2 (N54)
     LUT6:I5->O           14   0.254   1.127  PWR_1_o_max[9]_LessThan_7_o (PWR_1_o_max[9]_LessThan_7_o1)
     LUT3:I2->O            2   0.254   1.156  Mmux_n003651 (Madd_max[9]_GND_1_o_add_10_OUT_lut<4>)
     LUT5:I0->O            5   0.254   0.841  Madd_max[9]_GND_1_o_add_10_OUT_cy<4>11 (Madd_max[9]_GND_1_o_add_10_OUT_cy<4>)
     LUT6:I5->O            1   0.254   0.000  Mmux_max[9]_max[9]_mux_12_OUT81 (max[9]_max[9]_mux_12_OUT<7>)
     FD_1:D                    0.074          max_7
    ----------------------------------------
    Total                      9.061ns (2.922ns logic, 6.139ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            p1/pwm_out (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      clock rising

  Data Path: p1/pwm_out to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  p1/pwm_out (p1/pwm_out)
     OBUF:I->O                 2.912          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.052|    4.447|    8.043|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.49 secs
 
--> 

Total memory usage is 299296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

