{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704519093393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704519093393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 11:01:33 2024 " "Processing started: Sat Jan  6 11:01:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704519093393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519093393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519093393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704519093504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704519093504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file Fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fault_detection " "Found entity 1: Fault_detection" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_control.v 0 0 " "Found 0 design units, including 0 entities, in source file pid_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file line_follower1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower1 " "Found entity 1: line_follower1" {  } { { "line_follower1.bdf" "" { Schematic "/home/atharv/e-yantra/Line_Following/line_follower1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(40) " "Verilog HDL information at pwm_generator1.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator1.v" "" { Text "/home/atharv/e-yantra/Line_Following/pwm_generator1.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704519098753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator1.v" "" { Text "/home/atharv/e-yantra/Line_Following/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator2.v(41) " "Verilog HDL information at pwm_generator2.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator2.v" "" { Text "/home/atharv/e-yantra/Line_Following/pwm_generator2.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704519098753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator2.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator2 " "Found entity 1: pwm_generator2" {  } { { "pwm_generator2.v" "" { Text "/home/atharv/e-yantra/Line_Following/pwm_generator2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiate_LFA.v 1 1 " "Found 1 design units, including 1 entities, in source file instantiate_LFA.v" { { "Info" "ISGN_ENTITY_NAME" "1 instantiate_LFA " "Found entity 1: instantiate_LFA" {  } { { "instantiate_LFA.v" "" { Text "/home/atharv/e-yantra/Line_Following/instantiate_LFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "/home/atharv/e-yantra/Line_Following/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "demux_2.v" "" { Text "/home/atharv/e-yantra/Line_Following/demux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux_1.v" "" { Text "/home/atharv/e-yantra/Line_Following/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "adc_controller.v" "" { Text "/home/atharv/e-yantra/Line_Following/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519098756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_scaling_pwm instantiate_LFA.v(35) " "Verilog HDL Implicit Net warning at instantiate_LFA.v(35): created implicit net for \"freq_scaling_pwm\"" {  } { { "instantiate_LFA.v" "" { Text "/home/atharv/e-yantra/Line_Following/instantiate_LFA.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704519098789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst\"" {  } { { "line_follower.v" "b2v_inst" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst2 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst2\"" {  } { { "line_follower.v" "b2v_inst2" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(29) " "Verilog HDL assignment warning at Line_Following.v(29): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_a Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"m1_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_b Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"m1_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_a Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"m2_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_b Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"m2_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_left Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"dutycyc_left\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_right Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"dutycyc_right\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node_flag Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"node_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nodes Line_Following.v(21) " "Verilog HDL Always Construct warning at Line_Following.v(21): inferring latch(es) for variable \"nodes\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nodes\[0\] Line_Following.v(21) " "Inferred latch for \"nodes\[0\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nodes\[1\] Line_Following.v(21) " "Inferred latch for \"nodes\[1\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nodes\[2\] Line_Following.v(21) " "Inferred latch for \"nodes\[2\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nodes\[3\] Line_Following.v(21) " "Inferred latch for \"nodes\[3\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node_flag Line_Following.v(21) " "Inferred latch for \"node_flag\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[0\] Line_Following.v(21) " "Inferred latch for \"dutycyc_right\[0\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[1\] Line_Following.v(21) " "Inferred latch for \"dutycyc_right\[1\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[2\] Line_Following.v(21) " "Inferred latch for \"dutycyc_right\[2\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098802 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[3\] Line_Following.v(21) " "Inferred latch for \"dutycyc_right\[3\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[0\] Line_Following.v(21) " "Inferred latch for \"dutycyc_left\[0\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[1\] Line_Following.v(21) " "Inferred latch for \"dutycyc_left\[1\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[2\] Line_Following.v(21) " "Inferred latch for \"dutycyc_left\[2\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[3\] Line_Following.v(21) " "Inferred latch for \"dutycyc_left\[3\]\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_b Line_Following.v(21) " "Inferred latch for \"m2_b\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_a Line_Following.v(21) " "Inferred latch for \"m2_a\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_b Line_Following.v(21) " "Inferred latch for \"m1_b\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_a Line_Following.v(21) " "Inferred latch for \"m1_a\" at Line_Following.v(21)" {  } { { "Line_Following.v" "" { Text "/home/atharv/e-yantra/Line_Following/Line_Following.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519098803 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:b2v_inst3 " "Elaborating entity \"demux\" for hierarchy \"demux:b2v_inst3\"" {  } { { "line_follower.v" "b2v_inst3" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst5 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst5\"" {  } { { "line_follower.v" "b2v_inst5" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst6 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst6\"" {  } { { "line_follower.v" "b2v_inst6" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fault_detection Fault_detection:b2v_inst8 " "Elaborating entity \"Fault_detection\" for hierarchy \"Fault_detection:b2v_inst8\"" {  } { { "line_follower.v" "b2v_inst8" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519098809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(60) " "Verilog HDL assignment warning at Fault_detection.v(60): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704519098809 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(89) " "Verilog HDL assignment warning at Fault_detection.v(89): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704519098809 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fault_detection.v(101) " "Verilog HDL assignment warning at Fault_detection.v(101): truncated value with size 32 to match size of target (4)" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704519098810 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(107) " "Verilog HDL assignment warning at Fault_detection.v(107): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704519098810 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.data_a 0 Fault_detection.v(17) " "Net \"msg_contain.data_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704519098810 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.waddr_a 0 Fault_detection.v(17) " "Net \"msg_contain.waddr_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704519098810 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.we_a 0 Fault_detection.v(17) " "Net \"msg_contain.we_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharv/e-yantra/Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704519098810 "|line_follower|Fault_detection:b2v_inst8"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8524 " "Found entity 1: altsyncram_8524" {  } { { "db/altsyncram_8524.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/altsyncram_8524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519099982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519099982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519100018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519100018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519100039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519100039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519100064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519100064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharv/e-yantra/Line_Following/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519100087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519100087 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519100401 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704519100487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.06.11:01:42 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl " "2024.01.06.11:01:42 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519102560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519103752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519103820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519104635 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704519105301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde63dadb7/alt_sld_fab.v" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105693 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704519105742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519105742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704519106589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1_R1 GND " "Pin \"led1_R1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led1_R1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_G1 GND " "Pin \"led1_G1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led1_G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_R2 GND " "Pin \"led2_R2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led2_R2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_G2 GND " "Pin \"led2_G2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led2_G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_R3 GND " "Pin \"led3_R3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led3_R3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_G3 GND " "Pin \"led3_G3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharv/e-yantra/Line_Following/line_follower.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704519106770 "|line_follower|led3_G3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704519106770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519106827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharv/e-yantra/Line_Following/output_files/Line_Following.map.smsg " "Generated suppressed messages file /home/atharv/e-yantra/Line_Following/output_files/Line_Following.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519107254 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 211 213 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 211 of its 213 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1704519107885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704519107911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704519107911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2121 " "Implemented 2121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704519108036 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704519108036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2006 " "Implemented 2006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704519108036 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704519108036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704519108036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704519108044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 11:01:48 2024 " "Processing ended: Sat Jan  6 11:01:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704519108044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704519108044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704519108044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704519108044 ""}
