
sdram.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  10:	e3e01000 	mvn	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	e59f0044 	ldr	r0, [pc, #68]	; 64 <halt+0x4>
  1c:	e3a01005 	mov	r1, #5
  20:	e5801000 	str	r1, [r0]
  24:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  28:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  2c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  30:	e59f0030 	ldr	r0, [pc, #48]	; 68 <halt+0x8>
  34:	e59f1030 	ldr	r1, [pc, #48]	; 6c <halt+0xc>
  38:	e5801000 	str	r1, [r0]
  3c:	e3a01000 	mov	r1, #0
  40:	e5910000 	ldr	r0, [r1]
  44:	e5811000 	str	r1, [r1]
  48:	e5912000 	ldr	r2, [r1]
  4c:	e1510002 	cmp	r1, r2
  50:	e59fd018 	ldr	sp, [pc, #24]	; 70 <halt+0x10>
  54:	03a0da01 	moveq	sp, #4096	; 0x1000
  58:	05810000 	streq	r0, [r1]
  5c:	eb0000e9 	bl	408 <main>

00000060 <halt>:
  60:	eafffffe 	b	60 <halt>
  64:	4c000014 	stcmi	0, cr0, [r0], {20}
  68:	4c000004 	stcmi	0, cr0, [r0], {4}
  6c:	0005c011 	andeq	ip, r5, r1, lsl r0
  70:	40001000 	andmi	r1, r0, r0

00000074 <delay>:
  74:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  78:	e28db000 	add	fp, sp, #0
  7c:	e24dd00c 	sub	sp, sp, #12
  80:	e50b0008 	str	r0, [fp, #-8]
  84:	e51b3008 	ldr	r3, [fp, #-8]
  88:	e3530000 	cmp	r3, #0
  8c:	03a02000 	moveq	r2, #0
  90:	13a02001 	movne	r2, #1
  94:	e20220ff 	and	r2, r2, #255	; 0xff
  98:	e2433001 	sub	r3, r3, #1
  9c:	e50b3008 	str	r3, [fp, #-8]
  a0:	e3520000 	cmp	r2, #0
  a4:	1afffff6 	bne	84 <delay+0x10>
  a8:	e28bd000 	add	sp, fp, #0
  ac:	e8bd0800 	pop	{fp}
  b0:	e12fff1e 	bx	lr

000000b4 <ledtest>:
  b4:	e92d4800 	push	{fp, lr}
  b8:	e28db004 	add	fp, sp, #4
  bc:	e24dd008 	sub	sp, sp, #8
  c0:	e3a03000 	mov	r3, #0
  c4:	e50b300c 	str	r3, [fp, #-12]
  c8:	e59f309c 	ldr	r3, [pc, #156]	; 16c <ledtest+0xb8>
  cc:	e59f2098 	ldr	r2, [pc, #152]	; 16c <ledtest+0xb8>
  d0:	e5922000 	ldr	r2, [r2]
  d4:	e3c22c3f 	bic	r2, r2, #16128	; 0x3f00
  d8:	e5832000 	str	r2, [r3]
  dc:	e59f3088 	ldr	r3, [pc, #136]	; 16c <ledtest+0xb8>
  e0:	e59f2084 	ldr	r2, [pc, #132]	; 16c <ledtest+0xb8>
  e4:	e5922000 	ldr	r2, [r2]
  e8:	e3822c15 	orr	r2, r2, #5376	; 0x1500
  ec:	e5832000 	str	r2, [r3]
  f0:	ea000000 	b	f8 <ledtest+0x44>
  f4:	e1a00000 	nop			; (mov r0, r0)
  f8:	e51b300c 	ldr	r3, [fp, #-12]
  fc:	e1e03003 	mvn	r3, r3
 100:	e50b3008 	str	r3, [fp, #-8]
 104:	e51b3008 	ldr	r3, [fp, #-8]
 108:	e2033007 	and	r3, r3, #7
 10c:	e50b3008 	str	r3, [fp, #-8]
 110:	e59f3058 	ldr	r3, [pc, #88]	; 170 <ledtest+0xbc>
 114:	e59f2054 	ldr	r2, [pc, #84]	; 170 <ledtest+0xbc>
 118:	e5922000 	ldr	r2, [r2]
 11c:	e3c22070 	bic	r2, r2, #112	; 0x70
 120:	e5832000 	str	r2, [r3]
 124:	e59f3044 	ldr	r3, [pc, #68]	; 170 <ledtest+0xbc>
 128:	e59f2040 	ldr	r2, [pc, #64]	; 170 <ledtest+0xbc>
 12c:	e5921000 	ldr	r1, [r2]
 130:	e51b2008 	ldr	r2, [fp, #-8]
 134:	e1a02202 	lsl	r2, r2, #4
 138:	e1812002 	orr	r2, r1, r2
 13c:	e5832000 	str	r2, [r3]
 140:	e59f002c 	ldr	r0, [pc, #44]	; 174 <ledtest+0xc0>
 144:	ebffffca 	bl	74 <delay>
 148:	e51b300c 	ldr	r3, [fp, #-12]
 14c:	e2833001 	add	r3, r3, #1
 150:	e50b300c 	str	r3, [fp, #-12]
 154:	e51b300c 	ldr	r3, [fp, #-12]
 158:	e3530008 	cmp	r3, #8
 15c:	1affffe4 	bne	f4 <ledtest+0x40>
 160:	e3a03000 	mov	r3, #0
 164:	e50b300c 	str	r3, [fp, #-12]
 168:	eaffffe2 	b	f8 <ledtest+0x44>
 16c:	56000050 	undefined instruction 0x56000050
 170:	56000054 	undefined instruction 0x56000054
 174:	000186a0 	andeq	r8, r1, r0, lsr #13

00000178 <uart0_init>:
 178:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 17c:	e28db000 	add	fp, sp, #0
 180:	e59f3064 	ldr	r3, [pc, #100]	; 1ec <uart0_init+0x74>
 184:	e59f2060 	ldr	r2, [pc, #96]	; 1ec <uart0_init+0x74>
 188:	e5922000 	ldr	r2, [r2]
 18c:	e3c220f0 	bic	r2, r2, #240	; 0xf0
 190:	e5832000 	str	r2, [r3]
 194:	e59f3050 	ldr	r3, [pc, #80]	; 1ec <uart0_init+0x74>
 198:	e59f204c 	ldr	r2, [pc, #76]	; 1ec <uart0_init+0x74>
 19c:	e5922000 	ldr	r2, [r2]
 1a0:	e38220a0 	orr	r2, r2, #160	; 0xa0
 1a4:	e5832000 	str	r2, [r3]
 1a8:	e59f3040 	ldr	r3, [pc, #64]	; 1f0 <uart0_init+0x78>
 1ac:	e59f203c 	ldr	r2, [pc, #60]	; 1f0 <uart0_init+0x78>
 1b0:	e5922000 	ldr	r2, [r2]
 1b4:	e3c2200c 	bic	r2, r2, #12
 1b8:	e5832000 	str	r2, [r3]
 1bc:	e3a03245 	mov	r3, #1342177284	; 0x50000004
 1c0:	e3a02005 	mov	r2, #5
 1c4:	e5832000 	str	r2, [r3]
 1c8:	e59f3024 	ldr	r3, [pc, #36]	; 1f4 <uart0_init+0x7c>
 1cc:	e3a0201a 	mov	r2, #26
 1d0:	e5832000 	str	r2, [r3]
 1d4:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1d8:	e3a02003 	mov	r2, #3
 1dc:	e5832000 	str	r2, [r3]
 1e0:	e28bd000 	add	sp, fp, #0
 1e4:	e8bd0800 	pop	{fp}
 1e8:	e12fff1e 	bx	lr
 1ec:	56000070 	undefined instruction 0x56000070
 1f0:	56000078 	undefined instruction 0x56000078
 1f4:	50000028 	andpl	r0, r0, r8, lsr #32

000001f8 <putchar>:
 1f8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1fc:	e28db000 	add	fp, sp, #0
 200:	e24dd00c 	sub	sp, sp, #12
 204:	e50b0008 	str	r0, [fp, #-8]
 208:	e59f3028 	ldr	r3, [pc, #40]	; 238 <putchar+0x40>
 20c:	e5933000 	ldr	r3, [r3]
 210:	e2033004 	and	r3, r3, #4
 214:	e3530000 	cmp	r3, #0
 218:	0afffffa 	beq	208 <putchar+0x10>
 21c:	e59f3018 	ldr	r3, [pc, #24]	; 23c <putchar+0x44>
 220:	e51b2008 	ldr	r2, [fp, #-8]
 224:	e20220ff 	and	r2, r2, #255	; 0xff
 228:	e5c32000 	strb	r2, [r3]
 22c:	e28bd000 	add	sp, fp, #0
 230:	e8bd0800 	pop	{fp}
 234:	e12fff1e 	bx	lr
 238:	50000010 	andpl	r0, r0, r0, lsl r0
 23c:	50000020 	andpl	r0, r0, r0, lsr #32

00000240 <getchar>:
 240:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 244:	e28db000 	add	fp, sp, #0
 248:	e59f3028 	ldr	r3, [pc, #40]	; 278 <getchar+0x38>
 24c:	e5933000 	ldr	r3, [r3]
 250:	e2033001 	and	r3, r3, #1
 254:	e3530000 	cmp	r3, #0
 258:	0afffffa 	beq	248 <getchar+0x8>
 25c:	e59f3018 	ldr	r3, [pc, #24]	; 27c <getchar+0x3c>
 260:	e5d33000 	ldrb	r3, [r3]
 264:	e20330ff 	and	r3, r3, #255	; 0xff
 268:	e1a00003 	mov	r0, r3
 26c:	e28bd000 	add	sp, fp, #0
 270:	e8bd0800 	pop	{fp}
 274:	e12fff1e 	bx	lr
 278:	50000010 	andpl	r0, r0, r0, lsl r0
 27c:	50000024 	andpl	r0, r0, r4, lsr #32

00000280 <puts>:
 280:	e92d4800 	push	{fp, lr}
 284:	e28db004 	add	fp, sp, #4
 288:	e24dd008 	sub	sp, sp, #8
 28c:	e50b0008 	str	r0, [fp, #-8]
 290:	ea000006 	b	2b0 <puts+0x30>
 294:	e51b3008 	ldr	r3, [fp, #-8]
 298:	e5d33000 	ldrb	r3, [r3]
 29c:	e1a00003 	mov	r0, r3
 2a0:	ebffffd4 	bl	1f8 <putchar>
 2a4:	e51b3008 	ldr	r3, [fp, #-8]
 2a8:	e2833001 	add	r3, r3, #1
 2ac:	e50b3008 	str	r3, [fp, #-8]
 2b0:	e51b3008 	ldr	r3, [fp, #-8]
 2b4:	e5d33000 	ldrb	r3, [r3]
 2b8:	e3530000 	cmp	r3, #0
 2bc:	1afffff4 	bne	294 <puts+0x14>
 2c0:	e24bd004 	sub	sp, fp, #4
 2c4:	e8bd4800 	pop	{fp, lr}
 2c8:	e12fff1e 	bx	lr

000002cc <sdram_init>:
 2cc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 2d0:	e28db000 	add	fp, sp, #0
 2d4:	e3a03312 	mov	r3, #1207959552	; 0x48000000
 2d8:	e3a02422 	mov	r2, #570425344	; 0x22000000
 2dc:	e5832000 	str	r2, [r3]
 2e0:	e59f304c 	ldr	r3, [pc, #76]	; 334 <sdram_init+0x68>
 2e4:	e59f204c 	ldr	r2, [pc, #76]	; 338 <sdram_init+0x6c>
 2e8:	e5832000 	str	r2, [r3]
 2ec:	e59f3048 	ldr	r3, [pc, #72]	; 33c <sdram_init+0x70>
 2f0:	e59f2040 	ldr	r2, [pc, #64]	; 338 <sdram_init+0x6c>
 2f4:	e5832000 	str	r2, [r3]
 2f8:	e59f3040 	ldr	r3, [pc, #64]	; 340 <sdram_init+0x74>
 2fc:	e59f2040 	ldr	r2, [pc, #64]	; 344 <sdram_init+0x78>
 300:	e5832000 	str	r2, [r3]
 304:	e59f303c 	ldr	r3, [pc, #60]	; 348 <sdram_init+0x7c>
 308:	e3a020b1 	mov	r2, #177	; 0xb1
 30c:	e5832000 	str	r2, [r3]
 310:	e59f3034 	ldr	r3, [pc, #52]	; 34c <sdram_init+0x80>
 314:	e3a02020 	mov	r2, #32
 318:	e5832000 	str	r2, [r3]
 31c:	e59f302c 	ldr	r3, [pc, #44]	; 350 <sdram_init+0x84>
 320:	e3a02020 	mov	r2, #32
 324:	e5832000 	str	r2, [r3]
 328:	e28bd000 	add	sp, fp, #0
 32c:	e8bd0800 	pop	{fp}
 330:	e12fff1e 	bx	lr
 334:	4800001c 	stmdami	r0, {r2, r3, r4}
 338:	00018001 	andeq	r8, r1, r1
 33c:	48000020 	stmdami	r0, {r5}
 340:	48000024 	stmdami	r0, {r2, r5}
 344:	008404f5 	strdeq	r0, [r4], r5
 348:	48000028 	stmdami	r0, {r3, r5}
 34c:	4800002c 	stmdami	r0, {r2, r3, r5}
 350:	48000030 	stmdami	r0, {r4, r5}

00000354 <sdram_test>:
 354:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 358:	e28db000 	add	fp, sp, #0
 35c:	e24dd00c 	sub	sp, sp, #12
 360:	e3a03203 	mov	r3, #805306368	; 0x30000000
 364:	e50b300c 	str	r3, [fp, #-12]
 368:	e3a03000 	mov	r3, #0
 36c:	e50b3008 	str	r3, [fp, #-8]
 370:	ea000007 	b	394 <sdram_test+0x40>
 374:	e51b3008 	ldr	r3, [fp, #-8]
 378:	e51b200c 	ldr	r2, [fp, #-12]
 37c:	e0823003 	add	r3, r2, r3
 380:	e3a02055 	mov	r2, #85	; 0x55
 384:	e5c32000 	strb	r2, [r3]
 388:	e51b3008 	ldr	r3, [fp, #-8]
 38c:	e2833001 	add	r3, r3, #1
 390:	e50b3008 	str	r3, [fp, #-8]
 394:	e51b2008 	ldr	r2, [fp, #-8]
 398:	e59f3064 	ldr	r3, [pc, #100]	; 404 <sdram_test+0xb0>
 39c:	e1520003 	cmp	r2, r3
 3a0:	dafffff3 	ble	374 <sdram_test+0x20>
 3a4:	e3a03000 	mov	r3, #0
 3a8:	e50b3008 	str	r3, [fp, #-8]
 3ac:	ea00000b 	b	3e0 <sdram_test+0x8c>
 3b0:	e51b3008 	ldr	r3, [fp, #-8]
 3b4:	e51b200c 	ldr	r2, [fp, #-12]
 3b8:	e0823003 	add	r3, r2, r3
 3bc:	e5d33000 	ldrb	r3, [r3]
 3c0:	e20330ff 	and	r3, r3, #255	; 0xff
 3c4:	e3530055 	cmp	r3, #85	; 0x55
 3c8:	0a000001 	beq	3d4 <sdram_test+0x80>
 3cc:	e3e03000 	mvn	r3, #0
 3d0:	ea000007 	b	3f4 <sdram_test+0xa0>
 3d4:	e51b3008 	ldr	r3, [fp, #-8]
 3d8:	e2833001 	add	r3, r3, #1
 3dc:	e50b3008 	str	r3, [fp, #-8]
 3e0:	e51b2008 	ldr	r2, [fp, #-8]
 3e4:	e59f3018 	ldr	r3, [pc, #24]	; 404 <sdram_test+0xb0>
 3e8:	e1520003 	cmp	r2, r3
 3ec:	daffffef 	ble	3b0 <sdram_test+0x5c>
 3f0:	e3a03000 	mov	r3, #0
 3f4:	e1a00003 	mov	r0, r3
 3f8:	e28bd000 	add	sp, fp, #0
 3fc:	e8bd0800 	pop	{fp}
 400:	e12fff1e 	bx	lr
 404:	000003e7 	andeq	r0, r0, r7, ror #7

00000408 <main>:
 408:	e92d4800 	push	{fp, lr}
 40c:	e28db004 	add	fp, sp, #4
 410:	ebffff58 	bl	178 <uart0_init>
 414:	e59f302c 	ldr	r3, [pc, #44]	; 448 <main+0x40>
 418:	e5d33000 	ldrb	r3, [r3]
 41c:	e1a00003 	mov	r0, r3
 420:	ebffff74 	bl	1f8 <putchar>
 424:	e59f301c 	ldr	r3, [pc, #28]	; 448 <main+0x40>
 428:	e5d33000 	ldrb	r3, [r3]
 42c:	e2833001 	add	r3, r3, #1
 430:	e20320ff 	and	r2, r3, #255	; 0xff
 434:	e59f300c 	ldr	r3, [pc, #12]	; 448 <main+0x40>
 438:	e5c32000 	strb	r2, [r3]
 43c:	e59f0008 	ldr	r0, [pc, #8]	; 44c <main+0x44>
 440:	ebffff0b 	bl	74 <delay>
 444:	eafffff2 	b	414 <main+0xc>
 448:	00000800 	andeq	r0, r0, r0, lsl #16
 44c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data:

00000800 <g_char>:
 800:	Address 0x00000800 is out of bounds.


Disassembly of section .rodata:

00000450 <g_char2>:
 450:	Address 0x00000450 is out of bounds.


Disassembly of section .bss:

00000804 <g_A>:
 804:	00000000 	andeq	r0, r0, r0

00000808 <g_B>:
 808:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10d0518>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
