--Mdir .
--cc
-LDFLAGS -lelf
+incdir+../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog
-CFLAGS -I../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog
+incdir+../src/elf-loader_1.0.2
-CFLAGS -I../src/elf-loader_1.0.2
+incdir+../src/mor1kx_5.0-r2/rtl/verilog
-CFLAGS -I../src/mor1kx_5.0-r2/rtl/verilog
+incdir+../src/uart16550_1.5.5-r1/rtl/verilog
-CFLAGS -I../src/uart16550_1.5.5-r1/rtl/verilog
+incdir+../src/wb_common_1.0.3
-CFLAGS -I../src/wb_common_1.0.3
+incdir+../src/verilator_tb_utils_0
-CFLAGS -I../src/verilator_tb_utils_0
+incdir+../src/mor1kx-generic_0/rtl/verilog
-CFLAGS -I../src/mor1kx-generic_0/rtl/verilog
+incdir+../src/mor1kx-generic_0/bench/verilog/include
-CFLAGS -I../src/mor1kx-generic_0/bench/verilog/include
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
../src/cdc_utils_0.1/rtl/verilog/sync2_pgen.v
../src/cdc_utils_0.1/rtl/verilog/cc561.v
../src/jtag_tap_1.13-r1/tap/rtl/verilog/tap_top.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_branch_predictor_gshare.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_branch_predictor_simple.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_branch_prediction.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_bus_if_wb32.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cache_lru.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cfgrs.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cpu_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cpu_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cpu_prontoespresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_cpu.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_ctrl_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_ctrl_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_ctrl_prontoespresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_dcache.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_decode_execute_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_decode.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_dmmu.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_execute_alu.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_fetch_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_fetch_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_fetch_prontoespresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_icache.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_immu.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_lsu_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_lsu_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_pcu.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_pic.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_rf_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_rf_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_simple_dpram_sclk.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_store_buffer.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_ticktimer.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_true_dpram_sclk.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_wb_mux_cappuccino.v
../src/mor1kx_5.0-r2/rtl/verilog/mor1kx_wb_mux_espresso.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_addsub.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_cmp.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_f2i.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_i2f.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_muldiv.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_rnd.v
../src/mor1kx_5.0-r2/rtl/verilog/pfpu32/pfpu32_top.v
../src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
../src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
../src/verilog-arbiter_0-r3/src/arbiter.v
../src/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v
../src/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v
../src/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v
../src/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v
../src/wb_ram_1.1/rtl/verilog/wb_ram.v
../src/wb_ram_1.1/rtl/verilog/wb_ram_generic.v
../src/mor1kx-generic_0/rtl/verilog/or1k_pu.v
../src/mor1kx-generic_0/rtl/verilog/wb_intercon.v
--top-module or1k_pu
--exe
../src/elf-loader_1.0.2/elf-loader.c
../src/verilator_tb_utils_0/verilator_tb_utils.cpp
../src/verilator_tb_utils_0/jtagServer.cpp
../src/mor1kx-generic_0/bench/verilator/tb.cpp
