Reading netlist file: "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\gwsynthesis\platform_ram_tang.vg"
Parsing netlist file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\gwsynthesis\platform_ram_tang.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\tangnano20k.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'sysclk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\pnr\platform_ram_tang.power.html" completed
Generate file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\pnr\platform_ram_tang.pin.html" completed
Generate file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\pnr\platform_ram_tang.rpt.html" completed
Generate file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\pnr\platform_ram_tang.rpt.txt" completed
Generate file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\pnr\platform_ram_tang.tr.html" completed
Mon Aug 07 02:59:47 2023

