import "/hu.bme.mit.gamma.sysml.testmodel/PSSM/9.3.6.6_Exiting_005/.Verification0.gsm"
@ ("E<> T3_statechart_Exiting005_StatechartStatechart")
trace Exiting005Trace of Exiting005
step {
	act {
		reset
	}
	assert {
		state statechart_Exiting005_StatechartStatechart.SubExiting005.wait;
		variable statechart_Exiting005_StatechartStatechart.T1 = true;
		variable statechart_Exiting005_StatechartStatechart.eventCounter = 0;
		variable statechart_Exiting005_StatechartStatechart.s11finished = false;
	}
}
step {
	act {
		raise startPort.in_StartSignal()
		schedule component
	}
	assert {
		state statechart_Exiting005_StatechartStatechart.SubExiting005.S1;
		state statechart_Exiting005_StatechartStatechart.ParentS1Left.S1Left;
		state statechart_Exiting005_StatechartStatechart.ParentS1Right.S1Right;
		state statechart_Exiting005_StatechartStatechart.SubS1Left.S1_1;
		state statechart_Exiting005_StatechartStatechart.SubS1Right.S2_1;
		variable statechart_Exiting005_StatechartStatechart.T1_1 = true;
		variable statechart_Exiting005_StatechartStatechart.T2 = true;
		variable statechart_Exiting005_StatechartStatechart.T2_1 = true;
		variable statechart_Exiting005_StatechartStatechart.eventCounter = 0;
		variable statechart_Exiting005_StatechartStatechart.s11finished = false;
	}
}
step {
	act {
		raise continuePort.in_ContinueSignal()
		schedule component
	}
	assert {
		raise S1_exit.out_OutSignal(3);
		raise S1_1_exit.out_OutSignal(1);
		raise S2_1_exit.out_OutSignal(2);
		raise T3_testEnd.out_OutSignal(4);
		state statechart_Exiting005_StatechartStatechart.SubExiting005.FinalStateOfSubExiting005;
		variable statechart_Exiting005_StatechartStatechart.T3 = true;
		variable statechart_Exiting005_StatechartStatechart.eventCounter = 4;
		variable statechart_Exiting005_StatechartStatechart.s11finished = true;
	}
}