/*
 * $Id: soc_dnx_implemenation_defines.csv,v 1.1.2.5 Broadcom SDK $
 * 
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 * This file is auto-generated by autoCoder
 * DO NOT EDIT THIS FILE!
 *
 */
#ifndef DNX_CONFIG_IMP_DEFS
#define DNX_CONFIG_IMP_DEFS

#include <soc/error.h>
#include <soc/dcmn/error.h>
#include <soc/drv.h>
#include <sal/core/alloc.h>

#include <soc/dnx/legacy/soc_dnx_jericho_2_config_imp_defs.h>

/************************************/
/*          Structs define          */
/************************************/

/* Implementation-specific defines */

/*      Configuration defines       */
typedef struct soc_dnx_implementation_defines_s {
    uint32     soc_dnx_imp_defs_nof_channelized_interfaces;               /*  Number of channelized interfaces in a core */
    uint32     soc_dnx_imp_defs_nof_special_channelized_interfaces;       /* OLP/OAMP/CPU/RCY per core */
    uint32     soc_dnx_imp_defs_nof_special_non_channelized_interfaces;   /* OLP/OAMP/CPU/RCY per core */
     uint32    soc_dnx_imp_defs_nof_non_channelized_interfaces;           /*  Number of channelized interfaces in a core */
    uint32     soc_dnx_imp_defs_nof_core_interfaces;                      /* Number of interfaces in a core */
    uint32     soc_dnx_imp_defs_nof_fec_banks;                            /* to be deleted */
    uint32     soc_dnx_imp_defs_ihp_stp_table_nof_longs;                  /* Number of longs of the memory IHP_STP_TABLE */
    uint32     soc_dnx_imp_defs_ihb_pinfo_pmf_nof_longs;                  /* Number of longs of the memory IHB_PINFO_PMF */
    uint32     soc_dnx_imp_defs_ihb_pmf_program_selection_cam_nof_longs;  /* Number of longs of the memory IHB_PMF_PROGRAM_SELECTION_CAM */
    uint32     soc_dnx_imp_defs_ihb_fec_ecmp_nof_longs;                   /* Number of longs of the memory IHB_FEC_ECMP */
    uint32     soc_dnx_imp_defs_egq_ppct_nof_longs;                       /* Number of longs of the memory EGQ_PPCT */
    uint32     soc_dnx_imp_defs_epni_prge_program_selection_cam_nof_longs; /* Number of longs of the memory EPNI_PRGE_PROGRAM_SELECTION_CAM */
    uint32     soc_dnx_imp_defs_ihp_lif_accessed_nof_lines;               /* Number of lines of the memory IHP_LIF_ACCESSED */
    uint32     soc_dnx_imp_defs_ihp_flp_program_selection_cam_nof_longs;  /* Number of longs of the memory IHP_FLP_PROGRAM_SELECTION_CAM */
    uint32     soc_dnx_imp_defs_ihp_flp_lookups_nof_longs;                /* Number of longs of the memory IHP_FLP_LOOKUPS */
    uint32     soc_dnx_imp_defs_ihb_ptc_info_nof_longs;                   /* Number of longs of the memory IHB_PTC_INFO */
    uint32     soc_dnx_imp_defs_mact_lif_base_length;                     /* The length of the field MACT_LIF_BASE in the register IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAP */
    uint32     soc_dnx_imp_defs_ppdb_large_em_flush_db_nof_longs;         /* Number of longs of the memory PPDB_LARGE_EM_FLUSH_DB */
    uint32     soc_dnx_imp_defs_mesh_topology_register_config_4_val;      /* value of field config_4 in register MESH_TOPOLGY_MESH_TOPOLOGY */
    uint32     soc_dnx_imp_defs_egr_delete_fifo_almost_full_mc_low_prio;  /* Delete Fifo drop MC low */
    uint32     soc_dnx_imp_defs_egr_delete_fifo_almost_full_mc;           /* Delete Fifo drop MC */
    uint32     soc_dnx_imp_defs_egr_delete_fifo_almost_full_all;          /* Delete Fifo drop all */
    uint32     soc_dnx_imp_defs_egr_delete_fifo_threshold_max;            /* Max delete FIFO value */
    uint32     soc_dnx_imp_defs_outlif_profile_nof_bits;                  /* Number of bits used four OutLif Profile */
    uint32     soc_dnx_imp_defs_dsp_event_route_entry_nof_bits;           /* Number of  bits used for DSP event route entry */
    uint32     soc_dnx_imp_defs_mirror_snoop_destination_queue_encoding;  /* queue mask for for IRR_SNOOP_MIRROR_DEST_TABLE   format endencoding:16:23 startencoding 8:15 encoding value 0:7 */
    uint32     soc_dnx_imp_defs_mirror_snoop_destination_multicast_encoding; /* multicast mask for for IRR_SNOOP_MIRROR_DEST_TABLE  format endencoding:16:23 startencoding 8:15 encoding value 0:7 */
    uint32     soc_dnx_imp_defs_mirror_snoop_destination_sys_phy_port_encoding; /* sys phy port mask for for IRR_SNOOP_MIRROR_DEST_TABLE format endencoding:16:23 startencoding 8:15 encoding value 0:7 */
    uint32     soc_dnx_imp_defs_mirror_snoop_destination_lag_encoding;    /* lag mask for for IRR_SNOOP_MIRROR_DEST_TABLE format endencoding:16:23 startencoding 8:15 encoding value 0:7 */
    int        soc_dnx_imp_defs_mdio_int_dividend_default;                /* Divident default */
    int        soc_dnx_imp_defs_mdio_int_freq_default;                    /* Freq default */
    int        soc_dnx_imp_defs_mdio_int_out_delay_default;               /* Out Delay default */
    uint32     soc_dnx_imp_defs_cmd_ipt_snp_mir_cmd_map_snoop_offset;     /* SNP_MIR_CMD_MAP should contain 16 entries for mirroring and 16 for snoop. In Arad, this table is 64 entries large. This bug was fixed in Jericho. */
    uint32     soc_dnx_imp_defs_mirror_snoop_dest_tm_table_offset;        /* mirror offset for mirror_snoop_dest/tm tables */
    uint32     soc_dnx_imp_defs_flp_instructions_nof;                     /* Number of FLP instructions */
    uint32     soc_dnx_imp_defs_pp_eg_mirror_profile_table_bits_per_profile; /* eg mirror profile table bit width per profile */
    uint32     soc_dnx_imp_defs_mirror_probability_bits;                  /* 16 */
    uint32     soc_dnx_imp_defs_oam_id_nof_bit;                           /* size in bits of OAM-ID exiting the OEMB table */
    uint32     soc_dnx_imp_defs_ilkn_ctxt_map_start;                      /* Start index for Interlaken context in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_nif_ctxt_map_start;                       /* Start index for non-channlized nif context in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_rcy_ctxt_map_start_core_0;                /* Start index for recycle context for core 0 in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_rcy_ctxt_map_start_core_1;                /* Start index for recycle context for core 1 in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_cpu_ctxt_map_start;                       /* Start index for cpu context in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_sat_ctxt_map_start;                       /* Start index for cpu context in IRE_CTXT_MAP */
    uint32     soc_dnx_imp_defs_rcy_0_interface;                          /* Recycle 0 interface number */
    uint32     soc_dnx_imp_defs_rcy_1_interface;                          /* Recycle 1 interface number */
    uint32     soc_dnx_imp_defs_cpu_interface;                            /* CPU interface number */
    uint32     soc_dnx_imp_defs_sat_interface;                            /* SAT interface number */
    uint32     soc_dnx_imp_defs_egr_if_min;                               /* Egress interface minimum number */
    uint32     soc_dnx_imp_defs_egr_if_cpu;                               /* Egress interface CPU number */
    uint32     soc_dnx_imp_defs_egr_if_olp;                               /* Egress interface OLP number */
    uint32     soc_dnx_imp_defs_egr_if_oamp;                              /* Egress interface OAMP number */
    uint32     soc_dnx_imp_defs_egr_if_rcy;                               /* Egress interface RCY number */
    uint32     soc_dnx_imp_defs_egr_if_sat;                               /* Egress interface SAT number */
    uint32     soc_dnx_imp_defs_egr_if_ipsec;                             /* Egress interface IPSEC number */
    uint32     soc_dnx_imp_defs_egr_if_max;                               /* Egress interface maximum number */
} soc_dnx_implementation_defines_t;

extern soc_dnx_implementation_defines_t *soc_dnx_implementation_defines[SOC_MAX_NUM_DEVICES];

/************************************/
/*          Macros Define           */
/************************************/


/*         soc_dnx_implementation_defines macros            */
#define SOC_DNX_IMP_DEFS_SET(unit, dnx_define, value)    {soc_dnx_implementation_defines[unit]->soc_dnx_imp_defs_##dnx_define = value;}
#define SOC_DNX_IMP_DEFS_GET(unit, dnx_define)           ( soc_dnx_implementation_defines[unit]->soc_dnx_imp_defs_##dnx_define )
#define SOC_DNX_IMP_DEFS_MAX(dnx_define)                 SOC_DNX_IMP_DEFS_##dnx_define##_MAX
/* SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX
#if (32) > SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX
#undef SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX
#define SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX 32
#endif /* (32) > SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX 32
#endif /* SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_CHANNELIZED_INTERFACES_MAX - end */

/* SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX
#if (4) > SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX
#undef SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX
#define SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX 4
#endif /* (4) > SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX 4
#endif /* SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_SPECIAL_CHANNELIZED_INTERFACES_MAX - end */

/* SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX
#if (0) > SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX
#undef SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX
#define SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX 0
#endif /* SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_MAX - end */

/* SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX
#if (96) > SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX
#undef SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX
#define SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX 96
#endif /* (96) > SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX 96
#endif /* SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_NON_CHANNELIZED_INTERFACES_MAX - end */

/* SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX
#if (128) > SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX
#undef SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX
#define SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX 128
#endif /* (128) > SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX 128
#endif /* SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_CORE_INTERFACES_MAX - end */

/* SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX
#if (8) > SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX
#undef SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX
#define SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX 8
#endif /* (8) > SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX */
#else
#define SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX 8
#endif /* SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NOF_FEC_BANKS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX
#if (17) > SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX 17
#endif /* (17) > SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX 17
#endif /* SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHP_STP_TABLE_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX
#if (3) > SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX 3
#endif /* (3) > SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX 3
#endif /* SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHB_PINFO_PMF_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#if (7) > SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 7
#endif /* (7) > SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 7
#endif /* SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX
#if (2) > SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX 2
#endif /* (2) > SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX 2
#endif /* SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHB_FEC_ECMP_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX
#if (4) > SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX 4
#endif /* (4) > SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX 4
#endif /* SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGQ_PPCT_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#if (5) > SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 5
#endif /* (5) > SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 5
#endif /* SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX
#if (1024) > SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX
#undef SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX
#define SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX 1024
#endif /* (1024) > SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX 1024
#endif /* SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHP_LIF_ACCESSED_NOF_LINES_MAX - end */

/* SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#if (7) > SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 7
#endif /* (7) > SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX 7
#endif /* SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX
#if (6) > SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX 6
#endif /* (6) > SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX 6
#endif /* SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHP_FLP_LOOKUPS_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX
#if (3) > SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX 3
#endif /* (3) > SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX 3
#endif /* SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_IHB_PTC_INFO_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX
#if (17) > SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX
#undef SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX
#define SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX 17
#endif /* (17) > SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX */
#else
#define SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX 17
#endif /* SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MACT_LIF_BASE_LENGTH_MAX - end */

/* SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX
#if (8) > SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX
#undef SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX
#define SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX 8
#endif /* (8) > SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX */
#else
#define SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX 8
#endif /* SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_MAX - end */

/* SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX
#if (10) > SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX
#undef SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX
#define SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX 10
#endif /* (10) > SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX */
#else
#define SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX 10
#endif /* SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX
#if (66) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX
#undef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX 66
#endif /* (66) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX 66
#endif /* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX
#if (58) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX
#undef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX 58
#endif /* (58) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX 58
#endif /* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_MC_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX
#if (50) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX
#undef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX 50
#endif /* (50) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX 50
#endif /* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_ALMOST_FULL_ALL_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX
#if (0x7f) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX
#undef SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX 0x7f
#endif /* (0x7f) > SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX 0x7f
#endif /* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_DELETE_FIFO_THRESHOLD_MAX_MAX - end */

/* SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX
#if (6) > SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX
#undef SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX
#define SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX 6
#endif /* (6) > SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX */
#else
#define SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX 6
#endif /* SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_OUTLIF_PROFILE_NOF_BITS_MAX - end */

/* SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX
#if (4) > SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX
#undef SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX
#define SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX 4
#endif /* (4) > SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX */
#else
#define SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX 4
#endif /* SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX
#if (3|17<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX 3|17<<8 |18<<16
#endif /* (3|17<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX 3|17<<8 |18<<16
#endif /* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX
#if (2|17<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX 2|17<<8 |18<<16
#endif /* (2|17<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX 2|17<<8 |18<<16
#endif /* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX
#if (2|15<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX 2|15<<8 |18<<16
#endif /* (2|15<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX 2|15<<8 |18<<16
#endif /* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX
#if (3|15<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX 3|15<<8 |18<<16
#endif /* (3|15<<8 |18<<16) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX 3|15<<8 |18<<16
#endif /* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_MAX - end */

/* SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX
#if (1) > SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX
#undef SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX
#define SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX 1
#endif /* (1) > SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX */
#else
#define SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX 1
#endif /* SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MDIO_INT_DIVIDEND_DEFAULT_MAX - end */

/* SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX
#if (2400) > SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX
#undef SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX
#define SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX 2400
#endif /* (2400) > SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX */
#else
#define SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX 2400
#endif /* SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MDIO_INT_FREQ_DEFAULT_MAX - end */

/* SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#if (0xf) > SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#undef SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#define SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX 0xf
#endif /* (0xf) > SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX */
#else
#define SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX 0xf
#endif /* SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX - end */

/* SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX
#if (1<<4) > SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX
#undef SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX
#define SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX 1<<4
#endif /* (1<<4) > SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX */
#else
#define SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX 1<<4
#endif /* SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX
#if (0) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX 0
#endif /* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_MAX - end */

/* SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX
#if (32) > SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX
#undef SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX
#define SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX 32
#endif /* (32) > SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX */
#else
#define SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX 32
#endif /* SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_FLP_INSTRUCTIONS_NOF_MAX - end */

/* SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX
#if (10) > SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX
#undef SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX
#define SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX 10
#endif /* (10) > SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX */
#else
#define SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX 10
#endif /* SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_MAX - end */

/* SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX
#if (24) > SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX
#undef SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX
#define SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX 24
#endif /* (24) > SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX */
#else
#define SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX 24
#endif /* SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_MIRROR_PROBABILITY_BITS_MAX - end */

/* SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX
#if (14) > SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX
#undef SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX
#define SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX 14
#endif /* (14) > SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX */
#else
#define SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX 14
#endif /* SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_OAM_ID_NOF_BIT_MAX - end */

/* SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX
#if (0) > SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX
#undef SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX
#define SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX */
#else
#define SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX 0
#endif /* SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_ILKN_CTXT_MAP_START_MAX - end */

/* SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX
#if (0x600) > SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX
#undef SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX
#define SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX 0x600
#endif /* (0x600) > SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX */
#else
#define SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX 0x600
#endif /* SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_NIF_CTXT_MAP_START_MAX - end */

/* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX
#if (0x690) > SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX
#undef SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX
#define SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX 0x690
#endif /* (0x690) > SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX */
#else
#define SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX 0x690
#endif /* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_0_MAX - end */

/* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX
#if (0x790) > SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX
#undef SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX
#define SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX 0x790
#endif /* (0x790) > SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX */
#else
#define SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX 0x790
#endif /* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_RCY_CTXT_MAP_START_CORE_1_MAX - end */

/* SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX
#if (0x890) > SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX
#undef SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX
#define SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX 0x890
#endif /* (0x890) > SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX */
#else
#define SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX 0x890
#endif /* SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_CPU_CTXT_MAP_START_MAX - end */

/* SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX
#if (0) > SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX
#undef SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX
#define SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX */
#else
#define SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX 0
#endif /* SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_SAT_CTXT_MAP_START_MAX - end */

/* SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX
#if (145) > SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX
#undef SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX
#define SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX 145
#endif /* (145) > SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX */
#else
#define SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX 145
#endif /* SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_RCY_0_INTERFACE_MAX - end */

/* SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX
#if (146) > SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX
#undef SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX
#define SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX 146
#endif /* (146) > SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX */
#else
#define SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX 146
#endif /* SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_RCY_1_INTERFACE_MAX - end */

/* SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX
#if (147) > SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX
#undef SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX
#define SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX 147
#endif /* (147) > SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX */
#else
#define SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX 147
#endif /* SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_CPU_INTERFACE_MAX - end */

/* SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX
#if (0) > SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX
#undef SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX
#define SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX */
#else
#define SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX 0
#endif /* SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_SAT_INTERFACE_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX
#if (28) > SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX 28
#endif /* (28) > SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX 28
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_MIN_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX
#if (28) > SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX 28
#endif /* (28) > SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX 28
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_CPU_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX
#if (29) > SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX 29
#endif /* (29) > SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX 29
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_OLP_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX
#if (30) > SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX 30
#endif /* (30) > SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX 30
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_OAMP_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX
#if (31) > SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX 31
#endif /* (31) > SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX 31
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_RCY_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX
#if (0) > SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX 0
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_SAT_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX
#if (0) > SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX 0
#endif /* (0) > SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX 0
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_IPSEC_MAX - end */

/* SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX*/
#ifdef BCM_JERICHO_2_SUPPORT
#ifdef SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX
#if (31) > SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX
#undef SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX
#define SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX 31
#endif /* (31) > SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX */
#else
#define SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX 31
#endif /* SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX */
#endif /* BCM_JERICHO_2_SUPPORT*/
/* SOC_DNX_IMP_DEFS_EGR_IF_MAX_MAX - end */


int soc_dnx_implementation_defines_init(int unit);
int soc_dnx_implementation_defines_deinit(int unit);

#endif /* DNX_CONFIG_IMP_DEFS */
