csi-xmsim - CSI: Command line:
xmsim
    -f /mnt/hdd1tera/iuri/edge-detect/verification/tb/xcelium.d/run.lnx8664.19.09.d/Piplup_31815/xmsim.args
        -INPUT @source /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
        +uvm_set_config_int=*,recording_detail,1
        +incdir+../rtl/
        -uvmhome /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d
        -sv_lib /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmpli.so
        -sv_lib test.so
        +UVM_TESTNAME=simple_test
        -COVTEST simple_test-100
        -SVSEED 100
        -INPUT shm.tcl
        -COVOVERWRITE
        -MESSAGES
        -SV_LIB /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmdpi.so
        +EMGRLOG xrun.log
        -XLSTIME 1581102735
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.19.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.19.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.19.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	19.09-s003
        -XLNAME ./xcelium.d/run.lnx8664.19.09.d/Piplup_31815
    -CHECK_VERSION TOOL:	xrun(64)	19.09-s003
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /mnt/hdd1tera/iuri/edge-detect/verification/tb/xcelium.d/run.lnx8664.19.09.d/.xmlib.lock
    -runscratch /mnt/hdd1tera/iuri/edge-detect/verification/tb/xcelium.d/run.lnx8664.19.09.d/Piplup_31815

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 6
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	19.09-s003
  HOSTNAME: Piplup
  OPERATING SYSTEM: Linux 3.10.0-957.27.2.el7.x86_64 #1 SMP Mon Jul 29 17:46:05 UTC 2019 x86_64
  MESSAGE: dlib_allocName() - dlib has not been properly initialized
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
User Code in function: <unavailable> offset -65488
User Code in function: <unavailable> offset -65536
Simulator Snap Shot: gd (SSS_GD)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Instance:  (PIB)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Verilog Syntax Tree: module declaration (VST_D_MODULE)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Simulator Snap Shot: top level instance (SSS_TLI)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Verilog Syntax Tree: wire declaration (VST_D_WIRE)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
Verilog Syntax Tree: logic type (VST_T_LOGIC)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
User Code in function: <unavailable> offset -65534
Code Item: ascii cb (COD_CB_ASCII)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	Decompile: Error: dlib_allocName() - dlib has not been properly initialized
User Code in function: <unavailable> offset -63487
csi-xmsim - CSI: investigation complete took 0.023 secs, send this file to Cadence Support
