
build/simBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  00000422  000004b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000422  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800132  00800132  000004e8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004e8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000518  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  00000558  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001741  00000000  00000000  00000758  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c0d  00000000  00000000  00001e99  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000965  00000000  00000000  00002aa6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003ec  00000000  00000000  0000340c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a73  00000000  00000000  000037f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000505  00000000  00000000  0000426b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00004770  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e2       	ldi	r30, 0x22	; 34
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 33       	cpi	r26, 0x32	; 50
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e3       	ldi	r26, 0x32	; 50
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a9 33       	cpi	r26, 0x39	; 57
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 08 02 	call	0x410	; 0x410 <main>
  9e:	0c 94 0f 02 	jmp	0x41e	; 0x41e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SetBit>:
    *port ^= (1<<bit);
}

bool BitIsSet(uint8_t volatile * const port, uint8_t const bit) {
    return *port & (1<<bit);
}
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <SetBit+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <SetBit+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <ClearBit>:
  be:	fc 01       	movw	r30, r24
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <ClearBit+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <ClearBit+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <BitIsClear>:

bool BitIsClear(uint8_t volatile * const port, uint8_t const bit) {
    return !(*port & (1<<bit));
  d8:	fc 01       	movw	r30, r24
  da:	80 81       	ld	r24, Z
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <BitIsClear+0xc>
  e0:	95 95       	asr	r25
  e2:	87 95       	ror	r24
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <BitIsClear+0x8>
  e8:	f1 e0       	ldi	r31, 0x01	; 1
  ea:	8f 27       	eor	r24, r31
}
  ec:	81 70       	andi	r24, 0x01	; 1
  ee:	08 95       	ret

000000f0 <DebugLedTurnOn_Implementation>:
    DebugLedTurnGreen();
}

static void DebugLedTurnOn_Implementation(void)
{
    SetBit(ddr_register_, debug_led_);
  f0:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <__data_end>
  f4:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <ddr_register_>
  f8:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <ddr_register_+0x1>
  fc:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 100:	08 95       	ret

00000102 <DebugLedTurnRed>:
}
void (*DebugLedTurnGreen)(void) = DebugLedTurnGreen_Implementation;

void DebugLedTurnRed(void)
{
    SetBit(port_register_, debug_led_);
 102:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <__data_end>
 106:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <port_register_>
 10a:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <port_register_+0x1>
 10e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 112:	08 95       	ret

00000114 <DebugLedTurnGreen_Implementation>:
    ClearBit(ddr_register_, debug_led_);
}

static void DebugLedTurnGreen_Implementation(void)
{
    ClearBit(port_register_, debug_led_);
 114:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <__data_end>
 118:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <port_register_>
 11c:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <port_register_+0x1>
 120:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 124:	08 95       	ret

00000126 <DebugLedInit>:
    uint8_t volatile * const ddr_register,
    uint8_t volatile * const port_register,
    uint8_t volatile * const pin_register,
    uint8_t const debug_led)
{
    ddr_register_ = ddr_register;
 126:	90 93 38 01 	sts	0x0138, r25	; 0x800138 <ddr_register_+0x1>
 12a:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <ddr_register_>
    port_register_ = port_register;
 12e:	70 93 36 01 	sts	0x0136, r23	; 0x800136 <port_register_+0x1>
 132:	60 93 35 01 	sts	0x0135, r22	; 0x800135 <port_register_>
    pin_register_ = pin_register;
 136:	50 93 34 01 	sts	0x0134, r21	; 0x800134 <pin_register_+0x1>
 13a:	40 93 33 01 	sts	0x0133, r20	; 0x800133 <pin_register_>
    debug_led_ = debug_led;
 13e:	20 93 32 01 	sts	0x0132, r18	; 0x800132 <__data_end>
    DebugLedTurnOn();
 142:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <DebugLedTurnOn>
 146:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <DebugLedTurnOn+0x1>
 14a:	09 95       	icall
    DebugLedTurnGreen();
 14c:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <DebugLedTurnGreen>
 150:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <DebugLedTurnGreen+0x1>
 154:	09 95       	icall
 156:	08 95       	ret

00000158 <FtSendCommand_Implementation>:
bool (*FtHasDataToRead)(void) = FtIsBusOk_Implementation;

static bool FtHasRoomToWrite_Implementation(void)
{
    return BitIsClear(FtMiosio_pin, FtMiosio0);
}
 158:	cf 93       	push	r28
 15a:	c8 2f       	mov	r28, r24
 15c:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <FtActivateInterface>
 160:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <FtActivateInterface+0x1>
 164:	09 95       	icall
 166:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 16a:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 16e:	09 95       	icall
 170:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 174:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 178:	09 95       	icall
 17a:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <FtOutputByte>
 17e:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <FtOutputByte+0x1>
 182:	8c 2f       	mov	r24, r28
 184:	09 95       	icall
 186:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 18a:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 18e:	09 95       	icall
 190:	cf 91       	pop	r28
 192:	08 95       	ret

00000194 <FtBusTurnaround_Implementation>:
 194:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <FtLetSlaveDriveBus>
 198:	f0 91 0b 01 	lds	r31, 0x010B	; 0x80010b <FtLetSlaveDriveBus+0x1>
 19c:	09 95       	icall
 19e:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1a2:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1a6:	09 95       	icall
 1a8:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1ac:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1b0:	09 95       	icall
 1b2:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 1b6:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 1ba:	09 95       	icall
 1bc:	08 95       	ret

000001be <FtWrite_Implementation>:
 1be:	cf 93       	push	r28
 1c0:	df 93       	push	r29
 1c2:	ec 01       	movw	r28, r24
 1c4:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 1c8:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 1cc:	09 95       	icall
 1ce:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1d2:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1d6:	09 95       	icall
 1d8:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <FtWriteData>
 1dc:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <FtWriteData+0x1>
 1e0:	88 81       	ld	r24, Y
 1e2:	09 95       	icall
 1e4:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1e8:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1ec:	09 95       	icall
 1ee:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 1f2:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 1f6:	09 95       	icall
 1f8:	df 91       	pop	r29
 1fa:	cf 91       	pop	r28
 1fc:	08 95       	ret

000001fe <FtOutputByte_Implementation>:
 1fe:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <FtMiosio_port>
 202:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <FtMiosio_port+0x1>
 206:	80 83       	st	Z, r24
 208:	08 95       	ret

0000020a <FtLetMasterDriveBus_Implementation>:
 20a:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <FtMiosio_ddr>
 20e:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <FtMiosio_ddr+0x1>
 212:	8f ef       	ldi	r24, 0xFF	; 255
 214:	80 83       	st	Z, r24
 216:	08 95       	ret

00000218 <FtLetSlaveDriveBus_Implementation>:
 218:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <FtMiosio_ddr>
 21c:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <FtMiosio_ddr+0x1>
 220:	10 82       	st	Z, r1
 222:	08 95       	ret

00000224 <FtWriteData_Implementation>:
 224:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <FtMiosio_port>
 228:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <FtMiosio_port+0x1>
 22c:	80 83       	st	Z, r24
 22e:	08 95       	ret

00000230 <FtActivateInterface_Implementation>:
 230:	60 91 27 01 	lds	r22, 0x0127	; 0x800127 <Ft1248_Ss>
 234:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 238:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 23c:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 240:	08 95       	ret

00000242 <FtPullData_Implementation>:
 242:	60 91 26 01 	lds	r22, 0x0126	; 0x800126 <Ft1248_Sck>
 246:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 24a:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 24e:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 252:	08 95       	ret

00000254 <FtDeactivateInterface_Implementation>:
 254:	60 91 27 01 	lds	r22, 0x0127	; 0x800127 <Ft1248_Ss>
 258:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 25c:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 260:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 264:	08 95       	ret

00000266 <FtPushData_Implementation>:
 266:	60 91 26 01 	lds	r22, 0x0126	; 0x800126 <Ft1248_Sck>
 26a:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 26e:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 272:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 276:	08 95       	ret

00000278 <FtIsBusOk_Implementation>:
 278:	60 91 25 01 	lds	r22, 0x0125	; 0x800125 <Ft1248_Miso>
 27c:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Ft1248_pin>
 280:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Ft1248_pin+0x1>
 284:	0e 94 6c 00 	call	0xd8	; 0xd8 <BitIsClear>
 288:	08 95       	ret

0000028a <FtSetMisoAsInput>:
    FtSckLow();
    FtSsHigh();
}
void FtSetMisoAsInput(void)
{
    ClearBit(Ft1248_ddr, Ft1248_Miso);
 28a:	60 91 25 01 	lds	r22, 0x0125	; 0x800125 <Ft1248_Miso>
 28e:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <Ft1248_ddr>
 292:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <Ft1248_ddr+0x1>
 296:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 29a:	08 95       	ret

0000029c <FtEnablePullupOnMiso>:
}
void FtEnablePullupOnMiso(void)
{
    SetBit(Ft1248_port, Ft1248_Miso);
 29c:	60 91 25 01 	lds	r22, 0x0125	; 0x800125 <Ft1248_Miso>
 2a0:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 2a4:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 2a8:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 2ac:	08 95       	ret

000002ae <FtSetMiosioAsInputs>:
}
void FtSetMiosioAsInputs(void)
{
    *FtMiosio_ddr = 0x00;
 2ae:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <FtMiosio_ddr>
 2b2:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <FtMiosio_ddr+0x1>
 2b6:	10 82       	st	Z, r1
 2b8:	08 95       	ret

000002ba <FtEnablePullupsOnMiosio>:
}
void FtEnablePullupsOnMiosio(void)
{
    *FtMiosio_port = 0xFF;
 2ba:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <FtMiosio_port>
 2be:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <FtMiosio_port+0x1>
 2c2:	8f ef       	ldi	r24, 0xFF	; 255
 2c4:	80 83       	st	Z, r24
 2c6:	08 95       	ret

000002c8 <FtSckLow>:
}
void FtSckLow(void)
{
 2c8:	cf 93       	push	r28
    ClearBit(Ft1248_port, Ft1248_Sck);  // drive low
 2ca:	c0 91 26 01 	lds	r28, 0x0126	; 0x800126 <Ft1248_Sck>
 2ce:	6c 2f       	mov	r22, r28
 2d0:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 2d4:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 2d8:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Ft1248_ddr, Ft1248_Sck);     // cfg as output
 2dc:	6c 2f       	mov	r22, r28
 2de:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <Ft1248_ddr>
 2e2:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <Ft1248_ddr+0x1>
 2e6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 2ea:	cf 91       	pop	r28
 2ec:	08 95       	ret

000002ee <FtSsHigh>:
void FtSsHigh(void)
{
 2ee:	cf 93       	push	r28
    SetBit(Ft1248_port, Ft1248_Ss);     // drive high
 2f0:	c0 91 27 01 	lds	r28, 0x0127	; 0x800127 <Ft1248_Ss>
 2f4:	6c 2f       	mov	r22, r28
 2f6:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Ft1248_port>
 2fa:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <Ft1248_port+0x1>
 2fe:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    SetBit(Ft1248_ddr, Ft1248_Ss);      // cfg as output
 302:	6c 2f       	mov	r22, r28
 304:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <Ft1248_ddr>
 308:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <Ft1248_ddr+0x1>
 30c:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 310:	cf 91       	pop	r28
 312:	08 95       	ret

00000314 <FtInit>:

//=====[ High-level API ]=====
#include "DebugLed.h"
void FtInit(void)
{
    FtSetMisoAsInput();
 314:	0e 94 45 01 	call	0x28a	; 0x28a <FtSetMisoAsInput>
    FtEnablePullupOnMiso();
 318:	0e 94 4e 01 	call	0x29c	; 0x29c <FtEnablePullupOnMiso>
    FtSetMiosioAsInputs();
 31c:	0e 94 57 01 	call	0x2ae	; 0x2ae <FtSetMiosioAsInputs>
    FtEnablePullupsOnMiosio();
 320:	0e 94 5d 01 	call	0x2ba	; 0x2ba <FtEnablePullupsOnMiosio>
    FtSckLow();
 324:	0e 94 64 01 	call	0x2c8	; 0x2c8 <FtSckLow>
    FtSsHigh();
 328:	0e 94 77 01 	call	0x2ee	; 0x2ee <FtSsHigh>
 32c:	08 95       	ret

0000032e <UsbInit>:
        num_bytes_read++;
    }

    FtDeactivateInterface();
    return num_bytes_read;
}
 32e:	0e 94 8a 01 	call	0x314	; 0x314 <FtInit>
 332:	08 95       	ret

00000334 <UsbWrite>:
uint16_t UsbWrite(uint8_t *write_buffer, uint16_t nbytes)
{
 334:	ef 92       	push	r14
 336:	ff 92       	push	r15
 338:	0f 93       	push	r16
 33a:	1f 93       	push	r17
 33c:	cf 93       	push	r28
 33e:	df 93       	push	r29
 340:	8c 01       	movw	r16, r24
 342:	7b 01       	movw	r14, r22
    uint16_t num_bytes_sent = 0;
    FtSendCommand(FtCmd_Write);
 344:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <FtSendCommand>
 348:	f0 91 1d 01 	lds	r31, 0x011D	; 0x80011d <FtSendCommand+0x1>
 34c:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <FtCmd_Write>
 350:	09 95       	icall
    if (!FtBusTurnaround())
 352:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <FtBusTurnaround>
 356:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <FtBusTurnaround+0x1>
 35a:	09 95       	icall
 35c:	81 11       	cpse	r24, r1
 35e:	0d c0       	rjmp	.+26     	; 0x37a <UsbWrite+0x46>
    {
        DebugLedTurnRedToShowError();
 360:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <DebugLedTurnRedToShowError>
 364:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <DebugLedTurnRedToShowError+0x1>
 368:	09 95       	icall
        FtDeactivateInterface();
 36a:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 36e:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 372:	09 95       	icall
        return num_bytes_sent;
 374:	c0 e0       	ldi	r28, 0x00	; 0
 376:	d0 e0       	ldi	r29, 0x00	; 0
 378:	15 c0       	rjmp	.+42     	; 0x3a4 <UsbWrite+0x70>
 37a:	c0 e0       	ldi	r28, 0x00	; 0
 37c:	d0 e0       	ldi	r29, 0x00	; 0
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
    {
        byte_sent = FtWrite(write_buffer++);
 37e:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <FtWrite>
 382:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <FtWrite+0x1>
 386:	c8 01       	movw	r24, r16
 388:	8c 0f       	add	r24, r28
 38a:	9d 1f       	adc	r25, r29
 38c:	09 95       	icall
        if (byte_sent) num_bytes_sent++;
 38e:	88 23       	and	r24, r24
 390:	21 f0       	breq	.+8      	; 0x39a <UsbWrite+0x66>
 392:	21 96       	adiw	r28, 0x01	; 1
        FtDeactivateInterface();
        return num_bytes_sent;
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
 394:	ce 15       	cp	r28, r14
 396:	df 05       	cpc	r29, r15
 398:	90 f3       	brcs	.-28     	; 0x37e <UsbWrite+0x4a>
    {
        byte_sent = FtWrite(write_buffer++);
        if (byte_sent) num_bytes_sent++;
        finished = (num_bytes_sent >= nbytes);
    }
    FtDeactivateInterface();
 39a:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 39e:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 3a2:	09 95       	icall
    return num_bytes_sent;
}
 3a4:	ce 01       	movw	r24, r28
 3a6:	df 91       	pop	r29
 3a8:	cf 91       	pop	r28
 3aa:	1f 91       	pop	r17
 3ac:	0f 91       	pop	r16
 3ae:	ff 90       	pop	r15
 3b0:	ef 90       	pop	r14
 3b2:	08 95       	ret

000003b4 <operate_UsbWrite>:
    //
    // Pick one test to run.
    // Uncomment that test.
    // Leave the other tests commented out.
    //
    Turn_debug_led_red_when_there_is_a_byte_to_read(); // PASS 2018-07-27
 3b4:	cf 93       	push	r28
 3b6:	df 93       	push	r29
 3b8:	00 d0       	rcall	.+0      	; 0x3ba <operate_UsbWrite+0x6>
 3ba:	00 d0       	rcall	.+0      	; 0x3bc <operate_UsbWrite+0x8>
 3bc:	00 d0       	rcall	.+0      	; 0x3be <operate_UsbWrite+0xa>
 3be:	cd b7       	in	r28, 0x3d	; 61
 3c0:	de b7       	in	r29, 0x3e	; 62
 3c2:	86 e0       	ldi	r24, 0x06	; 6
 3c4:	ee e1       	ldi	r30, 0x1E	; 30
 3c6:	f1 e0       	ldi	r31, 0x01	; 1
 3c8:	de 01       	movw	r26, r28
 3ca:	11 96       	adiw	r26, 0x01	; 1
 3cc:	01 90       	ld	r0, Z+
 3ce:	0d 92       	st	X+, r0
 3d0:	8a 95       	dec	r24
 3d2:	e1 f7       	brne	.-8      	; 0x3cc <operate_UsbWrite+0x18>
 3d4:	66 e0       	ldi	r22, 0x06	; 6
 3d6:	70 e0       	ldi	r23, 0x00	; 0
 3d8:	ce 01       	movw	r24, r28
 3da:	01 96       	adiw	r24, 0x01	; 1
 3dc:	0e 94 9a 01 	call	0x334	; 0x334 <UsbWrite>
 3e0:	26 96       	adiw	r28, 0x06	; 6
 3e2:	0f b6       	in	r0, 0x3f	; 63
 3e4:	f8 94       	cli
 3e6:	de bf       	out	0x3e, r29	; 62
 3e8:	0f be       	out	0x3f, r0	; 63
 3ea:	cd bf       	out	0x3d, r28	; 61
 3ec:	df 91       	pop	r29
 3ee:	cf 91       	pop	r28
 3f0:	08 95       	ret

000003f2 <UsbWrite_took_the_happy_path_if_debug_led_is_green>:
 3f2:	0e 94 97 01 	call	0x32e	; 0x32e <UsbInit>
 3f6:	0e 94 da 01 	call	0x3b4	; 0x3b4 <operate_UsbWrite>
 3fa:	08 95       	ret

000003fc <SetupDebugLed>:
}
//
void SetupDebugLed(void)
{
    DebugLedInit(
 3fc:	23 e0       	ldi	r18, 0x03	; 3
 3fe:	46 e2       	ldi	r20, 0x26	; 38
 400:	50 e0       	ldi	r21, 0x00	; 0
 402:	68 e2       	ldi	r22, 0x28	; 40
 404:	70 e0       	ldi	r23, 0x00	; 0
 406:	87 e2       	ldi	r24, 0x27	; 39
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	0e 94 93 00 	call	0x126	; 0x126 <DebugLedInit>
 40e:	08 95       	ret

00000410 <main>:
    //
    // Pick one test group to run.
    // Uncomment that test group.
    // Leave the other test groups commented out.
    //
    SetupDebugLed();
 410:	0e 94 fe 01 	call	0x3fc	; 0x3fc <SetupDebugLed>
    /* ``` */
    //
    // Visually confirm that bytes received are these values in this order:
    // {0, 1, 2, 3, 4, 5}
    //
    UsbWrite_took_the_happy_path_if_debug_led_is_green();
 414:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <UsbWrite_took_the_happy_path_if_debug_led_is_green>
    // Leave the other test groups commented out.
    //
    SetupDebugLed();
    /* test_UsbRead(); // All tests pass 2018-07-27 */
    test_UsbWrite();
}
 418:	80 e0       	ldi	r24, 0x00	; 0
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	08 95       	ret

0000041e <_exit>:
 41e:	f8 94       	cli

00000420 <__stop_program>:
 420:	ff cf       	rjmp	.-2      	; 0x420 <__stop_program>
