
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.31

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.69 fmax = 213.39

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b[31] (input port clocked by core_clock)
Endpoint: cout (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ b[31] (in)
                                         b[31] (net)
                  0.00    0.00    0.20 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.10    0.56    0.76 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net57 (net)
                  0.10    0.00    0.76 ^ _622_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.22    0.98 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _005_ (net)
                  0.13    0.00    0.99 ^ _331_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.06 v _331_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _069_ (net)
                  0.08    0.00    1.06 v _475_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.05    0.05    1.11 ^ _475_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         net66 (net)
                  0.05    0.00    1.11 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.55    1.66 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         cout (net)
                  0.08    0.00    1.66 ^ cout (out)
                                  1.66   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: a[10] (input port clocked by core_clock)
Endpoint: sum[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[10] (in)
                                         a[10] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.90 v _643_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.13    0.93    0.88    1.77 ^ _643_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.93    0.00    1.77 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.28    0.19    1.96 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _082_ (net)
                  0.28    0.00    1.96 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.24    2.20 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _083_ (net)
                  0.30    0.00    2.20 ^ _347_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     4    0.07    0.36    0.19    2.39 v _347_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _085_ (net)
                  0.36    0.00    2.39 v _360_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.06    0.21    2.60 v _360_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _098_ (net)
                  0.06    0.00    2.60 v _370_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.05    0.11    0.20    2.80 v _370_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _108_ (net)
                  0.11    0.00    2.80 v _381_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     3    0.06    0.64    0.30    3.11 ^ _381_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _119_ (net)
                  0.64    0.00    3.11 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.26    0.15    3.26 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _281_ (net)
                  0.26    0.00    3.26 v _593_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.18    3.44 ^ _593_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _310_ (net)
                  0.25    0.00    3.44 ^ _595_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.18    0.13    3.56 v _595_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _312_ (net)
                  0.18    0.00    3.56 v _596_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.22    3.78 v _596_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net88 (net)
                  0.06    0.00    3.78 v output88/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.71    4.49 v output88/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         sum[29] (net)
                  0.16    0.00    4.49 v sum[29] (out)
                                  4.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.31   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: a[10] (input port clocked by core_clock)
Endpoint: sum[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[10] (in)
                                         a[10] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.90 v _643_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.13    0.93    0.88    1.77 ^ _643_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.93    0.00    1.77 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.28    0.19    1.96 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _082_ (net)
                  0.28    0.00    1.96 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.24    2.20 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _083_ (net)
                  0.30    0.00    2.20 ^ _347_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     4    0.07    0.36    0.19    2.39 v _347_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _085_ (net)
                  0.36    0.00    2.39 v _360_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.06    0.21    2.60 v _360_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _098_ (net)
                  0.06    0.00    2.60 v _370_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.05    0.11    0.20    2.80 v _370_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _108_ (net)
                  0.11    0.00    2.80 v _381_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     3    0.06    0.64    0.30    3.11 ^ _381_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _119_ (net)
                  0.64    0.00    3.11 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     4    0.07    0.26    0.15    3.26 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _281_ (net)
                  0.26    0.00    3.26 v _593_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.18    3.44 ^ _593_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _310_ (net)
                  0.25    0.00    3.44 ^ _595_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.18    0.13    3.56 v _595_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _312_ (net)
                  0.18    0.00    3.56 v _596_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.22    3.78 v _596_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net88 (net)
                  0.06    0.00    3.78 v output88/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.71    4.49 v output88/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         sum[29] (net)
                  0.16    0.00    4.49 v sum[29] (out)
                                  4.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.31   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.8673853874206543

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6669

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.18825341761112213

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8438

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.4862

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.3138

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
118.447684

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          6.35e-03   2.90e-03   9.69e-08   9.25e-03 100.0%
Clock                  0.00e+00   0.00e+00   5.20e-09   5.20e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.35e-03   2.90e-03   1.02e-07   9.25e-03 100.0%
                          68.6%      31.3%       0.0%
