#ifndef __S3C2410_REG_SERIAL_H__
#define __S3C2410_REG_SERIAL_H__

#include <xboot.h>

/* uart 0 */
#define S3C2410_ULCON0	 	 	(0x50000000)
#define S3C2410_UCON0	  		(0x50000004)
#define S3C2410_UFCON0	  		(0x50000008)
#define S3C2410_UMCON0	  		(0x5000000C)
#define S3C2410_UTRSTAT0  		(0x50000010)
#define S3C2410_UERSTAT0  		(0x50000014)
#define S3C2410_UFSTAT0	  		(0x50000018)
#define S3C2410_UMSTAT0			(0x5000001C)

#if (BYTE_ORDER == BIG_ENDIAN)
#define S3C2410_UTXH0	  		(0x50000023)
#define S3C2410_URXH0	  		(0x50000027)
#else
#define S3C2410_UTXH0	  		(0x50000020)
#define S3C2410_URXH0	  		(0x50000024)
#endif

#define S3C2410_UBRDIV0			(0x50000028)

/* uart 1 */
#define S3C2410_ULCON1	 	 	(0x50004000)
#define S3C2410_UCON1	  		(0x50004004)
#define S3C2410_UFCON1	  		(0x50004008)
#define S3C2410_UMCON1	  		(0x5000400C)
#define S3C2410_UTRSTAT1  		(0x50004010)
#define S3C2410_UERSTAT1  		(0x50004014)
#define S3C2410_UFSTAT1	  		(0x50004018)
#define S3C2410_UMSTAT1			(0x5000401C)

#if (BYTE_ORDER == BIG_ENDIAN)
#define S3C2410_UTXH1	  		(0x50004023)
#define S3C2410_URXH1	  		(0x50004027)
#else
#define S3C2410_UTXH1	  		(0x50004020)
#define S3C2410_URXH1	  		(0x50004024)
#endif

#define S3C2410_UBRDIV1			(0x50004028)

/* uart 2 */
#define S3C2410_ULCON2	 	 	(0x50008000)
#define S3C2410_UCON2	  		(0x50008004)
#define S3C2410_UFCON2	  		(0x50008008)
#define S3C2410_UMCON2	  		(0x5000800C)
#define S3C2410_UTRSTAT2  		(0x50008010)
#define S3C2410_UERSTAT2  		(0x50008014)
#define S3C2410_UFSTAT2	  		(0x50008018)
#define S3C2410_UMSTAT2			(0x5000801C)

#if (BYTE_ORDER == BIG_ENDIAN)
#define S3C2410_UTXH2	  		(0x50008023)
#define S3C2410_URXH2	  		(0x50008027)
#else
#define S3C2410_UTXH2	  		(0x50008020)
#define S3C2410_URXH2	  		(0x50008024)
#endif

#define S3C2410_UBRDIV2			(0x50008028)


#define S3C2410_LCON_CFGMASK	((0xF<<3)|(0x3))

#define S3C2410_LCON_CS5	  	(0x0)
#define S3C2410_LCON_CS6	  	(0x1)
#define S3C2410_LCON_CS7	  	(0x2)
#define S3C2410_LCON_CS8	  	(0x3)
#define S3C2410_LCON_CSMASK	  	(0x3)

#define S3C2410_LCON_PNONE	  	(0x0)
#define S3C2410_LCON_PEVEN	  	(0x5 << 3)
#define S3C2410_LCON_PODD	  	(0x4 << 3)
#define S3C2410_LCON_PMASK		(0x7 << 3)

#define S3C2410_LCON_STOPB		(1<<2)
#define S3C2410_LCON_IRM		(1<<6)

#define S3C2410_UCON_UCLK	  	(1<<10)
#define S3C2410_UCON_SBREAK	  	(1<<4)

#define S3C2410_UCON_TXILEVEL	(1<<9)
#define S3C2410_UCON_RXILEVEL	(1<<8)
#define S3C2410_UCON_TXIRQMODE	(1<<2)
#define S3C2410_UCON_RXIRQMODE	(1<<0)
#define S3C2410_UCON_RXFIFO_TOI	(1<<7)

#define S3C2410_UFCON_FIFOMODE	(1<<0)
#define S3C2410_UFCON_TXTRIG0	(0<<6)
#define S3C2410_UFCON_RXTRIG8	(1<<4)
#define S3C2410_UFCON_RXTRIG12	(2<<4)

#define S3C2410_UFCON_RESETBOTH	(3<<1)
#define S3C2410_UFCON_RESETTX	(1<<2)
#define S3C2410_UFCON_RESETRX	(1<<1)

#define	S3C2410_UMCOM_AFC		(1<<4)
#define	S3C2410_UMCOM_RTS_LOW	(1<<0)

#define S3C2410_UFSTAT_TXFULL	(1<<9)
#define S3C2410_UFSTAT_RXFULL	(1<<8)
#define S3C2410_UFSTAT_TXMASK	(15<<4)
#define S3C2410_UFSTAT_TXSHIFT	(4)
#define S3C2410_UFSTAT_RXMASK	(15<<0)
#define S3C2410_UFSTAT_RXSHIFT	(0)

#define S3C2410_UTRSTAT_TXE	  	(1<<2)
#define S3C2410_UTRSTAT_TXFE	(1<<1)
#define S3C2410_UTRSTAT_RXDR	(1<<0)

#define S3C2410_UERSTAT_OVERRUN	(1<<0)
#define S3C2410_UERSTAT_FRAME	(1<<2)
#define S3C2410_UERSTAT_BREAK	(1<<3)

#define S3C2410_UMSTAT_CTS	  	(1<<0)
#define S3C2410_UMSTAT_DeltaCTS	(1<<2)


#endif /* __S3C2410_REG_SERIAL_H__ */
