#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0287efc8 .scope module, "testbench" "testbench" 2 9;
 .timescale 0 0;
v028b5550_0 .net "character_received", 0 0, L_028b5bd8;  1 drivers
v028b5d90_0 .net "data_in", 0 0, v028b4160_0;  1 drivers
RS_0287fd74 .resolv tri, L_028b5658, L_028b5ce0;
v028b5e40_0 .net8 "data_out", 7 0, RS_0287fd74;  2 drivers
v028b5b28_0 .net "majorClk", 0 0, v028b5de8_0;  1 drivers
v028b5a20_0 .net "minorClk", 0 0, v028b5868_0;  1 drivers
v028b58c0_0 .net "rst", 0 0, v028b54f8_0;  1 drivers
S_0111e828 .scope module, "receiver" "receiver" 2 15, 3 1 0, S_0287efc8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "character_received"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /INPUT 1 "minorClk"
    .port_info 4 /INPUT 1 "majorClk"
    .port_info 5 /INPUT 1 "rst"
v028b3fa8_0 .net "bitNum", 3 0, L_0286cbc0;  1 drivers
v028b4630_0 .net "character_received", 0 0, L_028b5bd8;  alias, 1 drivers
v028b3c90_0 .net "data_in", 0 0, v028b4160_0;  alias, 1 drivers
v028b3ea0_0 .net8 "data_out", 7 0, RS_0287fd74;  alias, 2 drivers
v028b3d40_0 .net "majorClk", 0 0, v028b5de8_0;  alias, 1 drivers
v028b3ce8_0 .net "minorClk", 0 0, v028b5868_0;  alias, 1 drivers
v028b4000_0 .net "rst", 0 0, v028b54f8_0;  alias, 1 drivers
v028b3d98_0 .net "sample", 3 0, L_0286cc50;  1 drivers
v028b4108_0 .net "start_bit_detected", 0 0, v028b4210_0;  1 drivers
S_0111e8f8 .scope module, "bic" "bic" 3 22, 4 1 0, S_0111e828;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 4 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286cf68 .functor AND 1, L_028b5b80, v028b4210_0, C4<1>, C4<1>;
L_028b6520 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0286dc68_0 .net/2u *"_s0", 3 0, L_028b6520;  1 drivers
v0286d690_0 .net *"_s2", 0 0, L_028b5b80;  1 drivers
v0286de20_0 .net *"_s4", 0 0, L_0286cf68;  1 drivers
L_028b6548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0286db60_0 .net/2u *"_s6", 0 0, L_028b6548;  1 drivers
L_028b6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0286de78_0 .net/2u *"_s8", 0 0, L_028b6570;  1 drivers
v0286d8f8_0 .net "clk", 0 0, v028b5868_0;  alias, 1 drivers
v0286da58_0 .net "en", 0 0, v028b4210_0;  alias, 1 drivers
v0286ddc8_0 .net "in", 3 0, L_0286cbc0;  alias, 1 drivers
v0286d6e8_0 .net "out", 0 0, L_028b5bd8;  alias, 1 drivers
v0286dcc0_0 .net "rst", 0 0, v028b54f8_0;  alias, 1 drivers
L_028b5b80 .cmp/eq 4, L_0286cbc0, L_028b6520;
L_028b5bd8 .functor MUXZ 1, L_028b6570, L_028b6548, L_0286cf68, C4<>;
S_02877928 .scope module, "bsc" "bsc" 3 21, 5 1 0, S_0111e828;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /OUTPUT 4 "bitNum"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "minorClk"
    .port_info 4 /INPUT 1 "majorClk"
    .port_info 5 /INPUT 1 "rst"
L_0286cc50 .functor BUFZ 4, L_028b5970, C4<0000>, C4<0000>, C4<0000>;
L_0286cbc0 .functor BUFZ 4, L_028b55a8, C4<0000>, C4<0000>, C4<0000>;
L_0286d358 .functor OR 1, L_028b5c30, L_028b59c8, C4<0>, C4<0>;
v028b3a48_0 .net *"_s10", 0 0, L_028b5c30;  1 drivers
v028b36d8_0 .net *"_s13", 0 0, L_028b59c8;  1 drivers
v028b3940_0 .net *"_s14", 0 0, L_0286d358;  1 drivers
L_028b64d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028b4738_0 .net/2u *"_s16", 0 0, L_028b64d0;  1 drivers
L_028b64f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028b4948_0 .net/2u *"_s20", 0 0, L_028b64f8;  1 drivers
v028b47e8_0 .net *"_s4", 31 0, L_028b5918;  1 drivers
L_028b6480 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v028b46e0_0 .net *"_s7", 27 0, L_028b6480;  1 drivers
L_028b64a8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v028b48f0_0 .net/2u *"_s8", 31 0, L_028b64a8;  1 drivers
v028b4a50_0 .net "bitCounterOut", 3 0, L_028b55a8;  1 drivers
v028b4790_0 .net "bitNum", 3 0, L_0286cbc0;  alias, 1 drivers
v028b49a0_0 .net "bitRst", 0 0, L_028b5600;  1 drivers
v028b49f8_0 .net "clockCounterOut", 3 0, L_028b5970;  1 drivers
v028b4840_0 .net "clockRst", 0 0, L_028b5708;  1 drivers
v028b4aa8_0 .net "en", 0 0, v028b4210_0;  alias, 1 drivers
v028b4b00_0 .net "majorClk", 0 0, v028b5de8_0;  alias, 1 drivers
v028b4898_0 .net "minorClk", 0 0, v028b5868_0;  alias, 1 drivers
v028b4688_0 .net "out", 3 0, L_0286cc50;  alias, 1 drivers
v028b3df0_0 .net "rst", 0 0, v028b54f8_0;  alias, 1 drivers
L_028b5918 .concat [ 4 28 0 0], L_028b55a8, L_028b6480;
L_028b5c30 .cmp/eq 32, L_028b5918, L_028b64a8;
L_028b59c8 .reduce/nor v028b4210_0;
L_028b5600 .functor MUXZ 1, v028b54f8_0, L_028b64d0, L_0286d358, C4<>;
L_028b5708 .functor MUXZ 1, L_028b64f8, v028b54f8_0, v028b4210_0, C4<>;
S_028779f8 .scope module, "bitCounter" "up_counter" 5 12, 6 1 0, S_02877928;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v028b3368_0 .net "clk", 0 0, v028b5de8_0;  alias, 1 drivers
v028b3418_0 .net "out", 3 0, L_028b55a8;  alias, 1 drivers
v028b35d0_0 .net "q0_bar", 0 0, L_0286c860;  1 drivers
v028b3628_0 .net "q1_bar", 0 0, L_0286ca58;  1 drivers
v028b2de8_0 .net "q2_bar", 0 0, L_0286caa0;  1 drivers
v028b3100_0 .net "q3_bar", 0 0, L_0286cb78;  1 drivers
v028b2bd8_0 .net "rst", 0 0, L_028b5600;  alias, 1 drivers
L_028b55a8 .concat8 [ 1 1 1 1], v0286dbb8_0, v0286d9a8_0, v028b3050_0, v028b2ce0_0;
S_028774a0 .scope module, "dff0" "dflipflop" 6 5, 7 7 0, S_028779f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286c860 .functor NOT 1, v0286dbb8_0, C4<0>, C4<0>, C4<0>;
v0286dd70_0 .net "D", 0 0, L_0286c860;  alias, 1 drivers
v0286d950_0 .net "clk", 0 0, v028b5de8_0;  alias, 1 drivers
v0286dbb8_0 .var "q", 0 0;
v0286ded0_0 .net "qBar", 0 0, L_0286c860;  alias, 1 drivers
v0286dfd8_0 .net "rst", 0 0, L_028b5600;  alias, 1 drivers
E_0287e6c8/0 .event negedge, v0286dfd8_0;
E_0287e6c8/1 .event posedge, v0286d950_0;
E_0287e6c8 .event/or E_0287e6c8/0, E_0287e6c8/1;
S_02877570 .scope module, "dff1" "dflipflop" 6 6, 7 7 0, S_028779f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286ca58 .functor NOT 1, v0286d9a8_0, C4<0>, C4<0>, C4<0>;
v0286dc10_0 .net "D", 0 0, L_0286ca58;  alias, 1 drivers
v0286e030_0 .net "clk", 0 0, L_0286c860;  alias, 1 drivers
v0286d9a8_0 .var "q", 0 0;
v0286e088_0 .net "qBar", 0 0, L_0286ca58;  alias, 1 drivers
v0286dab0_0 .net "rst", 0 0, L_028b5600;  alias, 1 drivers
E_0287e4e8/0 .event negedge, v0286dfd8_0;
E_0287e4e8/1 .event posedge, v0286dd70_0;
E_0287e4e8 .event/or E_0287e4e8/0, E_0287e4e8/1;
S_01113a08 .scope module, "dff2" "dflipflop" 6 7, 7 7 0, S_028779f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286caa0 .functor NOT 1, v028b3050_0, C4<0>, C4<0>, C4<0>;
v0286d740_0 .net "D", 0 0, L_0286caa0;  alias, 1 drivers
v028b30a8_0 .net "clk", 0 0, L_0286ca58;  alias, 1 drivers
v028b3050_0 .var "q", 0 0;
v028b3310_0 .net "qBar", 0 0, L_0286caa0;  alias, 1 drivers
v028b2c88_0 .net "rst", 0 0, L_028b5600;  alias, 1 drivers
E_0287e538/0 .event negedge, v0286dfd8_0;
E_0287e538/1 .event posedge, v0286dc10_0;
E_0287e538 .event/or E_0287e538/0, E_0287e538/1;
S_01113ad8 .scope module, "dff3" "dflipflop" 6 8, 7 7 0, S_028779f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286cb78 .functor NOT 1, v028b2ce0_0, C4<0>, C4<0>, C4<0>;
v028b31b0_0 .net "D", 0 0, L_0286cb78;  alias, 1 drivers
v028b34c8_0 .net "clk", 0 0, L_0286caa0;  alias, 1 drivers
v028b2ce0_0 .var "q", 0 0;
v028b3208_0 .net "qBar", 0 0, L_0286cb78;  alias, 1 drivers
v028b3578_0 .net "rst", 0 0, L_028b5600;  alias, 1 drivers
E_0287e178/0 .event negedge, v0286dfd8_0;
E_0287e178/1 .event posedge, v0286d740_0;
E_0287e178 .event/or E_0287e178/0, E_0287e178/1;
S_02875870 .scope module, "clockCounter" "up_counter" 5 10, 6 1 0, S_02877928;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v028b3af8_0 .net "clk", 0 0, v028b5868_0;  alias, 1 drivers
v028b39f0_0 .net "out", 3 0, L_028b5970;  alias, 1 drivers
v028b3838_0 .net "q0_bar", 0 0, L_0286cd28;  1 drivers
v028b3aa0_0 .net "q1_bar", 0 0, L_0286c7d0;  1 drivers
v028b3680_0 .net "q2_bar", 0 0, L_0286c9c8;  1 drivers
v028b38e8_0 .net "q3_bar", 0 0, L_0286c818;  1 drivers
v028b3890_0 .net "rst", 0 0, L_028b5708;  alias, 1 drivers
L_028b5970 .concat8 [ 1 1 1 1], v028b2ef0_0, v028b2e98_0, v028b2c30_0, v028b3730_0;
S_02875940 .scope module, "dff0" "dflipflop" 6 5, 7 7 0, S_02875870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286cd28 .functor NOT 1, v028b2ef0_0, C4<0>, C4<0>, C4<0>;
v028b33c0_0 .net "D", 0 0, L_0286cd28;  alias, 1 drivers
v028b3520_0 .net "clk", 0 0, v028b5868_0;  alias, 1 drivers
v028b2ef0_0 .var "q", 0 0;
v028b3158_0 .net "qBar", 0 0, L_0286cd28;  alias, 1 drivers
v028b3260_0 .net "rst", 0 0, L_028b5708;  alias, 1 drivers
E_0287dfe8/0 .event negedge, v028b3260_0;
E_0287dfe8/1 .event posedge, v0286d8f8_0;
E_0287dfe8 .event/or E_0287dfe8/0, E_0287dfe8/1;
S_0111dbc8 .scope module, "dff1" "dflipflop" 6 6, 7 7 0, S_02875870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286c7d0 .functor NOT 1, v028b2e98_0, C4<0>, C4<0>, C4<0>;
v028b2d38_0 .net "D", 0 0, L_0286c7d0;  alias, 1 drivers
v028b2f48_0 .net "clk", 0 0, L_0286cd28;  alias, 1 drivers
v028b2e98_0 .var "q", 0 0;
v028b2fa0_0 .net "qBar", 0 0, L_0286c7d0;  alias, 1 drivers
v028b2b80_0 .net "rst", 0 0, L_028b5708;  alias, 1 drivers
E_0287e1c8/0 .event negedge, v028b3260_0;
E_0287e1c8/1 .event posedge, v028b33c0_0;
E_0287e1c8 .event/or E_0287e1c8/0, E_0287e1c8/1;
S_0111dc98 .scope module, "dff2" "dflipflop" 6 7, 7 7 0, S_02875870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286c9c8 .functor NOT 1, v028b2c30_0, C4<0>, C4<0>, C4<0>;
v028b32b8_0 .net "D", 0 0, L_0286c9c8;  alias, 1 drivers
v028b3470_0 .net "clk", 0 0, L_0286c7d0;  alias, 1 drivers
v028b2c30_0 .var "q", 0 0;
v028b2d90_0 .net "qBar", 0 0, L_0286c9c8;  alias, 1 drivers
v028b2e40_0 .net "rst", 0 0, L_028b5708;  alias, 1 drivers
E_0287e2e0/0 .event negedge, v028b3260_0;
E_0287e2e0/1 .event posedge, v028b2d38_0;
E_0287e2e0 .event/or E_0287e2e0/0, E_0287e2e0/1;
S_02871c80 .scope module, "dff3" "dflipflop" 6 8, 7 7 0, S_02875870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0286c818 .functor NOT 1, v028b3730_0, C4<0>, C4<0>, C4<0>;
v028b2ff8_0 .net "D", 0 0, L_0286c818;  alias, 1 drivers
v028b3788_0 .net "clk", 0 0, L_0286c9c8;  alias, 1 drivers
v028b3730_0 .var "q", 0 0;
v028b3998_0 .net "qBar", 0 0, L_0286c818;  alias, 1 drivers
v028b37e0_0 .net "rst", 0 0, L_028b5708;  alias, 1 drivers
E_0287e2b8/0 .event negedge, v028b3260_0;
E_0287e2b8/1 .event posedge, v028b32b8_0;
E_0287e2b8 .event/or E_0287e2b8/0, E_0287e2b8/1;
S_01114b90 .scope module, "sbd" "start_bit_detect" 3 20, 8 3 0, S_0111e828;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "en"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
P_0286c5d8 .param/l "OP_COUNTING" 0 8 13, C4<1>;
P_0286c5f8 .param/l "OP_NOP" 0 8 12, C4<0>;
v028b4580_0 .net "clk", 0 0, v028b5de8_0;  alias, 1 drivers
v028b40b0_0 .var "counter", 3 0;
v028b4420_0 .net "data", 0 0, v028b4160_0;  alias, 1 drivers
v028b4210_0 .var "en", 0 0;
v028b44d0_0 .net "rst", 0 0, v028b54f8_0;  alias, 1 drivers
v028b3b88_0 .var "state", 0 0;
E_0287e3d0 .event posedge, v0286d950_0;
S_01114c60 .scope module, "stp" "serial_to_parallel" 3 12, 9 1 0, S_0111e828;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 1 "data_in"
    .port_info 2 /INPUT 4 "sample"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v028b4318_0 .net *"_s0", 7 0, L_028b5398;  1 drivers
v028b3ef8_0 .net *"_s10", 31 0, L_028b54a0;  1 drivers
L_028b6408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v028b4478_0 .net *"_s13", 27 0, L_028b6408;  1 drivers
L_028b6430 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v028b3be0_0 .net/2u *"_s14", 31 0, L_028b6430;  1 drivers
v028b41b8_0 .net *"_s16", 0 0, L_028b53f0;  1 drivers
L_028b6458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028b45d8_0 .net/2u *"_s18", 0 0, L_028b6458;  1 drivers
v028b3e48_0 .net *"_s2", 6 0, L_028b5a78;  1 drivers
v028b3f50_0 .net *"_s20", 0 0, L_028b5ad0;  1 drivers
L_028b63e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028b4370_0 .net *"_s4", 0 0, L_028b63e0;  1 drivers
v028b4268_0 .net "clk", 0 0, v028b5868_0;  alias, 1 drivers
v028b42c0_0 .net "data_in", 0 0, v028b4160_0;  alias, 1 drivers
v028b43c8_0 .net8 "data_out", 7 0, RS_0287fd74;  alias, 2 drivers
v028b4528_0 .net "rst", 0 0, v028b54f8_0;  alias, 1 drivers
v028b3c38_0 .net "sample", 3 0, L_0286cc50;  alias, 1 drivers
L_028b5a78 .part RS_0287fd74, 0, 7;
L_028b5398 .concat [ 1 7 0 0], L_028b63e0, L_028b5a78;
L_028b5658 .functor MUXZ 8, RS_0287fd74, L_028b5398, v028b5868_0, C4<>;
L_028b5ce0 .part/pv L_028b5ad0, 0, 1, 8;
L_028b54a0 .concat [ 4 28 0 0], L_0286cc50, L_028b6408;
L_028b53f0 .cmp/eq 32, L_028b54a0, L_028b6430;
L_028b5ad0 .functor MUXZ 1, L_028b6458, v028b4160_0, L_028b53f0, C4<>;
S_0111bde8 .scope module, "tester" "tester" 2 16, 2 27 0, S_0287efc8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_out"
    .port_info 1 /INPUT 1 "character_received"
    .port_info 2 /OUTPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "minorClk"
    .port_info 4 /OUTPUT 1 "majorClk"
    .port_info 5 /OUTPUT 1 "rst"
P_0287e0b0 .param/l "stimDelay" 0 2 33, +C4<00000000000000000000000000010100>;
v028b4058_0 .net "character_received", 0 0, L_028b5bd8;  alias, 1 drivers
v028b4160_0 .var "data_in", 0 0;
v028b57b8_0 .net8 "data_out", 7 0, RS_0287fd74;  alias, 2 drivers
v028b5448_0 .var/i "i", 31 0;
v028b5810_0 .var/i "j", 31 0;
v028b5de8_0 .var "majorClk", 0 0;
v028b5868_0 .var "minorClk", 0 0;
v028b54f8_0 .var "rst", 0 0;
v028b5d38_0 .var "serialData", 31 0;
    .scope S_01114b90;
T_0 ;
    %wait E_0287e3d0;
    %load/vec4 v028b44d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b4210_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v028b40b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b3b88_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v028b3b88_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b4210_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v028b40b0_0, 0, 4;
    %load/vec4 v028b4420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b3b88_0, 0, 1;
T_0.5 ;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b4210_0, 0, 1;
    %load/vec4 v028b40b0_0;
    %addi 1, 0, 4;
    %store/vec4 v028b40b0_0, 0, 4;
    %load/vec4 v028b40b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b3b88_0, 0, 1;
T_0.7 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_02875940;
T_1 ;
    %wait E_0287dfe8;
    %load/vec4 v028b3260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b2ef0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v028b33c0_0;
    %store/vec4 v028b2ef0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0111dbc8;
T_2 ;
    %wait E_0287e1c8;
    %load/vec4 v028b2b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b2e98_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v028b2d38_0;
    %store/vec4 v028b2e98_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0111dc98;
T_3 ;
    %wait E_0287e2e0;
    %load/vec4 v028b2e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b2c30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v028b32b8_0;
    %store/vec4 v028b2c30_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_02871c80;
T_4 ;
    %wait E_0287e2b8;
    %load/vec4 v028b37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b3730_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v028b2ff8_0;
    %store/vec4 v028b3730_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_028774a0;
T_5 ;
    %wait E_0287e6c8;
    %load/vec4 v0286dfd8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0286dbb8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0286dd70_0;
    %store/vec4 v0286dbb8_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_02877570;
T_6 ;
    %wait E_0287e4e8;
    %load/vec4 v0286dab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0286d9a8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0286dc10_0;
    %store/vec4 v0286d9a8_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_01113a08;
T_7 ;
    %wait E_0287e538;
    %load/vec4 v028b2c88_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b3050_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0286d740_0;
    %store/vec4 v028b3050_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01113ad8;
T_8 ;
    %wait E_0287e178;
    %load/vec4 v028b3578_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b2ce0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v028b31b0_0;
    %store/vec4 v028b2ce0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0111bde8;
T_9 ;
    %pushi/vec4 1952805748, 0, 32;
    %store/vec4 v028b5d38_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0111bde8;
T_10 ;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b54f8_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5de8_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5de8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b54f8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028b5448_0, 0, 32;
T_10.0 ;
    %load/vec4 v028b5448_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5de8_0, 0, 1;
    %load/vec4 v028b5d38_0;
    %parti/s 1, 31, 6;
    %store/vec4 v028b4160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028b5810_0, 0, 32;
T_10.2 ;
    %load/vec4 v028b5810_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028b5810_0;
    %addi 1, 0, 32;
    %store/vec4 v028b5810_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5de8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028b5810_0, 0, 32;
T_10.4 ;
    %load/vec4 v028b5810_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028b5868_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028b5810_0;
    %addi 1, 0, 32;
    %store/vec4 v028b5810_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v028b5d38_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v028b5d38_0, 0, 32;
    %load/vec4 v028b5448_0;
    %addi 1, 0, 32;
    %store/vec4 v028b5448_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0287efc8;
T_11 ;
    %vpi_call 2 19 "$dumpfile", "receiver.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "receiver_testbench.v";
    "./receiver.v";
    "./bic.v";
    "./bsc.v";
    "./up_counter.v";
    "./dflipflop.v";
    "./start_bit_detect.v";
    "./serial_to_parallel.v";
