digraph "CFG for '_Z8variancePiPdS0_' function" {
	label="CFG for '_Z8variancePiPdS0_' function";

	Node0x5bac070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !7, !amdgpu.noclobber !6\l  %11 = icmp slt i32 %4, %10\l  br i1 %11, label %13, label %12\l|{<s0>T|<s1>F}}"];
	Node0x5bac070:s0 -> Node0x5bae490;
	Node0x5bac070:s1 -> Node0x5bae520;
	Node0x5bae520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%12:\l12:                                               \l  ret void\l}"];
	Node0x5bae490 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = phi i32 [ %21, %13 ], [ %4, %3 ]\l  %15 = zext i32 %14 to i64\l  %16 = getelementptr inbounds double, double addrspace(1)* %1, i64 %15\l  %17 = load double, double addrspace(1)* %16, align 8, !tbaa !11\l  %18 = load double, double addrspace(1)* %2, align 8, !tbaa !11\l  %19 = fsub contract double %17, %18\l  %20 = fmul contract double %19, %19\l  store double %20, double addrspace(1)* %16, align 8, !tbaa !11\l  %21 = add nuw nsw i32 %14, %9\l  %22 = icmp slt i32 %21, %10\l  br i1 %22, label %13, label %12, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5bae490:s0 -> Node0x5bae490;
	Node0x5bae490:s1 -> Node0x5bae520;
}
