SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/alphablending.sv 
TOPLEVEL        = alphablending
MODULE          = test_alphablending
PYTHONPATH      = /src
CELLS = 0
WIRES = 0
SIM             = icarus
HASH            = 3-code-review-alphablendin