https://github.com/chyyuu/os_kernel_lab/tree/main/os/src/mm !!!!!!!

# resources

- https://github.com/rcore-os/rCore-Tutorial-v3
- https://osblog.stephenmarz.com/index.html
- https://os.phil-opp.com/
- https://wiki.osdev.org/Rust
- https://interrupt.memfault.com/blog/zero-to-main-rust-1
- https://docs.rust-embedded.org/embedonomicon/main.html

# other risc-v rust OSes

- hobby OSes

  - [octox](https://github.com/o8vm/octox/tree/main)
  - [osmium](https://github.com/moratorium08/osmium) (no longer maintained)

- xv6-inspired OSes

  - [xv6-rust](https://github.com/Ko-oK-OS/xv6-rust) - xv6 ported to rust (learning OS)
  - [core-os-riscv](https://github.com/skyzh/core-os-riscv) - (no longer maintained)

- other OSes

  - [xous](https://github.com/betrusted-io/xous-core) - security focused OS
  - [r3](https://github.com/r3-os/r3) - realtime OS
  - [zCore](https://github.com/rcore-os/zCore) - zircon reimplementation in rust

# License

This project is licensed under the Apache License, Version 2.0. See the [LICENSE](LICENSE) file for details.

Some code in the `crates/riscv-mem` directory is licensed under the GPL-3.0 license. See the [LICENSE.md](crates/riscv-mem/LICENSE.md) file for details.
