/dts-v1/;

#include "rtl839x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "netgear,gs728tpv2", "realtek,rtl8391-soc";
	model = "Netgear GS728TPv2";

	aliases {
		led-boot = &led_sys;
		led-failsafe = &led_sys;
		led-running = &led_sys;
		led-upgrade = &led_sys;
	};	

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x8000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;
		compatible = "gpio-leds";

		led_sys: sys {
			label = "green:sys";
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
		};

		led_power: power {
			label = "yellow:power";
			gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
		};

/* 	These leds seem to be controlled by a different microprocessor
		led_fan: fan {
			label = "orange:fan";
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
		};

		led_poemax: poemax {
			label = "red:poemax";
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
		};
*/

		led_mode: mode {
			label = "green:mode";
			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio1 23 GPIO_ACTIVE_LOW>;
	};

/*	max3421 {
		gpio-hog;
		gpios = <&gpio1 19 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "max3421_power";
	}; */

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
		restore {
			label = "restore";
			gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
		};
		mode {
			label = "led_mode";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_1>;
		};
	};

	led_set: led_set@0 {
		compatible = "realtek,rtl8390-leds";
		leds_per_port = <2>;
		led_mode = "serial";
		led_set0 = <0x0a 0x0f 0x1f>;  // 10/100 (yellow) and 1000MBit (green)
	};

	/* I2C bus of the upper left SFP cage (lan25), port 24 */
	i2c0: i2c-gpio-0 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio1 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	sfp0: sfp-p24 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c0>;
		los-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
		tx-fault-gpio = <&gpio1 22 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 4 GPIO_ACTIVE_LOW>;
	};

	/* I2C bus of the lower left SFP cage (lan26), port 25
	 * Commented out because of i2c-gpio limitation
	i2c1: i2c-gpio-1 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio1 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	sfp1: sfp-p25 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c1>;
		los-gpio = <&gpio1 1 GPIO_ACTIVE_LOW>;
		tx-fault-gpio = <&gpio1 22 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
	}; */

	/* I2C bus of the upper right SFP cage (lan27), port 26 */
	i2c2: i2c-gpio-2 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio1 30 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio1 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	sfp2: sfp-p26 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c2>;
		los-gpio = <&gpio1 2 GPIO_ACTIVE_LOW>;
		tx-fault-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 6 GPIO_ACTIVE_LOW>;
	};

	/* I2C bus of the lower right SFP cage (lan28), port 27
	 * Commented out because of i2c-gpio limitation
	i2c3: i2c-gpio-3 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio1 30 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio1 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	sfp3: sfp-p27 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c3>;
		los-gpio = <&gpio1 3 GPIO_ACTIVE_LOW>;
		tx-fault-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
	}; */

	/* I2C bus for fan control */
	i2c3: i2c-gpio-4 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio1 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio1 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&gpio1 {
	status = "okay";
	indirect-access-bus-id = <0x1f>;
	// the reset pin for the RTL8231 is gpio0 21 GPIO_ACTIVE_LOW
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xe0000>;
				read-only;
			};
			partition@40000 {
				label = "u-boot-env";
				reg = <0xe0000 0x10000>;
				read-only;
			};
			partition@50000 {
				label = "u-boot-env2";
				reg = <0xf0000 0x10000>;
				read-only;
			};
			partition@60000 {
				label = "jffs";
				reg = <0x100000 0x100000>;
			};
			partition@160000 {
				label = "jffs2";
				reg = <0x200000 0x100000>;
			};
			partition@b260000 {
				label = "firmware";
				reg = <0x300000 0xe80000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x83800000>;
			};
			partition@930000 {
				label = "runtime2";
				reg = <0x1180000 0xe80000>;
			};
		};
	};

	max3421@0 {
		compatible = "maxim,max3421";
		reg = <1>;
		maxim,vbus-en-pin = <8 1>;
		spi-max-frequency = <26000000>;
		interrupt-parent = <&gpio0>;
		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;
		interrupt-names = "usb";

		gpio-reset = <&gpio1 25 GPIO_ACTIVE_LOW>;
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;
		
		/* External phy RTL8218B #1 */
		EXTERNAL_PHY(0)
		EXTERNAL_PHY(1)
		EXTERNAL_PHY(2)
		EXTERNAL_PHY(3)
		EXTERNAL_PHY(4)
		EXTERNAL_PHY(5)
		EXTERNAL_PHY(6)
		EXTERNAL_PHY(7)

		/* External phy RTL8218B #2 */
		EXTERNAL_PHY(8)
		EXTERNAL_PHY(9)
		EXTERNAL_PHY(10)
		EXTERNAL_PHY(11)
		EXTERNAL_PHY(12)
		EXTERNAL_PHY(13)
		EXTERNAL_PHY(14)
		EXTERNAL_PHY(15)

		/* External phy RTL8218B #3 */
		EXTERNAL_PHY(16)
		EXTERNAL_PHY(17)
		EXTERNAL_PHY(18)
		EXTERNAL_PHY(19)
		EXTERNAL_PHY(20)
		EXTERNAL_PHY(21)
		EXTERNAL_PHY(22)
		EXTERNAL_PHY(23)

		/* External RTL8214QF SFP PHY */
		EXTERNAL_SFP_PHY(24)
		EXTERNAL_SFP_PHY(25)
//		EXTERNAL_PHY(26)
		EXTERNAL_SFP_PHY(26)
		EXTERNAL_SFP_PHY(27)
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		SWITCH_PORT(0, 01, qsgmii)
		SWITCH_PORT(1, 02, qsgmii)
		SWITCH_PORT(2, 03, qsgmii)
		SWITCH_PORT(3, 04, qsgmii)
		SWITCH_PORT(4, 05, qsgmii)
		SWITCH_PORT(5, 06, qsgmii)
		SWITCH_PORT(6, 07, qsgmii)
		SWITCH_PORT(7, 08, qsgmii)

		SWITCH_PORT(8, 09, qsgmii)
		SWITCH_PORT(9, 10, qsgmii)
		SWITCH_PORT(10, 11, qsgmii)
		SWITCH_PORT(11, 12, qsgmii)
		SWITCH_PORT(12, 13, qsgmii)
		SWITCH_PORT(13, 14, qsgmii)
		SWITCH_PORT(14, 15, qsgmii)
		SWITCH_PORT(15, 16, qsgmii)

		SWITCH_PORT(16, 17, qsgmii)
		SWITCH_PORT(17, 18, qsgmii)
		SWITCH_PORT(18, 19, qsgmii)
		SWITCH_PORT(19, 20, qsgmii)
		SWITCH_PORT(20, 21, qsgmii)
		SWITCH_PORT(21, 22, qsgmii)
		SWITCH_PORT(22, 23, qsgmii)
		SWITCH_PORT(23, 24, qsgmii)

//		SWITCH_SFP_PORT_N(24, 25, rgmii-id, 0)
		SWITCH_PORT(24, 25, qsgmii)
		SWITCH_PORT(25, 26, qsgmii)
		SWITCH_PORT(26, 27, qsgmii)
		SWITCH_PORT(27, 28, qsgmii)
/*		port@26 {
			reg = <26>;
			label = "lan27";
			phy-mode = "1000base-x";
			managed = "in-band-status";
			sfp = <&sfp2>;
		};
*/
		/* CPU-Port */
		port@52 {
			ethernet = <&ethernet0>;
			reg = <52>;
			phy-mode = "qsgmii";
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
