
`timescale 1ns / 1ns

module test;


wire  Cout;

reg  Cin, Clk;

wire [7:0]  S;

reg [7:0]  X;
reg [7:0]  Y;

// Buses in the design

wire  [0:3]  net9;

wire  [0:3]  net3;

wire  [0:3]  net2;



eightbitadder top(Cout, S, Cin, Clk, X, Y); 
 
