;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP @121, 106
	SUB @-127, 100
	SUB 12, @-10
	SUB -207, <-120
	MOV -7, <-20
	SUB @120, 1
	SUB -207, <-120
	SUB #7, 0
	SUB #912, @200
	ADD 210, 60
	SUB @-127, 100
	ADD 200, 16
	SUB @127, 106
	DAT #127, #100
	ADD 200, 16
	MOV @-10, 1
	MOV -1, <-20
	CMP -207, <-120
	SUB #0, 28
	SUB #0, 28
	MOV 0, <-20
	SUB #0, 28
	ADD #270, <5
	SUB #0, 28
	SLT 210, 60
	SLT @270, <8
	SUB @121, 105
	SUB @120, 1
	JMP -91, @-20
	SPL 0, <802
	CMP #912, @200
	MOV -1, <-20
	CMP #912, @200
	MOV -207, <-120
	ADD @200, 11
	DAT #20, <62
	ADD @200, 11
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-120
	MOV -7, <-20
	SPL -91, @-20
