Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun 14 21:52:26 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                285         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (285)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (560)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (285)
--------------------------
 There are 119 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: clock/clk_16x_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tank1_control/shell_sht_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (560)
--------------------------------------------------
 There are 560 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.938        0.000                      0                 1073        0.110        0.000                      0                 1073        7.000        0.000                       0                   325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.938        0.000                      0                 1073        0.110        0.000                      0                 1073        9.601        0.000                       0                   321  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.091ns  (logic 8.132ns (50.538%)  route 7.959ns (49.462%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.648 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.647    14.980    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.104 r  u_driver_VGA/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    15.104    u_driver_VGA/addra[7]_i_29_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.636 r  u_driver_VGA/addra_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.636    u_driver_VGA/addra_reg[7]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.970 r  u_driver_VGA/addra_reg[9]_i_11/O[1]
                         net (fo=1, routed)           0.626    16.596    u_driver_VGA/addra_reg[9]_i_11_n_6
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.329    16.925 r  u_driver_VGA/addra[9]_i_5__0/O
                         net (fo=1, routed)           0.475    17.399    u_driver_VGA/addra[9]_i_5__0_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I4_O)        0.326    17.725 r  u_driver_VGA/addra[9]_i_1__0/O
                         net (fo=1, routed)           0.000    17.725    tank1_interface/D[9]
    SLICE_X56Y31         FDRE                                         r  tank1_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.443    21.648    tank1_interface/clk_out1
    SLICE_X56Y31         FDRE                                         r  tank1_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.727    
                         clock uncertainty           -0.144    21.584    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)        0.079    21.663    tank1_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -17.725    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 7.904ns (49.174%)  route 8.170ns (50.826%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.712 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.758    15.091    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.215 r  u_driver_VGA/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.215    u_driver_VGA/addra[7]_i_24_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.747 r  u_driver_VGA/addra_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.747    u_driver_VGA/addra_reg[7]_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.081 r  u_driver_VGA/addra_reg[9]_i_8/O[1]
                         net (fo=1, routed)           0.530    16.611    u_driver_VGA/data3[9]
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.303    16.914 r  u_driver_VGA/addra[9]_i_2__0/O
                         net (fo=1, routed)           0.670    17.584    u_driver_VGA/addra[9]_i_2__0_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  u_driver_VGA/addra[9]_i_1/O
                         net (fo=1, routed)           0.000    17.708    mytank_interface/addra_reg[9]_0[9]
    SLICE_X60Y30         FDRE                                         r  mytank_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.507    21.712    mytank_interface/clk_out1
    SLICE_X60Y30         FDRE                                         r  mytank_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.791    
                         clock uncertainty           -0.144    21.648    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)        0.081    21.729    mytank_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.729    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.849ns  (logic 7.888ns (49.771%)  route 7.961ns (50.229%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.712 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.228    13.981    u_driver_VGA/P[3]
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.105 r  u_driver_VGA/addra[7]_i_11/O
                         net (fo=3, routed)           0.595    14.700    u_driver_VGA/addra[7]_i_11_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.226 r  u_driver_VGA/addra_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.226    u_driver_VGA/addra_reg[7]_i_17_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.448 r  u_driver_VGA/addra_reg[9]_i_17/O[0]
                         net (fo=1, routed)           0.941    16.389    u_driver_VGA/data1[8]
    SLICE_X59Y26         LUT4 (Prop_lut4_I0_O)        0.327    16.716 r  u_driver_VGA/addra[8]_i_4/O
                         net (fo=1, routed)           0.441    17.157    u_driver_VGA/addra[8]_i_4_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.483 r  u_driver_VGA/addra[8]_i_1/O
                         net (fo=1, routed)           0.000    17.483    mytank_interface/addra_reg[9]_0[8]
    SLICE_X59Y30         FDRE                                         r  mytank_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.507    21.712    mytank_interface/clk_out1
    SLICE_X59Y30         FDRE                                         r  mytank_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.791    
                         clock uncertainty           -0.144    21.648    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.031    21.679    mytank_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 7.647ns (48.815%)  route 8.018ns (51.185%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.712 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.766    15.100    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.124    15.224 r  u_driver_VGA/addra[7]_i_31/O
                         net (fo=1, routed)           0.000    15.224    u_driver_VGA/addra[7]_i_31_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.830 r  u_driver_VGA/addra_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.620    16.449    u_driver_VGA/data4[7]
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.306    16.755 r  u_driver_VGA/addra[7]_i_2__0/O
                         net (fo=1, routed)           0.421    17.176    u_driver_VGA/addra[7]_i_2__0_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.300 r  u_driver_VGA/addra[7]_i_1/O
                         net (fo=1, routed)           0.000    17.300    mytank_interface/addra_reg[9]_0[7]
    SLICE_X62Y28         FDRE                                         r  mytank_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.507    21.712    mytank_interface/clk_out1
    SLICE_X62Y28         FDRE                                         r  mytank_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.791    
                         clock uncertainty           -0.144    21.648    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.031    21.679    mytank_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -17.300    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.585ns  (logic 7.647ns (49.067%)  route 7.938ns (50.933%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.649 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.647    14.980    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.104 r  u_driver_VGA/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    15.104    u_driver_VGA/addra[7]_i_29_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.710 r  u_driver_VGA/addra_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.621    16.331    u_driver_VGA/addra_reg[7]_i_15_n_4
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.306    16.637 r  u_driver_VGA/addra[7]_i_5__0/O
                         net (fo=1, routed)           0.458    17.095    u_driver_VGA/addra[7]_i_5__0_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.219 r  u_driver_VGA/addra[7]_i_1__0/O
                         net (fo=1, routed)           0.000    17.219    tank1_interface/D[7]
    SLICE_X55Y32         FDRE                                         r  tank1_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.444    21.649    tank1_interface/clk_out1
    SLICE_X55Y32         FDRE                                         r  tank1_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.728    
                         clock uncertainty           -0.144    21.585    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.031    21.616    tank1_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.616    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.595ns  (logic 8.008ns (51.351%)  route 7.587ns (48.649%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.648 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.278    12.752 r  mytank_interface/addra1/P[0]
                         net (fo=24, routed)          0.913    13.665    u_driver_VGA/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.153    13.818 r  u_driver_VGA/addra[0]_i_4/O
                         net (fo=5, routed)           0.713    14.531    tank1_interface/DI[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.264 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.264    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.378 r  tank1_interface/addra0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    tank1_interface/addra0_inferred__4/i__carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.600 r  tank1_interface/addra0_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.440    16.040    u_driver_VGA/addra_reg[9]_1[0]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.299    16.339 r  u_driver_VGA/addra[8]_i_3__0/O
                         net (fo=1, routed)           0.766    17.105    u_driver_VGA/addra[8]_i_3__0_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I3_O)        0.124    17.229 r  u_driver_VGA/addra[8]_i_1__0/O
                         net (fo=1, routed)           0.000    17.229    tank1_interface/D[8]
    SLICE_X56Y31         FDRE                                         r  tank1_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.443    21.648    tank1_interface/clk_out1
    SLICE_X56Y31         FDRE                                         r  tank1_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.727    
                         clock uncertainty           -0.144    21.584    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)        0.081    21.665    tank1_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 7.584ns (49.051%)  route 7.877ns (50.949%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.649 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.647    14.980    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.104 r  u_driver_VGA/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    15.104    u_driver_VGA/addra[7]_i_29_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.651 r  u_driver_VGA/addra_reg[7]_i_15/O[2]
                         net (fo=1, routed)           0.573    16.224    u_driver_VGA/addra_reg[7]_i_15_n_5
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.302    16.526 r  u_driver_VGA/addra[6]_i_4__0/O
                         net (fo=1, routed)           0.446    16.972    u_driver_VGA/addra[6]_i_4__0_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.096 r  u_driver_VGA/addra[6]_i_1__0/O
                         net (fo=1, routed)           0.000    17.096    tank1_interface/D[6]
    SLICE_X55Y32         FDRE                                         r  tank1_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.444    21.649    tank1_interface/clk_out1
    SLICE_X55Y32         FDRE                                         r  tank1_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.728    
                         clock uncertainty           -0.144    21.585    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.029    21.614    tank1_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.391ns  (logic 8.010ns (52.044%)  route 7.381ns (47.955%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.649 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.278    12.752 r  mytank_interface/addra1/P[0]
                         net (fo=24, routed)          0.913    13.665    u_driver_VGA/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.153    13.818 r  u_driver_VGA/addra[0]_i_4/O
                         net (fo=5, routed)           0.713    14.531    tank1_interface/DI[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    15.264 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.264    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.598 r  tank1_interface/addra0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.437    16.035    u_driver_VGA/addra_reg[7]_3[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.303    16.338 r  u_driver_VGA/addra[5]_i_3__0/O
                         net (fo=1, routed)           0.564    16.901    u_driver_VGA/addra[5]_i_3__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124    17.025 r  u_driver_VGA/addra[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.025    tank1_interface/D[5]
    SLICE_X54Y32         FDRE                                         r  tank1_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.444    21.649    tank1_interface/clk_out1
    SLICE_X54Y32         FDRE                                         r  tank1_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.728    
                         clock uncertainty           -0.144    21.585    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.077    21.662    tank1_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.662    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 7.584ns (49.343%)  route 7.786ns (50.657%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.713 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.278    12.752 r  mytank_interface/addra1/P[3]
                         net (fo=15, routed)          1.457    14.209    u_driver_VGA/P[3]
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.333 r  u_driver_VGA/addra[7]_i_9/O
                         net (fo=8, routed)           0.758    15.091    u_driver_VGA/addra[7]_i_9_n_0
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.124    15.215 r  u_driver_VGA/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.215    u_driver_VGA/addra[7]_i_24_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.762 r  u_driver_VGA/addra_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.513    16.276    u_driver_VGA/data3[6]
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.302    16.578 r  u_driver_VGA/addra[6]_i_2__1/O
                         net (fo=1, routed)           0.303    16.880    u_driver_VGA/addra[6]_i_2__1_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124    17.004 r  u_driver_VGA/addra[6]_i_1/O
                         net (fo=1, routed)           0.000    17.004    mytank_interface/addra_reg[9]_0[6]
    SLICE_X62Y29         FDRE                                         r  mytank_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.508    21.713    mytank_interface/clk_out1
    SLICE_X62Y29         FDRE                                         r  mytank_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.792    
                         clock uncertainty           -0.144    21.649    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.029    21.678    mytank_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.678    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.341ns  (logic 7.705ns (50.223%)  route 7.636ns (49.777%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 21.647 - 20.202 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.632     1.634    u_driver_VGA/clk_out1
    SLICE_X59Y14         FDRE                                         r  u_driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  u_driver_VGA/hcnt_reg[3]/Q
                         net (fo=32, routed)          1.471     3.525    u_driver_VGA/hcnt_reg[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.299     3.824 f  u_driver_VGA/addra_reg_i_33/O
                         net (fo=52, routed)          0.679     4.503    u_driver_VGA/addra_reg_i_33_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.627 r  u_driver_VGA/addra1_i_11/O
                         net (fo=32, routed)          0.677     5.304    u_driver_VGA/addra1_i_11_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.428 f  u_driver_VGA/addra[1]_i_2__2/O
                         net (fo=146, routed)         0.894     6.322    u_driver_VGA/hcnt_reg[10]_3
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.119     6.441 r  u_driver_VGA/addra1_i_10/O
                         net (fo=16, routed)          1.034     7.474    mytank_interface/VGA_ypos[0]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.278    12.752 r  mytank_interface/addra1/P[0]
                         net (fo=24, routed)          0.913    13.665    u_driver_VGA/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.153    13.818 r  u_driver_VGA/addra[0]_i_4/O
                         net (fo=5, routed)           0.713    14.531    tank1_interface/DI[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763    15.294 r  tank1_interface/addra0_inferred__4/i__carry/O[2]
                         net (fo=1, routed)           0.522    15.816    u_driver_VGA/addra_reg[3]_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.302    16.118 r  u_driver_VGA/addra[2]_i_3__0/O
                         net (fo=1, routed)           0.734    16.852    u_driver_VGA/addra[2]_i_3__0_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.976 r  u_driver_VGA/addra[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.976    tank1_interface/D[2]
    SLICE_X56Y29         FDRE                                         r  tank1_interface/addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         1.442    21.647    tank1_interface/clk_out1
    SLICE_X56Y29         FDRE                                         r  tank1_interface/addra_reg[2]/C
                         clock pessimism              0.079    21.726    
                         clock uncertainty           -0.144    21.583    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.081    21.664    tank1_interface/addra_reg[2]
  -------------------------------------------------------------------
                         required time                         21.664    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                  4.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.463%)  route 0.235ns (62.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.560     0.562    tank1_interface/clk_out1
    SLICE_X55Y32         FDRE                                         r  tank1_interface/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  tank1_interface/addra_reg[6]/Q
                         net (fo=1, routed)           0.235     0.938    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y14         RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.877     0.879    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.828    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.026%)  route 0.230ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.553     0.555    mytank_display/clk_out1
    SLICE_X48Y25         FDRE                                         r  mytank_display/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  mytank_display/addra_reg[7]/Q
                         net (fo=3, routed)           0.230     0.925    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.866     0.868    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.797    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.026%)  route 0.230ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.554     0.556    mytank_display/clk_out1
    SLICE_X48Y26         FDRE                                         r  mytank_display/addra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mytank_display/addra_reg[9]/Q
                         net (fo=3, routed)           0.230     0.926    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.866     0.868    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.797    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.896%)  route 0.231ns (62.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.553     0.555    mytank_display/clk_out1
    SLICE_X48Y25         FDRE                                         r  mytank_display/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  mytank_display/addra_reg[4]/Q
                         net (fo=3, routed)           0.231     0.927    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.866     0.868    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.797    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.042%)  route 0.318ns (65.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.558     0.560    sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y13         FDRE                                         r  sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.318     1.041    sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y12         FDRE                                         r  sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.830     0.832    sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y12         FDRE                                         r  sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.066     0.893    sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.560     0.562    mytank_interface/clk_out1
    SLICE_X57Y30         FDRE                                         r  mytank_interface/douta0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mytank_interface/douta0_reg[8]/Q
                         net (fo=1, routed)           0.116     0.818    mytank_interface/douta0[8]
    SLICE_X54Y30         FDSE                                         r  mytank_interface/VGA_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.827     0.829    mytank_interface/clk_out1
    SLICE_X54Y30         FDSE                                         r  mytank_interface/VGA_data_reg[8]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X54Y30         FDSE (Hold_fdse_C_D)         0.063     0.658    mytank_interface/VGA_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X49Y27         FDRE                                         r  mytank_display/douta0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mytank_display/douta0_reg[5]/Q
                         net (fo=1, routed)           0.110     0.809    mytank_display/douta0__0[5]
    SLICE_X49Y28         FDSE                                         r  mytank_display/VGA_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.824     0.826    mytank_display/clk_out1
    SLICE_X49Y28         FDSE                                         r  mytank_display/VGA_data_reg[5]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X49Y28         FDSE (Hold_fdse_C_D)         0.070     0.642    mytank_display/VGA_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.557     0.559    mytank_display/clk_out1
    SLICE_X48Y29         FDRE                                         r  mytank_display/douta0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mytank_display/douta0_reg[3]/Q
                         net (fo=1, routed)           0.112     0.811    mytank_display/douta0__0[3]
    SLICE_X49Y29         FDSE                                         r  mytank_display/VGA_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.825     0.827    mytank_display/clk_out1
    SLICE_X49Y29         FDSE                                         r  mytank_display/VGA_data_reg[3]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X49Y29         FDSE (Hold_fdse_C_D)         0.072     0.644    mytank_display/VGA_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.557     0.559    mytank_display/clk_out1
    SLICE_X48Y29         FDRE                                         r  mytank_display/douta0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mytank_display/douta0_reg[7]/Q
                         net (fo=1, routed)           0.116     0.815    mytank_display/douta0__0[7]
    SLICE_X49Y29         FDSE                                         r  mytank_display/VGA_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.825     0.827    mytank_display/clk_out1
    SLICE_X49Y29         FDSE                                         r  mytank_display/VGA_data_reg[7]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X49Y29         FDSE (Hold_fdse_C_D)         0.075     0.647    mytank_display/VGA_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X49Y27         FDRE                                         r  mytank_display/douta0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mytank_display/douta0_reg[10]/Q
                         net (fo=1, routed)           0.112     0.811    mytank_display/douta0__0[10]
    SLICE_X49Y28         FDSE                                         r  mytank_display/VGA_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=319, routed)         0.824     0.826    mytank_display/clk_out1
    SLICE_X49Y28         FDSE                                         r  mytank_display/VGA_data_reg[10]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X49Y28         FDSE (Hold_fdse_C_D)         0.070     0.642    mytank_display/VGA_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X2Y10     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X2Y10     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y5      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y5      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X2Y12     mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X2Y12     mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X2Y0      sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X2Y0      sd/UUT4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y28     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y28     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X51Y28     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X51Y28     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y28     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y28     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X51Y28     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X51Y28     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X49Y29     mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



