
*** Running vivado
    with args -log HoughFilter.vdi -applog -m64 -messageDb vivado.pb -mode batch -source HoughFilter.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source HoughFilter.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7k480tffg901-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/constrs_1/new/HoughFilter_constr.xdc]
Finished Parsing XDC File [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/constrs_1/new/HoughFilter_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.398 ; gain = 404.090 ; free physical = 23689 ; free virtual = 31483
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -196 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1504.434 ; gain = 81.031 ; free physical = 23685 ; free virtual = 31479
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11d519998

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: debbc93d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23238 ; free virtual = 31031

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: debbc93d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23237 ; free virtual = 31031

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 352 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: d3b6448c

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23237 ; free virtual = 31031

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23237 ; free virtual = 31031
Ending Logic Optimization Task | Checksum: d3b6448c

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23237 ; free virtual = 31031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d3b6448c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1969.918 ; gain = 0.000 ; free physical = 23237 ; free virtual = 31031
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.918 ; gain = 557.520 ; free physical = 23237 ; free virtual = 31031
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.runs/impl_1/HoughFilter_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -196 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2049.949 ; gain = 0.000 ; free physical = 23227 ; free virtual = 31022
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2049.949 ; gain = 0.000 ; free physical = 23227 ; free virtual = 31022

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2049.949 ; gain = 0.000 ; free physical = 23227 ; free virtual = 31022
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2069.957 ; gain = 20.008 ; free physical = 23222 ; free virtual = 31017

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2069.957 ; gain = 20.008 ; free physical = 23221 ; free virtual = 31016

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 55506373

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2069.957 ; gain = 20.008 ; free physical = 23221 ; free virtual = 31016
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca904b05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2069.957 ; gain = 20.008 ; free physical = 23221 ; free virtual = 31016

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17b95b44b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2069.957 ; gain = 20.008 ; free physical = 23218 ; free virtual = 31013
Phase 1.2.1 Place Init Design | Checksum: 15bd8f749

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2080.977 ; gain = 31.027 ; free physical = 23205 ; free virtual = 31000
Phase 1.2 Build Placer Netlist Model | Checksum: 15bd8f749

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2080.977 ; gain = 31.027 ; free physical = 23205 ; free virtual = 31000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 15bd8f749

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2080.977 ; gain = 31.027 ; free physical = 23205 ; free virtual = 31000
Phase 1.3 Constrain Clocks/Macros | Checksum: 15bd8f749

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2080.977 ; gain = 31.027 ; free physical = 23205 ; free virtual = 31000
Phase 1 Placer Initialization | Checksum: 15bd8f749

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2080.977 ; gain = 31.027 ; free physical = 23205 ; free virtual = 31000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 172998e24

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 172998e24

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c18e4e62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1616dd9b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1616dd9b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 148a642d2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 148a642d2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23162 ; free virtual = 30958

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1ab6c6f50

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1ab6c6f50

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ab6c6f50

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ab6c6f50

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 3.7 Small Shape Detail Placement | Checksum: 1ab6c6f50

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 127187d2c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 3 Detail Placement | Checksum: 127187d2c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1dd57025b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1dd57025b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1dd57025b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1a06c03ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1a06c03ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1a06c03ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.615. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4.1.3 Post Placement Optimization | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4.1 Post Commit Optimization | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4.4 Placer Reporting | Checksum: 144394b19

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: de7feb3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: de7feb3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Ending Placer Task | Checksum: b34ba2ec

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.598 ; gain = 119.648 ; free physical = 23145 ; free virtual = 30941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2169.598 ; gain = 0.000 ; free physical = 23133 ; free virtual = 30941
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2169.598 ; gain = 0.000 ; free physical = 23140 ; free virtual = 30939
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2169.598 ; gain = 0.000 ; free physical = 23140 ; free virtual = 30939
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2169.598 ; gain = 0.000 ; free physical = 23140 ; free virtual = 30938
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k480t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -196 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 75d2c2bc ConstDB: 0 ShapeSum: 3d78e030 RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: baa3e459

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2434.562 ; gain = 264.965 ; free physical = 22834 ; free virtual = 30633

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: baa3e459

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2434.562 ; gain = 264.965 ; free physical = 22834 ; free virtual = 30633

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: baa3e459

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2436.203 ; gain = 266.605 ; free physical = 22792 ; free virtual = 30591
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19544f9db

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=-0.292 | THS=-1228.299|

Phase 2 Router Initialization | Checksum: 15814b577

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 175365f6d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 172b11bab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b8851162

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
Phase 4 Rip-up And Reroute | Checksum: 1b8851162

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b618a76c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.542  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b618a76c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b618a76c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
Phase 5 Delay and Skew Optimization | Checksum: 1b618a76c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a2d694af

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.542  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 119617530

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.270399 %
  Global Horizontal Routing Utilization  = 0.375308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 114c2341b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114c2341b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e85caefb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.542  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e85caefb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2498.258 ; gain = 328.660 ; free physical = 22731 ; free virtual = 30530
Writing placer database...
