TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfce9fb.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;i2s_dma_receive:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                               98 ; 3    |//
                               99 ; 4    |// Filename: i2s_dma_receive.c
                              100 ; 5    |// Description: Driver for the CDSync/I2S DMA module
                              101 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              102 ; 7    |
                              103 ; 8    |////////////////////////////////////////////////////////////////////////////////
                              104 ; 9    |//   Includes and external references
                              105 ; 10   |////////////////////////////////////////////////////////////////////////////////
                              106 ; 11   |
                              107 ; 12   |#include "types.h"
                              108 
                              110 
                              111 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              112 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              113 ; 3    |//
                              114 ; 4    |// Filename: types.h
                              115 ; 5    |// Description: Standard data types
                              116 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              117 ; 7    |
                              118 ; 8    |#ifndef _TYPES_H
                              119 ; 9    |#define _TYPES_H
                              120 ; 10   |
                              121 ; 11   |// TODO:  move this outta here!
                              122 ; 12   |#if !defined(NOERROR)
                              123 ; 13   |#define NOERROR 0
                              124 ; 14   |#define SUCCESS 0
                              125 ; 15   |#endif 
                              126 ; 16   |#if !defined(SUCCESS)
                              127 ; 17   |#define SUCCESS  0
                              128 ; 18   |#endif
                              129 ; 19   |#if !defined(ERROR)
                              130 ; 20   |#define ERROR   -1
                              131 ; 21   |#endif
                              132 ; 22   |#if !defined(FALSE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 23   |#define FALSE 0
                              134 ; 24   |#endif
                              135 ; 25   |#if !defined(TRUE)
                              136 ; 26   |#define TRUE  1
                              137 ; 27   |#endif
                              138 ; 28   |
                              139 ; 29   |#if !defined(NULL)
                              140 ; 30   |#define NULL 0
                              141 ; 31   |#endif
                              142 ; 32   |
                              143 ; 33   |#define MAX_INT     0x7FFFFF
                              144 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              145 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              146 ; 36   |#define MAX_ULONG   (-1) 
                              147 ; 37   |
                              148 ; 38   |#define WORD_SIZE   24              // word size in bits
                              149 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              150 ; 40   |
                              151 ; 41   |
                              152 ; 42   |#define BYTE    unsigned char       // btVarName
                              153 ; 43   |#define CHAR    signed char         // cVarName
                              154 ; 44   |#define USHORT  unsigned short      // usVarName
                              155 ; 45   |#define SHORT   unsigned short      // sVarName
                              156 ; 46   |#define WORD    unsigned int        // wVarName
                              157 ; 47   |#define INT     signed int          // iVarName
                              158 ; 48   |#define DWORD   unsigned long       // dwVarName
                              159 ; 49   |#define LONG    signed long         // lVarName
                              160 ; 50   |#define BOOL    unsigned int        // bVarName
                              161 ; 51   |#define FRACT   _fract              // frVarName
                              162 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              163 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              164 ; 54   |#define FLOAT   float               // fVarName
                              165 ; 55   |#define DBL     double              // dVarName
                              166 ; 56   |#define ENUM    enum                // eVarName
                              167 ; 57   |#define CMX     _complex            // cmxVarName
                              168 ; 58   |typedef WORD UCS3;                   // 
                              169 ; 59   |
                              170 ; 60   |#define UINT16  unsigned short
                              171 ; 61   |#define UINT8   unsigned char   
                              172 ; 62   |#define UINT32  unsigned long
                              173 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              174 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              175 ; 65   |#define WCHAR   UINT16
                              176 ; 66   |
                              177 ; 67   |//UINT128 is 16 bytes or 6 words
                              178 ; 68   |typedef struct UINT128_3500 {   
                              179 ; 69   |    int val[6];     
                              180 ; 70   |} UINT128_3500;
                              181 ; 71   |
                              182 ; 72   |#define UINT128   UINT128_3500
                              183 ; 73   |
                              184 ; 74   |// Little endian word packed byte strings:   
                              185 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              186 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              187 ; 77   |// Little endian word packed byte strings:   
                              188 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              189 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              190 ; 80   |
                              191 ; 81   |// Declare Memory Spaces To Use When Coding
                              192 ; 82   |// A. Sector Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              193 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              194 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              195 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              196 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              197 
                              199 
                              200 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              201 ; 88   |// B. Media DDI Memory
                              202 ; 89   |#define MEDIA_DDI_MEM _Y
                              203 ; 90   |
                              204 ; 91   |
                              205 ; 92   |
                              206 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              207 ; 94   |// Examples of circular pointers:
                              208 ; 95   |//    INT CIRC cpiVarName
                              209 ; 96   |//    DWORD CIRC cpdwVarName
                              210 ; 97   |
                              211 ; 98   |#define RETCODE INT                 // rcVarName
                              212 ; 99   |
                              213 ; 100  |// generic bitfield structure
                              214 ; 101  |struct Bitfield {
                              215 ; 102  |    unsigned int B0  :1;
                              216 ; 103  |    unsigned int B1  :1;
                              217 ; 104  |    unsigned int B2  :1;
                              218 ; 105  |    unsigned int B3  :1;
                              219 ; 106  |    unsigned int B4  :1;
                              220 ; 107  |    unsigned int B5  :1;
                              221 ; 108  |    unsigned int B6  :1;
                              222 ; 109  |    unsigned int B7  :1;
                              223 ; 110  |    unsigned int B8  :1;
                              224 ; 111  |    unsigned int B9  :1;
                              225 ; 112  |    unsigned int B10 :1;
                              226 ; 113  |    unsigned int B11 :1;
                              227 ; 114  |    unsigned int B12 :1;
                              228 ; 115  |    unsigned int B13 :1;
                              229 ; 116  |    unsigned int B14 :1;
                              230 ; 117  |    unsigned int B15 :1;
                              231 ; 118  |    unsigned int B16 :1;
                              232 ; 119  |    unsigned int B17 :1;
                              233 ; 120  |    unsigned int B18 :1;
                              234 ; 121  |    unsigned int B19 :1;
                              235 ; 122  |    unsigned int B20 :1;
                              236 ; 123  |    unsigned int B21 :1;
                              237 ; 124  |    unsigned int B22 :1;
                              238 ; 125  |    unsigned int B23 :1;
                              239 ; 126  |};
                              240 ; 127  |
                              241 ; 128  |union BitInt {
                              242 ; 129  |        struct Bitfield B;
                              243 ; 130  |        int        I;
                              244 ; 131  |};
                              245 ; 132  |
                              246 ; 133  |#define MAX_MSG_LENGTH 10
                              247 ; 134  |struct CMessage
                              248 ; 135  |{
                              249 ; 136  |        unsigned int m_uLength;
                              250 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              251 ; 138  |};
                              252 ; 139  |
                              253 ; 140  |typedef struct {
                              254 ; 141  |    WORD m_wLength;
                              255 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              257 ; 144  |} Message;
                              258 ; 145  |
                              259 ; 146  |struct MessageQueueDescriptor
                              260 ; 147  |{
                              261 ; 148  |        int *m_pBase;
                              262 ; 149  |        int m_iModulo;
                              263 ; 150  |        int m_iSize;
                              264 ; 151  |        int *m_pHead;
                              265 ; 152  |        int *m_pTail;
                              266 ; 153  |};
                              267 ; 154  |
                              268 ; 155  |struct ModuleEntry
                              269 ; 156  |{
                              270 ; 157  |    int m_iSignaledEventMask;
                              271 ; 158  |    int m_iWaitEventMask;
                              272 ; 159  |    int m_iResourceOfCode;
                              273 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              274 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              275 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              276 ; 163  |    int m_uTimeOutHigh;
                              277 ; 164  |    int m_uTimeOutLow;
                              278 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              279 ; 166  |};
                              280 ; 167  |
                              281 ; 168  |union WaitMask{
                              282 ; 169  |    struct B{
                              283 ; 170  |        unsigned int m_bNone     :1;
                              284 ; 171  |        unsigned int m_bMessage  :1;
                              285 ; 172  |        unsigned int m_bTimer    :1;
                              286 ; 173  |        unsigned int m_bButton   :1;
                              287 ; 174  |    } B;
                              288 ; 175  |    int I;
                              289 ; 176  |} ;
                              290 ; 177  |
                              291 ; 178  |
                              292 ; 179  |struct Button {
                              293 ; 180  |        WORD wButtonEvent;
                              294 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              295 ; 182  |};
                              296 ; 183  |
                              297 ; 184  |struct Message {
                              298 ; 185  |        WORD wMsgLength;
                              299 ; 186  |        WORD wMsgCommand;
                              300 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              301 ; 188  |};
                              302 ; 189  |
                              303 ; 190  |union EventTypes {
                              304 ; 191  |        struct CMessage msg;
                              305 ; 192  |        struct Button Button ;
                              306 ; 193  |        struct Message Message;
                              307 ; 194  |};
                              308 ; 195  |
                              309 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              310 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              311 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              312 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              313 ; 200  |
                              314 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              315 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              316 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              317 ; 204  |
                              318 ; 205  |#if DEBUG
                              319 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              320 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              321 ; 208  |#else 
                              322 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              323 ; 210  |#define DebugBuildAssert(x)    
                              324 ; 211  |#endif
                              325 ; 212  |
                              326 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              327 ; 214  |//  #pragma asm
                              328 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              329 ; 216  |//  #pragma endasm
                              330 ; 217  |
                              331 ; 218  |
                              332 ; 219  |#ifdef COLOR_262K
                              333 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              334 ; 221  |#elif defined(COLOR_65K)
                              335 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              336 ; 223  |#else
                              337 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              338 ; 225  |#endif
                              339 ; 226  |    
                              340 ; 227  |#endif // #ifndef _TYPES_H
                              341 
                              343 
                              344 ; 13   |#include "hwequ.h"
                              345 
                              347 
                              348 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              349 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                              350 ; 3    |//  File        : hwequ.inc
                              351 ; 4    |//  Description : STMP Hardware Constants
                              352 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              353 ; 6    |
                              354 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                              355 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                              356 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                              357 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                              358 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                              359 ; 12   |
                              360 ; 13   |#if (!defined(HWEQU_INC))
                              361 ; 14   |#define HWEQU_INC 1
                              362 ; 15   |
                              363 ; 16   |#include "types.h"
                              364 
                              366 
                              367 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              368 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              369 ; 3    |//
                              370 ; 4    |// Filename: types.h
                              371 ; 5    |// Description: Standard data types
                              372 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              373 ; 7    |
                              374 ; 8    |#ifndef _TYPES_H
                              375 ; 9    |#define _TYPES_H
                              376 ; 10   |
                              377 ; 11   |// TODO:  move this outta here!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              378 ; 12   |#if !defined(NOERROR)
                              379 ; 13   |#define NOERROR 0
                              380 ; 14   |#define SUCCESS 0
                              381 ; 15   |#endif 
                              382 ; 16   |#if !defined(SUCCESS)
                              383 ; 17   |#define SUCCESS  0
                              384 ; 18   |#endif
                              385 ; 19   |#if !defined(ERROR)
                              386 ; 20   |#define ERROR   -1
                              387 ; 21   |#endif
                              388 ; 22   |#if !defined(FALSE)
                              389 ; 23   |#define FALSE 0
                              390 ; 24   |#endif
                              391 ; 25   |#if !defined(TRUE)
                              392 ; 26   |#define TRUE  1
                              393 ; 27   |#endif
                              394 ; 28   |
                              395 ; 29   |#if !defined(NULL)
                              396 ; 30   |#define NULL 0
                              397 ; 31   |#endif
                              398 ; 32   |
                              399 ; 33   |#define MAX_INT     0x7FFFFF
                              400 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              401 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              402 ; 36   |#define MAX_ULONG   (-1) 
                              403 ; 37   |
                              404 ; 38   |#define WORD_SIZE   24              // word size in bits
                              405 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              406 ; 40   |
                              407 ; 41   |
                              408 ; 42   |#define BYTE    unsigned char       // btVarName
                              409 ; 43   |#define CHAR    signed char         // cVarName
                              410 ; 44   |#define USHORT  unsigned short      // usVarName
                              411 ; 45   |#define SHORT   unsigned short      // sVarName
                              412 ; 46   |#define WORD    unsigned int        // wVarName
                              413 ; 47   |#define INT     signed int          // iVarName
                              414 ; 48   |#define DWORD   unsigned long       // dwVarName
                              415 ; 49   |#define LONG    signed long         // lVarName
                              416 ; 50   |#define BOOL    unsigned int        // bVarName
                              417 ; 51   |#define FRACT   _fract              // frVarName
                              418 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              419 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              420 ; 54   |#define FLOAT   float               // fVarName
                              421 ; 55   |#define DBL     double              // dVarName
                              422 ; 56   |#define ENUM    enum                // eVarName
                              423 ; 57   |#define CMX     _complex            // cmxVarName
                              424 ; 58   |typedef WORD UCS3;                   // 
                              425 ; 59   |
                              426 ; 60   |#define UINT16  unsigned short
                              427 ; 61   |#define UINT8   unsigned char   
                              428 ; 62   |#define UINT32  unsigned long
                              429 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              430 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              431 ; 65   |#define WCHAR   UINT16
                              432 ; 66   |
                              433 ; 67   |//UINT128 is 16 bytes or 6 words
                              434 ; 68   |typedef struct UINT128_3500 {   
                              435 ; 69   |    int val[6];     
                              436 ; 70   |} UINT128_3500;
                              437 ; 71   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              438 ; 72   |#define UINT128   UINT128_3500
                              439 ; 73   |
                              440 ; 74   |// Little endian word packed byte strings:   
                              441 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              442 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              443 ; 77   |// Little endian word packed byte strings:   
                              444 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              445 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              446 ; 80   |
                              447 ; 81   |// Declare Memory Spaces To Use When Coding
                              448 ; 82   |// A. Sector Buffers
                              449 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              450 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              451 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              452 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              453 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              454 ; 88   |// B. Media DDI Memory
                              455 ; 89   |#define MEDIA_DDI_MEM _Y
                              456 ; 90   |
                              457 ; 91   |
                              458 ; 92   |
                              459 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              460 ; 94   |// Examples of circular pointers:
                              461 ; 95   |//    INT CIRC cpiVarName
                              462 ; 96   |//    DWORD CIRC cpdwVarName
                              463 ; 97   |
                              464 ; 98   |#define RETCODE INT                 // rcVarName
                              465 ; 99   |
                              466 ; 100  |// generic bitfield structure
                              467 ; 101  |struct Bitfield {
                              468 ; 102  |    unsigned int B0  :1;
                              469 ; 103  |    unsigned int B1  :1;
                              470 ; 104  |    unsigned int B2  :1;
                              471 ; 105  |    unsigned int B3  :1;
                              472 ; 106  |    unsigned int B4  :1;
                              473 ; 107  |    unsigned int B5  :1;
                              474 ; 108  |    unsigned int B6  :1;
                              475 ; 109  |    unsigned int B7  :1;
                              476 ; 110  |    unsigned int B8  :1;
                              477 ; 111  |    unsigned int B9  :1;
                              478 ; 112  |    unsigned int B10 :1;
                              479 ; 113  |    unsigned int B11 :1;
                              480 ; 114  |    unsigned int B12 :1;
                              481 ; 115  |    unsigned int B13 :1;
                              482 ; 116  |    unsigned int B14 :1;
                              483 ; 117  |    unsigned int B15 :1;
                              484 ; 118  |    unsigned int B16 :1;
                              485 ; 119  |    unsigned int B17 :1;
                              486 ; 120  |    unsigned int B18 :1;
                              487 ; 121  |    unsigned int B19 :1;
                              488 ; 122  |    unsigned int B20 :1;
                              489 ; 123  |    unsigned int B21 :1;
                              490 ; 124  |    unsigned int B22 :1;
                              491 ; 125  |    unsigned int B23 :1;
                              492 ; 126  |};
                              493 ; 127  |
                              494 ; 128  |union BitInt {
                              495 ; 129  |        struct Bitfield B;
                              496 ; 130  |        int        I;
                              497 ; 131  |};
                              498 ; 132  |
                              499 ; 133  |#define MAX_MSG_LENGTH 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              500 ; 134  |struct CMessage
                              501 ; 135  |{
                              502 ; 136  |        unsigned int m_uLength;
                              503 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              504 ; 138  |};
                              505 ; 139  |
                              506 ; 140  |typedef struct {
                              507 ; 141  |    WORD m_wLength;
                              508 ; 142  |    WORD m_wMessage;
                              509 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              510 ; 144  |} Message;
                              511 ; 145  |
                              512 ; 146  |struct MessageQueueDescriptor
                              513 ; 147  |{
                              514 ; 148  |        int *m_pBase;
                              515 ; 149  |        int m_iModulo;
                              516 ; 150  |        int m_iSize;
                              517 ; 151  |        int *m_pHead;
                              518 ; 152  |        int *m_pTail;
                              519 ; 153  |};
                              520 ; 154  |
                              521 ; 155  |struct ModuleEntry
                              522 ; 156  |{
                              523 ; 157  |    int m_iSignaledEventMask;
                              524 ; 158  |    int m_iWaitEventMask;
                              525 ; 159  |    int m_iResourceOfCode;
                              526 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              527 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              528 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              529 ; 163  |    int m_uTimeOutHigh;
                              530 ; 164  |    int m_uTimeOutLow;
                              531 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              532 ; 166  |};
                              533 ; 167  |
                              534 ; 168  |union WaitMask{
                              535 ; 169  |    struct B{
                              536 ; 170  |        unsigned int m_bNone     :1;
                              537 ; 171  |        unsigned int m_bMessage  :1;
                              538 ; 172  |        unsigned int m_bTimer    :1;
                              539 ; 173  |        unsigned int m_bButton   :1;
                              540 ; 174  |    } B;
                              541 ; 175  |    int I;
                              542 ; 176  |} ;
                              543 ; 177  |
                              544 ; 178  |
                              545 ; 179  |struct Button {
                              546 ; 180  |        WORD wButtonEvent;
                              547 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              548 ; 182  |};
                              549 ; 183  |
                              550 ; 184  |struct Message {
                              551 ; 185  |        WORD wMsgLength;
                              552 ; 186  |        WORD wMsgCommand;
                              553 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              554 ; 188  |};
                              555 ; 189  |
                              556 ; 190  |union EventTypes {
                              557 ; 191  |        struct CMessage msg;
                              558 ; 192  |        struct Button Button ;
                              559 ; 193  |        struct Message Message;
                              560 ; 194  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              561 ; 195  |
                              562 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              563 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              564 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              565 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              566 ; 200  |
                              567 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              568 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              569 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              570 ; 204  |
                              571 ; 205  |#if DEBUG
                              572 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              573 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              574 ; 208  |#else 
                              575 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              576 ; 210  |#define DebugBuildAssert(x)    
                              577 ; 211  |#endif
                              578 ; 212  |
                              579 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              580 ; 214  |//  #pragma asm
                              581 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              582 ; 216  |//  #pragma endasm
                              583 ; 217  |
                              584 ; 218  |
                              585 ; 219  |#ifdef COLOR_262K
                              586 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              587 ; 221  |#elif defined(COLOR_65K)
                              588 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              589 ; 223  |#else
                              590 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              591 ; 225  |#endif
                              592 ; 226  |    
                              593 ; 227  |#endif // #ifndef _TYPES_H
                              594 
                              596 
                              597 ; 17   |#include "regsclkctrl.h"
                              598 
                              600 
                              601 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                              602 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                              603 ; 3    |
                              604 ; 4    |
                              605 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              606 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                              607 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                              608 ; 8    |#define HW_CCR_LTC_BITPOS 1
                              609 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                              610 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                              611 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                              612 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                              613 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                              614 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                              615 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                              616 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                              617 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                              618 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                              619 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                              620 ; 20   |#define HW_CCR_PDIV_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              621 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                              622 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                              623 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                              624 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                              625 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                              626 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                              627 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                              628 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                              629 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                              630 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                              631 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                              632 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                              633 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                              634 ; 34   |
                              635 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                              636 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                              637 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                              638 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                              639 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                              640 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                              641 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                              642 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                              643 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                              644 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                              645 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                              646 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                              647 ; 47   |
                              648 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                              649 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                              650 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                              651 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                              652 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                              653 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                              654 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                              655 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                              656 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                              657 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                              658 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                              659 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                              660 ; 60   |
                              661 ; 61   |typedef union               
                              662 ; 62   |{
                              663 ; 63   |    struct
                              664 ; 64   |    {
                              665 ; 65   |        int CKRST       :1; // Clock Reset
                              666 ; 66   |        int LTC         :1;
                              667 ; 67   |        int PLLEN       :1;
                              668 ; 68   |        int XTLEN       :1;
                              669 ; 69   |        int FLB         :1;
                              670 ; 70   |        unsigned ADIV   :3;
                              671 ; 71   |        int CKSRC       :1;
                              672 ; 72   |        unsigned DDIV   :3;
                              673 ; 73   |        unsigned PDIV   :5;
                              674 ; 74   |        int PWDN        :1;
                              675 ; 75   |        int ACKEN       :1;
                              676 ; 76   |        int LOCK        :1;
                              677 ; 77   |        unsigned ADIV1  :3;
                              678 ; 78   |        unsigned DDIV_MSB:1;
                              679 ; 79   |    } B;
                              680 ; 80   |
                              681 ; 81   |    int I;
                              682 ; 82   |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              683 ; 83   |
                              684 ; 84   |} ccr_type;
                              685 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                              686 ; 86   |
                              687 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                              688 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                              689 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                              690 ; 90   |#define HW_RCR_SRST_BITPOS 4
                              691 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                              692 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                              693 ; 93   |#define HW_RCR_NMI_BITPOS 10
                              694 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                              695 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                              696 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                              697 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                              698 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                              699 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                              700 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                              701 ; 101  |
                              702 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                              703 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                              704 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                              705 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                              706 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                              707 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                              708 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                              709 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                              710 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                              711 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                              712 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                              713 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                              714 ; 114  |
                              715 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                              716 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                              717 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                              718 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                              719 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                              720 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                              721 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                              722 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                              723 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                              724 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                              725 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                              726 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                              727 ; 127  |
                              728 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                              729 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                              730 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                              731 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                              732 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                              733 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                              734 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                              735 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                              736 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                              737 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                              738 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                              739 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                              740 ; 140  |
                              741 ; 141  |typedef union               
                              742 ; 142  |{
                              743 ; 143  |    struct
                              744 ; 144  |   {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              745 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                              746 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                              747 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                              748 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                              749 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                              750 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                              751 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                              752 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                              753 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                              754 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                              755 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                              756 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                              757 ; 157  |    } B;
                              758 ; 158  |
                              759 ; 159  |    int I;
                              760 ; 160  |    unsigned int U;
                              761 ; 161  |
                              762 ; 162  |} rcr_type;
                              763 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                              764 ; 164  |
                              765 ; 165  |
                              766 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                              767 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                              768 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                              769 ; 169  |
                              770 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                              771 ; 171  |
                              772 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                              773 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                              774 ; 174  |typedef union               
                              775 ; 175  |{
                              776 ; 176  |    struct
                              777 ; 177  |   {
                              778 ; 178  |        int LOW;
                              779 ; 179  |    } B;
                              780 ; 180  |
                              781 ; 181  |    int I;
                              782 ; 182  |    unsigned int U;
                              783 ; 183  |
                              784 ; 184  |} dclkcntl_type;
                              785 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                              786 ; 186  |
                              787 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                              788 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                              789 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                              790 ; 190  |
                              791 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                              792 ; 192  |
                              793 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                              794 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                              795 ; 195  |typedef union               
                              796 ; 196  |{
                              797 ; 197  |    struct
                              798 ; 198  |   {
                              799 ; 199  |        int HIGH;
                              800 ; 200  |    } B;
                              801 ; 201  |
                              802 ; 202  |    int I;
                              803 ; 203  |    unsigned int U;
                              804 ; 204  |
                              805 ; 205  |} dclkcntu_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              806 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                              807 ; 207  |
                              808 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                              809 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                              810 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                              811 ; 211  |
                              812 ; 212  |// Clock count register (lower)
                              813 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                              814 ; 214  |// Clock count register (upper)
                              815 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                              816 ; 216  |// Cycle steal count register
                              817 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                              818 ; 218  |
                              819 ; 219  |#endif
                              820 ; 220  |
                              821 ; 221  |
                              822 
                              824 
                              825 ; 18   |#include "regscore.h"
                              826 
                              828 
                              829 ; 1    |#if !(defined(__REGS_STATUS_INC))
                              830 ; 2    |#define __REGS_STATUS_INC 1
                              831 ; 3    |
                              832 ; 4    |
                              833 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              834 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                              835 ; 7    |#define HW_OMR_MA_BITPOS 0
                              836 ; 8    |#define HW_OMR_MB_BITPOS 1
                              837 ; 9    |#define HW_OMR_DE_BITPOS 2
                              838 ; 10   |#define HW_OMR_YE_BITPOS 3
                              839 ; 11   |#define HW_OMR_MC_BITPOS 4
                              840 ; 12   |#define HW_OMR_SD_BITPOS 6
                              841 ; 13   |
                              842 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                              843 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                              844 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                              845 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                              846 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                              847 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                              848 ; 20   |
                              849 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                              850 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                              851 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                              852 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                              853 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                              854 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                              855 ; 27   |
                              856 ; 28   |
                              857 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                              858 ; 30   |//  Status Register (HW_SR) Bit Positions
                              859 ; 31   |#define HW_SR_C_BITPOS 0
                              860 ; 32   |#define HW_SR_O_BITPOS 1
                              861 ; 33   |#define HW_SR_Z_BITPOS 2
                              862 ; 34   |#define HW_SR_N_BITPOS 3
                              863 ; 35   |#define HW_SR_U_BITPOS 4
                              864 ; 36   |#define HW_SR_E_BITPOS 5
                              865 ; 37   |#define HW_SR_L_BITPOS 6
                              866 ; 38   |#define HW_SR_IM_BITPOS 8
                              867 ; 39   |#define HW_SR_IM0_BITPOS 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              868 ; 40   |#define HW_SR_IM1_BITPOS 9
                              869 ; 41   |#define HW_SR_SM_BITPOS 10
                              870 ; 42   |#define HW_SR_SM0_BITPOS 10
                              871 ; 43   |#define HW_SR_SM1_BITPOS 11
                              872 ; 44   |#define HW_SR_TM_BITPOS 13
                              873 ; 45   |#define HW_SR_DP_BITPOS 14
                              874 ; 46   |#define HW_SR_LOOP_BITPOS 15
                              875 ; 47   |
                              876 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                              877 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                              878 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                              879 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                              880 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                              881 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                              882 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                              883 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                              884 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                              885 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                              886 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                              887 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                              888 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                              889 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                              890 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                              891 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                              892 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                              893 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                              894 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                              895 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                              896 ; 68   |
                              897 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                              898 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                              899 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                              900 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                              901 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                              902 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                              903 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                              904 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                              905 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                              906 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                              907 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                              908 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                              909 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                              910 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                              911 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                              912 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                              913 ; 85   |
                              914 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                              915 ; 87   |//  RAM/ROM Config Register Bit Positions
                              916 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                              917 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                              918 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                              919 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                              920 ; 92   |#endif
                              921 ; 93   |
                              922 ; 94   |
                              923 
                              925 
                              926 ; 19   |#include "regscodec.h"
                              927 
                              929 
                              930 ; 1    |#if !(defined(regscodecinc))
                              931 ; 2    |#define regscodecinc 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              932 ; 3    |
                              933 ; 4    |
                              934 ; 5    |
                              935 ; 6    |#include "types.h"
                              936 
                              938 
                              939 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              940 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              941 ; 3    |//
                              942 ; 4    |// Filename: types.h
                              943 ; 5    |// Description: Standard data types
                              944 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              945 ; 7    |
                              946 ; 8    |#ifndef _TYPES_H
                              947 ; 9    |#define _TYPES_H
                              948 ; 10   |
                              949 ; 11   |// TODO:  move this outta here!
                              950 ; 12   |#if !defined(NOERROR)
                              951 ; 13   |#define NOERROR 0
                              952 ; 14   |#define SUCCESS 0
                              953 ; 15   |#endif 
                              954 ; 16   |#if !defined(SUCCESS)
                              955 ; 17   |#define SUCCESS  0
                              956 ; 18   |#endif
                              957 ; 19   |#if !defined(ERROR)
                              958 ; 20   |#define ERROR   -1
                              959 ; 21   |#endif
                              960 ; 22   |#if !defined(FALSE)
                              961 ; 23   |#define FALSE 0
                              962 ; 24   |#endif
                              963 ; 25   |#if !defined(TRUE)
                              964 ; 26   |#define TRUE  1
                              965 ; 27   |#endif
                              966 ; 28   |
                              967 ; 29   |#if !defined(NULL)
                              968 ; 30   |#define NULL 0
                              969 ; 31   |#endif
                              970 ; 32   |
                              971 ; 33   |#define MAX_INT     0x7FFFFF
                              972 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              973 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              974 ; 36   |#define MAX_ULONG   (-1) 
                              975 ; 37   |
                              976 ; 38   |#define WORD_SIZE   24              // word size in bits
                              977 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              978 ; 40   |
                              979 ; 41   |
                              980 ; 42   |#define BYTE    unsigned char       // btVarName
                              981 ; 43   |#define CHAR    signed char         // cVarName
                              982 ; 44   |#define USHORT  unsigned short      // usVarName
                              983 ; 45   |#define SHORT   unsigned short      // sVarName
                              984 ; 46   |#define WORD    unsigned int        // wVarName
                              985 ; 47   |#define INT     signed int          // iVarName
                              986 ; 48   |#define DWORD   unsigned long       // dwVarName
                              987 ; 49   |#define LONG    signed long         // lVarName
                              988 ; 50   |#define BOOL    unsigned int        // bVarName
                              989 ; 51   |#define FRACT   _fract              // frVarName
                              990 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              991 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              992 ; 54   |#define FLOAT   float               // fVarName
                              993 ; 55   |#define DBL     double              // dVarName
                              994 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              995 ; 57   |#define CMX     _complex            // cmxVarName
                              996 ; 58   |typedef WORD UCS3;                   // 
                              997 ; 59   |
                              998 ; 60   |#define UINT16  unsigned short
                              999 ; 61   |#define UINT8   unsigned char   
                             1000 ; 62   |#define UINT32  unsigned long
                             1001 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1002 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1003 ; 65   |#define WCHAR   UINT16
                             1004 ; 66   |
                             1005 ; 67   |//UINT128 is 16 bytes or 6 words
                             1006 ; 68   |typedef struct UINT128_3500 {   
                             1007 ; 69   |    int val[6];     
                             1008 ; 70   |} UINT128_3500;
                             1009 ; 71   |
                             1010 ; 72   |#define UINT128   UINT128_3500
                             1011 ; 73   |
                             1012 ; 74   |// Little endian word packed byte strings:   
                             1013 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1014 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1015 ; 77   |// Little endian word packed byte strings:   
                             1016 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1017 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1018 ; 80   |
                             1019 ; 81   |// Declare Memory Spaces To Use When Coding
                             1020 ; 82   |// A. Sector Buffers
                             1021 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1022 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1023 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1024 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1025 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1026 ; 88   |// B. Media DDI Memory
                             1027 ; 89   |#define MEDIA_DDI_MEM _Y
                             1028 ; 90   |
                             1029 ; 91   |
                             1030 ; 92   |
                             1031 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1032 ; 94   |// Examples of circular pointers:
                             1033 ; 95   |//    INT CIRC cpiVarName
                             1034 ; 96   |//    DWORD CIRC cpdwVarName
                             1035 ; 97   |
                             1036 ; 98   |#define RETCODE INT                 // rcVarName
                             1037 ; 99   |
                             1038 ; 100  |// generic bitfield structure
                             1039 ; 101  |struct Bitfield {
                             1040 ; 102  |    unsigned int B0  :1;
                             1041 ; 103  |    unsigned int B1  :1;
                             1042 ; 104  |    unsigned int B2  :1;
                             1043 ; 105  |    unsigned int B3  :1;
                             1044 ; 106  |    unsigned int B4  :1;
                             1045 ; 107  |    unsigned int B5  :1;
                             1046 ; 108  |    unsigned int B6  :1;
                             1047 ; 109  |    unsigned int B7  :1;
                             1048 ; 110  |    unsigned int B8  :1;
                             1049 ; 111  |    unsigned int B9  :1;
                             1050 ; 112  |    unsigned int B10 :1;
                             1051 ; 113  |    unsigned int B11 :1;
                             1052 ; 114  |    unsigned int B12 :1;
                             1053 ; 115  |    unsigned int B13 :1;
                             1054 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1055 ; 117  |    unsigned int B15 :1;
                             1056 ; 118  |    unsigned int B16 :1;
                             1057 ; 119  |    unsigned int B17 :1;
                             1058 ; 120  |    unsigned int B18 :1;
                             1059 ; 121  |    unsigned int B19 :1;
                             1060 ; 122  |    unsigned int B20 :1;
                             1061 ; 123  |    unsigned int B21 :1;
                             1062 ; 124  |    unsigned int B22 :1;
                             1063 ; 125  |    unsigned int B23 :1;
                             1064 ; 126  |};
                             1065 ; 127  |
                             1066 ; 128  |union BitInt {
                             1067 ; 129  |        struct Bitfield B;
                             1068 ; 130  |        int        I;
                             1069 ; 131  |};
                             1070 ; 132  |
                             1071 ; 133  |#define MAX_MSG_LENGTH 10
                             1072 ; 134  |struct CMessage
                             1073 ; 135  |{
                             1074 ; 136  |        unsigned int m_uLength;
                             1075 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1076 ; 138  |};
                             1077 ; 139  |
                             1078 ; 140  |typedef struct {
                             1079 ; 141  |    WORD m_wLength;
                             1080 ; 142  |    WORD m_wMessage;
                             1081 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1082 ; 144  |} Message;
                             1083 ; 145  |
                             1084 ; 146  |struct MessageQueueDescriptor
                             1085 ; 147  |{
                             1086 ; 148  |        int *m_pBase;
                             1087 ; 149  |        int m_iModulo;
                             1088 ; 150  |        int m_iSize;
                             1089 ; 151  |        int *m_pHead;
                             1090 ; 152  |        int *m_pTail;
                             1091 ; 153  |};
                             1092 ; 154  |
                             1093 ; 155  |struct ModuleEntry
                             1094 ; 156  |{
                             1095 ; 157  |    int m_iSignaledEventMask;
                             1096 ; 158  |    int m_iWaitEventMask;
                             1097 ; 159  |    int m_iResourceOfCode;
                             1098 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1099 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1100 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1101 ; 163  |    int m_uTimeOutHigh;
                             1102 ; 164  |    int m_uTimeOutLow;
                             1103 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1104 ; 166  |};
                             1105 ; 167  |
                             1106 ; 168  |union WaitMask{
                             1107 ; 169  |    struct B{
                             1108 ; 170  |        unsigned int m_bNone     :1;
                             1109 ; 171  |        unsigned int m_bMessage  :1;
                             1110 ; 172  |        unsigned int m_bTimer    :1;
                             1111 ; 173  |        unsigned int m_bButton   :1;
                             1112 ; 174  |    } B;
                             1113 ; 175  |    int I;
                             1114 ; 176  |} ;
                             1115 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1116 ; 178  |
                             1117 ; 179  |struct Button {
                             1118 ; 180  |        WORD wButtonEvent;
                             1119 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1120 ; 182  |};
                             1121 ; 183  |
                             1122 ; 184  |struct Message {
                             1123 ; 185  |        WORD wMsgLength;
                             1124 ; 186  |        WORD wMsgCommand;
                             1125 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1126 ; 188  |};
                             1127 ; 189  |
                             1128 ; 190  |union EventTypes {
                             1129 ; 191  |        struct CMessage msg;
                             1130 ; 192  |        struct Button Button ;
                             1131 ; 193  |        struct Message Message;
                             1132 ; 194  |};
                             1133 ; 195  |
                             1134 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1135 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1136 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1137 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1138 ; 200  |
                             1139 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1140 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1141 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1142 ; 204  |
                             1143 ; 205  |#if DEBUG
                             1144 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1145 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1146 ; 208  |#else 
                             1147 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1148 ; 210  |#define DebugBuildAssert(x)    
                             1149 ; 211  |#endif
                             1150 ; 212  |
                             1151 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1152 ; 214  |//  #pragma asm
                             1153 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1154 ; 216  |//  #pragma endasm
                             1155 ; 217  |
                             1156 ; 218  |
                             1157 ; 219  |#ifdef COLOR_262K
                             1158 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1159 ; 221  |#elif defined(COLOR_65K)
                             1160 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1161 ; 223  |#else
                             1162 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1163 ; 225  |#endif
                             1164 ; 226  |    
                             1165 ; 227  |#endif // #ifndef _TYPES_H
                             1166 
                             1168 
                             1169 ; 7    |
                             1170 ; 8    |
                             1171 ; 9    |
                             1172 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1173 ; 11   |
                             1174 ; 12   |//   SYSTEM STMP Registers 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1175 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             1176 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1177 ; 15   |
                             1178 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             1179 ; 17   |
                             1180 ; 18   |
                             1181 ; 19   |
                             1182 ; 20   |
                             1183 ; 21   |
                             1184 ; 22   |
                             1185 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             1186 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             1187 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             1188 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             1189 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             1190 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             1191 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             1192 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             1193 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             1194 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             1195 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             1196 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             1197 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             1198 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             1199 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             1200 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             1201 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             1202 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             1203 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             1204 ; 42   |
                             1205 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             1206 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             1207 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             1208 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             1209 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             1210 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             1211 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             1212 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             1213 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             1214 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             1215 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             1216 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             1217 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             1218 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             1219 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             1220 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             1221 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             1222 ; 60   |
                             1223 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             1224 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             1225 ; 63   |
                             1226 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1227 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1228 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1229 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1230 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1231 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1232 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1233 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1234 ; 72   |
                             1235 ; 73   |#if defined(CAPLESS_HP)
                             1236 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1237 ; 75   |#else 
                             1238 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             1239 ; 77   |#endif
                             1240 ; 78   |
                             1241 ; 79   |// Headphone control register
                             1242 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             1243 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             1244 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             1245 ; 83   |typedef union               
                             1246 ; 84   |{
                             1247 ; 85   |    struct {
                             1248 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             1249 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             1250 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             1251 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             1252 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             1253 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             1254 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             1255 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             1256 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             1257 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             1258 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             1259 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             1260 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             1261 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             1262 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             1263 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             1264 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             1265 ; 103  |    } B;
                             1266 ; 104  |    int I;
                             1267 ; 105  |    unsigned int U;
                             1268 ; 106  |} hpctrl_type;
                             1269 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             1270 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             1271 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             1272 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             1273 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             1274 ; 112  |
                             1275 ; 113  |
                             1276 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             1277 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             1278 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             1279 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             1280 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             1281 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             1282 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             1283 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             1284 ; 122  |
                             1285 ; 123  |
                             1286 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             1287 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             1288 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             1289 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             1290 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             1291 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             1292 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             1293 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             1294 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             1295 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             1296 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             1297 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             1298 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1299 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             1300 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             1301 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             1302 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             1303 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             1304 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             1305 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             1306 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             1307 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             1308 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             1309 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             1310 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             1311 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             1312 ; 150  |
                             1313 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             1314 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             1315 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             1316 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             1317 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             1318 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             1319 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             1320 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             1321 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             1322 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             1323 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             1324 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             1325 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             1326 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             1327 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             1328 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             1329 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             1330 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             1331 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             1332 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             1333 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             1334 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             1335 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             1336 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             1337 ; 175  |
                             1338 ; 176  |
                             1339 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             1340 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             1341 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             1342 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             1343 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             1344 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             1345 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             1346 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             1347 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             1348 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             1349 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             1350 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             1351 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             1352 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             1353 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             1354 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             1355 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             1356 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             1357 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             1358 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             1359 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             1360 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1361 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             1362 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             1363 ; 201  |
                             1364 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             1365 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             1366 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             1367 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             1368 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             1369 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             1370 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             1371 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             1372 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             1373 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             1374 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             1375 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             1376 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             1377 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             1378 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             1379 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             1380 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             1381 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             1382 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             1383 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             1384 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             1385 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             1386 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             1387 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             1388 ; 226  |
                             1389 ; 227  |typedef union               
                             1390 ; 228  |{
                             1391 ; 229  |    struct {
                             1392 ; 230  |        int INV_USB_CLK            : 1;
                             1393 ; 231  |        int USB_DFF_BYPASS         : 1;
                             1394 ; 232  |        int HOLD_GND               : 1;
                             1395 ; 233  |        int ACKI                   : 1;
                             1396 ; 234  |        int ASD2X                  : 1;
                             1397 ; 235  |        int PCPCU                  : 1;
                             1398 ; 236  |        int PCPCD                  : 1;
                             1399 ; 237  |        int DCKI                   : 1;
                             1400 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             1401 ; 239  |        int PSRN                   : 1;
                             1402 ; 240  |        int FX2                    : 1;
                             1403 ; 241  |        int VCOS                   : 1;
                             1404 ; 242  |        int XBCO                   : 1;
                             1405 ; 243  |        int XBGC                   : 1;
                             1406 ; 244  |        int ADTHD                  : 1;
                             1407 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             1408 ; 246  |        int PWDADC                 : 1;
                             1409 ; 247  |        int MICBIAS1               : 1;
                             1410 ; 248  |        int EZD                    : 1;
                             1411 ; 249  |        int DZCDA                  : 1;
                             1412 ; 250  |        int DZCFM                  : 1;
                             1413 ; 251  |        int DZCLI                  : 1;
                             1414 ; 252  |        int DZCMI                  : 1;
                             1415 ; 253  |        int DZCMA                  : 1;
                             1416 ; 254  |    } B;
                             1417 ; 255  |    int I;
                             1418 ; 256  |    unsigned int U;
                             1419 ; 257  |} mix_tbr_type;
                             1420 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             1421 ; 259  |
                             1422 ; 260  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1423 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             1424 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1425 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             1426 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             1427 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             1428 ; 266  |
                             1429 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             1430 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             1431 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             1432 ; 270  |
                             1433 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             1434 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             1435 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             1436 ; 274  |
                             1437 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             1438 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             1439 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             1440 ; 278  |
                             1441 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             1442 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             1443 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             1444 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             1445 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             1446 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             1447 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             1448 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             1449 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             1450 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             1451 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             1452 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             1453 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             1454 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             1455 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             1456 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             1457 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             1458 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             1459 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             1460 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             1461 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             1462 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             1463 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             1464 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             1465 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             1466 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             1467 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             1468 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             1469 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             1470 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             1471 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             1472 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             1473 ; 311  |
                             1474 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             1475 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             1476 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             1477 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             1478 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             1479 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             1480 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             1481 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             1482 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             1483 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             1484 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1485 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             1486 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             1487 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             1488 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             1489 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             1490 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             1491 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             1492 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             1493 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             1494 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             1495 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             1496 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             1497 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             1498 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             1499 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             1500 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             1501 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             1502 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             1503 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             1504 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             1505 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             1506 ; 344  |
                             1507 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             1508 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1509 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             1510 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             1511 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             1512 ; 350  |
                             1513 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             1514 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             1515 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             1516 ; 354  |
                             1517 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             1518 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             1519 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             1520 ; 358  |
                             1521 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             1522 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             1523 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             1524 ; 362  |
                             1525 ; 363  |
                             1526 ; 364  |typedef union               
                             1527 ; 365  |{
                             1528 ; 366  |    struct
                             1529 ; 367  |    {
                             1530 ; 368  |        unsigned MR :5;
                             1531 ; 369  |        int         :3;
                             1532 ; 370  |        unsigned ML :5;
                             1533 ; 371  |        int         :2;
                             1534 ; 372  |        int MUTE    :1;
                             1535 ; 373  |    } B;
                             1536 ; 374  |    int I;
                             1537 ; 375  |    unsigned int U;
                             1538 ; 376  |} mix_mastervr_type;
                             1539 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             1540 ; 378  |
                             1541 ; 379  |
                             1542 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             1543 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             1544 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             1545 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             1546 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1547 ; 385  |
                             1548 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             1549 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             1550 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             1551 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             1552 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             1553 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             1554 ; 392  |
                             1555 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             1556 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             1557 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             1558 ; 396  |
                             1559 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             1560 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             1561 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             1562 ; 400  |
                             1563 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             1564 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             1565 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             1566 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             1567 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             1568 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             1569 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             1570 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             1571 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             1572 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             1573 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             1574 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             1575 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             1576 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             1577 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             1578 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             1579 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             1580 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             1581 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             1582 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             1583 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             1584 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             1585 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             1586 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             1587 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             1588 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             1589 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             1590 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             1591 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             1592 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             1593 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             1594 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             1595 ; 433  |
                             1596 ; 434  |typedef union               
                             1597 ; 435  |{
                             1598 ; 436  |    struct {
                             1599 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             1600 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             1601 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             1602 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             1603 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             1604 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             1605 ; 443  |    } B;
                             1606 ; 444  |    int I;
                             1607 ; 445  |    unsigned int U;
                             1608 ; 446  |} mix_micinvr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1609 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             1610 ; 448  |
                             1611 ; 449  |
                             1612 ; 450  |
                             1613 ; 451  |
                             1614 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             1615 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             1616 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             1617 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             1618 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             1619 ; 457  |
                             1620 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             1621 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             1622 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             1623 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             1624 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             1625 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             1626 ; 464  |
                             1627 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             1628 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             1629 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             1630 ; 468  |
                             1631 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             1632 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             1633 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             1634 ; 472  |
                             1635 ; 473  |typedef union               
                             1636 ; 474  |{
                             1637 ; 475  |    struct {
                             1638 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             1639 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             1640 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             1641 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             1642 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             1643 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             1644 ; 482  |    } B;
                             1645 ; 483  |    int I;
                             1646 ; 484  |    unsigned int U;
                             1647 ; 485  |} mix_line1invr_type;
                             1648 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             1649 ; 487  |
                             1650 ; 488  |
                             1651 ; 489  |
                             1652 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             1653 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             1654 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             1655 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             1656 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             1657 ; 495  |
                             1658 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             1659 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             1660 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             1661 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             1662 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             1663 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             1664 ; 502  |
                             1665 ; 503  |
                             1666 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             1667 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             1668 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             1669 ; 507  |
                             1670 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1671 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             1672 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             1673 ; 511  |
                             1674 ; 512  |typedef union               
                             1675 ; 513  |{
                             1676 ; 514  |    struct {
                             1677 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             1678 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             1679 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             1680 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             1681 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             1682 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             1683 ; 521  |    } B;
                             1684 ; 522  |    int I;
                             1685 ; 523  |    unsigned int U;
                             1686 ; 524  |} mix_line2invr_type;
                             1687 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             1688 ; 526  |
                             1689 ; 527  |
                             1690 ; 528  |
                             1691 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             1692 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             1693 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             1694 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             1695 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             1696 ; 534  |
                             1697 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             1698 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             1699 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             1700 ; 538  |
                             1701 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             1702 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             1703 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             1704 ; 542  |
                             1705 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             1706 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             1707 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             1708 ; 546  |
                             1709 ; 547  |typedef union               
                             1710 ; 548  |{
                             1711 ; 549  |    struct {
                             1712 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             1713 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             1714 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             1715 ; 553  |    } B;
                             1716 ; 554  |    int I;
                             1717 ; 555  |    unsigned int U;
                             1718 ; 556  |} mix_dacinvr_type;
                             1719 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             1720 ; 558  |
                             1721 ; 559  |
                             1722 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             1723 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             1724 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             1725 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             1726 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             1727 ; 565  |
                             1728 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             1729 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             1730 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             1731 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             1732 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1733 ; 571  |
                             1734 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             1735 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             1736 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             1737 ; 575  |
                             1738 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             1739 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             1740 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             1741 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             1742 ; 580  |
                             1743 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             1744 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             1745 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             1746 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             1747 ; 585  |
                             1748 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             1749 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             1750 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             1751 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             1752 ; 590  |
                             1753 ; 591  |typedef union               
                             1754 ; 592  |{
                             1755 ; 593  |    struct {
                             1756 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             1757 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             1758 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             1759 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             1760 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             1761 ; 599  |    } B;
                             1762 ; 600  |    int I;
                             1763 ; 601  |    unsigned int U;
                             1764 ; 602  |} mix_recselr_type;
                             1765 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             1766 ; 604  |
                             1767 ; 605  |
                             1768 ; 606  |
                             1769 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             1770 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             1771 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             1772 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             1773 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             1774 ; 612  |
                             1775 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             1776 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             1777 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             1778 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             1779 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             1780 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             1781 ; 619  |
                             1782 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             1783 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             1784 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             1785 ; 623  |
                             1786 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             1787 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             1788 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             1789 ; 627  |
                             1790 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             1791 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             1792 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             1793 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1794 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             1795 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             1796 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             1797 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             1798 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             1799 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             1800 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             1801 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             1802 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             1803 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             1804 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             1805 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             1806 ; 644  |
                             1807 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             1808 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             1809 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             1810 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             1811 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             1812 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             1813 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             1814 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             1815 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             1816 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             1817 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             1818 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             1819 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             1820 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             1821 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             1822 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             1823 ; 661  |
                             1824 ; 662  |typedef union               
                             1825 ; 663  |{
                             1826 ; 664  |    struct {
                             1827 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             1828 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             1829 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             1830 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             1831 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             1832 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             1833 ; 671  |    } B;
                             1834 ; 672  |    int I;
                             1835 ; 673  |    unsigned int U;
                             1836 ; 674  |} mix_adcgainr_type;
                             1837 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             1838 ; 676  |
                             1839 ; 677  |
                             1840 ; 678  |
                             1841 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             1842 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             1843 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             1844 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             1845 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             1846 ; 684  |
                             1847 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             1848 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             1849 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             1850 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             1851 ; 689  |
                             1852 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             1853 ; 691  |
                             1854 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             1855 ; 693  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1856 ; 694  |typedef union               
                             1857 ; 695  |{
                             1858 ; 696  |    struct {
                             1859 ; 697  |                int                     : 9;
                             1860 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             1861 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             1862 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             1863 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             1864 ; 702  |    } B;
                             1865 ; 703  |    int I;
                             1866 ; 704  |    unsigned int U;
                             1867 ; 705  |} mix_pwrdnr_type;
                             1868 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             1869 ; 707  |
                             1870 ; 708  |
                             1871 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             1872 ; 710  |
                             1873 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             1874 ; 712  |
                             1875 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             1876 ; 714  |
                             1877 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             1878 ; 716  |
                             1879 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             1880 ; 718  |
                             1881 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             1882 ; 720  |
                             1883 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             1884 ; 722  |
                             1885 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             1886 ; 724  |
                             1887 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             1888 ; 726  |
                             1889 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             1890 ; 728  |
                             1891 ; 729  |
                             1892 ; 730  |
                             1893 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             1894 ; 732  |
                             1895 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             1896 ; 734  |
                             1897 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             1898 ; 736  |
                             1899 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             1900 ; 738  |
                             1901 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             1902 ; 740  |
                             1903 ; 741  |
                             1904 ; 742  |
                             1905 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             1906 ; 744  |
                             1907 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             1908 ; 746  |
                             1909 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             1910 ; 748  |
                             1911 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             1912 ; 750  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1913 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             1914 ; 752  |
                             1915 ; 753  |
                             1916 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             1917 ; 755  |
                             1918 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             1919 ; 757  |
                             1920 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             1921 ; 759  |
                             1922 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             1923 ; 761  |
                             1924 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             1925 ; 763  |
                             1926 ; 764  |
                             1927 ; 765  |typedef union               
                             1928 ; 766  |{
                             1929 ; 767  |    struct {
                             1930 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             1931 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             1932 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             1933 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             1934 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             1935 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             1936 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             1937 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             1938 ; 776  |    } B;
                             1939 ; 777  |    int I;
                             1940 ; 778  |    unsigned int U;
                             1941 ; 779  |} mix_test_type;
                             1942 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             1943 ; 781  |
                             1944 ; 782  |
                             1945 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             1946 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             1947 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             1948 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             1949 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             1950 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             1951 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             1952 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             1953 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             1954 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             1955 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             1956 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             1957 ; 795  |
                             1958 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             1959 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             1960 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             1961 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             1962 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             1963 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             1964 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             1965 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             1966 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             1967 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             1968 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             1969 ; 807  |
                             1970 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1971 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             1972 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             1973 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             1974 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             1975 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             1976 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             1977 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             1978 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             1979 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             1980 ; 818  |
                             1981 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             1982 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             1983 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             1984 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             1985 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             1986 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             1987 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             1988 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             1989 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             1990 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             1991 ; 829  |
                             1992 ; 830  |typedef union               
                             1993 ; 831  |{
                             1994 ; 832  |    struct {
                             1995 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             1996 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             1997 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             1998 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             1999 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             2000 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             2001 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             2002 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             2003 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             2004 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             2005 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             2006 ; 844  |    } B;
                             2007 ; 845  |    int I;
                             2008 ; 846  |    unsigned int U;
                             2009 ; 847  |} ref_ctrl_type;
                             2010 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             2011 ; 849  |
                             2012 ; 850  |
                             2013 ; 851  |
                             2014 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             2015 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             2016 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             2017 ; 855  |//////  DAC Registers
                             2018 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             2019 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             2020 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             2021 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             2022 ; 860  |
                             2023 ; 861  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2024 ; 862  |
                             2025 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             2026 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             2027 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             2028 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             2029 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             2030 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             2031 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             2032 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             2033 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             2034 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             2035 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             2036 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             2037 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             2038 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             2039 ; 877  |
                             2040 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             2041 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             2042 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             2043 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             2044 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             2045 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             2046 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             2047 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             2048 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             2049 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             2050 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             2051 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             2052 ; 890  |
                             2053 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             2054 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             2055 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             2056 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             2057 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             2058 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             2059 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             2060 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             2061 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             2062 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             2063 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             2064 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             2065 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             2066 ; 904  |
                             2067 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             2068 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             2069 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             2070 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             2071 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             2072 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             2073 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             2074 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             2075 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             2076 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             2077 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             2078 ; 916  |
                             2079 ; 917  |
                             2080 ; 918  |typedef union               
                             2081 ; 919  |{
                             2082 ; 920  |    struct {
                             2083 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             2084 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             2085 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2086 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             2087 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             2088 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             2089 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             2090 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             2091 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             2092 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             2093 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             2094 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             2095 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             2096 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             2097 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             2098 ; 936  |    } B;
                             2099 ; 937  |    int I;
                             2100 ; 938  |    unsigned int U;
                             2101 ; 939  |} dac_csr_type;
                             2102 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             2103 ; 941  |
                             2104 ; 942  |
                             2105 ; 943  |
                             2106 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             2107 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             2108 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             2109 ; 947  |
                             2110 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             2111 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             2112 ; 950  |
                             2113 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             2114 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             2115 ; 953  |
                             2116 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             2117 ; 955  |
                             2118 ; 956  |typedef union               
                             2119 ; 957  |{
                             2120 ; 958  |    struct {
                             2121 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             2122 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             2123 ; 961  |    } B;
                             2124 ; 962  |    int I;
                             2125 ; 963  |    unsigned int U;
                             2126 ; 964  |} dac_srr_type;
                             2127 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             2128 ; 966  |
                             2129 ; 967  |
                             2130 ; 968  |
                             2131 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             2132 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             2133 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             2134 ; 972  |
                             2135 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             2136 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             2137 ; 975  |
                             2138 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             2139 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             2140 ; 978  |
                             2141 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             2142 ; 980  |
                             2143 ; 981  |typedef union               
                             2144 ; 982  |{
                             2145 ; 983  |    struct {
                             2146 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2147 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             2148 ; 986  |    } B;
                             2149 ; 987  |    int I;
                             2150 ; 988  |    unsigned int U;
                             2151 ; 989  |} dac_wcr_type;
                             2152 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             2153 ; 991  |
                             2154 ; 992  |
                             2155 ; 993  |
                             2156 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             2157 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             2158 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             2159 ; 997  |
                             2160 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             2161 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             2162 ; 1000 |
                             2163 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             2164 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             2165 ; 1003 |
                             2166 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             2167 ; 1005 |
                             2168 ; 1006 |typedef union               
                             2169 ; 1007 |{
                             2170 ; 1008 |    struct {
                             2171 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             2172 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             2173 ; 1011 |    } B;
                             2174 ; 1012 |    int I;
                             2175 ; 1013 |    unsigned int U;
                             2176 ; 1014 |} dac_cpr_type;
                             2177 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             2178 ; 1016 |
                             2179 ; 1017 |
                             2180 ; 1018 |
                             2181 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             2182 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             2183 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             2184 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             2185 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             2186 ; 1024 |
                             2187 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             2188 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             2189 ; 1027 |
                             2190 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             2191 ; 1029 |
                             2192 ; 1030 |typedef union               
                             2193 ; 1031 |{
                             2194 ; 1032 |    struct {
                             2195 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             2196 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             2197 ; 1035 |    } B;
                             2198 ; 1036 |    int I;
                             2199 ; 1037 |    unsigned int U;
                             2200 ; 1038 |} dac_mr_type;
                             2201 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             2202 ; 1040 |
                             2203 ; 1041 |
                             2204 ; 1042 |
                             2205 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             2206 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             2207 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2208 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             2209 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             2210 ; 1048 |
                             2211 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             2212 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             2213 ; 1051 |
                             2214 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             2215 ; 1053 |
                             2216 ; 1054 |typedef union               
                             2217 ; 1055 |{
                             2218 ; 1056 |    struct {
                             2219 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             2220 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             2221 ; 1059 |    } B;
                             2222 ; 1060 |    int I;
                             2223 ; 1061 |    unsigned int U;
                             2224 ; 1062 |} dac_bar_type;
                             2225 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             2226 ; 1064 |
                             2227 ; 1065 |
                             2228 ; 1066 |
                             2229 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             2230 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             2231 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             2232 ; 1070 |
                             2233 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             2234 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             2235 ; 1073 |
                             2236 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             2237 ; 1075 |
                             2238 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             2239 ; 1077 |
                             2240 ; 1078 |typedef union               
                             2241 ; 1079 |{
                             2242 ; 1080 |    struct {
                             2243 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             2244 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             2245 ; 1083 |    } B;
                             2246 ; 1084 |    int I;
                             2247 ; 1085 |    unsigned int U;
                             2248 ; 1086 |} dac_icr_type;
                             2249 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             2250 ; 1088 |
                             2251 ; 1089 |
                             2252 ; 1090 |
                             2253 ; 1091 |
                             2254 ; 1092 |
                             2255 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             2256 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             2257 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             2258 ; 1096 |//////  ADC Registers
                             2259 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             2260 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             2261 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             2262 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             2263 ; 1101 |
                             2264 ; 1102 |
                             2265 ; 1103 |
                             2266 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             2267 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2268 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             2269 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             2270 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             2271 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             2272 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             2273 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             2274 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             2275 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             2276 ; 1114 |
                             2277 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             2278 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             2279 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             2280 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             2281 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             2282 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             2283 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             2284 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             2285 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             2286 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             2287 ; 1125 |
                             2288 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             2289 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             2290 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             2291 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             2292 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             2293 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             2294 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             2295 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             2296 ; 1134 |
                             2297 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             2298 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             2299 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             2300 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             2301 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             2302 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             2303 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             2304 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             2305 ; 1143 |
                             2306 ; 1144 |typedef union               
                             2307 ; 1145 |{
                             2308 ; 1146 |    struct {
                             2309 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             2310 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             2311 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             2312 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             2313 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             2314 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             2315 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             2316 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             2317 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             2318 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             2319 ; 1157 |    } B;
                             2320 ; 1158 |    int I;
                             2321 ; 1159 |    unsigned int U;
                             2322 ; 1160 |} adc_csr_type;
                             2323 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             2324 ; 1162 |
                             2325 ; 1163 |
                             2326 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             2327 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2328 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             2329 ; 1167 |
                             2330 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             2331 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             2332 ; 1170 |
                             2333 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             2334 ; 1172 |
                             2335 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             2336 ; 1174 |
                             2337 ; 1175 |typedef union               
                             2338 ; 1176 |{
                             2339 ; 1177 |    struct {
                             2340 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             2341 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             2342 ; 1180 |    } B;
                             2343 ; 1181 |    int I;
                             2344 ; 1182 |    unsigned int U;
                             2345 ; 1183 |} adc_wcr_type;
                             2346 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             2347 ; 1185 |
                             2348 ; 1186 |
                             2349 ; 1187 |
                             2350 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             2351 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             2352 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             2353 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             2354 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             2355 ; 1193 |
                             2356 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             2357 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             2358 ; 1196 |
                             2359 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             2360 ; 1198 |
                             2361 ; 1199 |typedef union               
                             2362 ; 1200 |{
                             2363 ; 1201 |    struct {
                             2364 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             2365 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             2366 ; 1204 |    } B;
                             2367 ; 1205 |    int I;
                             2368 ; 1206 |    unsigned int U;
                             2369 ; 1207 |} adc_bar_type;
                             2370 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             2371 ; 1209 |
                             2372 ; 1210 |
                             2373 ; 1211 |
                             2374 ; 1212 |
                             2375 ; 1213 |
                             2376 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             2377 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             2378 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             2379 ; 1217 |
                             2380 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             2381 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             2382 ; 1220 |
                             2383 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             2384 ; 1222 |
                             2385 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             2386 ; 1224 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2387 ; 1225 |typedef union               
                             2388 ; 1226 |{
                             2389 ; 1227 |    struct {
                             2390 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             2391 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             2392 ; 1230 |    } B;
                             2393 ; 1231 |    int I;
                             2394 ; 1232 |    unsigned int U;
                             2395 ; 1233 |} adc_cpr_type;
                             2396 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             2397 ; 1235 |
                             2398 ; 1236 |
                             2399 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             2400 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             2401 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             2402 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             2403 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             2404 ; 1242 |
                             2405 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             2406 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             2407 ; 1245 |
                             2408 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             2409 ; 1247 |
                             2410 ; 1248 |typedef union               
                             2411 ; 1249 |{
                             2412 ; 1250 |    struct {
                             2413 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             2414 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             2415 ; 1253 |    } B;
                             2416 ; 1254 |    int I;
                             2417 ; 1255 |    unsigned int U;
                             2418 ; 1256 |} adc_mr_type;
                             2419 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             2420 ; 1258 |
                             2421 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             2422 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             2423 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             2424 ; 1262 |
                             2425 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             2426 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             2427 ; 1265 |
                             2428 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             2429 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             2430 ; 1268 |
                             2431 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             2432 ; 1270 |
                             2433 ; 1271 |typedef union               
                             2434 ; 1272 |{
                             2435 ; 1273 |    struct {
                             2436 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             2437 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             2438 ; 1276 |    } B;
                             2439 ; 1277 |    int I;
                             2440 ; 1278 |    unsigned int U;
                             2441 ; 1279 |} adc_srr_type;
                             2442 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             2443 ; 1281 |
                             2444 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             2445 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             2446 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             2447 ; 1285 |
                             2448 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2449 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             2450 ; 1288 |
                             2451 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             2452 ; 1290 |
                             2453 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             2454 ; 1292 |
                             2455 ; 1293 |typedef union               
                             2456 ; 1294 |{
                             2457 ; 1295 |    struct {
                             2458 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             2459 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             2460 ; 1298 |    } B;
                             2461 ; 1299 |    int I;
                             2462 ; 1300 |    unsigned int U;
                             2463 ; 1301 |} adc_icr_type;
                             2464 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             2465 ; 1303 |
                             2466 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             2467 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             2468 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             2469 ; 1307 |
                             2470 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             2471 ; 1309 |
                             2472 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             2473 ; 1311 |
                             2474 ; 1312 |#endif
                             2475 ; 1313 |
                             2476 
                             2478 
                             2479 ; 20   |#include "regsdcdc.h"
                             2480 
                             2482 
                             2483 ; 1    |#if !(defined(regsdcdcinc))
                             2484 ; 2    |
                             2485 ; 3    |#define regssysteminc 1
                             2486 ; 4    |
                             2487 ; 5    |
                             2488 ; 6    |
                             2489 ; 7    |#include "types.h"
                             2490 
                             2492 
                             2493 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             2494 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             2495 ; 3    |//
                             2496 ; 4    |// Filename: types.h
                             2497 ; 5    |// Description: Standard data types
                             2498 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             2499 ; 7    |
                             2500 ; 8    |#ifndef _TYPES_H
                             2501 ; 9    |#define _TYPES_H
                             2502 ; 10   |
                             2503 ; 11   |// TODO:  move this outta here!
                             2504 ; 12   |#if !defined(NOERROR)
                             2505 ; 13   |#define NOERROR 0
                             2506 ; 14   |#define SUCCESS 0
                             2507 ; 15   |#endif 
                             2508 ; 16   |#if !defined(SUCCESS)
                             2509 ; 17   |#define SUCCESS  0
                             2510 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2511 ; 19   |#if !defined(ERROR)
                             2512 ; 20   |#define ERROR   -1
                             2513 ; 21   |#endif
                             2514 ; 22   |#if !defined(FALSE)
                             2515 ; 23   |#define FALSE 0
                             2516 ; 24   |#endif
                             2517 ; 25   |#if !defined(TRUE)
                             2518 ; 26   |#define TRUE  1
                             2519 ; 27   |#endif
                             2520 ; 28   |
                             2521 ; 29   |#if !defined(NULL)
                             2522 ; 30   |#define NULL 0
                             2523 ; 31   |#endif
                             2524 ; 32   |
                             2525 ; 33   |#define MAX_INT     0x7FFFFF
                             2526 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             2527 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             2528 ; 36   |#define MAX_ULONG   (-1) 
                             2529 ; 37   |
                             2530 ; 38   |#define WORD_SIZE   24              // word size in bits
                             2531 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             2532 ; 40   |
                             2533 ; 41   |
                             2534 ; 42   |#define BYTE    unsigned char       // btVarName
                             2535 ; 43   |#define CHAR    signed char         // cVarName
                             2536 ; 44   |#define USHORT  unsigned short      // usVarName
                             2537 ; 45   |#define SHORT   unsigned short      // sVarName
                             2538 ; 46   |#define WORD    unsigned int        // wVarName
                             2539 ; 47   |#define INT     signed int          // iVarName
                             2540 ; 48   |#define DWORD   unsigned long       // dwVarName
                             2541 ; 49   |#define LONG    signed long         // lVarName
                             2542 ; 50   |#define BOOL    unsigned int        // bVarName
                             2543 ; 51   |#define FRACT   _fract              // frVarName
                             2544 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             2545 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             2546 ; 54   |#define FLOAT   float               // fVarName
                             2547 ; 55   |#define DBL     double              // dVarName
                             2548 ; 56   |#define ENUM    enum                // eVarName
                             2549 ; 57   |#define CMX     _complex            // cmxVarName
                             2550 ; 58   |typedef WORD UCS3;                   // 
                             2551 ; 59   |
                             2552 ; 60   |#define UINT16  unsigned short
                             2553 ; 61   |#define UINT8   unsigned char   
                             2554 ; 62   |#define UINT32  unsigned long
                             2555 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2556 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2557 ; 65   |#define WCHAR   UINT16
                             2558 ; 66   |
                             2559 ; 67   |//UINT128 is 16 bytes or 6 words
                             2560 ; 68   |typedef struct UINT128_3500 {   
                             2561 ; 69   |    int val[6];     
                             2562 ; 70   |} UINT128_3500;
                             2563 ; 71   |
                             2564 ; 72   |#define UINT128   UINT128_3500
                             2565 ; 73   |
                             2566 ; 74   |// Little endian word packed byte strings:   
                             2567 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2568 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2569 ; 77   |// Little endian word packed byte strings:   
                             2570 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2571 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2572 ; 80   |
                             2573 ; 81   |// Declare Memory Spaces To Use When Coding
                             2574 ; 82   |// A. Sector Buffers
                             2575 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             2576 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             2577 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             2578 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             2579 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             2580 ; 88   |// B. Media DDI Memory
                             2581 ; 89   |#define MEDIA_DDI_MEM _Y
                             2582 ; 90   |
                             2583 ; 91   |
                             2584 ; 92   |
                             2585 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             2586 ; 94   |// Examples of circular pointers:
                             2587 ; 95   |//    INT CIRC cpiVarName
                             2588 ; 96   |//    DWORD CIRC cpdwVarName
                             2589 ; 97   |
                             2590 ; 98   |#define RETCODE INT                 // rcVarName
                             2591 ; 99   |
                             2592 ; 100  |// generic bitfield structure
                             2593 ; 101  |struct Bitfield {
                             2594 ; 102  |    unsigned int B0  :1;
                             2595 ; 103  |    unsigned int B1  :1;
                             2596 ; 104  |    unsigned int B2  :1;
                             2597 ; 105  |    unsigned int B3  :1;
                             2598 ; 106  |    unsigned int B4  :1;
                             2599 ; 107  |    unsigned int B5  :1;
                             2600 ; 108  |    unsigned int B6  :1;
                             2601 ; 109  |    unsigned int B7  :1;
                             2602 ; 110  |    unsigned int B8  :1;
                             2603 ; 111  |    unsigned int B9  :1;
                             2604 ; 112  |    unsigned int B10 :1;
                             2605 ; 113  |    unsigned int B11 :1;
                             2606 ; 114  |    unsigned int B12 :1;
                             2607 ; 115  |    unsigned int B13 :1;
                             2608 ; 116  |    unsigned int B14 :1;
                             2609 ; 117  |    unsigned int B15 :1;
                             2610 ; 118  |    unsigned int B16 :1;
                             2611 ; 119  |    unsigned int B17 :1;
                             2612 ; 120  |    unsigned int B18 :1;
                             2613 ; 121  |    unsigned int B19 :1;
                             2614 ; 122  |    unsigned int B20 :1;
                             2615 ; 123  |    unsigned int B21 :1;
                             2616 ; 124  |    unsigned int B22 :1;
                             2617 ; 125  |    unsigned int B23 :1;
                             2618 ; 126  |};
                             2619 ; 127  |
                             2620 ; 128  |union BitInt {
                             2621 ; 129  |        struct Bitfield B;
                             2622 ; 130  |        int        I;
                             2623 ; 131  |};
                             2624 ; 132  |
                             2625 ; 133  |#define MAX_MSG_LENGTH 10
                             2626 ; 134  |struct CMessage
                             2627 ; 135  |{
                             2628 ; 136  |        unsigned int m_uLength;
                             2629 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             2630 ; 138  |};
                             2631 ; 139  |
                             2632 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2633 ; 141  |    WORD m_wLength;
                             2634 ; 142  |    WORD m_wMessage;
                             2635 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             2636 ; 144  |} Message;
                             2637 ; 145  |
                             2638 ; 146  |struct MessageQueueDescriptor
                             2639 ; 147  |{
                             2640 ; 148  |        int *m_pBase;
                             2641 ; 149  |        int m_iModulo;
                             2642 ; 150  |        int m_iSize;
                             2643 ; 151  |        int *m_pHead;
                             2644 ; 152  |        int *m_pTail;
                             2645 ; 153  |};
                             2646 ; 154  |
                             2647 ; 155  |struct ModuleEntry
                             2648 ; 156  |{
                             2649 ; 157  |    int m_iSignaledEventMask;
                             2650 ; 158  |    int m_iWaitEventMask;
                             2651 ; 159  |    int m_iResourceOfCode;
                             2652 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             2653 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             2654 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             2655 ; 163  |    int m_uTimeOutHigh;
                             2656 ; 164  |    int m_uTimeOutLow;
                             2657 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             2658 ; 166  |};
                             2659 ; 167  |
                             2660 ; 168  |union WaitMask{
                             2661 ; 169  |    struct B{
                             2662 ; 170  |        unsigned int m_bNone     :1;
                             2663 ; 171  |        unsigned int m_bMessage  :1;
                             2664 ; 172  |        unsigned int m_bTimer    :1;
                             2665 ; 173  |        unsigned int m_bButton   :1;
                             2666 ; 174  |    } B;
                             2667 ; 175  |    int I;
                             2668 ; 176  |} ;
                             2669 ; 177  |
                             2670 ; 178  |
                             2671 ; 179  |struct Button {
                             2672 ; 180  |        WORD wButtonEvent;
                             2673 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             2674 ; 182  |};
                             2675 ; 183  |
                             2676 ; 184  |struct Message {
                             2677 ; 185  |        WORD wMsgLength;
                             2678 ; 186  |        WORD wMsgCommand;
                             2679 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             2680 ; 188  |};
                             2681 ; 189  |
                             2682 ; 190  |union EventTypes {
                             2683 ; 191  |        struct CMessage msg;
                             2684 ; 192  |        struct Button Button ;
                             2685 ; 193  |        struct Message Message;
                             2686 ; 194  |};
                             2687 ; 195  |
                             2688 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             2689 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             2690 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             2691 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             2692 ; 200  |
                             2693 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2694 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             2695 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             2696 ; 204  |
                             2697 ; 205  |#if DEBUG
                             2698 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             2699 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             2700 ; 208  |#else 
                             2701 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             2702 ; 210  |#define DebugBuildAssert(x)    
                             2703 ; 211  |#endif
                             2704 ; 212  |
                             2705 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             2706 ; 214  |//  #pragma asm
                             2707 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             2708 ; 216  |//  #pragma endasm
                             2709 ; 217  |
                             2710 ; 218  |
                             2711 ; 219  |#ifdef COLOR_262K
                             2712 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2713 ; 221  |#elif defined(COLOR_65K)
                             2714 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2715 ; 223  |#else
                             2716 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             2717 ; 225  |#endif
                             2718 ; 226  |    
                             2719 ; 227  |#endif // #ifndef _TYPES_H
                             2720 
                             2722 
                             2723 ; 8    |
                             2724 ; 9    |
                             2725 ; 10   |
                             2726 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2727 ; 12   |
                             2728 ; 13   |//   SYSTEM STMP Registers 
                             2729 ; 14   |//      Last Edited 2.19.2003 M. May
                             2730 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2731 ; 16   |
                             2732 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             2733 ; 18   |
                             2734 ; 19   |
                             2735 ; 20   |
                             2736 ; 21   |
                             2737 ; 22   |
                             2738 ; 23   |
                             2739 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             2740 ; 25   |
                             2741 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             2742 ; 27   |
                             2743 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             2744 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             2745 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             2746 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             2747 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             2748 ; 33   |
                             2749 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             2750 ; 35   |
                             2751 ; 36   |
                             2752 ; 37   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2753 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             2754 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             2755 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             2756 ; 41   |
                             2757 ; 42   |
                             2758 ; 43   |
                             2759 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             2760 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             2761 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             2762 ; 47   |
                             2763 ; 48   |
                             2764 ; 49   |
                             2765 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             2766 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             2767 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             2768 ; 53   |
                             2769 ; 54   |
                             2770 ; 55   |
                             2771 ; 56   |
                             2772 ; 57   |
                             2773 ; 58   |typedef union               
                             2774 ; 59   |{
                             2775 ; 60   |    struct {
                             2776 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             2777 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             2778 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             2779 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             2780 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             2781 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             2782 ; 67   |    } B;
                             2783 ; 68   |    unsigned int I;
                             2784 ; 69   |} dcdc1_ctrl0_type;
                             2785 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             2786 ; 71   |
                             2787 ; 72   |
                             2788 ; 73   |
                             2789 ; 74   |
                             2790 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             2791 ; 76   |
                             2792 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             2793 ; 78   |
                             2794 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             2795 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             2796 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             2797 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             2798 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             2799 ; 84   |
                             2800 ; 85   |
                             2801 ; 86   |
                             2802 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             2803 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             2804 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             2805 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             2806 ; 91   |
                             2807 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             2808 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2809 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             2810 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             2811 ; 96   |
                             2812 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             2813 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             2814 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             2815 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             2816 ; 101  |
                             2817 ; 102  |
                             2818 ; 103  |typedef union               
                             2819 ; 104  |{
                             2820 ; 105  |    struct {
                             2821 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             2822 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             2823 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             2824 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             2825 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             2826 ; 111  |    } B;
                             2827 ; 112  |    unsigned int I;
                             2828 ; 113  |} dcdc1_ctrl1_type;
                             2829 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             2830 ; 115  |
                             2831 ; 116  |
                             2832 ; 117  |
                             2833 ; 118  |
                             2834 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2835 ; 120  |
                             2836 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             2837 ; 122  |
                             2838 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             2839 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             2840 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             2841 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             2842 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             2843 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             2844 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             2845 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             2846 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             2847 ; 132  |
                             2848 ; 133  |
                             2849 ; 134  |
                             2850 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             2851 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             2852 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             2853 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             2854 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             2855 ; 140  |
                             2856 ; 141  |
                             2857 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             2858 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             2859 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             2860 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             2861 ; 146  |
                             2862 ; 147  |
                             2863 ; 148  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2864 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             2865 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             2866 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             2867 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             2868 ; 153  |
                             2869 ; 154  |
                             2870 ; 155  |typedef union               
                             2871 ; 156  |{
                             2872 ; 157  |    struct {
                             2873 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             2874 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             2875 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             2876 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             2877 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             2878 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             2879 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             2880 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             2881 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             2882 ; 167  |    } B;
                             2883 ; 168  |    unsigned int I;
                             2884 ; 169  |} dcdc_vddio_type;
                             2885 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             2886 ; 171  |
                             2887 ; 172  |
                             2888 ; 173  |
                             2889 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             2890 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             2891 ; 176  |
                             2892 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             2893 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             2894 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             2895 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             2896 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             2897 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             2898 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             2899 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             2900 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             2901 ; 186  |
                             2902 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             2903 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             2904 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             2905 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             2906 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             2907 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             2908 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             2909 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             2910 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             2911 ; 196  |
                             2912 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             2913 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             2914 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2915 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             2916 ; 201  |
                             2917 ; 202  |typedef union               
                             2918 ; 203  |{
                             2919 ; 204  |    struct {
                             2920 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             2921 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             2922 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             2923 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             2924 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             2925 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             2926 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             2927 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             2928 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             2929 ; 214  |    } B;
                             2930 ; 215  |   unsigned int I;
                             2931 ; 216  |        unsigned U;
                             2932 ; 217  |} dcdc_vddd_type;
                             2933 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             2934 ; 219  |
                             2935 ; 220  |
                             2936 ; 221  |
                             2937 ; 222  |
                             2938 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             2939 ; 224  |
                             2940 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             2941 ; 226  |
                             2942 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             2943 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             2944 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             2945 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             2946 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             2947 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             2948 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             2949 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             2950 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             2951 ; 236  |
                             2952 ; 237  |
                             2953 ; 238  |
                             2954 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             2955 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             2956 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             2957 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             2958 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             2959 ; 244  |
                             2960 ; 245  |
                             2961 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             2962 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             2963 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             2964 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             2965 ; 250  |
                             2966 ; 251  |
                             2967 ; 252  |
                             2968 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             2969 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2970 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             2971 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             2972 ; 257  |
                             2973 ; 258  |
                             2974 ; 259  |typedef union               
                             2975 ; 260  |{
                             2976 ; 261  |    struct {
                             2977 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             2978 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             2979 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             2980 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             2981 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             2982 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             2983 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             2984 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             2985 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             2986 ; 271  |    } B;
                             2987 ; 272  |    unsigned int I;
                             2988 ; 273  |} dcdc_vdda_type;
                             2989 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             2990 ; 275  |
                             2991 ; 276  |
                             2992 ; 277  |
                             2993 ; 278  |
                             2994 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             2995 ; 280  |
                             2996 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             2997 ; 282  |
                             2998 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             2999 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             3000 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             3001 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             3002 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             3003 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             3004 ; 289  |
                             3005 ; 290  |
                             3006 ; 291  |
                             3007 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             3008 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             3009 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             3010 ; 295  |
                             3011 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             3012 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             3013 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             3014 ; 299  |
                             3015 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             3016 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             3017 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             3018 ; 303  |
                             3019 ; 304  |
                             3020 ; 305  |typedef union               
                             3021 ; 306  |{
                             3022 ; 307  |    struct {
                             3023 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             3024 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             3025 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3026 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             3027 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             3028 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             3029 ; 314  |    } B;
                             3030 ; 315  |    unsigned int I;
                             3031 ; 316  |} dcdc2_ctrl0_type; 
                             3032 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             3033 ; 318  |
                             3034 ; 319  |
                             3035 ; 320  |
                             3036 ; 321  |
                             3037 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             3038 ; 323  |
                             3039 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             3040 ; 325  |
                             3041 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             3042 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             3043 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             3044 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             3045 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             3046 ; 331  |
                             3047 ; 332  |
                             3048 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             3049 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             3050 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             3051 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             3052 ; 337  |
                             3053 ; 338  |
                             3054 ; 339  |
                             3055 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             3056 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             3057 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             3058 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             3059 ; 344  |
                             3060 ; 345  |
                             3061 ; 346  |
                             3062 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             3063 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             3064 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             3065 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             3066 ; 351  |
                             3067 ; 352  |
                             3068 ; 353  |typedef union               
                             3069 ; 354  |{
                             3070 ; 355  |    struct {
                             3071 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             3072 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             3073 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3074 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             3075 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3076 ; 361  |    } B;
                             3077 ; 362  |    unsigned int I;
                             3078 ; 363  |} dcdc2_ctrl1_type;
                             3079 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             3080 ; 365  |
                             3081 ; 366  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3082 ; 367  |
                             3083 ; 368  |
                             3084 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             3085 ; 370  |
                             3086 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             3087 ; 372  |
                             3088 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             3089 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             3090 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             3091 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             3092 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             3093 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             3094 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             3095 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             3096 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             3097 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             3098 ; 383  |
                             3099 ; 384  |
                             3100 ; 385  |
                             3101 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             3102 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             3103 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             3104 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             3105 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             3106 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             3107 ; 392  |
                             3108 ; 393  |
                             3109 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             3110 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             3111 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             3112 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             3113 ; 398  |
                             3114 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             3115 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             3116 ; 401  |
                             3117 ; 402  |
                             3118 ; 403  |
                             3119 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             3120 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             3121 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             3122 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             3123 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             3124 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             3125 ; 410  |
                             3126 ; 411  |
                             3127 ; 412  |typedef union               
                             3128 ; 413  |{
                             3129 ; 414  |    struct {
                             3130 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             3131 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             3132 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             3133 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             3134 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             3135 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             3136 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             3137 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3138 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             3139 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             3140 ; 425  |    } B;
                             3141 ; 426  |    unsigned int I;
                             3142 ; 427  |} speed_type;
                             3143 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             3144 ; 429  |
                             3145 ; 430  |
                             3146 ; 431  |
                             3147 ; 432  |
                             3148 ; 433  |
                             3149 ; 434  |
                             3150 ; 435  |
                             3151 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             3152 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             3153 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             3154 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             3155 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             3156 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             3157 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             3158 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             3159 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             3160 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             3161 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             3162 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             3163 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             3164 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             3165 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             3166 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             3167 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             3168 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             3169 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             3170 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             3171 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             3172 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             3173 ; 458  |
                             3174 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             3175 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             3176 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             3177 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             3178 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             3179 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             3180 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             3181 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             3182 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             3183 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             3184 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             3185 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             3186 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             3187 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             3188 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             3189 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             3190 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             3191 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             3192 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             3193 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             3194 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             3195 ; 480  |
                             3196 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3197 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             3198 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             3199 ; 484  |
                             3200 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             3201 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             3202 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             3203 ; 488  |
                             3204 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             3205 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             3206 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             3207 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             3208 ; 493  |
                             3209 ; 494  |typedef union               
                             3210 ; 495  |{
                             3211 ; 496  |    struct {
                             3212 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             3213 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             3214 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             3215 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             3216 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             3217 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             3218 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             3219 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             3220 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             3221 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             3222 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             3223 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             3224 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             3225 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             3226 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             3227 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             3228 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             3229 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             3230 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             3231 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             3232 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             3233 ; 518  |    } B;
                             3234 ; 519  |    unsigned int I;
                             3235 ; 520  |} usb_dcdctbr_type;
                             3236 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             3237 ; 522  |
                             3238 ; 523  |
                             3239 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             3240 ; 525  |
                             3241 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             3242 ; 527  |
                             3243 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             3244 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             3245 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             3246 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             3247 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             3248 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             3249 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3250 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             3251 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             3252 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             3253 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             3254 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             3255 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             3256 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             3257 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             3258 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             3259 ; 544  |
                             3260 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             3261 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             3262 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             3263 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             3264 ; 549  |
                             3265 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             3266 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             3267 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             3268 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             3269 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             3270 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             3271 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             3272 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             3273 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             3274 ; 559  |
                             3275 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             3276 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             3277 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             3278 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             3279 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             3280 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             3281 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             3282 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             3283 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             3284 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             3285 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             3286 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             3287 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             3288 ; 573  |
                             3289 ; 574  |
                             3290 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             3291 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             3292 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             3293 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             3294 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             3295 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3296 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             3297 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             3298 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             3299 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             3300 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             3301 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             3302 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             3303 ; 588  |
                             3304 ; 589  |typedef union               
                             3305 ; 590  |{
                             3306 ; 591  |    struct {
                             3307 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             3308 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             3309 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             3310 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             3311 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             3312 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             3313 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             3314 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             3315 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             3316 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             3317 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             3318 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             3319 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             3320 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             3321 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             3322 ; 607  |    } B;
                             3323 ; 608  |    unsigned int I;
                             3324 ; 609  |} usb_pwr_charge_type;
                             3325 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             3326 ; 611  |
                             3327 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             3328 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             3329 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             3330 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             3331 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             3332 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             3333 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             3334 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             3335 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             3336 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             3337 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             3338 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             3339 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             3340 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             3341 ; 626  |
                             3342 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             3343 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             3344 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             3345 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             3346 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3347 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             3348 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             3349 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             3350 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             3351 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             3352 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             3353 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             3354 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             3355 ; 640  |
                             3356 ; 641  |typedef union               
                             3357 ; 642  |{
                             3358 ; 643  |    struct {       
                             3359 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             3360 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             3361 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             3362 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             3363 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             3364 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             3365 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             3366 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             3367 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             3368 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             3369 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             3370 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             3371 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             3372 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             3373 ; 658  |    } B;
                             3374 ; 659  |    int I;
                             3375 ; 660  |} usb_dcdcpersist_type;
                             3376 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             3377 ; 662  |
                             3378 ; 663  |
                             3379 ; 664  |
                             3380 ; 665  |#endif
                             3381 ; 666  |
                             3382 ; 667  |
                             3383 ; 668  |
                             3384 
                             3386 
                             3387 ; 21   |#include "regsemc.h"
                             3388 
                             3390 
                             3391 ; 1    |#if !(defined(__REGS_EMC_INC))
                             3392 ; 2    |#define __REGS_EMC_INC 1
                             3393 ; 3    |
                             3394 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             3395 ; 5    |//   Module base addresses
                             3396 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             3397 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             3398 ; 8    |
                             3399 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             3400 ; 10   |//  EMC Registers
                             3401 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             3402 ; 12   |
                             3403 ; 13   |
                             3404 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             3405 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             3406 ; 16   |
                             3407 ; 17   |typedef union               /*Flash Control Register*/
                             3408 ; 18   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3409 ; 19   |    struct
                             3410 ; 20   |    {
                             3411 ; 21   |    int KICK        :1;
                             3412 ; 22   |    int RW          :1;
                             3413 ; 23   |    int TCIE        :1;
                             3414 ; 24   |    int IRQP        :1;
                             3415 ; 25   |    unsigned MMD    :2;
                             3416 ; 26   |    unsigned NB     :11;
                             3417 ; 27   |    unsigned RSVD   :4;
                             3418 ; 28   |    int SRST        :1;
                             3419 ; 29   |    } B;
                             3420 ; 30   |    int I;
                             3421 ; 31   |} flcr_type;
                             3422 ; 32   |
                             3423 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             3424 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             3425 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             3426 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             3427 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             3428 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             3429 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             3430 ; 40   |
                             3431 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             3432 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             3433 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             3434 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             3435 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             3436 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             3437 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             3438 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             3439 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             3440 ; 50   |
                             3441 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             3442 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             3443 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             3444 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             3445 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             3446 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             3447 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             3448 ; 58   |
                             3449 ; 59   |
                             3450 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             3451 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             3452 ; 62   |
                             3453 ; 63   |typedef union           /* Flash Start Address Low*/
                             3454 ; 64   |{
                             3455 ; 65   |    struct
                             3456 ; 66   |    {
                             3457 ; 67   |    unsigned XA     : 24;
                             3458 ; 68   |    } B;
                             3459 ; 69   |    int I;
                             3460 ; 70   |} flsalr_type;
                             3461 ; 71   |
                             3462 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             3463 ; 73   |
                             3464 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             3465 ; 75   |
                             3466 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             3467 ; 77   |
                             3468 ; 78   |
                             3469 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             3470 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3471 ; 81   |
                             3472 ; 82   |typedef union           /* Flash Start Address High*/
                             3473 ; 83   |{
                             3474 ; 84   |    struct
                             3475 ; 85   |    {
                             3476 ; 86   |    unsigned XA     :8;
                             3477 ; 87   |    unsigned DA     :16;
                             3478 ; 88   |    } B;
                             3479 ; 89   |    int I;
                             3480 ; 90   |} flsahr_type;
                             3481 ; 91   |
                             3482 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             3483 ; 93   |
                             3484 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             3485 ; 95   |
                             3486 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             3487 ; 97   |
                             3488 ; 98   |
                             3489 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             3490 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             3491 ; 101  |
                             3492 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             3493 ; 103  |{
                             3494 ; 104  |    struct
                             3495 ; 105  |    {
                             3496 ; 106  |        int WP          :1;
                             3497 ; 107  |        int CDP         :1;
                             3498 ; 108  |        unsigned SM     :2;
                             3499 ; 109  |        int XATTR       :1;
                             3500 ; 110  |        int CRST        :1;
                             3501 ; 111  |        int XWT         :1;
                             3502 ; 112  |        int RI          :1;
                             3503 ; 113  |        int IFCE        :1;
                             3504 ; 114  |        int ISCE        :1;
                             3505 ; 115  |        int INCE        :1;
                             3506 ; 116  |        int IFCS        :1;
                             3507 ; 117  |        int ISCS        :1;
                             3508 ; 118  |        int INCS        :1;
                             3509 ; 119  |        unsigned CFAI   :2;
                             3510 ; 120  |        int XDDI        :1;
                             3511 ; 121  |        unsigned CS     :2;
                             3512 ; 122  |        int CRE         :1;
                             3513 ; 123  |        unsigned VS     :2;
                             3514 ; 124  |        int DASP        :1;
                             3515 ; 125  |        int MODE16      :1; 
                             3516 ; 126  |    } B;
                             3517 ; 127  |    int I;
                             3518 ; 128  |} flcfcr_type;
                             3519 ; 129  |
                             3520 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             3521 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             3522 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             3523 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             3524 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             3525 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             3526 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             3527 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             3528 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             3529 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             3530 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             3531 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             3532 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3533 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             3534 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             3535 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             3536 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             3537 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             3538 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             3539 ; 149  |
                             3540 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             3541 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             3542 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             3543 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             3544 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             3545 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             3546 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             3547 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             3548 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             3549 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             3550 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             3551 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             3552 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             3553 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             3554 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             3555 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             3556 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             3557 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             3558 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             3559 ; 169  |
                             3560 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             3561 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             3562 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             3563 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             3564 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             3565 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             3566 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             3567 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             3568 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             3569 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             3570 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             3571 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             3572 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             3573 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             3574 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             3575 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             3576 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             3577 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             3578 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             3579 ; 189  |
                             3580 ; 190  |
                             3581 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             3582 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             3583 ; 193  |
                             3584 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             3585 ; 195  |{
                             3586 ; 196  |    struct
                             3587 ; 197  |    {
                             3588 ; 198  |        unsigned TRWSU  :5;
                             3589 ; 199  |        unsigned TRPW   :7;
                             3590 ; 200  |        unsigned TWPW   :7;
                             3591 ; 201  |        unsigned TRWH   :5;
                             3592 ; 202  |    } B;
                             3593 ; 203  |    int I;
                             3594 ; 204  |} flcftmr1r_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3595 ; 205  |
                             3596 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             3597 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             3598 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             3599 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             3600 ; 210  |
                             3601 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             3602 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             3603 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             3604 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             3605 ; 215  |
                             3606 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             3607 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             3608 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             3609 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             3610 ; 220  |
                             3611 ; 221  |
                             3612 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             3613 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             3614 ; 224  |
                             3615 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             3616 ; 226  |{
                             3617 ; 227  |    struct
                             3618 ; 228  |    {
                             3619 ; 229  |        unsigned TWW    :4;
                             3620 ; 230  |        unsigned TWTO   :10;
                             3621 ; 231  |        unsigned THW    :5; 
                             3622 ; 232  |        unsigned TRAQ   :5;
                             3623 ; 233  |    } B;
                             3624 ; 234  |    int I;
                             3625 ; 235  |} flcftmr2r_type;
                             3626 ; 236  |
                             3627 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             3628 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             3629 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             3630 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             3631 ; 241  |
                             3632 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             3633 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             3634 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             3635 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             3636 ; 246  |
                             3637 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             3638 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             3639 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             3640 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             3641 ; 251  |
                             3642 ; 252  |
                             3643 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             3644 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             3645 ; 255  |
                             3646 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             3647 ; 257  |{
                             3648 ; 258  |    struct
                             3649 ; 259  |    {
                             3650 ; 260  |        unsigned CS     :2;
                             3651 ; 261  |        int SE          :1;
                             3652 ; 262  |        int WP          :1;
                             3653 ; 263  |        int SIZE        :1;
                             3654 ; 264  |        int ICMD        :8;
                             3655 ; 265  |        int TOIE        :1;
                             3656 ; 266  |        int BPIE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3657 ; 267  |        int TOIRQ       :1;
                             3658 ; 268  |        int BPIRQ       :1;
                             3659 ; 269  |    } B;
                             3660 ; 270  |    int I;
                             3661 ; 271  |} flsmcr_type;
                             3662 ; 272  |
                             3663 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             3664 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             3665 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             3666 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             3667 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             3668 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             3669 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             3670 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             3671 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             3672 ; 282  |
                             3673 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             3674 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             3675 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             3676 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             3677 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             3678 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             3679 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             3680 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             3681 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             3682 ; 292  |
                             3683 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             3684 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             3685 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             3686 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             3687 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             3688 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             3689 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             3690 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             3691 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             3692 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             3693 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             3694 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             3695 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             3696 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             3697 ; 307  |
                             3698 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             3699 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             3700 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             3701 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             3702 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             3703 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             3704 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             3705 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             3706 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             3707 ; 317  |
                             3708 ; 318  |
                             3709 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             3710 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             3711 ; 321  |
                             3712 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             3713 ; 323  |{
                             3714 ; 324  |    struct
                             3715 ; 325  |    {
                             3716 ; 326  |        unsigned TRWSU  :5;
                             3717 ; 327  |        unsigned TRPW   :6;
                             3718 ; 328  |        unsigned TWPW   :6;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3719 ; 329  |        unsigned TRWH   :5;
                             3720 ; 330  |    } B;
                             3721 ; 331  |    int I;
                             3722 ; 332  |} flsmtmr1r_type;
                             3723 ; 333  |
                             3724 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             3725 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             3726 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             3727 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             3728 ; 338  |
                             3729 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             3730 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             3731 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             3732 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             3733 ; 343  |
                             3734 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             3735 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             3736 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             3737 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             3738 ; 348  |
                             3739 ; 349  |
                             3740 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             3741 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             3742 ; 352  |
                             3743 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             3744 ; 354  |{
                             3745 ; 355  |    struct
                             3746 ; 356  |    {
                             3747 ; 357  |        unsigned TWT    :6;
                             3748 ; 358  |        unsigned TWTO   :18;
                             3749 ; 359  |    } B;
                             3750 ; 360  |    int I;
                             3751 ; 361  |} flsmtmr2r_type;
                             3752 ; 362  |
                             3753 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             3754 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             3755 ; 365  |
                             3756 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             3757 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             3758 ; 368  |
                             3759 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             3760 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             3761 ; 371  |
                             3762 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             3763 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             3764 ; 374  |typedef union 
                             3765 ; 375  |{
                             3766 ; 376  |  struct
                             3767 ; 377  |  {
                             3768 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             3769 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             3770 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             3771 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             3772 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             3773 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             3774 ; 384  |    int PAD0          :17;    
                             3775 ; 385  |  } B;
                             3776 ; 386  |  int I;
                             3777 ; 387  |} flcr2_type;
                             3778 ; 388  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3779 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             3780 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             3781 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             3782 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             3783 ; 393  |
                             3784 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             3785 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             3786 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             3787 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             3788 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             3789 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             3790 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             3791 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             3792 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             3793 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             3794 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             3795 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             3796 ; 406  |
                             3797 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3798 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3799 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3800 ; 410  |
                             3801 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             3802 ; 412  |
                             3803 ; 413  |#endif
                             3804 ; 414  |
                             3805 
                             3807 
                             3808 ; 22   |#include "regsgpio.h"
                             3809 
                             3811 
                             3812 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             3813 ; 2    |#define __REGS_GPIO_INC 1
                             3814 ; 3    |
                             3815 ; 4    |#include "types.h"
                             3816 
                             3818 
                             3819 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3820 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3821 ; 3    |//
                             3822 ; 4    |// Filename: types.h
                             3823 ; 5    |// Description: Standard data types
                             3824 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3825 ; 7    |
                             3826 ; 8    |#ifndef _TYPES_H
                             3827 ; 9    |#define _TYPES_H
                             3828 ; 10   |
                             3829 ; 11   |// TODO:  move this outta here!
                             3830 ; 12   |#if !defined(NOERROR)
                             3831 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3832 ; 14   |#define SUCCESS 0
                             3833 ; 15   |#endif 
                             3834 ; 16   |#if !defined(SUCCESS)
                             3835 ; 17   |#define SUCCESS  0
                             3836 ; 18   |#endif
                             3837 ; 19   |#if !defined(ERROR)
                             3838 ; 20   |#define ERROR   -1
                             3839 ; 21   |#endif
                             3840 ; 22   |#if !defined(FALSE)
                             3841 ; 23   |#define FALSE 0
                             3842 ; 24   |#endif
                             3843 ; 25   |#if !defined(TRUE)
                             3844 ; 26   |#define TRUE  1
                             3845 ; 27   |#endif
                             3846 ; 28   |
                             3847 ; 29   |#if !defined(NULL)
                             3848 ; 30   |#define NULL 0
                             3849 ; 31   |#endif
                             3850 ; 32   |
                             3851 ; 33   |#define MAX_INT     0x7FFFFF
                             3852 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3853 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3854 ; 36   |#define MAX_ULONG   (-1) 
                             3855 ; 37   |
                             3856 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3857 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3858 ; 40   |
                             3859 ; 41   |
                             3860 ; 42   |#define BYTE    unsigned char       // btVarName
                             3861 ; 43   |#define CHAR    signed char         // cVarName
                             3862 ; 44   |#define USHORT  unsigned short      // usVarName
                             3863 ; 45   |#define SHORT   unsigned short      // sVarName
                             3864 ; 46   |#define WORD    unsigned int        // wVarName
                             3865 ; 47   |#define INT     signed int          // iVarName
                             3866 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3867 ; 49   |#define LONG    signed long         // lVarName
                             3868 ; 50   |#define BOOL    unsigned int        // bVarName
                             3869 ; 51   |#define FRACT   _fract              // frVarName
                             3870 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3871 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3872 ; 54   |#define FLOAT   float               // fVarName
                             3873 ; 55   |#define DBL     double              // dVarName
                             3874 ; 56   |#define ENUM    enum                // eVarName
                             3875 ; 57   |#define CMX     _complex            // cmxVarName
                             3876 ; 58   |typedef WORD UCS3;                   // 
                             3877 ; 59   |
                             3878 ; 60   |#define UINT16  unsigned short
                             3879 ; 61   |#define UINT8   unsigned char   
                             3880 ; 62   |#define UINT32  unsigned long
                             3881 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3882 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3883 ; 65   |#define WCHAR   UINT16
                             3884 ; 66   |
                             3885 ; 67   |//UINT128 is 16 bytes or 6 words
                             3886 ; 68   |typedef struct UINT128_3500 {   
                             3887 ; 69   |    int val[6];     
                             3888 ; 70   |} UINT128_3500;
                             3889 ; 71   |
                             3890 ; 72   |#define UINT128   UINT128_3500
                             3891 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3892 ; 74   |// Little endian word packed byte strings:   
                             3893 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3894 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3895 ; 77   |// Little endian word packed byte strings:   
                             3896 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3897 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3898 ; 80   |
                             3899 ; 81   |// Declare Memory Spaces To Use When Coding
                             3900 ; 82   |// A. Sector Buffers
                             3901 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3902 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3903 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3904 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3905 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3906 ; 88   |// B. Media DDI Memory
                             3907 ; 89   |#define MEDIA_DDI_MEM _Y
                             3908 ; 90   |
                             3909 ; 91   |
                             3910 ; 92   |
                             3911 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             3912 ; 94   |// Examples of circular pointers:
                             3913 ; 95   |//    INT CIRC cpiVarName
                             3914 ; 96   |//    DWORD CIRC cpdwVarName
                             3915 ; 97   |
                             3916 ; 98   |#define RETCODE INT                 // rcVarName
                             3917 ; 99   |
                             3918 ; 100  |// generic bitfield structure
                             3919 ; 101  |struct Bitfield {
                             3920 ; 102  |    unsigned int B0  :1;
                             3921 ; 103  |    unsigned int B1  :1;
                             3922 ; 104  |    unsigned int B2  :1;
                             3923 ; 105  |    unsigned int B3  :1;
                             3924 ; 106  |    unsigned int B4  :1;
                             3925 ; 107  |    unsigned int B5  :1;
                             3926 ; 108  |    unsigned int B6  :1;
                             3927 ; 109  |    unsigned int B7  :1;
                             3928 ; 110  |    unsigned int B8  :1;
                             3929 ; 111  |    unsigned int B9  :1;
                             3930 ; 112  |    unsigned int B10 :1;
                             3931 ; 113  |    unsigned int B11 :1;
                             3932 ; 114  |    unsigned int B12 :1;
                             3933 ; 115  |    unsigned int B13 :1;
                             3934 ; 116  |    unsigned int B14 :1;
                             3935 ; 117  |    unsigned int B15 :1;
                             3936 ; 118  |    unsigned int B16 :1;
                             3937 ; 119  |    unsigned int B17 :1;
                             3938 ; 120  |    unsigned int B18 :1;
                             3939 ; 121  |    unsigned int B19 :1;
                             3940 ; 122  |    unsigned int B20 :1;
                             3941 ; 123  |    unsigned int B21 :1;
                             3942 ; 124  |    unsigned int B22 :1;
                             3943 ; 125  |    unsigned int B23 :1;
                             3944 ; 126  |};
                             3945 ; 127  |
                             3946 ; 128  |union BitInt {
                             3947 ; 129  |        struct Bitfield B;
                             3948 ; 130  |        int        I;
                             3949 ; 131  |};
                             3950 ; 132  |
                             3951 ; 133  |#define MAX_MSG_LENGTH 10
                             3952 ; 134  |struct CMessage
                             3953 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3954 ; 136  |        unsigned int m_uLength;
                             3955 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             3956 ; 138  |};
                             3957 ; 139  |
                             3958 ; 140  |typedef struct {
                             3959 ; 141  |    WORD m_wLength;
                             3960 ; 142  |    WORD m_wMessage;
                             3961 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             3962 ; 144  |} Message;
                             3963 ; 145  |
                             3964 ; 146  |struct MessageQueueDescriptor
                             3965 ; 147  |{
                             3966 ; 148  |        int *m_pBase;
                             3967 ; 149  |        int m_iModulo;
                             3968 ; 150  |        int m_iSize;
                             3969 ; 151  |        int *m_pHead;
                             3970 ; 152  |        int *m_pTail;
                             3971 ; 153  |};
                             3972 ; 154  |
                             3973 ; 155  |struct ModuleEntry
                             3974 ; 156  |{
                             3975 ; 157  |    int m_iSignaledEventMask;
                             3976 ; 158  |    int m_iWaitEventMask;
                             3977 ; 159  |    int m_iResourceOfCode;
                             3978 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             3979 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             3980 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             3981 ; 163  |    int m_uTimeOutHigh;
                             3982 ; 164  |    int m_uTimeOutLow;
                             3983 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             3984 ; 166  |};
                             3985 ; 167  |
                             3986 ; 168  |union WaitMask{
                             3987 ; 169  |    struct B{
                             3988 ; 170  |        unsigned int m_bNone     :1;
                             3989 ; 171  |        unsigned int m_bMessage  :1;
                             3990 ; 172  |        unsigned int m_bTimer    :1;
                             3991 ; 173  |        unsigned int m_bButton   :1;
                             3992 ; 174  |    } B;
                             3993 ; 175  |    int I;
                             3994 ; 176  |} ;
                             3995 ; 177  |
                             3996 ; 178  |
                             3997 ; 179  |struct Button {
                             3998 ; 180  |        WORD wButtonEvent;
                             3999 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4000 ; 182  |};
                             4001 ; 183  |
                             4002 ; 184  |struct Message {
                             4003 ; 185  |        WORD wMsgLength;
                             4004 ; 186  |        WORD wMsgCommand;
                             4005 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4006 ; 188  |};
                             4007 ; 189  |
                             4008 ; 190  |union EventTypes {
                             4009 ; 191  |        struct CMessage msg;
                             4010 ; 192  |        struct Button Button ;
                             4011 ; 193  |        struct Message Message;
                             4012 ; 194  |};
                             4013 ; 195  |
                             4014 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4015 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4016 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4017 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4018 ; 200  |
                             4019 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4020 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4021 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4022 ; 204  |
                             4023 ; 205  |#if DEBUG
                             4024 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4025 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4026 ; 208  |#else 
                             4027 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4028 ; 210  |#define DebugBuildAssert(x)    
                             4029 ; 211  |#endif
                             4030 ; 212  |
                             4031 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4032 ; 214  |//  #pragma asm
                             4033 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4034 ; 216  |//  #pragma endasm
                             4035 ; 217  |
                             4036 ; 218  |
                             4037 ; 219  |#ifdef COLOR_262K
                             4038 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4039 ; 221  |#elif defined(COLOR_65K)
                             4040 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4041 ; 223  |#else
                             4042 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4043 ; 225  |#endif
                             4044 ; 226  |    
                             4045 ; 227  |#endif // #ifndef _TYPES_H
                             4046 
                             4048 
                             4049 ; 5    |
                             4050 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4051 ; 7    |//  Interrupt Collector Registers
                             4052 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             4053 ; 9    |
                             4054 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             4055 ; 11   |
                             4056 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             4057 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             4058 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             4059 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             4060 ; 16   |
                             4061 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             4062 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             4063 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             4064 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             4065 ; 21   |
                             4066 ; 22   |#define HW_GPB_GPENR 0
                             4067 ; 23   |#define HW_GPB_GPDOR 1
                             4068 ; 24   |#define HW_GPB_GPDIR 2
                             4069 ; 25   |#define HW_GPB_GPDOER 3
                             4070 ; 26   |#define HW_GPB_GPIPENR 4
                             4071 ; 27   |#define HW_GPB_GPIENR 5
                             4072 ; 28   |#define HW_GPB_GPILVLR 6
                             4073 ; 29   |#define HW_GPB_GPIPOLR 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4074 ; 30   |#define HW_GPB_GPISTATR 8
                             4075 ; 31   |#define HW_GPB_GPPWR 9
                             4076 ; 32   |#define HW_GPB_GP8MA 10
                             4077 ; 33   |
                             4078 ; 34   |
                             4079 ; 35   |
                             4080 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             4081 ; 37   |//  GPIO Register Bit Positions
                             4082 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             4083 ; 39   |{
                             4084 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             4085 ; 41   |    unsigned int I;
                             4086 ; 42   |    unsigned int U;
                             4087 ; 43   |} gpr_type;
                             4088 ; 44   |
                             4089 ; 45   |#define HW_GP_B0_BITPOS 0
                             4090 ; 46   |#define HW_GP_B1_BITPOS 1
                             4091 ; 47   |#define HW_GP_B2_BITPOS 2
                             4092 ; 48   |#define HW_GP_B3_BITPOS 3
                             4093 ; 49   |#define HW_GP_B4_BITPOS 4
                             4094 ; 50   |#define HW_GP_B5_BITPOS 5
                             4095 ; 51   |#define HW_GP_B6_BITPOS 6
                             4096 ; 52   |#define HW_GP_B7_BITPOS 7
                             4097 ; 53   |#define HW_GP_B8_BITPOS 8
                             4098 ; 54   |#define HW_GP_B9_BITPOS 9
                             4099 ; 55   |#define HW_GP_B10_BITPOS 10
                             4100 ; 56   |#define HW_GP_B11_BITPOS 11
                             4101 ; 57   |#define HW_GP_B12_BITPOS 12
                             4102 ; 58   |#define HW_GP_B13_BITPOS 13
                             4103 ; 59   |#define HW_GP_B14_BITPOS 14
                             4104 ; 60   |#define HW_GP_B15_BITPOS 15
                             4105 ; 61   |#define HW_GP_B16_BITPOS 16
                             4106 ; 62   |#define HW_GP_B17_BITPOS 17
                             4107 ; 63   |#define HW_GP_B18_BITPOS 18
                             4108 ; 64   |#define HW_GP_B19_BITPOS 19
                             4109 ; 65   |#define HW_GP_B20_BITPOS 20
                             4110 ; 66   |#define HW_GP_B21_BITPOS 21
                             4111 ; 67   |#define HW_GP_B22_BITPOS 22
                             4112 ; 68   |#define HW_GP_B23_BITPOS 23
                             4113 ; 69   |
                             4114 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             4115 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             4116 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             4117 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             4118 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             4119 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             4120 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             4121 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             4122 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             4123 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             4124 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             4125 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             4126 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             4127 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             4128 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             4129 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             4130 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             4131 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             4132 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             4133 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             4134 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             4135 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4136 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             4137 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             4138 ; 94   |
                             4139 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             4140 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             4141 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             4142 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             4143 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             4144 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             4145 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             4146 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             4147 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             4148 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             4149 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             4150 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             4151 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             4152 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             4153 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             4154 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             4155 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             4156 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             4157 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             4158 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             4159 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             4160 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             4161 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             4162 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             4163 ; 119  |
                             4164 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             4165 ; 121  |//  GPIO 8mA Register Bit Positions
                             4166 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             4167 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             4168 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             4169 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             4170 ; 126  |
                             4171 ; 127  |
                             4172 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             4173 ; 129  |//  Logical GPIO numbers
                             4174 ; 130  |#define HW_GPIO_000 0
                             4175 ; 131  |#define HW_GPIO_001 1
                             4176 ; 132  |#define HW_GPIO_002 2
                             4177 ; 133  |#define HW_GPIO_003 3
                             4178 ; 134  |#define HW_GPIO_004 4
                             4179 ; 135  |#define HW_GPIO_005 5
                             4180 ; 136  |#define HW_GPIO_006 6
                             4181 ; 137  |#define HW_GPIO_007 7
                             4182 ; 138  |#define HW_GPIO_008 8
                             4183 ; 139  |#define HW_GPIO_009 9
                             4184 ; 140  |#define HW_GPIO_010 10
                             4185 ; 141  |#define HW_GPIO_011 11
                             4186 ; 142  |#define HW_GPIO_012 12
                             4187 ; 143  |#define HW_GPIO_013 13
                             4188 ; 144  |#define HW_GPIO_014 14
                             4189 ; 145  |#define HW_GPIO_015 15
                             4190 ; 146  |#define HW_GPIO_016 16
                             4191 ; 147  |#define HW_GPIO_017 17
                             4192 ; 148  |#define HW_GPIO_018 18
                             4193 ; 149  |#define HW_GPIO_019 19
                             4194 ; 150  |#define HW_GPIO_020 20
                             4195 ; 151  |#define HW_GPIO_021 21
                             4196 ; 152  |#define HW_GPIO_022 22
                             4197 ; 153  |#define HW_GPIO_023 23
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4198 ; 154  |#define HW_GPIO_024 24
                             4199 ; 155  |#define HW_GPIO_025 25
                             4200 ; 156  |#define HW_GPIO_026 26
                             4201 ; 157  |#define HW_GPIO_027 27
                             4202 ; 158  |#define HW_GPIO_028 28
                             4203 ; 159  |#define HW_GPIO_029 29
                             4204 ; 160  |#define HW_GPIO_030 30
                             4205 ; 161  |#define HW_GPIO_031 31
                             4206 ; 162  |#define HW_GPIO_032 32
                             4207 ; 163  |#define HW_GPIO_033 33
                             4208 ; 164  |#define HW_GPIO_034 34
                             4209 ; 165  |#define HW_GPIO_035 35
                             4210 ; 166  |#define HW_GPIO_036 36
                             4211 ; 167  |#define HW_GPIO_037 37
                             4212 ; 168  |#define HW_GPIO_038 38
                             4213 ; 169  |#define HW_GPIO_039 39
                             4214 ; 170  |#define HW_GPIO_040 40
                             4215 ; 171  |#define HW_GPIO_041 41
                             4216 ; 172  |#define HW_GPIO_042 42
                             4217 ; 173  |#define HW_GPIO_043 43
                             4218 ; 174  |#define HW_GPIO_044 44
                             4219 ; 175  |#define HW_GPIO_045 45
                             4220 ; 176  |#define HW_GPIO_046 46
                             4221 ; 177  |#define HW_GPIO_047 47
                             4222 ; 178  |#define HW_GPIO_048 48
                             4223 ; 179  |#define HW_GPIO_049 49
                             4224 ; 180  |#define HW_GPIO_050 50
                             4225 ; 181  |#define HW_GPIO_051 51
                             4226 ; 182  |#define HW_GPIO_052 52
                             4227 ; 183  |#define HW_GPIO_053 53
                             4228 ; 184  |#define HW_GPIO_054 54
                             4229 ; 185  |#define HW_GPIO_055 55
                             4230 ; 186  |#define HW_GPIO_056 56
                             4231 ; 187  |#define HW_GPIO_057 57
                             4232 ; 188  |#define HW_GPIO_058 58
                             4233 ; 189  |#define HW_GPIO_059 59
                             4234 ; 190  |#define HW_GPIO_060 60
                             4235 ; 191  |#define HW_GPIO_061 61
                             4236 ; 192  |#define HW_GPIO_062 62
                             4237 ; 193  |#define HW_GPIO_063 63
                             4238 ; 194  |#define HW_GPIO_064 64
                             4239 ; 195  |#define HW_GPIO_065 65
                             4240 ; 196  |#define HW_GPIO_066 66
                             4241 ; 197  |#define HW_GPIO_067 67
                             4242 ; 198  |#define HW_GPIO_068 68
                             4243 ; 199  |#define HW_GPIO_069 69
                             4244 ; 200  |#define HW_GPIO_070 70
                             4245 ; 201  |#define HW_GPIO_071 71
                             4246 ; 202  |#define HW_GPIO_072 72
                             4247 ; 203  |#define HW_GPIO_073 73
                             4248 ; 204  |#define HW_GPIO_074 74
                             4249 ; 205  |#define HW_GPIO_075 75
                             4250 ; 206  |#define HW_GPIO_076 76
                             4251 ; 207  |#define HW_GPIO_077 77
                             4252 ; 208  |#define HW_GPIO_078 78
                             4253 ; 209  |#define HW_GPIO_079 79
                             4254 ; 210  |#define HW_GPIO_080 80
                             4255 ; 211  |#define HW_GPIO_081 81
                             4256 ; 212  |#define HW_GPIO_082 82
                             4257 ; 213  |#define HW_GPIO_083 83
                             4258 ; 214  |#define HW_GPIO_084 84
                             4259 ; 215  |#define HW_GPIO_085 85
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4260 ; 216  |#define HW_GPIO_086 86
                             4261 ; 217  |#define HW_GPIO_087 87
                             4262 ; 218  |#define HW_GPIO_088 88
                             4263 ; 219  |#define HW_GPIO_089 89
                             4264 ; 220  |#define HW_GPIO_090 90
                             4265 ; 221  |#define HW_GPIO_091 91
                             4266 ; 222  |#define HW_GPIO_092 92
                             4267 ; 223  |#define HW_GPIO_093 93
                             4268 ; 224  |#define HW_GPIO_094 94
                             4269 ; 225  |#define HW_GPIO_095 95
                             4270 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             4271 ; 227  |
                             4272 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             4273 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             4274 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             4275 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             4276 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             4277 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             4278 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             4279 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             4280 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             4281 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4282 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             4283 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             4284 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             4285 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             4286 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             4287 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             4288 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             4289 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             4290 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             4291 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             4292 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4293 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             4294 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4295 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4296 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             4297 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4298 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4299 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4300 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4301 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4302 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4303 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4304 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             4305 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4306 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4307 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             4308 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             4309 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4310 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4311 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4312 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4313 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4314 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4315 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             4316 ; 272  |
                             4317 ; 273  |#endif
                             4318 ; 274  |
                             4319 
                             4321 
                             4322 ; 23   |#include "regsi2c.h"
                             4323 
                             4325 
                             4326 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4327 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4328 ; 3    |// Filename: regsI2C.inc
                             4329 ; 4    |// Description: Register definitions for GPFLASH interface
                             4330 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4331 ; 6    |// The following naming conventions are followed in this file.
                             4332 ; 7    |// All registers are named using the format...
                             4333 ; 8    |//     HW_<module>_<regname>
                             4334 ; 9    |// where <module> is the module name which can be any of the following...
                             4335 ; 10   |//     USB20
                             4336 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4337 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4338 ; 13   |// that module)
                             4339 ; 14   |// <regname> is the specific register within that module
                             4340 ; 15   |// We also define the following...
                             4341 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4342 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4343 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4344 ; 19   |// which does something else, and
                             4345 ; 20   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4346 ; 21   |// which does something else.
                             4347 ; 22   |// Other rules
                             4348 ; 23   |//     All caps
                             4349 ; 24   |//     Numeric identifiers start at 0
                             4350 ; 25   |#if !(defined(regsi2cinc))
                             4351 ; 26   |#define regsi2cinc 1
                             4352 ; 27   |
                             4353 ; 28   |#include "types.h"
                             4354 
                             4356 
                             4357 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4358 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4359 ; 3    |//
                             4360 ; 4    |// Filename: types.h
                             4361 ; 5    |// Description: Standard data types
                             4362 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4363 ; 7    |
                             4364 ; 8    |#ifndef _TYPES_H
                             4365 ; 9    |#define _TYPES_H
                             4366 ; 10   |
                             4367 ; 11   |// TODO:  move this outta here!
                             4368 ; 12   |#if !defined(NOERROR)
                             4369 ; 13   |#define NOERROR 0
                             4370 ; 14   |#define SUCCESS 0
                             4371 ; 15   |#endif 
                             4372 ; 16   |#if !defined(SUCCESS)
                             4373 ; 17   |#define SUCCESS  0
                             4374 ; 18   |#endif
                             4375 ; 19   |#if !defined(ERROR)
                             4376 ; 20   |#define ERROR   -1
                             4377 ; 21   |#endif
                             4378 ; 22   |#if !defined(FALSE)
                             4379 ; 23   |#define FALSE 0
                             4380 ; 24   |#endif
                             4381 ; 25   |#if !defined(TRUE)
                             4382 ; 26   |#define TRUE  1
                             4383 ; 27   |#endif
                             4384 ; 28   |
                             4385 ; 29   |#if !defined(NULL)
                             4386 ; 30   |#define NULL 0
                             4387 ; 31   |#endif
                             4388 ; 32   |
                             4389 ; 33   |#define MAX_INT     0x7FFFFF
                             4390 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4391 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4392 ; 36   |#define MAX_ULONG   (-1) 
                             4393 ; 37   |
                             4394 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4395 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4396 ; 40   |
                             4397 ; 41   |
                             4398 ; 42   |#define BYTE    unsigned char       // btVarName
                             4399 ; 43   |#define CHAR    signed char         // cVarName
                             4400 ; 44   |#define USHORT  unsigned short      // usVarName
                             4401 ; 45   |#define SHORT   unsigned short      // sVarName
                             4402 ; 46   |#define WORD    unsigned int        // wVarName
                             4403 ; 47   |#define INT     signed int          // iVarName
                             4404 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4405 ; 49   |#define LONG    signed long         // lVarName
                             4406 ; 50   |#define BOOL    unsigned int        // bVarName
                             4407 ; 51   |#define FRACT   _fract              // frVarName
                             4408 ; 52   |#define LFRACT  long _fract         // lfrVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4409 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4410 ; 54   |#define FLOAT   float               // fVarName
                             4411 ; 55   |#define DBL     double              // dVarName
                             4412 ; 56   |#define ENUM    enum                // eVarName
                             4413 ; 57   |#define CMX     _complex            // cmxVarName
                             4414 ; 58   |typedef WORD UCS3;                   // 
                             4415 ; 59   |
                             4416 ; 60   |#define UINT16  unsigned short
                             4417 ; 61   |#define UINT8   unsigned char   
                             4418 ; 62   |#define UINT32  unsigned long
                             4419 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4420 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4421 ; 65   |#define WCHAR   UINT16
                             4422 ; 66   |
                             4423 ; 67   |//UINT128 is 16 bytes or 6 words
                             4424 ; 68   |typedef struct UINT128_3500 {   
                             4425 ; 69   |    int val[6];     
                             4426 ; 70   |} UINT128_3500;
                             4427 ; 71   |
                             4428 ; 72   |#define UINT128   UINT128_3500
                             4429 ; 73   |
                             4430 ; 74   |// Little endian word packed byte strings:   
                             4431 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4432 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4433 ; 77   |// Little endian word packed byte strings:   
                             4434 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4435 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4436 ; 80   |
                             4437 ; 81   |// Declare Memory Spaces To Use When Coding
                             4438 ; 82   |// A. Sector Buffers
                             4439 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4440 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4441 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4442 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4443 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4444 ; 88   |// B. Media DDI Memory
                             4445 ; 89   |#define MEDIA_DDI_MEM _Y
                             4446 ; 90   |
                             4447 ; 91   |
                             4448 ; 92   |
                             4449 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4450 ; 94   |// Examples of circular pointers:
                             4451 ; 95   |//    INT CIRC cpiVarName
                             4452 ; 96   |//    DWORD CIRC cpdwVarName
                             4453 ; 97   |
                             4454 ; 98   |#define RETCODE INT                 // rcVarName
                             4455 ; 99   |
                             4456 ; 100  |// generic bitfield structure
                             4457 ; 101  |struct Bitfield {
                             4458 ; 102  |    unsigned int B0  :1;
                             4459 ; 103  |    unsigned int B1  :1;
                             4460 ; 104  |    unsigned int B2  :1;
                             4461 ; 105  |    unsigned int B3  :1;
                             4462 ; 106  |    unsigned int B4  :1;
                             4463 ; 107  |    unsigned int B5  :1;
                             4464 ; 108  |    unsigned int B6  :1;
                             4465 ; 109  |    unsigned int B7  :1;
                             4466 ; 110  |    unsigned int B8  :1;
                             4467 ; 111  |    unsigned int B9  :1;
                             4468 ; 112  |    unsigned int B10 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4469 ; 113  |    unsigned int B11 :1;
                             4470 ; 114  |    unsigned int B12 :1;
                             4471 ; 115  |    unsigned int B13 :1;
                             4472 ; 116  |    unsigned int B14 :1;
                             4473 ; 117  |    unsigned int B15 :1;
                             4474 ; 118  |    unsigned int B16 :1;
                             4475 ; 119  |    unsigned int B17 :1;
                             4476 ; 120  |    unsigned int B18 :1;
                             4477 ; 121  |    unsigned int B19 :1;
                             4478 ; 122  |    unsigned int B20 :1;
                             4479 ; 123  |    unsigned int B21 :1;
                             4480 ; 124  |    unsigned int B22 :1;
                             4481 ; 125  |    unsigned int B23 :1;
                             4482 ; 126  |};
                             4483 ; 127  |
                             4484 ; 128  |union BitInt {
                             4485 ; 129  |        struct Bitfield B;
                             4486 ; 130  |        int        I;
                             4487 ; 131  |};
                             4488 ; 132  |
                             4489 ; 133  |#define MAX_MSG_LENGTH 10
                             4490 ; 134  |struct CMessage
                             4491 ; 135  |{
                             4492 ; 136  |        unsigned int m_uLength;
                             4493 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4494 ; 138  |};
                             4495 ; 139  |
                             4496 ; 140  |typedef struct {
                             4497 ; 141  |    WORD m_wLength;
                             4498 ; 142  |    WORD m_wMessage;
                             4499 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4500 ; 144  |} Message;
                             4501 ; 145  |
                             4502 ; 146  |struct MessageQueueDescriptor
                             4503 ; 147  |{
                             4504 ; 148  |        int *m_pBase;
                             4505 ; 149  |        int m_iModulo;
                             4506 ; 150  |        int m_iSize;
                             4507 ; 151  |        int *m_pHead;
                             4508 ; 152  |        int *m_pTail;
                             4509 ; 153  |};
                             4510 ; 154  |
                             4511 ; 155  |struct ModuleEntry
                             4512 ; 156  |{
                             4513 ; 157  |    int m_iSignaledEventMask;
                             4514 ; 158  |    int m_iWaitEventMask;
                             4515 ; 159  |    int m_iResourceOfCode;
                             4516 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4517 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4518 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4519 ; 163  |    int m_uTimeOutHigh;
                             4520 ; 164  |    int m_uTimeOutLow;
                             4521 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4522 ; 166  |};
                             4523 ; 167  |
                             4524 ; 168  |union WaitMask{
                             4525 ; 169  |    struct B{
                             4526 ; 170  |        unsigned int m_bNone     :1;
                             4527 ; 171  |        unsigned int m_bMessage  :1;
                             4528 ; 172  |        unsigned int m_bTimer    :1;
                             4529 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4530 ; 174  |    } B;
                             4531 ; 175  |    int I;
                             4532 ; 176  |} ;
                             4533 ; 177  |
                             4534 ; 178  |
                             4535 ; 179  |struct Button {
                             4536 ; 180  |        WORD wButtonEvent;
                             4537 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4538 ; 182  |};
                             4539 ; 183  |
                             4540 ; 184  |struct Message {
                             4541 ; 185  |        WORD wMsgLength;
                             4542 ; 186  |        WORD wMsgCommand;
                             4543 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4544 ; 188  |};
                             4545 ; 189  |
                             4546 ; 190  |union EventTypes {
                             4547 ; 191  |        struct CMessage msg;
                             4548 ; 192  |        struct Button Button ;
                             4549 ; 193  |        struct Message Message;
                             4550 ; 194  |};
                             4551 ; 195  |
                             4552 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4553 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4554 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4555 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4556 ; 200  |
                             4557 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4558 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4559 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4560 ; 204  |
                             4561 ; 205  |#if DEBUG
                             4562 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4563 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4564 ; 208  |#else 
                             4565 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4566 ; 210  |#define DebugBuildAssert(x)    
                             4567 ; 211  |#endif
                             4568 ; 212  |
                             4569 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4570 ; 214  |//  #pragma asm
                             4571 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4572 ; 216  |//  #pragma endasm
                             4573 ; 217  |
                             4574 ; 218  |
                             4575 ; 219  |#ifdef COLOR_262K
                             4576 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4577 ; 221  |#elif defined(COLOR_65K)
                             4578 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4579 ; 223  |#else
                             4580 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4581 ; 225  |#endif
                             4582 ; 226  |    
                             4583 ; 227  |#endif // #ifndef _TYPES_H
                             4584 
                             4586 
                             4587 ; 29   |
                             4588 ; 30   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4589 ; 31   |////   I2C STMP Registers
                             4590 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             4591 ; 33   |
                             4592 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             4593 ; 35   |
                             4594 ; 36   |
                             4595 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             4596 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             4597 ; 39   |
                             4598 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             4599 ; 41   |
                             4600 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             4601 ; 43   |
                             4602 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             4603 ; 45   |
                             4604 ; 46   |typedef union               /* I2C Clock Divider Register */
                             4605 ; 47   |{
                             4606 ; 48   |    struct {
                             4607 ; 49   |        int                :1; 
                             4608 ; 50   |        unsigned FACT      :8;
                             4609 ; 51   |    } B;
                             4610 ; 52   |    int I;
                             4611 ; 53   |    unsigned U;
                             4612 ; 54   |} i2cdivr_type;
                             4613 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             4614 ; 56   |
                             4615 ; 57   |
                             4616 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             4617 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             4618 ; 60   |
                             4619 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             4620 ; 62   |
                             4621 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             4622 ; 64   |
                             4623 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             4624 ; 66   |
                             4625 ; 67   |typedef union               /* I2C Data Register */
                             4626 ; 68   |{
                             4627 ; 69   |    struct {
                             4628 ; 70   |         unsigned DATA :24; 
                             4629 ; 71   |    } B;
                             4630 ; 72   |    int I;
                             4631 ; 73   |    unsigned U;
                             4632 ; 74   |} i2cdatr_type;
                             4633 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             4634 ; 76   |
                             4635 ; 77   |
                             4636 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             4637 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             4638 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             4639 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             4640 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             4641 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             4642 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             4643 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             4644 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             4645 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             4646 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             4647 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             4648 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4649 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             4650 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             4651 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             4652 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             4653 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             4654 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             4655 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             4656 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             4657 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             4658 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             4659 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             4660 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             4661 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             4662 ; 104  |
                             4663 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             4664 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             4665 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             4666 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             4667 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             4668 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             4669 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             4670 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             4671 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             4672 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             4673 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             4674 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             4675 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             4676 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             4677 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             4678 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             4679 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             4680 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             4681 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             4682 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             4683 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             4684 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             4685 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             4686 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             4687 ; 129  |
                             4688 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             4689 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             4690 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             4691 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             4692 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             4693 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             4694 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             4695 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             4696 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             4697 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             4698 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             4699 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             4700 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             4701 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             4702 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             4703 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             4704 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             4705 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             4706 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             4707 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             4708 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             4709 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             4710 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4711 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             4712 ; 154  |
                             4713 ; 155  |typedef union               /* I2C Control Register         */
                             4714 ; 156  |{
                             4715 ; 157  |    struct {
                             4716 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             4717 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             4718 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             4719 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             4720 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             4721 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             4722 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             4723 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             4724 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             4725 ; 167  |       unsigned WL     :2; /* Word Length              */
                             4726 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             4727 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             4728 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             4729 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             4730 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             4731 ; 173  |        int LWORD       :1; /* Last Word                */
                             4732 ; 174  |        int SUBA        :1; /* Sub Address              */
                             4733 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             4734 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             4735 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             4736 ; 178  |    } B;
                             4737 ; 179  |    int I;
                             4738 ; 180  |    unsigned U;
                             4739 ; 181  |} i2ccsr_type;
                             4740 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             4741 ; 183  |
                             4742 ; 184  |#endif
                             4743 
                             4745 
                             4746 ; 24   |#include "regsi2s.h"
                             4747 
                             4749 
                             4750 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4751 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4752 ; 3    |// Filename: regsi2s.inc
                             4753 ; 4    |// Description: Register definitions for I2S interface
                             4754 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4755 ; 6    |// The following naming conventions are followed in this file.
                             4756 ; 7    |// All registers are named using the format...
                             4757 ; 8    |//     HW_<module>_<regname>
                             4758 ; 9    |// where <module> is the module name which can be any of the following...
                             4759 ; 10   |//     USB20
                             4760 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4761 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4762 ; 13   |// that module)
                             4763 ; 14   |// <regname> is the specific register within that module
                             4764 ; 15   |// We also define the following...
                             4765 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4766 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4767 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4768 ; 19   |// which does something else, and
                             4769 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             4770 ; 21   |// which does something else.
                             4771 ; 22   |// Other rules
                             4772 ; 23   |//     All caps
                             4773 ; 24   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4774 ; 25   |#if !(defined(regsi2sinc))
                             4775 ; 26   |#define regsi2sinc 1
                             4776 ; 27   |
                             4777 ; 28   |#include "types.h"
                             4778 
                             4780 
                             4781 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4782 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4783 ; 3    |//
                             4784 ; 4    |// Filename: types.h
                             4785 ; 5    |// Description: Standard data types
                             4786 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4787 ; 7    |
                             4788 ; 8    |#ifndef _TYPES_H
                             4789 ; 9    |#define _TYPES_H
                             4790 ; 10   |
                             4791 ; 11   |// TODO:  move this outta here!
                             4792 ; 12   |#if !defined(NOERROR)
                             4793 ; 13   |#define NOERROR 0
                             4794 ; 14   |#define SUCCESS 0
                             4795 ; 15   |#endif 
                             4796 ; 16   |#if !defined(SUCCESS)
                             4797 ; 17   |#define SUCCESS  0
                             4798 ; 18   |#endif
                             4799 ; 19   |#if !defined(ERROR)
                             4800 ; 20   |#define ERROR   -1
                             4801 ; 21   |#endif
                             4802 ; 22   |#if !defined(FALSE)
                             4803 ; 23   |#define FALSE 0
                             4804 ; 24   |#endif
                             4805 ; 25   |#if !defined(TRUE)
                             4806 ; 26   |#define TRUE  1
                             4807 ; 27   |#endif
                             4808 ; 28   |
                             4809 ; 29   |#if !defined(NULL)
                             4810 ; 30   |#define NULL 0
                             4811 ; 31   |#endif
                             4812 ; 32   |
                             4813 ; 33   |#define MAX_INT     0x7FFFFF
                             4814 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4815 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4816 ; 36   |#define MAX_ULONG   (-1) 
                             4817 ; 37   |
                             4818 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4819 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4820 ; 40   |
                             4821 ; 41   |
                             4822 ; 42   |#define BYTE    unsigned char       // btVarName
                             4823 ; 43   |#define CHAR    signed char         // cVarName
                             4824 ; 44   |#define USHORT  unsigned short      // usVarName
                             4825 ; 45   |#define SHORT   unsigned short      // sVarName
                             4826 ; 46   |#define WORD    unsigned int        // wVarName
                             4827 ; 47   |#define INT     signed int          // iVarName
                             4828 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4829 ; 49   |#define LONG    signed long         // lVarName
                             4830 ; 50   |#define BOOL    unsigned int        // bVarName
                             4831 ; 51   |#define FRACT   _fract              // frVarName
                             4832 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4833 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4834 ; 54   |#define FLOAT   float               // fVarName
                             4835 ; 55   |#define DBL     double              // dVarName
                             4836 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4837 ; 57   |#define CMX     _complex            // cmxVarName
                             4838 ; 58   |typedef WORD UCS3;                   // 
                             4839 ; 59   |
                             4840 ; 60   |#define UINT16  unsigned short
                             4841 ; 61   |#define UINT8   unsigned char   
                             4842 ; 62   |#define UINT32  unsigned long
                             4843 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4844 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4845 ; 65   |#define WCHAR   UINT16
                             4846 ; 66   |
                             4847 ; 67   |//UINT128 is 16 bytes or 6 words
                             4848 ; 68   |typedef struct UINT128_3500 {   
                             4849 ; 69   |    int val[6];     
                             4850 ; 70   |} UINT128_3500;
                             4851 ; 71   |
                             4852 ; 72   |#define UINT128   UINT128_3500
                             4853 ; 73   |
                             4854 ; 74   |// Little endian word packed byte strings:   
                             4855 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4856 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4857 ; 77   |// Little endian word packed byte strings:   
                             4858 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4859 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4860 ; 80   |
                             4861 ; 81   |// Declare Memory Spaces To Use When Coding
                             4862 ; 82   |// A. Sector Buffers
                             4863 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4864 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4865 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4866 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4867 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4868 ; 88   |// B. Media DDI Memory
                             4869 ; 89   |#define MEDIA_DDI_MEM _Y
                             4870 ; 90   |
                             4871 ; 91   |
                             4872 ; 92   |
                             4873 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4874 ; 94   |// Examples of circular pointers:
                             4875 ; 95   |//    INT CIRC cpiVarName
                             4876 ; 96   |//    DWORD CIRC cpdwVarName
                             4877 ; 97   |
                             4878 ; 98   |#define RETCODE INT                 // rcVarName
                             4879 ; 99   |
                             4880 ; 100  |// generic bitfield structure
                             4881 ; 101  |struct Bitfield {
                             4882 ; 102  |    unsigned int B0  :1;
                             4883 ; 103  |    unsigned int B1  :1;
                             4884 ; 104  |    unsigned int B2  :1;
                             4885 ; 105  |    unsigned int B3  :1;
                             4886 ; 106  |    unsigned int B4  :1;
                             4887 ; 107  |    unsigned int B5  :1;
                             4888 ; 108  |    unsigned int B6  :1;
                             4889 ; 109  |    unsigned int B7  :1;
                             4890 ; 110  |    unsigned int B8  :1;
                             4891 ; 111  |    unsigned int B9  :1;
                             4892 ; 112  |    unsigned int B10 :1;
                             4893 ; 113  |    unsigned int B11 :1;
                             4894 ; 114  |    unsigned int B12 :1;
                             4895 ; 115  |    unsigned int B13 :1;
                             4896 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4897 ; 117  |    unsigned int B15 :1;
                             4898 ; 118  |    unsigned int B16 :1;
                             4899 ; 119  |    unsigned int B17 :1;
                             4900 ; 120  |    unsigned int B18 :1;
                             4901 ; 121  |    unsigned int B19 :1;
                             4902 ; 122  |    unsigned int B20 :1;
                             4903 ; 123  |    unsigned int B21 :1;
                             4904 ; 124  |    unsigned int B22 :1;
                             4905 ; 125  |    unsigned int B23 :1;
                             4906 ; 126  |};
                             4907 ; 127  |
                             4908 ; 128  |union BitInt {
                             4909 ; 129  |        struct Bitfield B;
                             4910 ; 130  |        int        I;
                             4911 ; 131  |};
                             4912 ; 132  |
                             4913 ; 133  |#define MAX_MSG_LENGTH 10
                             4914 ; 134  |struct CMessage
                             4915 ; 135  |{
                             4916 ; 136  |        unsigned int m_uLength;
                             4917 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4918 ; 138  |};
                             4919 ; 139  |
                             4920 ; 140  |typedef struct {
                             4921 ; 141  |    WORD m_wLength;
                             4922 ; 142  |    WORD m_wMessage;
                             4923 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4924 ; 144  |} Message;
                             4925 ; 145  |
                             4926 ; 146  |struct MessageQueueDescriptor
                             4927 ; 147  |{
                             4928 ; 148  |        int *m_pBase;
                             4929 ; 149  |        int m_iModulo;
                             4930 ; 150  |        int m_iSize;
                             4931 ; 151  |        int *m_pHead;
                             4932 ; 152  |        int *m_pTail;
                             4933 ; 153  |};
                             4934 ; 154  |
                             4935 ; 155  |struct ModuleEntry
                             4936 ; 156  |{
                             4937 ; 157  |    int m_iSignaledEventMask;
                             4938 ; 158  |    int m_iWaitEventMask;
                             4939 ; 159  |    int m_iResourceOfCode;
                             4940 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4941 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4942 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4943 ; 163  |    int m_uTimeOutHigh;
                             4944 ; 164  |    int m_uTimeOutLow;
                             4945 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4946 ; 166  |};
                             4947 ; 167  |
                             4948 ; 168  |union WaitMask{
                             4949 ; 169  |    struct B{
                             4950 ; 170  |        unsigned int m_bNone     :1;
                             4951 ; 171  |        unsigned int m_bMessage  :1;
                             4952 ; 172  |        unsigned int m_bTimer    :1;
                             4953 ; 173  |        unsigned int m_bButton   :1;
                             4954 ; 174  |    } B;
                             4955 ; 175  |    int I;
                             4956 ; 176  |} ;
                             4957 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4958 ; 178  |
                             4959 ; 179  |struct Button {
                             4960 ; 180  |        WORD wButtonEvent;
                             4961 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4962 ; 182  |};
                             4963 ; 183  |
                             4964 ; 184  |struct Message {
                             4965 ; 185  |        WORD wMsgLength;
                             4966 ; 186  |        WORD wMsgCommand;
                             4967 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4968 ; 188  |};
                             4969 ; 189  |
                             4970 ; 190  |union EventTypes {
                             4971 ; 191  |        struct CMessage msg;
                             4972 ; 192  |        struct Button Button ;
                             4973 ; 193  |        struct Message Message;
                             4974 ; 194  |};
                             4975 ; 195  |
                             4976 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4977 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4978 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4979 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4980 ; 200  |
                             4981 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4982 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4983 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4984 ; 204  |
                             4985 ; 205  |#if DEBUG
                             4986 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4987 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4988 ; 208  |#else 
                             4989 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4990 ; 210  |#define DebugBuildAssert(x)    
                             4991 ; 211  |#endif
                             4992 ; 212  |
                             4993 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4994 ; 214  |//  #pragma asm
                             4995 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4996 ; 216  |//  #pragma endasm
                             4997 ; 217  |
                             4998 ; 218  |
                             4999 ; 219  |#ifdef COLOR_262K
                             5000 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5001 ; 221  |#elif defined(COLOR_65K)
                             5002 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5003 ; 223  |#else
                             5004 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5005 ; 225  |#endif
                             5006 ; 226  |    
                             5007 ; 227  |#endif // #ifndef _TYPES_H
                             5008 
                             5010 
                             5011 ; 29   |
                             5012 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             5013 ; 31   |////  I2S Registers (SAI)
                             5014 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             5015 ; 33   |
                             5016 ; 34   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5017 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             5018 ; 36   |
                             5019 ; 37   |
                             5020 ; 38   |
                             5021 ; 39   |
                             5022 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             5023 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             5024 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             5025 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             5026 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             5027 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             5028 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             5029 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             5030 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             5031 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             5032 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             5033 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             5034 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             5035 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             5036 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             5037 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             5038 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             5039 ; 57   |
                             5040 ; 58   |
                             5041 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             5042 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             5043 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             5044 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             5045 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             5046 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             5047 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             5048 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             5049 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             5050 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             5051 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             5052 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             5053 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             5054 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             5055 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             5056 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             5057 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             5058 ; 76   |
                             5059 ; 77   |
                             5060 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             5061 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             5062 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             5063 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             5064 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             5065 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             5066 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             5067 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             5068 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             5069 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             5070 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             5071 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             5072 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             5073 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             5074 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             5075 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5076 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             5077 ; 95   |
                             5078 ; 96   |
                             5079 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             5080 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             5081 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             5082 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             5083 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             5084 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             5085 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             5086 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             5087 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             5088 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             5089 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             5090 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             5091 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             5092 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             5093 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             5094 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             5095 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             5096 ; 114  |
                             5097 ; 115  |typedef union
                             5098 ; 116  |{
                             5099 ; 117  |    struct {
                             5100 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             5101 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             5102 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             5103 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             5104 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             5105 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             5106 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             5107 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             5108 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             5109 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             5110 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             5111 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             5112 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             5113 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             5114 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             5115 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             5116 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             5117 ; 135  |    } B;
                             5118 ; 136  |    int I;
                             5119 ; 137  |    unsigned U;
                             5120 ; 138  |} saircsr_type;
                             5121 ; 139  |
                             5122 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             5123 ; 141  |
                             5124 ; 142  |typedef union
                             5125 ; 143  |{
                             5126 ; 144  |    struct {
                             5127 ; 145  |        unsigned SAI :24;
                             5128 ; 146  |    } B;
                             5129 ; 147  |    int I;
                             5130 ; 148  |    unsigned U;
                             5131 ; 149  |} saixr_type;
                             5132 ; 150  |
                             5133 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5134 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             5135 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             5136 ; 154  |
                             5137 ; 155  |
                             5138 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             5139 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             5140 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             5141 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             5142 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             5143 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             5144 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             5145 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             5146 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             5147 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             5148 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             5149 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             5150 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             5151 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             5152 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             5153 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             5154 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             5155 ; 173  |
                             5156 ; 174  |
                             5157 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             5158 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             5159 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             5160 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             5161 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             5162 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             5163 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             5164 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             5165 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             5166 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             5167 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             5168 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             5169 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             5170 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             5171 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             5172 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             5173 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             5174 ; 192  |
                             5175 ; 193  |
                             5176 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             5177 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             5178 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             5179 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             5180 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             5181 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             5182 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             5183 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             5184 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             5185 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             5186 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             5187 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             5188 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             5189 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             5190 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5191 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             5192 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             5193 ; 211  |
                             5194 ; 212  |
                             5195 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             5196 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             5197 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             5198 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             5199 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             5200 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             5201 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             5202 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             5203 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             5204 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             5205 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             5206 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             5207 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             5208 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             5209 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             5210 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             5211 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             5212 ; 230  |
                             5213 ; 231  |
                             5214 ; 232  |typedef union
                             5215 ; 233  |{
                             5216 ; 234  |    struct {
                             5217 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             5218 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             5219 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             5220 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             5221 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             5222 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             5223 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             5224 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             5225 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             5226 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             5227 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             5228 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             5229 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             5230 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             5231 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             5232 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             5233 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             5234 ; 252  |    } B;
                             5235 ; 253  |    int I;
                             5236 ; 254  |    unsigned U;
                             5237 ; 255  |} saitcsr_type;
                             5238 ; 256  |
                             5239 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             5240 ; 258  |
                             5241 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             5242 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             5243 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             5244 ; 262  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5245 ; 263  |#endif
                             5246 
                             5248 
                             5249 ; 25   |#include "regsicoll.h"
                             5250 
                             5252 
                             5253 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             5254 ; 2    |#define __REGS_ICOLL_INC 1
                             5255 ; 3    |
                             5256 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             5257 ; 5    |//  Interrupt Collector Registers
                             5258 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             5259 ; 7    |
                             5260 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             5261 ; 9    |
                             5262 ; 10   |
                             5263 ; 11   |
                             5264 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             5265 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             5266 ; 14   |
                             5267 ; 15   |typedef union
                             5268 ; 16   |{
                             5269 ; 17   |    struct {
                             5270 ; 18   |        int SEN0        :1;
                             5271 ; 19   |        int SEN1        :1;
                             5272 ; 20   |        int SEN2        :1;
                             5273 ; 21   |        int SEN3        :1;
                             5274 ; 22   |        int SEN4        :1;
                             5275 ; 23   |        int SEN5        :1;
                             5276 ; 24   |        int SEN6        :1;
                             5277 ; 25   |        int SEN7        :1;
                             5278 ; 26   |        int SEN8        :1;
                             5279 ; 27   |        int SEN9        :1;
                             5280 ; 28   |        int SEN10       :1;
                             5281 ; 29   |        int SEN11       :1;
                             5282 ; 30   |        int SEN12       :1;
                             5283 ; 31   |        int SEN13       :1;
                             5284 ; 32   |        int SEN14       :1;
                             5285 ; 33   |        int SEN15       :1;
                             5286 ; 34   |        int SEN16       :1;
                             5287 ; 35   |        int SEN17       :1;
                             5288 ; 36   |        int SEN18       :1;
                             5289 ; 37   |        int SEN19       :1;
                             5290 ; 38   |        int SEN20       :1;
                             5291 ; 39   |        int SEN21       :1;
                             5292 ; 40   |        int SEN22       :1;
                             5293 ; 41   |        int SEN23       :1;
                             5294 ; 42   |    } B;
                             5295 ; 43   |    int I;
                             5296 ; 44   |} iclenable0_type;
                             5297 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             5298 ; 46   |
                             5299 ; 47   |
                             5300 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             5301 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             5302 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             5303 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             5304 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             5305 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             5306 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             5307 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5308 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             5309 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             5310 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             5311 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             5312 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             5313 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             5314 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             5315 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             5316 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             5317 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             5318 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             5319 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             5320 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             5321 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             5322 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             5323 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             5324 ; 72   |
                             5325 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             5326 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             5327 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             5328 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             5329 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             5330 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             5331 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             5332 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             5333 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             5334 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             5335 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             5336 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             5337 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             5338 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             5339 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             5340 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             5341 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             5342 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             5343 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             5344 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             5345 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             5346 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             5347 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             5348 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             5349 ; 97   |
                             5350 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             5351 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             5352 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             5353 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             5354 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             5355 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             5356 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             5357 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             5358 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             5359 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             5360 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             5361 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             5362 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             5363 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             5364 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             5365 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             5366 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             5367 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             5368 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             5369 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5370 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             5371 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             5372 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             5373 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             5374 ; 122  |
                             5375 ; 123  |
                             5376 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             5377 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             5378 ; 126  |typedef union
                             5379 ; 127  |{
                             5380 ; 128  |    struct {
                             5381 ; 129  |        
                             5382 ; 130  |        int SEN24       :1;
                             5383 ; 131  |        int SEN25       :1;
                             5384 ; 132  |        int SEN26       :1;
                             5385 ; 133  |        int SEN27       :1;
                             5386 ; 134  |        int SEN28       :1;
                             5387 ; 135  |        int SEN29       :1;
                             5388 ; 136  |        int SEN30       :1;
                             5389 ; 137  |        int SEN31       :1;
                             5390 ; 138  |        int SEN32       :1;
                             5391 ; 139  |        int SEN33       :1;
                             5392 ; 140  |    } B;
                             5393 ; 141  |    int I;
                             5394 ; 142  |} iclenable1_type;
                             5395 ; 143  |
                             5396 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             5397 ; 145  |
                             5398 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             5399 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             5400 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             5401 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             5402 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             5403 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             5404 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             5405 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             5406 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                             5407 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             5408 ; 156  |
                             5409 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             5410 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                             5411 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             5412 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                             5413 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             5414 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             5415 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             5416 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             5417 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             5418 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             5419 ; 167  |
                             5420 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             5421 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             5422 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             5423 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             5424 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             5425 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             5426 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             5427 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             5428 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             5429 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             5430 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5431 ; 179  |
                             5432 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             5433 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             5434 ; 182  |typedef union
                             5435 ; 183  |{
                             5436 ; 184  |    struct {
                             5437 ; 185  |        int SST0        :1;
                             5438 ; 186  |        int SST1        :1;
                             5439 ; 187  |        int SST2        :1;
                             5440 ; 188  |        int SST3        :1;
                             5441 ; 189  |        int SST4        :1;
                             5442 ; 190  |        int SST5        :1;
                             5443 ; 191  |        int SST6        :1;
                             5444 ; 192  |        int SST7        :1;
                             5445 ; 193  |        int SST8        :1;
                             5446 ; 194  |        int SST9        :1;
                             5447 ; 195  |        int SST10       :1;
                             5448 ; 196  |        int SST11       :1;
                             5449 ; 197  |        int SST12       :1;
                             5450 ; 198  |        int SST13       :1;
                             5451 ; 199  |        int SST14       :1;
                             5452 ; 200  |        int SST15       :1;
                             5453 ; 201  |        int SST16       :1;
                             5454 ; 202  |        int SST17       :1;
                             5455 ; 203  |        int SST18       :1;
                             5456 ; 204  |        int SST19       :1;
                             5457 ; 205  |        int SST20       :1;
                             5458 ; 206  |        int SST21       :1;
                             5459 ; 207  |        int SST22       :1;
                             5460 ; 208  |        int SST23       :1;
                             5461 ; 209  |    } B;
                             5462 ; 210  |    int I;
                             5463 ; 211  |} iclstatus0_type;
                             5464 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             5465 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             5466 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             5467 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                             5468 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             5469 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             5470 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             5471 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                             5472 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             5473 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                             5474 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             5475 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             5476 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             5477 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             5478 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             5479 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             5480 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             5481 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             5482 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             5483 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             5484 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             5485 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             5486 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             5487 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             5488 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             5489 ; 237  |
                             5490 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             5491 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5492 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             5493 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             5494 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             5495 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             5496 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                             5497 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             5498 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             5499 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             5500 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             5501 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             5502 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             5503 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             5504 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             5505 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             5506 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             5507 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             5508 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             5509 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             5510 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             5511 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                             5512 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             5513 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             5514 ; 262  |
                             5515 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             5516 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             5517 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             5518 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             5519 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             5520 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             5521 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             5522 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             5523 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             5524 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             5525 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             5526 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             5527 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             5528 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             5529 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                             5530 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             5531 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             5532 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             5533 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                             5534 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             5535 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                             5536 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             5537 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             5538 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             5539 ; 287  |
                             5540 ; 288  |
                             5541 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             5542 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             5543 ; 291  |typedef union
                             5544 ; 292  |{
                             5545 ; 293  |    struct {
                             5546 ; 294  |        int SST24       :1;
                             5547 ; 295  |        int SST25       :1;
                             5548 ; 296  |        int SST26       :1;
                             5549 ; 297  |        int SST27       :1;
                             5550 ; 298  |        int SST28       :1;
                             5551 ; 299  |        int SST29       :1;
                             5552 ; 300  |        int SST30       :1;
                             5553 ; 301  |        int SST31       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5554 ; 302  |        int SST32       :1;
                             5555 ; 303  |        int SST33       :1;
                             5556 ; 304  |    } B;
                             5557 ; 305  |    int I;
                             5558 ; 306  |} iclstatus1_type;
                             5559 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             5560 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             5561 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             5562 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             5563 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             5564 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             5565 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             5566 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             5567 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             5568 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             5569 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             5570 ; 318  |
                             5571 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             5572 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                             5573 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             5574 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             5575 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             5576 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             5577 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             5578 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             5579 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             5580 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             5581 ; 329  |
                             5582 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             5583 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             5584 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             5585 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             5586 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             5587 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             5588 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             5589 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             5590 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                             5591 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             5592 ; 340  |
                             5593 ; 341  |
                             5594 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                             5595 ; 343  |//  Interrupt Collector Priority Defs
                             5596 ; 344  |typedef union
                             5597 ; 345  |{
                             5598 ; 346  |    struct {
                             5599 ; 347  |        unsigned S0P    :3;
                             5600 ; 348  |        unsigned S1P    :3;
                             5601 ; 349  |        unsigned S2P    :3;
                             5602 ; 350  |        unsigned S3P    :3;
                             5603 ; 351  |        unsigned S4P    :3;
                             5604 ; 352  |        unsigned S5P    :3;
                             5605 ; 353  |        unsigned S6P    :3;
                             5606 ; 354  |        unsigned S7P    :3;
                             5607 ; 355  |    } B;
                             5608 ; 356  |    int I;
                             5609 ; 357  |
                             5610 ; 358  |} iclprior0_type;
                             5611 ; 359  |
                             5612 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             5613 ; 361  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5614 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             5615 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             5616 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             5617 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             5618 ; 366  |#define HW_ICLPRIORR_SP_4 4
                             5619 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             5620 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             5621 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             5622 ; 370  |
                             5623 ; 371  |
                             5624 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             5625 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             5626 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             5627 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             5628 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             5629 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             5630 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             5631 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             5632 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             5633 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                             5634 ; 382  |
                             5635 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             5636 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             5637 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             5638 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             5639 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             5640 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             5641 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             5642 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             5643 ; 391  |
                             5644 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             5645 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             5646 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             5647 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             5648 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             5649 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             5650 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             5651 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                             5652 ; 400  |
                             5653 ; 401  |
                             5654 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             5655 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                             5656 ; 404  |typedef union
                             5657 ; 405  |{
                             5658 ; 406  |    struct {
                             5659 ; 407  |        unsigned S8P    :3;
                             5660 ; 408  |        unsigned S9P    :3;
                             5661 ; 409  |        unsigned S10P   :3;
                             5662 ; 410  |        unsigned S11P   :3;
                             5663 ; 411  |        unsigned S12P   :3;
                             5664 ; 412  |        unsigned S13P   :3;
                             5665 ; 413  |        unsigned S14P   :3;
                             5666 ; 414  |        unsigned S15P   :3;
                             5667 ; 415  |    } B;
                             5668 ; 416  |    int I;
                             5669 ; 417  |} iclprior1_type;
                             5670 ; 418  |
                             5671 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             5672 ; 420  |
                             5673 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             5674 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5675 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             5676 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             5677 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             5678 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             5679 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                             5680 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             5681 ; 429  |
                             5682 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             5683 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             5684 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             5685 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             5686 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             5687 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             5688 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             5689 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             5690 ; 438  |
                             5691 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             5692 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             5693 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             5694 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                             5695 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             5696 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             5697 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             5698 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             5699 ; 447  |
                             5700 ; 448  |
                             5701 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             5702 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             5703 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             5704 ; 452  |{
                             5705 ; 453  |    struct {
                             5706 ; 454  |        unsigned S16P   :3;
                             5707 ; 455  |        unsigned S17P   :3;
                             5708 ; 456  |        unsigned S18P   :3;
                             5709 ; 457  |        unsigned S19P   :3;
                             5710 ; 458  |        unsigned S20P   :3;
                             5711 ; 459  |        unsigned S21P   :3;
                             5712 ; 460  |        unsigned S22P   :3;
                             5713 ; 461  |        unsigned S23P   :3;
                             5714 ; 462  |    } B;
                             5715 ; 463  |    int I;
                             5716 ; 464  |} iclprior2_type;
                             5717 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                             5718 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             5719 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             5720 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             5721 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             5722 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             5723 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             5724 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             5725 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             5726 ; 474  |
                             5727 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             5728 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             5729 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             5730 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             5731 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             5732 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             5733 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             5734 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             5735 ; 483  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5736 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             5737 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             5738 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             5739 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             5740 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                             5741 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             5742 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             5743 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             5744 ; 492  |
                             5745 ; 493  |
                             5746 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             5747 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             5748 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5749 ; 497  |{
                             5750 ; 498  |    struct {
                             5751 ; 499  |        unsigned S24P   :3;
                             5752 ; 500  |        unsigned S25P   :3;
                             5753 ; 501  |        unsigned S26P   :3;
                             5754 ; 502  |        unsigned S27P   :3;
                             5755 ; 503  |        unsigned S28P   :3;
                             5756 ; 504  |        unsigned S29P   :3;
                             5757 ; 505  |        unsigned S30P   :3;
                             5758 ; 506  |        unsigned S31P   :3;
                             5759 ; 507  |    } B;
                             5760 ; 508  |    int I;
                             5761 ; 509  |} iclprior3_type;
                             5762 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             5763 ; 511  |
                             5764 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             5765 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             5766 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             5767 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             5768 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             5769 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             5770 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             5771 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             5772 ; 520  |
                             5773 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             5774 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             5775 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             5776 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                             5777 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             5778 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                             5779 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             5780 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             5781 ; 529  |
                             5782 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             5783 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             5784 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             5785 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             5786 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             5787 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             5788 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             5789 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             5790 ; 538  |
                             5791 ; 539  |
                             5792 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             5793 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             5794 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5795 ; 543  |{
                             5796 ; 544  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5797 ; 545  |        unsigned S32P   :3;
                             5798 ; 546  |        unsigned S33P   :3;
                             5799 ; 547  |    } B;
                             5800 ; 548  |    int I;
                             5801 ; 549  |} iclprior4_type;
                             5802 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             5803 ; 551  |
                             5804 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             5805 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             5806 ; 554  |
                             5807 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             5808 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             5809 ; 557  |
                             5810 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             5811 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             5812 ; 560  |
                             5813 ; 561  |
                             5814 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             5815 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             5816 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             5817 ; 565  |{
                             5818 ; 566  |    struct {
                             5819 ; 567  |        unsigned S0S    :2;
                             5820 ; 568  |        unsigned S1S    :2;
                             5821 ; 569  |        unsigned S2S    :2;
                             5822 ; 570  |        unsigned S3S    :2;
                             5823 ; 571  |        unsigned S4S    :2;
                             5824 ; 572  |        unsigned S5S    :2;
                             5825 ; 573  |        unsigned S6S    :2;
                             5826 ; 574  |        unsigned S7S    :2;
                             5827 ; 575  |        unsigned S8S    :2;
                             5828 ; 576  |        unsigned S9S    :2;
                             5829 ; 577  |        unsigned S10S   :2;
                             5830 ; 578  |        unsigned S11S   :2;
                             5831 ; 579  |    } B;
                             5832 ; 580  |    int I;
                             5833 ; 581  |} iclsteer0_type;
                             5834 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             5835 ; 583  |
                             5836 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                             5837 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             5838 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                             5839 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             5840 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             5841 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             5842 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             5843 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             5844 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             5845 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             5846 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             5847 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             5848 ; 596  |
                             5849 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             5850 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             5851 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             5852 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             5853 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             5854 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             5855 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             5856 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5857 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             5858 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             5859 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             5860 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             5861 ; 609  |
                             5862 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             5863 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             5864 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             5865 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             5866 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             5867 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             5868 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             5869 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             5870 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             5871 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             5872 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             5873 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             5874 ; 622  |
                             5875 ; 623  |
                             5876 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                             5877 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             5878 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             5879 ; 627  |{
                             5880 ; 628  |    struct {
                             5881 ; 629  |        unsigned S12S   :2;
                             5882 ; 630  |        unsigned S13S   :2;
                             5883 ; 631  |        unsigned S14S   :2;
                             5884 ; 632  |        unsigned S15S   :2;
                             5885 ; 633  |        unsigned S16S   :2;
                             5886 ; 634  |        unsigned S17S   :2;
                             5887 ; 635  |        unsigned S18S   :2;
                             5888 ; 636  |        unsigned S19S   :2;
                             5889 ; 637  |        unsigned S20S   :2;
                             5890 ; 638  |        unsigned S21S   :2;
                             5891 ; 639  |        unsigned S22S   :2;
                             5892 ; 640  |        unsigned S23S   :2;
                             5893 ; 641  |    } B;
                             5894 ; 642  |    int I;
                             5895 ; 643  |} iclsteer1_type;
                             5896 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             5897 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                             5898 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             5899 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                             5900 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             5901 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             5902 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             5903 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             5904 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             5905 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             5906 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             5907 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             5908 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             5909 ; 657  |
                             5910 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             5911 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             5912 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             5913 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             5914 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             5915 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             5916 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             5917 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5918 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             5919 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             5920 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             5921 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             5922 ; 670  |
                             5923 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             5924 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             5925 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             5926 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             5927 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             5928 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             5929 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             5930 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             5931 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             5932 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             5933 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             5934 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             5935 ; 683  |
                             5936 ; 684  |
                             5937 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                             5938 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             5939 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             5940 ; 688  |{
                             5941 ; 689  |    struct {
                             5942 ; 690  |        unsigned S24S   :2;
                             5943 ; 691  |        unsigned S25S   :2;
                             5944 ; 692  |        unsigned S26S   :2;
                             5945 ; 693  |        unsigned S27S   :2;
                             5946 ; 694  |        unsigned S28S   :2;
                             5947 ; 695  |        unsigned S29S   :2;
                             5948 ; 696  |        unsigned S30S   :2;
                             5949 ; 697  |        unsigned S31S   :2;
                             5950 ; 698  |        unsigned S32S   :2;
                             5951 ; 699  |        unsigned S33S   :2;
                             5952 ; 700  |    } B;
                             5953 ; 701  |    int I;
                             5954 ; 702  |} iclsteer2_type;
                             5955 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             5956 ; 704  |
                             5957 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             5958 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                             5959 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             5960 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                             5961 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             5962 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             5963 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             5964 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             5965 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             5966 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             5967 ; 715  |
                             5968 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             5969 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             5970 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             5971 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             5972 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             5973 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             5974 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             5975 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             5976 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             5977 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             5978 ; 726  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5979 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             5980 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             5981 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             5982 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             5983 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                             5984 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             5985 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             5986 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             5987 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             5988 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             5989 ; 737  |
                             5990 ; 738  |
                             5991 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             5992 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             5993 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             5994 ; 742  |{
                             5995 ; 743  |    struct {
                             5996 ; 744  |        int S0FV        :1;
                             5997 ; 745  |        int S1FV        :1;
                             5998 ; 746  |        int S2FV        :1;
                             5999 ; 747  |        int S3FV        :1;
                             6000 ; 748  |        int S4FV        :1;
                             6001 ; 749  |        int S5FV        :1;
                             6002 ; 750  |        int S6FV        :1;
                             6003 ; 751  |        int S7FV        :1;
                             6004 ; 752  |        int S8FV        :1;
                             6005 ; 753  |        int S9FV        :1;
                             6006 ; 754  |        int S10FV       :1;
                             6007 ; 755  |        int S11FV       :1;
                             6008 ; 756  |        int S12FV       :1;
                             6009 ; 757  |        int S13FV       :1;
                             6010 ; 758  |        int S14FV       :1;
                             6011 ; 759  |        int S15FV       :1;
                             6012 ; 760  |        int S16FV       :1;
                             6013 ; 761  |        int S17FV       :1;
                             6014 ; 762  |        int S18FV       :1;
                             6015 ; 763  |        int S19FV       :1;
                             6016 ; 764  |        int S20FV       :1;
                             6017 ; 765  |        int S21FV       :1;
                             6018 ; 766  |        int S22FV       :1;
                             6019 ; 767  |        int S23FV       :1;
                             6020 ; 768  |    } B;
                             6021 ; 769  |    int I;
                             6022 ; 770  |} iclforce0_type;
                             6023 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             6024 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             6025 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             6026 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             6027 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             6028 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             6029 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             6030 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             6031 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             6032 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             6033 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             6034 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             6035 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             6036 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             6037 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             6038 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             6039 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6040 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             6041 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             6042 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             6043 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             6044 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                             6045 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             6046 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             6047 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             6048 ; 796  |
                             6049 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             6050 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             6051 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             6052 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             6053 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             6054 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             6055 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             6056 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             6057 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             6058 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             6059 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                             6060 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             6061 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             6062 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             6063 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             6064 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             6065 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             6066 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             6067 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             6068 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             6069 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             6070 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             6071 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             6072 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             6073 ; 821  |
                             6074 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             6075 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             6076 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                             6077 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             6078 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             6079 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             6080 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             6081 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                             6082 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             6083 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                             6084 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             6085 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             6086 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             6087 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             6088 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             6089 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             6090 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             6091 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             6092 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             6093 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             6094 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             6095 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             6096 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             6097 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             6098 ; 846  |
                             6099 ; 847  |
                             6100 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             6101 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6102 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             6103 ; 851  |{
                             6104 ; 852  |    struct {
                             6105 ; 853  |        int S24FV       :1;
                             6106 ; 854  |        int S25FV       :1;
                             6107 ; 855  |        int S26FV       :1;
                             6108 ; 856  |        int S27FV       :1;
                             6109 ; 857  |        int S28FV       :1;
                             6110 ; 858  |        int S29FV       :1;
                             6111 ; 859  |        int S30FV       :1;
                             6112 ; 860  |        int S31FV       :1;
                             6113 ; 861  |        int S32FV       :1;
                             6114 ; 862  |        int S33FV       :1;
                             6115 ; 863  |    } B;
                             6116 ; 864  |    int I;
                             6117 ; 865  |} iclforce1_type;
                             6118 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             6119 ; 867  |
                             6120 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                             6121 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             6122 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             6123 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             6124 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             6125 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             6126 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             6127 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             6128 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             6129 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             6130 ; 878  |
                             6131 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             6132 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             6133 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             6134 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             6135 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             6136 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             6137 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                             6138 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             6139 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             6140 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             6141 ; 889  |
                             6142 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                             6143 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             6144 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                             6145 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             6146 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             6147 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             6148 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             6149 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             6150 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             6151 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             6152 ; 900  |
                             6153 ; 901  |
                             6154 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             6155 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             6156 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             6157 ; 905  |{
                             6158 ; 906  |    struct {
                             6159 ; 907  |        int S0FE        :1;
                             6160 ; 908  |        int S1FE        :1;
                             6161 ; 909  |        int S2FE        :1;
                             6162 ; 910  |        int S3FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6163 ; 911  |        int S4FE        :1;
                             6164 ; 912  |        int S5FE        :1;
                             6165 ; 913  |        int S6FE        :1;
                             6166 ; 914  |        int S7FE        :1;
                             6167 ; 915  |        int S8FE        :1;
                             6168 ; 916  |        int S9FE        :1;
                             6169 ; 917  |        int S10FE       :1;
                             6170 ; 918  |        int S11FE       :1;
                             6171 ; 919  |        int S12FE       :1;
                             6172 ; 920  |        int S13FE       :1;
                             6173 ; 921  |        int S14FE       :1;
                             6174 ; 922  |        int S15FE       :1;
                             6175 ; 923  |        int S16FE       :1;
                             6176 ; 924  |        int S17FE       :1;
                             6177 ; 925  |        int S18FE       :1;
                             6178 ; 926  |        int S19FE       :1;
                             6179 ; 927  |        int S20FE       :1;
                             6180 ; 928  |        int S21FE       :1;
                             6181 ; 929  |        int S22FE       :1;
                             6182 ; 930  |        int S23FE       :1;
                             6183 ; 931  |    } B;
                             6184 ; 932  |    int I;
                             6185 ; 933  |} iclfenable0_type;
                             6186 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             6187 ; 935  |
                             6188 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             6189 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             6190 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             6191 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             6192 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             6193 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             6194 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             6195 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             6196 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             6197 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             6198 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                             6199 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             6200 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             6201 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             6202 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             6203 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                             6204 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             6205 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                             6206 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             6207 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             6208 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             6209 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             6210 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             6211 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             6212 ; 960  |
                             6213 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             6214 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             6215 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             6216 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             6217 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             6218 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             6219 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             6220 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             6221 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             6222 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             6223 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6224 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             6225 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             6226 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             6227 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             6228 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                             6229 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             6230 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             6231 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             6232 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             6233 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             6234 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             6235 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             6236 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             6237 ; 985  |
                             6238 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             6239 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             6240 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             6241 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             6242 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             6243 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                             6244 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             6245 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             6246 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             6247 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             6248 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             6249 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             6250 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             6251 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             6252 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             6253 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             6254 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             6255 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             6256 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             6257 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             6258 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             6259 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             6260 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                             6261 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             6262 ; 1010 |
                             6263 ; 1011 |
                             6264 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             6265 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                             6266 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             6267 ; 1015 |{
                             6268 ; 1016 |    struct {
                             6269 ; 1017 |        int S24FE       :1;
                             6270 ; 1018 |        int S25FE       :1;
                             6271 ; 1019 |        int S26FE       :1;
                             6272 ; 1020 |        int S27FE       :1;
                             6273 ; 1021 |        int S28FE       :1;
                             6274 ; 1022 |        int S29FE       :1;
                             6275 ; 1023 |        int S30FE       :1;
                             6276 ; 1024 |        int S31FE       :1;
                             6277 ; 1025 |        int S32FE       :1;
                             6278 ; 1026 |        int S33FE       :1;
                             6279 ; 1027 |    } B;
                             6280 ; 1028 |    int I;
                             6281 ; 1029 |} iclfenable1_type;
                             6282 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             6283 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             6284 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6285 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             6286 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             6287 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             6288 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             6289 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                             6290 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             6291 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             6292 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             6293 ; 1041 |
                             6294 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             6295 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             6296 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             6297 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             6298 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             6299 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             6300 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             6301 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             6302 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             6303 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             6304 ; 1052 |
                             6305 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             6306 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             6307 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             6308 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             6309 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             6310 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             6311 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             6312 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             6313 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             6314 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             6315 ; 1063 |
                             6316 ; 1064 |
                             6317 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             6318 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             6319 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             6320 ; 1068 |{
                             6321 ; 1069 |    struct {
                             6322 ; 1070 |        unsigned RQ     :7;
                             6323 ; 1071 |        unsigned IVA    :7;
                             6324 ; 1072 |        unsigned IVB    :7;
                             6325 ; 1073 |    } B;
                             6326 ; 1074 |    int I;
                             6327 ; 1075 |} iclobsvz0_type;
                             6328 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             6329 ; 1077 |
                             6330 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             6331 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             6332 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             6333 ; 1081 |
                             6334 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             6335 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             6336 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             6337 ; 1085 |
                             6338 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             6339 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             6340 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             6341 ; 1089 |
                             6342 ; 1090 |
                             6343 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             6344 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             6345 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6346 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             6347 ; 1095 |
                             6348 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             6349 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             6350 ; 1098 |
                             6351 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             6352 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             6353 ; 1101 |
                             6354 ; 1102 |
                             6355 ; 1103 |
                             6356 ; 1104 |
                             6357 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             6358 ; 1106 |//  Interrupt Vectors
                             6359 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             6360 ; 1108 |// Reset Vector
                             6361 ; 1109 |#define HW_IVECRESET 0x0000           
                             6362 ; 1110 |// Stack Error
                             6363 ; 1111 |#define HW_IVECSTERR 0x0002           
                             6364 ; 1112 |// Trace
                             6365 ; 1113 |#define HW_IVECTRAC 0x0004           
                             6366 ; 1114 |// SWI
                             6367 ; 1115 |#define HW_IVECSWI 0x0006           
                             6368 ; 1116 |// ~IRQA
                             6369 ; 1117 |#define HW_IVECIRQA 0x0008           
                             6370 ; 1118 |// ~IRQB - BROWNOUT
                             6371 ; 1119 |#define HW_IVECIRQB 0x000A           
                             6372 ; 1120 |// Fatal Error
                             6373 ; 1121 |#define HW_IVECERROR 0x000C           
                             6374 ; 1122 |// SPI
                             6375 ; 1123 |#define HW_IVECSPI 0x000E           
                             6376 ; 1124 |// I2S TX Data Empty
                             6377 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             6378 ; 1126 |// I2S TX Underflow
                             6379 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             6380 ; 1128 |// I2S RX Data Full
                             6381 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             6382 ; 1130 |// I2S RX Overflow
                             6383 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             6384 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             6385 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                             6386 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             6387 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             6388 ; 1136 |// GPIO1
                             6389 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             6390 ; 1138 |// GPIO2
                             6391 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             6392 ; 1140 |// GPIO0
                             6393 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             6394 ; 1142 |// TIMER0
                             6395 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             6396 ; 1144 |// TIMER1
                             6397 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             6398 ; 1146 |// TIMER2
                             6399 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             6400 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             6401 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             6402 ; 1150 |// I2C RX Data Ready
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6403 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             6404 ; 1152 |// I2C RX Overflow
                             6405 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             6406 ; 1154 |// I2C TX Data Empty
                             6407 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                             6408 ; 1156 |// I2C TX Underflow
                             6409 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             6410 ; 1158 |// Illegal Instruction
                             6411 ; 1159 |#define HW_IVECILI 0x0038           
                             6412 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             6413 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             6414 ; 1162 |#define HW_IVECDACE 0x003C           
                             6415 ; 1163 |// DAC Underflow ISR
                             6416 ; 1164 |#define HW_IVECDACUF 0x003E           
                             6417 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             6418 ; 1166 |// ADC Full ISR
                             6419 ; 1167 |#define HW_IVECADCF 0x0042           
                             6420 ; 1168 |// ADC Overflow ISR
                             6421 ; 1169 |#define HW_IVECADCOF 0x0044           
                             6422 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             6423 ; 1171 |// TIMER3
                             6424 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             6425 ; 1173 |// GPIO3
                             6426 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             6427 ; 1175 |// SDRAM
                             6428 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             6429 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             6430 ; 1178 |// 5 volt power connected
                             6431 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             6432 ; 1180 |// USB Controller
                             6433 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             6434 ; 1182 |// USB Wakeup 
                             6435 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                             6436 ; 1184 |// 5 volt power disconnected
                             6437 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             6438 ; 1186 |// enhanced SPI
                             6439 ; 1187 |#define HW_IVECESPI 0x0058           
                             6440 ; 1188 |// filter coprocessor
                             6441 ; 1189 |#define HW_IVECFILCO 0x005A           
                             6442 ; 1190 |// low res ADC #1
                             6443 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             6444 ; 1192 |// real time clock alarm
                             6445 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             6446 ; 1194 |// low res ADC #2
                             6447 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             6448 ; 1196 |// flash hardware ECC
                             6449 ; 1197 |#define HW_IVECHWECC 0x0062           
                             6450 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             6451 ; 1199 |// CDSYNC Interrupt
                             6452 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             6453 ; 1201 |// CDSYNC Exception
                             6454 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             6455 ; 1203 |// RS
                             6456 ; 1204 |#define HW_IVECRS 0x006A           
                             6457 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             6458 ; 1206 |// Flash Done ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6459 ; 1207 |#define HW_IVECFD 0x006E           
                             6460 ; 1208 |// CompactFlash ISR
                             6461 ; 1209 |#define HW_IVECCF 0x0070           
                             6462 ; 1210 |// SmartMedia Timeout ISR
                             6463 ; 1211 |#define HW_IVECSMTO 0x0072           
                             6464 ; 1212 |// SmartMedia Invalid Programming
                             6465 ; 1213 |#define HW_IVECSMIP 0x0074           
                             6466 ; 1214 |// CompactFlash No Card ISR
                             6467 ; 1215 |#define HW_IVECCFNC 0x0076           
                             6468 ; 1216 |// CompactFlash Status Change ISR
                             6469 ; 1217 |#define HW_IVECCFSC 0x0078           
                             6470 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             6471 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             6472 ; 1220 |// CDI
                             6473 ; 1221 |#define HW_IVECCDI 0x007E           
                             6474 ; 1222 |
                             6475 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             6476 ; 1224 |//  Interrupt Vectors
                             6477 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             6478 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             6479 ; 1227 |#define VECTOR(address,isr) \ 
                             6480 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             6481 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             6482 ; 1230 |
                             6483 ; 1231 |
                             6484 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             6485 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             6486 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             6487 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             6488 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             6489 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             6490 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             6491 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             6492 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             6493 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                             6494 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             6495 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             6496 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             6497 ; 1245 |
                             6498 ; 1246 |// Interrupt Disabled
                             6499 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             6500 ; 1248 |// Interrupt Priority Level 0
                             6501 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             6502 ; 1250 |// Interrupt Priority Level 1
                             6503 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             6504 ; 1252 |// Interrupt Priority Level 2
                             6505 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             6506 ; 1254 |
                             6507 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             6508 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             6509 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             6510 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             6511 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             6512 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             6513 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             6514 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             6515 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             6516 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             6517 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             6518 ; 1266 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6519 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             6520 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             6521 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             6522 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             6523 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                             6524 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             6525 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             6526 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             6527 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             6528 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             6529 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             6530 ; 1278 |
                             6531 ; 1279 |// Interrupt Priority register
                             6532 ; 1280 |typedef union               
                             6533 ; 1281 |{
                             6534 ; 1282 |    struct {
                             6535 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             6536 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             6537 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             6538 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                             6539 ; 1287 |        int                 :4; /* Reserved */
                             6540 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             6541 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             6542 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             6543 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             6544 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             6545 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             6546 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             6547 ; 1295 |    } B;
                             6548 ; 1296 |
                             6549 ; 1297 |    int I;
                             6550 ; 1298 |
                             6551 ; 1299 |} ipr_type;
                             6552 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             6553 ; 1301 |
                             6554 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             6555 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             6556 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             6557 ; 1305 |
                             6558 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                             6559 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             6560 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             6561 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             6562 ; 1310 |
                             6563 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             6564 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             6565 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             6566 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             6567 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             6568 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             6569 ; 1317 |
                             6570 ; 1318 |#endif
                             6571 ; 1319 |
                             6572 
                             6574 
                             6575 ; 26   |#include "regslradc.h"
                             6576 
                             6578 
                             6579 ; 1    |#if !(defined(regslradcinc))
                             6580 ; 2    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6581 ; 3    |#define regslradcinc 1
                             6582 ; 4    |
                             6583 ; 5    |#include "types.h"
                             6584 
                             6586 
                             6587 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6588 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6589 ; 3    |//
                             6590 ; 4    |// Filename: types.h
                             6591 ; 5    |// Description: Standard data types
                             6592 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6593 ; 7    |
                             6594 ; 8    |#ifndef _TYPES_H
                             6595 ; 9    |#define _TYPES_H
                             6596 ; 10   |
                             6597 ; 11   |// TODO:  move this outta here!
                             6598 ; 12   |#if !defined(NOERROR)
                             6599 ; 13   |#define NOERROR 0
                             6600 ; 14   |#define SUCCESS 0
                             6601 ; 15   |#endif 
                             6602 ; 16   |#if !defined(SUCCESS)
                             6603 ; 17   |#define SUCCESS  0
                             6604 ; 18   |#endif
                             6605 ; 19   |#if !defined(ERROR)
                             6606 ; 20   |#define ERROR   -1
                             6607 ; 21   |#endif
                             6608 ; 22   |#if !defined(FALSE)
                             6609 ; 23   |#define FALSE 0
                             6610 ; 24   |#endif
                             6611 ; 25   |#if !defined(TRUE)
                             6612 ; 26   |#define TRUE  1
                             6613 ; 27   |#endif
                             6614 ; 28   |
                             6615 ; 29   |#if !defined(NULL)
                             6616 ; 30   |#define NULL 0
                             6617 ; 31   |#endif
                             6618 ; 32   |
                             6619 ; 33   |#define MAX_INT     0x7FFFFF
                             6620 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6621 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6622 ; 36   |#define MAX_ULONG   (-1) 
                             6623 ; 37   |
                             6624 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6625 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6626 ; 40   |
                             6627 ; 41   |
                             6628 ; 42   |#define BYTE    unsigned char       // btVarName
                             6629 ; 43   |#define CHAR    signed char         // cVarName
                             6630 ; 44   |#define USHORT  unsigned short      // usVarName
                             6631 ; 45   |#define SHORT   unsigned short      // sVarName
                             6632 ; 46   |#define WORD    unsigned int        // wVarName
                             6633 ; 47   |#define INT     signed int          // iVarName
                             6634 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6635 ; 49   |#define LONG    signed long         // lVarName
                             6636 ; 50   |#define BOOL    unsigned int        // bVarName
                             6637 ; 51   |#define FRACT   _fract              // frVarName
                             6638 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6639 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6640 ; 54   |#define FLOAT   float               // fVarName
                             6641 ; 55   |#define DBL     double              // dVarName
                             6642 ; 56   |#define ENUM    enum                // eVarName
                             6643 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6644 ; 58   |typedef WORD UCS3;                   // 
                             6645 ; 59   |
                             6646 ; 60   |#define UINT16  unsigned short
                             6647 ; 61   |#define UINT8   unsigned char   
                             6648 ; 62   |#define UINT32  unsigned long
                             6649 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6650 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6651 ; 65   |#define WCHAR   UINT16
                             6652 ; 66   |
                             6653 ; 67   |//UINT128 is 16 bytes or 6 words
                             6654 ; 68   |typedef struct UINT128_3500 {   
                             6655 ; 69   |    int val[6];     
                             6656 ; 70   |} UINT128_3500;
                             6657 ; 71   |
                             6658 ; 72   |#define UINT128   UINT128_3500
                             6659 ; 73   |
                             6660 ; 74   |// Little endian word packed byte strings:   
                             6661 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6662 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6663 ; 77   |// Little endian word packed byte strings:   
                             6664 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6665 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6666 ; 80   |
                             6667 ; 81   |// Declare Memory Spaces To Use When Coding
                             6668 ; 82   |// A. Sector Buffers
                             6669 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6670 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6671 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6672 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6673 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6674 ; 88   |// B. Media DDI Memory
                             6675 ; 89   |#define MEDIA_DDI_MEM _Y
                             6676 ; 90   |
                             6677 ; 91   |
                             6678 ; 92   |
                             6679 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6680 ; 94   |// Examples of circular pointers:
                             6681 ; 95   |//    INT CIRC cpiVarName
                             6682 ; 96   |//    DWORD CIRC cpdwVarName
                             6683 ; 97   |
                             6684 ; 98   |#define RETCODE INT                 // rcVarName
                             6685 ; 99   |
                             6686 ; 100  |// generic bitfield structure
                             6687 ; 101  |struct Bitfield {
                             6688 ; 102  |    unsigned int B0  :1;
                             6689 ; 103  |    unsigned int B1  :1;
                             6690 ; 104  |    unsigned int B2  :1;
                             6691 ; 105  |    unsigned int B3  :1;
                             6692 ; 106  |    unsigned int B4  :1;
                             6693 ; 107  |    unsigned int B5  :1;
                             6694 ; 108  |    unsigned int B6  :1;
                             6695 ; 109  |    unsigned int B7  :1;
                             6696 ; 110  |    unsigned int B8  :1;
                             6697 ; 111  |    unsigned int B9  :1;
                             6698 ; 112  |    unsigned int B10 :1;
                             6699 ; 113  |    unsigned int B11 :1;
                             6700 ; 114  |    unsigned int B12 :1;
                             6701 ; 115  |    unsigned int B13 :1;
                             6702 ; 116  |    unsigned int B14 :1;
                             6703 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6704 ; 118  |    unsigned int B16 :1;
                             6705 ; 119  |    unsigned int B17 :1;
                             6706 ; 120  |    unsigned int B18 :1;
                             6707 ; 121  |    unsigned int B19 :1;
                             6708 ; 122  |    unsigned int B20 :1;
                             6709 ; 123  |    unsigned int B21 :1;
                             6710 ; 124  |    unsigned int B22 :1;
                             6711 ; 125  |    unsigned int B23 :1;
                             6712 ; 126  |};
                             6713 ; 127  |
                             6714 ; 128  |union BitInt {
                             6715 ; 129  |        struct Bitfield B;
                             6716 ; 130  |        int        I;
                             6717 ; 131  |};
                             6718 ; 132  |
                             6719 ; 133  |#define MAX_MSG_LENGTH 10
                             6720 ; 134  |struct CMessage
                             6721 ; 135  |{
                             6722 ; 136  |        unsigned int m_uLength;
                             6723 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6724 ; 138  |};
                             6725 ; 139  |
                             6726 ; 140  |typedef struct {
                             6727 ; 141  |    WORD m_wLength;
                             6728 ; 142  |    WORD m_wMessage;
                             6729 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6730 ; 144  |} Message;
                             6731 ; 145  |
                             6732 ; 146  |struct MessageQueueDescriptor
                             6733 ; 147  |{
                             6734 ; 148  |        int *m_pBase;
                             6735 ; 149  |        int m_iModulo;
                             6736 ; 150  |        int m_iSize;
                             6737 ; 151  |        int *m_pHead;
                             6738 ; 152  |        int *m_pTail;
                             6739 ; 153  |};
                             6740 ; 154  |
                             6741 ; 155  |struct ModuleEntry
                             6742 ; 156  |{
                             6743 ; 157  |    int m_iSignaledEventMask;
                             6744 ; 158  |    int m_iWaitEventMask;
                             6745 ; 159  |    int m_iResourceOfCode;
                             6746 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6747 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6748 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6749 ; 163  |    int m_uTimeOutHigh;
                             6750 ; 164  |    int m_uTimeOutLow;
                             6751 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6752 ; 166  |};
                             6753 ; 167  |
                             6754 ; 168  |union WaitMask{
                             6755 ; 169  |    struct B{
                             6756 ; 170  |        unsigned int m_bNone     :1;
                             6757 ; 171  |        unsigned int m_bMessage  :1;
                             6758 ; 172  |        unsigned int m_bTimer    :1;
                             6759 ; 173  |        unsigned int m_bButton   :1;
                             6760 ; 174  |    } B;
                             6761 ; 175  |    int I;
                             6762 ; 176  |} ;
                             6763 ; 177  |
                             6764 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6765 ; 179  |struct Button {
                             6766 ; 180  |        WORD wButtonEvent;
                             6767 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6768 ; 182  |};
                             6769 ; 183  |
                             6770 ; 184  |struct Message {
                             6771 ; 185  |        WORD wMsgLength;
                             6772 ; 186  |        WORD wMsgCommand;
                             6773 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6774 ; 188  |};
                             6775 ; 189  |
                             6776 ; 190  |union EventTypes {
                             6777 ; 191  |        struct CMessage msg;
                             6778 ; 192  |        struct Button Button ;
                             6779 ; 193  |        struct Message Message;
                             6780 ; 194  |};
                             6781 ; 195  |
                             6782 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6783 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6784 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6785 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6786 ; 200  |
                             6787 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6788 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6789 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6790 ; 204  |
                             6791 ; 205  |#if DEBUG
                             6792 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6793 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6794 ; 208  |#else 
                             6795 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6796 ; 210  |#define DebugBuildAssert(x)    
                             6797 ; 211  |#endif
                             6798 ; 212  |
                             6799 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6800 ; 214  |//  #pragma asm
                             6801 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6802 ; 216  |//  #pragma endasm
                             6803 ; 217  |
                             6804 ; 218  |
                             6805 ; 219  |#ifdef COLOR_262K
                             6806 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6807 ; 221  |#elif defined(COLOR_65K)
                             6808 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6809 ; 223  |#else
                             6810 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6811 ; 225  |#endif
                             6812 ; 226  |    
                             6813 ; 227  |#endif // #ifndef _TYPES_H
                             6814 
                             6816 
                             6817 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6818 ; 7    |
                             6819 ; 8    |//   SYSTEM STMP Registers 
                             6820 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             6821 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6822 ; 11   |
                             6823 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6824 ; 13   |
                             6825 ; 14   |
                             6826 ; 15   |
                             6827 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             6828 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             6829 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             6830 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             6831 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             6832 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             6833 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             6834 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             6835 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             6836 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             6837 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             6838 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             6839 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             6840 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             6841 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             6842 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             6843 ; 32   |
                             6844 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             6845 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             6846 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             6847 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             6848 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             6849 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             6850 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             6851 ; 40   |
                             6852 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             6853 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             6854 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             6855 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             6856 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             6857 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             6858 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                             6859 ; 48   |
                             6860 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             6861 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             6862 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             6863 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             6864 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             6865 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             6866 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             6867 ; 56   |
                             6868 ; 57   |typedef union               
                             6869 ; 58   |{
                             6870 ; 59   |    struct {
                             6871 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             6872 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             6873 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             6874 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             6875 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             6876 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             6877 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             6878 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6879 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             6880 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             6881 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             6882 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             6883 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             6884 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             6885 ; 74   |    } B;
                             6886 ; 75   |   unsigned int I;
                             6887 ; 76   |        unsigned int U;
                             6888 ; 77   |} lradc_ctrl_type;
                             6889 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             6890 ; 79   |
                             6891 ; 80   |
                             6892 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             6893 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             6894 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             6895 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             6896 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             6897 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             6898 ; 87   |
                             6899 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             6900 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             6901 ; 90   |
                             6902 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             6903 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             6904 ; 93   |
                             6905 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             6906 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             6907 ; 96   |
                             6908 ; 97   |
                             6909 ; 98   |typedef union               
                             6910 ; 99   |{
                             6911 ; 100  |    struct {
                             6912 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             6913 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             6914 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             6915 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             6916 ; 105  |    } B;
                             6917 ; 106  |    unsigned int I;
                             6918 ; 107  |} lradc_thrsh_type;
                             6919 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             6920 ; 109  |
                             6921 ; 110  |
                             6922 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             6923 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             6924 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             6925 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             6926 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             6927 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             6928 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             6929 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             6930 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6931 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             6932 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             6933 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             6934 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             6935 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             6936 ; 125  |
                             6937 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             6938 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             6939 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             6940 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             6941 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             6942 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             6943 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             6944 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             6945 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             6946 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             6947 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             6948 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             6949 ; 138  |
                             6950 ; 139  |
                             6951 ; 140  |
                             6952 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             6953 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             6954 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             6955 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             6956 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             6957 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             6958 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             6959 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             6960 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             6961 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                             6962 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             6963 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             6964 ; 153  |
                             6965 ; 154  |
                             6966 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             6967 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             6968 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             6969 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             6970 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             6971 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             6972 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             6973 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             6974 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             6975 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             6976 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             6977 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             6978 ; 167  |
                             6979 ; 168  |typedef union               
                             6980 ; 169  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6981 ; 170  |    struct {
                             6982 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             6983 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             6984 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             6985 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             6986 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             6987 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             6988 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             6989 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             6990 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             6991 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             6992 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             6993 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             6994 ; 183  |    } B;
                             6995 ; 184  |    unsigned int I;
                             6996 ; 185  |} lradc_result_type;
                             6997 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             6998 ; 187  |
                             6999 ; 188  |
                             7000 ; 189  |
                             7001 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             7002 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             7003 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             7004 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             7005 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7006 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             7007 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             7008 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             7009 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             7010 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             7011 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             7012 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             7013 ; 202  |
                             7014 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             7015 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7016 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             7017 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                             7018 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             7019 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             7020 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             7021 ; 210  |
                             7022 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             7023 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             7024 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             7025 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             7026 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             7027 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             7028 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             7029 ; 218  |
                             7030 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7031 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             7032 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             7033 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             7034 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             7035 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             7036 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             7037 ; 226  |
                             7038 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             7039 ; 228  |
                             7040 ; 229  |
                             7041 ; 230  |
                             7042 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             7043 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             7044 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7045 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             7046 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7047 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             7048 ; 237  |
                             7049 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7050 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7051 ; 240  |
                             7052 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             7053 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             7054 ; 243  |
                             7055 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7056 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7057 ; 246  |
                             7058 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             7059 ; 248  |
                             7060 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             7061 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             7062 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             7063 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             7064 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                             7065 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             7066 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             7067 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             7068 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             7069 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             7070 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             7071 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             7072 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             7073 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             7074 ; 263  |
                             7075 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             7076 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             7077 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             7078 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             7079 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             7080 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             7081 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             7082 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             7083 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             7084 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             7085 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7086 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             7087 ; 276  |
                             7088 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             7089 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             7090 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             7091 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             7092 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             7093 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             7094 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             7095 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             7096 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             7097 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             7098 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             7099 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             7100 ; 289  |
                             7101 ; 290  |
                             7102 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             7103 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             7104 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             7105 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             7106 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             7107 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             7108 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             7109 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             7110 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             7111 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             7112 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             7113 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             7114 ; 303  |
                             7115 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             7116 ; 305  |
                             7117 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             7118 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             7119 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             7120 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             7121 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7122 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             7123 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             7124 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             7125 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             7126 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             7127 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             7128 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             7129 ; 318  |
                             7130 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             7131 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7132 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             7133 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             7134 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7135 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             7136 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             7137 ; 326  |
                             7138 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             7139 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             7140 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             7141 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             7142 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             7143 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             7144 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             7145 ; 334  |
                             7146 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             7147 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             7148 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             7149 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             7150 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             7151 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             7152 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             7153 ; 342  |
                             7154 ; 343  |
                             7155 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             7156 ; 345  |
                             7157 ; 346  |
                             7158 ; 347  |
                             7159 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             7160 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             7161 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7162 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                             7163 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7164 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             7165 ; 354  |
                             7166 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7167 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7168 ; 357  |
                             7169 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             7170 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             7171 ; 360  |
                             7172 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7173 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7174 ; 363  |
                             7175 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             7176 ; 365  |
                             7177 ; 366  |
                             7178 ; 367  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7179 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             7180 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             7181 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             7182 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             7183 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             7184 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             7185 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             7186 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             7187 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             7188 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             7189 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             7190 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             7191 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             7192 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             7193 ; 382  |
                             7194 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             7195 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             7196 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             7197 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             7198 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             7199 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             7200 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             7201 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             7202 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             7203 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             7204 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             7205 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             7206 ; 395  |
                             7207 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             7208 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             7209 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             7210 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             7211 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             7212 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                             7213 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             7214 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             7215 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             7216 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             7217 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             7218 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             7219 ; 408  |
                             7220 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             7221 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             7222 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             7223 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             7224 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             7225 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             7226 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             7227 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             7228 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7229 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             7230 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             7231 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             7232 ; 421  |
                             7233 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             7234 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7235 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7236 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7237 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7238 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7239 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7240 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7241 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7242 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             7243 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             7244 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             7245 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             7246 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             7247 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             7248 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             7249 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             7250 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             7251 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             7252 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             7253 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             7254 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             7255 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             7256 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             7257 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             7258 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             7259 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             7260 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             7261 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             7262 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             7263 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             7264 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             7265 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             7266 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             7267 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             7268 ; 457  |
                             7269 ; 458  |//Needed by button.asm
                             7270 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             7271 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             7272 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             7273 ; 462  |
                             7274 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7275 ; 464  |
                             7276 ; 465  |#endif
                             7277 ; 466  |
                             7278 ; 467  |
                             7279 
                             7281 
                             7282 ; 27   |#include "regspwm.h"
                             7283 
                             7285 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7286 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7287 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             7288 ; 3    |// Filename: regspwm.inc
                             7289 ; 4    |// Description: Register definitions for PWM interface
                             7290 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7291 ; 6    |// The following naming conventions are followed in this file.
                             7292 ; 7    |// All registers are named using the format...
                             7293 ; 8    |//     HW_<module>_<regname>
                             7294 ; 9    |// where <module> is the module name which can be any of the following...
                             7295 ; 10   |//     USB20
                             7296 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7297 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7298 ; 13   |// that module)
                             7299 ; 14   |// <regname> is the specific register within that module
                             7300 ; 15   |// We also define the following...
                             7301 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7302 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7303 ; 18   |//     HW_<module>_<regname>_SETMASK
                             7304 ; 19   |// which does something else, and
                             7305 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             7306 ; 21   |// which does something else.
                             7307 ; 22   |// Other rules
                             7308 ; 23   |//     All caps
                             7309 ; 24   |//     Numeric identifiers start at 0
                             7310 ; 25   |#if !(defined(regspwminc))
                             7311 ; 26   |#define regspwminc 1
                             7312 ; 27   |
                             7313 ; 28   |#include "types.h"
                             7314 
                             7316 
                             7317 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7318 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7319 ; 3    |//
                             7320 ; 4    |// Filename: types.h
                             7321 ; 5    |// Description: Standard data types
                             7322 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7323 ; 7    |
                             7324 ; 8    |#ifndef _TYPES_H
                             7325 ; 9    |#define _TYPES_H
                             7326 ; 10   |
                             7327 ; 11   |// TODO:  move this outta here!
                             7328 ; 12   |#if !defined(NOERROR)
                             7329 ; 13   |#define NOERROR 0
                             7330 ; 14   |#define SUCCESS 0
                             7331 ; 15   |#endif 
                             7332 ; 16   |#if !defined(SUCCESS)
                             7333 ; 17   |#define SUCCESS  0
                             7334 ; 18   |#endif
                             7335 ; 19   |#if !defined(ERROR)
                             7336 ; 20   |#define ERROR   -1
                             7337 ; 21   |#endif
                             7338 ; 22   |#if !defined(FALSE)
                             7339 ; 23   |#define FALSE 0
                             7340 ; 24   |#endif
                             7341 ; 25   |#if !defined(TRUE)
                             7342 ; 26   |#define TRUE  1
                             7343 ; 27   |#endif
                             7344 ; 28   |
                             7345 ; 29   |#if !defined(NULL)
                             7346 ; 30   |#define NULL 0
                             7347 ; 31   |#endif
                             7348 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7349 ; 33   |#define MAX_INT     0x7FFFFF
                             7350 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7351 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7352 ; 36   |#define MAX_ULONG   (-1) 
                             7353 ; 37   |
                             7354 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7355 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7356 ; 40   |
                             7357 ; 41   |
                             7358 ; 42   |#define BYTE    unsigned char       // btVarName
                             7359 ; 43   |#define CHAR    signed char         // cVarName
                             7360 ; 44   |#define USHORT  unsigned short      // usVarName
                             7361 ; 45   |#define SHORT   unsigned short      // sVarName
                             7362 ; 46   |#define WORD    unsigned int        // wVarName
                             7363 ; 47   |#define INT     signed int          // iVarName
                             7364 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7365 ; 49   |#define LONG    signed long         // lVarName
                             7366 ; 50   |#define BOOL    unsigned int        // bVarName
                             7367 ; 51   |#define FRACT   _fract              // frVarName
                             7368 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7369 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7370 ; 54   |#define FLOAT   float               // fVarName
                             7371 ; 55   |#define DBL     double              // dVarName
                             7372 ; 56   |#define ENUM    enum                // eVarName
                             7373 ; 57   |#define CMX     _complex            // cmxVarName
                             7374 ; 58   |typedef WORD UCS3;                   // 
                             7375 ; 59   |
                             7376 ; 60   |#define UINT16  unsigned short
                             7377 ; 61   |#define UINT8   unsigned char   
                             7378 ; 62   |#define UINT32  unsigned long
                             7379 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7380 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7381 ; 65   |#define WCHAR   UINT16
                             7382 ; 66   |
                             7383 ; 67   |//UINT128 is 16 bytes or 6 words
                             7384 ; 68   |typedef struct UINT128_3500 {   
                             7385 ; 69   |    int val[6];     
                             7386 ; 70   |} UINT128_3500;
                             7387 ; 71   |
                             7388 ; 72   |#define UINT128   UINT128_3500
                             7389 ; 73   |
                             7390 ; 74   |// Little endian word packed byte strings:   
                             7391 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7392 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7393 ; 77   |// Little endian word packed byte strings:   
                             7394 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7395 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7396 ; 80   |
                             7397 ; 81   |// Declare Memory Spaces To Use When Coding
                             7398 ; 82   |// A. Sector Buffers
                             7399 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7400 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7401 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7402 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7403 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7404 ; 88   |// B. Media DDI Memory
                             7405 ; 89   |#define MEDIA_DDI_MEM _Y
                             7406 ; 90   |
                             7407 ; 91   |
                             7408 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7409 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7410 ; 94   |// Examples of circular pointers:
                             7411 ; 95   |//    INT CIRC cpiVarName
                             7412 ; 96   |//    DWORD CIRC cpdwVarName
                             7413 ; 97   |
                             7414 ; 98   |#define RETCODE INT                 // rcVarName
                             7415 ; 99   |
                             7416 ; 100  |// generic bitfield structure
                             7417 ; 101  |struct Bitfield {
                             7418 ; 102  |    unsigned int B0  :1;
                             7419 ; 103  |    unsigned int B1  :1;
                             7420 ; 104  |    unsigned int B2  :1;
                             7421 ; 105  |    unsigned int B3  :1;
                             7422 ; 106  |    unsigned int B4  :1;
                             7423 ; 107  |    unsigned int B5  :1;
                             7424 ; 108  |    unsigned int B6  :1;
                             7425 ; 109  |    unsigned int B7  :1;
                             7426 ; 110  |    unsigned int B8  :1;
                             7427 ; 111  |    unsigned int B9  :1;
                             7428 ; 112  |    unsigned int B10 :1;
                             7429 ; 113  |    unsigned int B11 :1;
                             7430 ; 114  |    unsigned int B12 :1;
                             7431 ; 115  |    unsigned int B13 :1;
                             7432 ; 116  |    unsigned int B14 :1;
                             7433 ; 117  |    unsigned int B15 :1;
                             7434 ; 118  |    unsigned int B16 :1;
                             7435 ; 119  |    unsigned int B17 :1;
                             7436 ; 120  |    unsigned int B18 :1;
                             7437 ; 121  |    unsigned int B19 :1;
                             7438 ; 122  |    unsigned int B20 :1;
                             7439 ; 123  |    unsigned int B21 :1;
                             7440 ; 124  |    unsigned int B22 :1;
                             7441 ; 125  |    unsigned int B23 :1;
                             7442 ; 126  |};
                             7443 ; 127  |
                             7444 ; 128  |union BitInt {
                             7445 ; 129  |        struct Bitfield B;
                             7446 ; 130  |        int        I;
                             7447 ; 131  |};
                             7448 ; 132  |
                             7449 ; 133  |#define MAX_MSG_LENGTH 10
                             7450 ; 134  |struct CMessage
                             7451 ; 135  |{
                             7452 ; 136  |        unsigned int m_uLength;
                             7453 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7454 ; 138  |};
                             7455 ; 139  |
                             7456 ; 140  |typedef struct {
                             7457 ; 141  |    WORD m_wLength;
                             7458 ; 142  |    WORD m_wMessage;
                             7459 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7460 ; 144  |} Message;
                             7461 ; 145  |
                             7462 ; 146  |struct MessageQueueDescriptor
                             7463 ; 147  |{
                             7464 ; 148  |        int *m_pBase;
                             7465 ; 149  |        int m_iModulo;
                             7466 ; 150  |        int m_iSize;
                             7467 ; 151  |        int *m_pHead;
                             7468 ; 152  |        int *m_pTail;
                             7469 ; 153  |};
                             7470 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7471 ; 155  |struct ModuleEntry
                             7472 ; 156  |{
                             7473 ; 157  |    int m_iSignaledEventMask;
                             7474 ; 158  |    int m_iWaitEventMask;
                             7475 ; 159  |    int m_iResourceOfCode;
                             7476 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7477 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7478 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7479 ; 163  |    int m_uTimeOutHigh;
                             7480 ; 164  |    int m_uTimeOutLow;
                             7481 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7482 ; 166  |};
                             7483 ; 167  |
                             7484 ; 168  |union WaitMask{
                             7485 ; 169  |    struct B{
                             7486 ; 170  |        unsigned int m_bNone     :1;
                             7487 ; 171  |        unsigned int m_bMessage  :1;
                             7488 ; 172  |        unsigned int m_bTimer    :1;
                             7489 ; 173  |        unsigned int m_bButton   :1;
                             7490 ; 174  |    } B;
                             7491 ; 175  |    int I;
                             7492 ; 176  |} ;
                             7493 ; 177  |
                             7494 ; 178  |
                             7495 ; 179  |struct Button {
                             7496 ; 180  |        WORD wButtonEvent;
                             7497 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7498 ; 182  |};
                             7499 ; 183  |
                             7500 ; 184  |struct Message {
                             7501 ; 185  |        WORD wMsgLength;
                             7502 ; 186  |        WORD wMsgCommand;
                             7503 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7504 ; 188  |};
                             7505 ; 189  |
                             7506 ; 190  |union EventTypes {
                             7507 ; 191  |        struct CMessage msg;
                             7508 ; 192  |        struct Button Button ;
                             7509 ; 193  |        struct Message Message;
                             7510 ; 194  |};
                             7511 ; 195  |
                             7512 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7513 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7514 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7515 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7516 ; 200  |
                             7517 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7518 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7519 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7520 ; 204  |
                             7521 ; 205  |#if DEBUG
                             7522 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7523 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7524 ; 208  |#else 
                             7525 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7526 ; 210  |#define DebugBuildAssert(x)    
                             7527 ; 211  |#endif
                             7528 ; 212  |
                             7529 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7530 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7531 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7532 ; 216  |//  #pragma endasm
                             7533 ; 217  |
                             7534 ; 218  |
                             7535 ; 219  |#ifdef COLOR_262K
                             7536 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7537 ; 221  |#elif defined(COLOR_65K)
                             7538 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7539 ; 223  |#else
                             7540 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7541 ; 225  |#endif
                             7542 ; 226  |    
                             7543 ; 227  |#endif // #ifndef _TYPES_H
                             7544 
                             7546 
                             7547 ; 29   |
                             7548 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7549 ; 31   |//   Pulse Width Modulator STMP Registers 
                             7550 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7551 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             7552 ; 34   |
                             7553 ; 35   |
                             7554 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             7555 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             7556 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             7557 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             7558 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             7559 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             7560 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             7561 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             7562 ; 44   |
                             7563 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             7564 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             7565 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             7566 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             7567 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             7568 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                             7569 ; 51   |
                             7570 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             7571 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             7572 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             7573 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             7574 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             7575 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             7576 ; 58   |
                             7577 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             7578 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             7579 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             7580 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             7581 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             7582 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             7583 ; 65   |
                             7584 ; 66   |typedef union               
                             7585 ; 67   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7586 ; 68   |    struct {
                             7587 ; 69   |        int PWM0_EN                    :1;
                             7588 ; 70   |        int PWM1_EN                    :1;
                             7589 ; 71   |        int PWM2_EN                    :1;
                             7590 ; 72   |        int PWM3_EN                    :1;
                             7591 ; 73   |        int RSVD0                      :4;
                             7592 ; 74   |        int CDIV                       :2;
                             7593 ; 75   |        int RSVD1                      :13;
                             7594 ; 76   |        int MSTR_EN                    :1;
                             7595 ; 77   |    } B;
                             7596 ; 78   |    int I;
                             7597 ; 79   |} pwmcsr_type;
                             7598 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             7599 ; 81   |
                             7600 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             7601 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             7602 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                             7603 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             7604 ; 86   |
                             7605 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             7606 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             7607 ; 89   |
                             7608 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             7609 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             7610 ; 92   |
                             7611 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             7612 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             7613 ; 95   |
                             7614 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             7615 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             7616 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                             7617 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             7618 ; 100  |
                             7619 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             7620 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             7621 ; 103  |
                             7622 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             7623 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             7624 ; 106  |
                             7625 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             7626 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             7627 ; 109  |
                             7628 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             7629 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             7630 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             7631 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             7632 ; 114  |
                             7633 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             7634 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             7635 ; 117  |
                             7636 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             7637 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             7638 ; 120  |
                             7639 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             7640 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7641 ; 123  |
                             7642 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7643 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                             7644 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             7645 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             7646 ; 128  |
                             7647 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             7648 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             7649 ; 131  |
                             7650 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             7651 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             7652 ; 134  |
                             7653 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             7654 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             7655 ; 137  |
                             7656 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             7657 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             7658 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             7659 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             7660 ; 142  |
                             7661 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             7662 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             7663 ; 145  |
                             7664 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             7665 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             7666 ; 148  |
                             7667 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             7668 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             7669 ; 151  |
                             7670 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             7671 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             7672 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             7673 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             7674 ; 156  |
                             7675 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                             7676 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             7677 ; 159  |
                             7678 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             7679 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             7680 ; 162  |
                             7681 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             7682 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             7683 ; 165  |
                             7684 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7685 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             7686 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             7687 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             7688 ; 170  |
                             7689 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             7690 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             7691 ; 173  |
                             7692 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             7693 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             7694 ; 176  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7695 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             7696 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             7697 ; 179  |
                             7698 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             7699 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             7700 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             7701 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             7702 ; 184  |
                             7703 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             7704 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             7705 ; 187  |
                             7706 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             7707 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             7708 ; 190  |
                             7709 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             7710 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                             7711 ; 193  |
                             7712 ; 194  |typedef union               
                             7713 ; 195  |{
                             7714 ; 196  |    struct {
                             7715 ; 197  |       int ACTIVE                    :12;
                             7716 ; 198  |       int INACTIVE                  :12;
                             7717 ; 199  |    } B;
                             7718 ; 200  |    int I;
                             7719 ; 201  |} pwmchan_type;
                             7720 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             7721 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             7722 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                             7723 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             7724 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             7725 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                             7726 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             7727 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             7728 ; 210  |
                             7729 ; 211  |#endif
                             7730 ; 212  |
                             7731 ; 213  |
                             7732 ; 214  |
                             7733 ; 215  |
                             7734 
                             7736 
                             7737 ; 28   |#include "regsrevision.h"
                             7738 
                             7740 
                             7741 ; 1    |#if !(defined(__HW_REVR))
                             7742 ; 2    |#define __HW_REVR 1
                             7743 ; 3    |
                             7744 ; 4    |
                             7745 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             7746 ; 6    |
                             7747 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             7748 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7749 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             7750 ; 10   |
                             7751 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                             7752 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             7753 ; 13   |
                             7754 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             7755 ; 15   |
                             7756 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             7757 ; 17   |
                             7758 ; 18   |
                             7759 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             7760 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             7761 ; 21   |//  June15 2004: C struct updated to be correct: 
                             7762 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             7763 ; 23   |typedef union               
                             7764 ; 24   |{
                             7765 ; 25   |    struct {
                             7766 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             7767 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             7768 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             7769 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             7770 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             7771 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             7772 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             7773 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             7774 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             7775 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             7776 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             7777 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             7778 ; 38   |    } B;
                             7779 ; 39   |
                             7780 ; 40   |    int I;
                             7781 ; 41   |
                             7782 ; 42   |} revr_type;
                             7783 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             7784 ; 44   |
                             7785 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             7786 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             7787 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             7788 ; 48   |
                             7789 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             7790 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             7791 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             7792 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             7793 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             7794 ; 54   |
                             7795 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             7796 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             7797 ; 57   |
                             7798 ; 58   |#endif //!@def(__HW_REVR)
                             7799 ; 59   |
                             7800 
                             7802 
                             7803 ; 29   |#include "regsrtc.h"
                             7804 
                             7806 
                             7807 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7808 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7809 ; 3    |// Filename: regsrtc.inc
                             7810 ; 4    |// Description: Register definitions for RTC interface
                             7811 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7812 ; 6    |// The following naming conventions are followed in this file.
                             7813 ; 7    |// All registers are named using the format...
                             7814 ; 8    |//     HW_<module>_<regname>
                             7815 ; 9    |// where <module> is the module name which can be any of the following...
                             7816 ; 10   |//     USB20
                             7817 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7818 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7819 ; 13   |// that module)
                             7820 ; 14   |// <regname> is the specific register within that module
                             7821 ; 15   |// We also define the following...
                             7822 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7823 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7824 ; 18   |//     HW_<module>_<regname>_SETMASK
                             7825 ; 19   |// which does something else, and
                             7826 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             7827 ; 21   |// which does something else.
                             7828 ; 22   |// Other rules
                             7829 ; 23   |//     All caps
                             7830 ; 24   |//     Numeric identifiers start at 0
                             7831 ; 25   |#if !(defined(regsrtcinc))
                             7832 ; 26   |#define regsrtcinc 1
                             7833 ; 27   |
                             7834 ; 28   |#include "types.h"
                             7835 
                             7837 
                             7838 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7839 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7840 ; 3    |//
                             7841 ; 4    |// Filename: types.h
                             7842 ; 5    |// Description: Standard data types
                             7843 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7844 ; 7    |
                             7845 ; 8    |#ifndef _TYPES_H
                             7846 ; 9    |#define _TYPES_H
                             7847 ; 10   |
                             7848 ; 11   |// TODO:  move this outta here!
                             7849 ; 12   |#if !defined(NOERROR)
                             7850 ; 13   |#define NOERROR 0
                             7851 ; 14   |#define SUCCESS 0
                             7852 ; 15   |#endif 
                             7853 ; 16   |#if !defined(SUCCESS)
                             7854 ; 17   |#define SUCCESS  0
                             7855 ; 18   |#endif
                             7856 ; 19   |#if !defined(ERROR)
                             7857 ; 20   |#define ERROR   -1
                             7858 ; 21   |#endif
                             7859 ; 22   |#if !defined(FALSE)
                             7860 ; 23   |#define FALSE 0
                             7861 ; 24   |#endif
                             7862 ; 25   |#if !defined(TRUE)
                             7863 ; 26   |#define TRUE  1
                             7864 ; 27   |#endif
                             7865 ; 28   |
                             7866 ; 29   |#if !defined(NULL)
                             7867 ; 30   |#define NULL 0
                             7868 ; 31   |#endif
                             7869 ; 32   |
                             7870 ; 33   |#define MAX_INT     0x7FFFFF
                             7871 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7872 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7873 ; 36   |#define MAX_ULONG   (-1) 
                             7874 ; 37   |
                             7875 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7876 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7877 ; 40   |
                             7878 ; 41   |
                             7879 ; 42   |#define BYTE    unsigned char       // btVarName
                             7880 ; 43   |#define CHAR    signed char         // cVarName
                             7881 ; 44   |#define USHORT  unsigned short      // usVarName
                             7882 ; 45   |#define SHORT   unsigned short      // sVarName
                             7883 ; 46   |#define WORD    unsigned int        // wVarName
                             7884 ; 47   |#define INT     signed int          // iVarName
                             7885 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7886 ; 49   |#define LONG    signed long         // lVarName
                             7887 ; 50   |#define BOOL    unsigned int        // bVarName
                             7888 ; 51   |#define FRACT   _fract              // frVarName
                             7889 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7890 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7891 ; 54   |#define FLOAT   float               // fVarName
                             7892 ; 55   |#define DBL     double              // dVarName
                             7893 ; 56   |#define ENUM    enum                // eVarName
                             7894 ; 57   |#define CMX     _complex            // cmxVarName
                             7895 ; 58   |typedef WORD UCS3;                   // 
                             7896 ; 59   |
                             7897 ; 60   |#define UINT16  unsigned short
                             7898 ; 61   |#define UINT8   unsigned char   
                             7899 ; 62   |#define UINT32  unsigned long
                             7900 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7901 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7902 ; 65   |#define WCHAR   UINT16
                             7903 ; 66   |
                             7904 ; 67   |//UINT128 is 16 bytes or 6 words
                             7905 ; 68   |typedef struct UINT128_3500 {   
                             7906 ; 69   |    int val[6];     
                             7907 ; 70   |} UINT128_3500;
                             7908 ; 71   |
                             7909 ; 72   |#define UINT128   UINT128_3500
                             7910 ; 73   |
                             7911 ; 74   |// Little endian word packed byte strings:   
                             7912 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7913 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7914 ; 77   |// Little endian word packed byte strings:   
                             7915 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7916 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7917 ; 80   |
                             7918 ; 81   |// Declare Memory Spaces To Use When Coding
                             7919 ; 82   |// A. Sector Buffers
                             7920 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7921 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7922 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7923 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7924 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7925 ; 88   |// B. Media DDI Memory
                             7926 ; 89   |#define MEDIA_DDI_MEM _Y
                             7927 ; 90   |
                             7928 ; 91   |
                             7929 ; 92   |
                             7930 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7931 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7932 ; 95   |//    INT CIRC cpiVarName
                             7933 ; 96   |//    DWORD CIRC cpdwVarName
                             7934 ; 97   |
                             7935 ; 98   |#define RETCODE INT                 // rcVarName
                             7936 ; 99   |
                             7937 ; 100  |// generic bitfield structure
                             7938 ; 101  |struct Bitfield {
                             7939 ; 102  |    unsigned int B0  :1;
                             7940 ; 103  |    unsigned int B1  :1;
                             7941 ; 104  |    unsigned int B2  :1;
                             7942 ; 105  |    unsigned int B3  :1;
                             7943 ; 106  |    unsigned int B4  :1;
                             7944 ; 107  |    unsigned int B5  :1;
                             7945 ; 108  |    unsigned int B6  :1;
                             7946 ; 109  |    unsigned int B7  :1;
                             7947 ; 110  |    unsigned int B8  :1;
                             7948 ; 111  |    unsigned int B9  :1;
                             7949 ; 112  |    unsigned int B10 :1;
                             7950 ; 113  |    unsigned int B11 :1;
                             7951 ; 114  |    unsigned int B12 :1;
                             7952 ; 115  |    unsigned int B13 :1;
                             7953 ; 116  |    unsigned int B14 :1;
                             7954 ; 117  |    unsigned int B15 :1;
                             7955 ; 118  |    unsigned int B16 :1;
                             7956 ; 119  |    unsigned int B17 :1;
                             7957 ; 120  |    unsigned int B18 :1;
                             7958 ; 121  |    unsigned int B19 :1;
                             7959 ; 122  |    unsigned int B20 :1;
                             7960 ; 123  |    unsigned int B21 :1;
                             7961 ; 124  |    unsigned int B22 :1;
                             7962 ; 125  |    unsigned int B23 :1;
                             7963 ; 126  |};
                             7964 ; 127  |
                             7965 ; 128  |union BitInt {
                             7966 ; 129  |        struct Bitfield B;
                             7967 ; 130  |        int        I;
                             7968 ; 131  |};
                             7969 ; 132  |
                             7970 ; 133  |#define MAX_MSG_LENGTH 10
                             7971 ; 134  |struct CMessage
                             7972 ; 135  |{
                             7973 ; 136  |        unsigned int m_uLength;
                             7974 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7975 ; 138  |};
                             7976 ; 139  |
                             7977 ; 140  |typedef struct {
                             7978 ; 141  |    WORD m_wLength;
                             7979 ; 142  |    WORD m_wMessage;
                             7980 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7981 ; 144  |} Message;
                             7982 ; 145  |
                             7983 ; 146  |struct MessageQueueDescriptor
                             7984 ; 147  |{
                             7985 ; 148  |        int *m_pBase;
                             7986 ; 149  |        int m_iModulo;
                             7987 ; 150  |        int m_iSize;
                             7988 ; 151  |        int *m_pHead;
                             7989 ; 152  |        int *m_pTail;
                             7990 ; 153  |};
                             7991 ; 154  |
                             7992 ; 155  |struct ModuleEntry
                             7993 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7994 ; 157  |    int m_iSignaledEventMask;
                             7995 ; 158  |    int m_iWaitEventMask;
                             7996 ; 159  |    int m_iResourceOfCode;
                             7997 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7998 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7999 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8000 ; 163  |    int m_uTimeOutHigh;
                             8001 ; 164  |    int m_uTimeOutLow;
                             8002 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8003 ; 166  |};
                             8004 ; 167  |
                             8005 ; 168  |union WaitMask{
                             8006 ; 169  |    struct B{
                             8007 ; 170  |        unsigned int m_bNone     :1;
                             8008 ; 171  |        unsigned int m_bMessage  :1;
                             8009 ; 172  |        unsigned int m_bTimer    :1;
                             8010 ; 173  |        unsigned int m_bButton   :1;
                             8011 ; 174  |    } B;
                             8012 ; 175  |    int I;
                             8013 ; 176  |} ;
                             8014 ; 177  |
                             8015 ; 178  |
                             8016 ; 179  |struct Button {
                             8017 ; 180  |        WORD wButtonEvent;
                             8018 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8019 ; 182  |};
                             8020 ; 183  |
                             8021 ; 184  |struct Message {
                             8022 ; 185  |        WORD wMsgLength;
                             8023 ; 186  |        WORD wMsgCommand;
                             8024 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8025 ; 188  |};
                             8026 ; 189  |
                             8027 ; 190  |union EventTypes {
                             8028 ; 191  |        struct CMessage msg;
                             8029 ; 192  |        struct Button Button ;
                             8030 ; 193  |        struct Message Message;
                             8031 ; 194  |};
                             8032 ; 195  |
                             8033 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8034 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8035 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8036 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8037 ; 200  |
                             8038 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8039 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8040 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8041 ; 204  |
                             8042 ; 205  |#if DEBUG
                             8043 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8044 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8045 ; 208  |#else 
                             8046 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8047 ; 210  |#define DebugBuildAssert(x)    
                             8048 ; 211  |#endif
                             8049 ; 212  |
                             8050 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8051 ; 214  |//  #pragma asm
                             8052 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8053 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8054 ; 217  |
                             8055 ; 218  |
                             8056 ; 219  |#ifdef COLOR_262K
                             8057 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8058 ; 221  |#elif defined(COLOR_65K)
                             8059 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8060 ; 223  |#else
                             8061 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8062 ; 225  |#endif
                             8063 ; 226  |    
                             8064 ; 227  |#endif // #ifndef _TYPES_H
                             8065 
                             8067 
                             8068 ; 29   |
                             8069 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8070 ; 31   |
                             8071 ; 32   |//   RTC STMP Registers 
                             8072 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             8073 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8074 ; 35   |
                             8075 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             8076 ; 37   |
                             8077 ; 38   |
                             8078 ; 39   |
                             8079 ; 40   |
                             8080 ; 41   |
                             8081 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             8082 ; 43   |
                             8083 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             8084 ; 45   |
                             8085 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             8086 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             8087 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             8088 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             8089 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             8090 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                             8091 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             8092 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             8093 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             8094 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             8095 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             8096 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             8097 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             8098 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             8099 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             8100 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             8101 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             8102 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             8103 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             8104 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             8105 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             8106 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             8107 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             8108 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             8109 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             8110 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             8111 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             8112 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8113 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             8114 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             8115 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                             8116 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             8117 ; 78   |
                             8118 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             8119 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             8120 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             8121 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             8122 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             8123 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                             8124 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             8125 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             8126 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             8127 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             8128 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             8129 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             8130 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             8131 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                             8132 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             8133 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             8134 ; 95   |
                             8135 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                             8136 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             8137 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             8138 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             8139 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             8140 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             8141 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             8142 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             8143 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             8144 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             8145 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             8146 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             8147 ; 108  |
                             8148 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             8149 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             8150 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             8151 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             8152 ; 113  |
                             8153 ; 114  |
                             8154 ; 115  |typedef union               
                             8155 ; 116  |{
                             8156 ; 117  |    struct {
                             8157 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8158 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             8159 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             8160 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                             8161 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             8162 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             8163 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             8164 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             8165 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             8166 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             8167 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             8168 ; 129  |    } B;
                             8169 ; 130  |    int I;
                             8170 ; 131  |    unsigned int U;
                             8171 ; 132  |} rtc_csr_type;
                             8172 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             8173 ; 134  |
                             8174 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             8175 ; 136  |
                             8176 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             8177 ; 138  |
                             8178 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             8179 ; 140  |
                             8180 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             8181 ; 142  |
                             8182 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             8183 ; 144  |
                             8184 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             8185 ; 146  |
                             8186 ; 147  |typedef union               
                             8187 ; 148  |{
                             8188 ; 149  |    struct {
                             8189 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             8190 ; 151  |    } B;
                             8191 ; 152  |    int I;
                             8192 ; 153  |    unsigned int U;
                             8193 ; 154  |} rtc_mseconds0_type;
                             8194 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             8195 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             8196 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             8197 ; 158  |
                             8198 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             8199 ; 160  |
                             8200 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             8201 ; 162  |
                             8202 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             8203 ; 164  |
                             8204 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             8205 ; 166  |
                             8206 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             8207 ; 168  |
                             8208 ; 169  |typedef union               
                             8209 ; 170  |{
                             8210 ; 171  |    struct {
                             8211 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             8212 ; 173  |    } B;
                             8213 ; 174  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8214 ; 175  |    unsigned int U;
                             8215 ; 176  |} rtc_mseconds1_type;
                             8216 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             8217 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             8218 ; 179  |
                             8219 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             8220 ; 181  |#define HW_RTC_UP_OFFSET 2
                             8221 ; 182  |
                             8222 ; 183  |
                             8223 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             8224 ; 185  |
                             8225 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             8226 ; 187  |
                             8227 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             8228 ; 189  |
                             8229 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                             8230 ; 191  |
                             8231 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             8232 ; 193  |
                             8233 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             8234 ; 195  |
                             8235 ; 196  |typedef union               
                             8236 ; 197  |{
                             8237 ; 198  |    struct {
                             8238 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             8239 ; 200  |    } B;
                             8240 ; 201  |    int I;
                             8241 ; 202  |    unsigned int U;
                             8242 ; 203  |} rtc_watchdog_type;
                             8243 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                             8244 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             8245 ; 206  |
                             8246 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             8247 ; 208  |
                             8248 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             8249 ; 210  |
                             8250 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             8251 ; 212  |
                             8252 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             8253 ; 214  |
                             8254 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             8255 ; 216  |
                             8256 ; 217  |typedef union               
                             8257 ; 218  |{
                             8258 ; 219  |    struct {
                             8259 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             8260 ; 221  |    } B;
                             8261 ; 222  |    int I;
                             8262 ; 223  |    unsigned int U;
                             8263 ; 224  |} rtc_alarm0_type;
                             8264 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             8265 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             8266 ; 227  |
                             8267 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             8268 ; 229  |
                             8269 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             8270 ; 231  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8271 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             8272 ; 233  |
                             8273 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             8274 ; 235  |
                             8275 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             8276 ; 237  |
                             8277 ; 238  |typedef union               
                             8278 ; 239  |{
                             8279 ; 240  |    struct {
                             8280 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             8281 ; 242  |    } B;
                             8282 ; 243  |    int I;
                             8283 ; 244  |    unsigned int U;
                             8284 ; 245  |} rtc_alarm1_type;
                             8285 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                             8286 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             8287 ; 248  |
                             8288 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             8289 ; 250  |
                             8290 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             8291 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             8292 ; 253  |
                             8293 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             8294 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             8295 ; 256  |
                             8296 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             8297 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             8298 ; 259  |
                             8299 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                             8300 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             8301 ; 262  |
                             8302 ; 263  |typedef union               
                             8303 ; 264  |{
                             8304 ; 265  |    struct {
                             8305 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                             8306 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             8307 ; 268  |    } B;
                             8308 ; 269  |    int I;
                             8309 ; 270  |    unsigned int U;
                             8310 ; 271  |} rtc_xtaldivide_type;
                             8311 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             8312 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             8313 ; 274  |
                             8314 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             8315 ; 276  |
                             8316 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             8317 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             8318 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             8319 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             8320 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             8321 ; 282  |
                             8322 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             8323 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             8324 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             8325 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             8326 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             8327 ; 288  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8328 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                             8329 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             8330 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             8331 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             8332 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             8333 ; 294  |
                             8334 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             8335 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             8336 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                             8337 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             8338 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             8339 ; 300  |
                             8340 ; 301  |typedef union               
                             8341 ; 302  |{
                             8342 ; 303  |   struct {
                             8343 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             8344 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             8345 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             8346 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             8347 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             8348 ; 309  |   } B;
                             8349 ; 310  |    int I;
                             8350 ; 311  |    unsigned int U;
                             8351 ; 312  |} rtc_PERSISTENT0_type;
                             8352 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             8353 ; 314  |
                             8354 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             8355 ; 316  |
                             8356 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             8357 ; 318  |
                             8358 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             8359 ; 320  |
                             8360 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             8361 ; 322  |
                             8362 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             8363 ; 324  |
                             8364 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             8365 ; 326  |
                             8366 ; 327  |
                             8367 ; 328  |typedef union               
                             8368 ; 329  |{
                             8369 ; 330  |    struct {
                             8370 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             8371 ; 332  |    } B;
                             8372 ; 333  |    int I;
                             8373 ; 334  |    unsigned int U;
                             8374 ; 335  |} rtc_PERSISTENT1_type;
                             8375 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             8376 ; 337  |
                             8377 ; 338  |
                             8378 ; 339  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8379 ; 340  |
                             8380 ; 341  |
                             8381 ; 342  |
                             8382 ; 343  |
                             8383 ; 344  |
                             8384 ; 345  |
                             8385 ; 346  |
                             8386 ; 347  |
                             8387 ; 348  |
                             8388 ; 349  |
                             8389 ; 350  |
                             8390 ; 351  |
                             8391 ; 352  |
                             8392 ; 353  |
                             8393 
                             8395 
                             8396 ; 30   |#include "regsspare.h"
                             8397 
                             8399 
                             8400 ; 1    |#if !(defined(RESGSSPARE_INC))
                             8401 ; 2    |#define RESGSSPARE_INC 1
                             8402 ; 3    |
                             8403 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             8404 ; 5    |
                             8405 ; 6    |
                             8406 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             8407 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             8408 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             8409 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             8410 ; 11   |
                             8411 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             8412 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                             8413 ; 14   |
                             8414 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             8415 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             8416 ; 17   |
                             8417 ; 18   |
                             8418 ; 19   |
                             8419 ; 20   |typedef union               
                             8420 ; 21   |{
                             8421 ; 22   |    struct {
                             8422 ; 23   |        int      I2SS       :1;     
                             8423 ; 24   |        int      USBSELECT  :1;     
                             8424 ; 25   |        unsigned            :6;
                             8425 ; 26   |        int      USBPLUGIN  :1;     
                             8426 ; 27   |        int      PSWITCH    :1;     
                             8427 ; 28   |    } B;
                             8428 ; 29   |
                             8429 ; 30   |    int I;
                             8430 ; 31   |
                             8431 ; 32   |} spare_type;
                             8432 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             8433 ; 34   |
                             8434 ; 35   |
                             8435 ; 36   |
                             8436 ; 37   |#endif
                             8437 
                             8439 
                             8440 ; 31   |#include "regsspi.h"
                             8441 
                             8443 
                             8444 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8445 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8446 ; 3    |//;; Filename    : regsspi.inc
                             8447 ; 4    |//;; Description : Register definitions for SPI interface
                             8448 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8449 ; 6    |
                             8450 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8451 ; 8    |// The following naming conventions are followed in this file.
                             8452 ; 9    |// All registers are named using the format...
                             8453 ; 10   |//     HW_<module>_<regname>
                             8454 ; 11   |// where <module> is the module name which can be any of the following...
                             8455 ; 12   |//     USB20
                             8456 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8457 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8458 ; 15   |// that module)
                             8459 ; 16   |// <regname> is the specific register within that module
                             8460 ; 17   |// We also define the following...
                             8461 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8462 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8463 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8464 ; 21   |// which does something else, and
                             8465 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8466 ; 23   |// which does something else.
                             8467 ; 24   |// Other rules
                             8468 ; 25   |//     All caps
                             8469 ; 26   |//     Numeric identifiers start at 0
                             8470 ; 27   |#if !(defined(regsspiinc))
                             8471 ; 28   |#define regsspiinc 1
                             8472 ; 29   |
                             8473 ; 30   |#include "types.h"
                             8474 
                             8476 
                             8477 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8478 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8479 ; 3    |//
                             8480 ; 4    |// Filename: types.h
                             8481 ; 5    |// Description: Standard data types
                             8482 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8483 ; 7    |
                             8484 ; 8    |#ifndef _TYPES_H
                             8485 ; 9    |#define _TYPES_H
                             8486 ; 10   |
                             8487 ; 11   |// TODO:  move this outta here!
                             8488 ; 12   |#if !defined(NOERROR)
                             8489 ; 13   |#define NOERROR 0
                             8490 ; 14   |#define SUCCESS 0
                             8491 ; 15   |#endif 
                             8492 ; 16   |#if !defined(SUCCESS)
                             8493 ; 17   |#define SUCCESS  0
                             8494 ; 18   |#endif
                             8495 ; 19   |#if !defined(ERROR)
                             8496 ; 20   |#define ERROR   -1
                             8497 ; 21   |#endif
                             8498 ; 22   |#if !defined(FALSE)
                             8499 ; 23   |#define FALSE 0
                             8500 ; 24   |#endif
                             8501 ; 25   |#if !defined(TRUE)
                             8502 ; 26   |#define TRUE  1
                             8503 ; 27   |#endif
                             8504 ; 28   |
                             8505 ; 29   |#if !defined(NULL)
                             8506 ; 30   |#define NULL 0
                             8507 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8508 ; 32   |
                             8509 ; 33   |#define MAX_INT     0x7FFFFF
                             8510 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8511 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8512 ; 36   |#define MAX_ULONG   (-1) 
                             8513 ; 37   |
                             8514 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8515 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8516 ; 40   |
                             8517 ; 41   |
                             8518 ; 42   |#define BYTE    unsigned char       // btVarName
                             8519 ; 43   |#define CHAR    signed char         // cVarName
                             8520 ; 44   |#define USHORT  unsigned short      // usVarName
                             8521 ; 45   |#define SHORT   unsigned short      // sVarName
                             8522 ; 46   |#define WORD    unsigned int        // wVarName
                             8523 ; 47   |#define INT     signed int          // iVarName
                             8524 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8525 ; 49   |#define LONG    signed long         // lVarName
                             8526 ; 50   |#define BOOL    unsigned int        // bVarName
                             8527 ; 51   |#define FRACT   _fract              // frVarName
                             8528 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8529 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8530 ; 54   |#define FLOAT   float               // fVarName
                             8531 ; 55   |#define DBL     double              // dVarName
                             8532 ; 56   |#define ENUM    enum                // eVarName
                             8533 ; 57   |#define CMX     _complex            // cmxVarName
                             8534 ; 58   |typedef WORD UCS3;                   // 
                             8535 ; 59   |
                             8536 ; 60   |#define UINT16  unsigned short
                             8537 ; 61   |#define UINT8   unsigned char   
                             8538 ; 62   |#define UINT32  unsigned long
                             8539 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8540 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8541 ; 65   |#define WCHAR   UINT16
                             8542 ; 66   |
                             8543 ; 67   |//UINT128 is 16 bytes or 6 words
                             8544 ; 68   |typedef struct UINT128_3500 {   
                             8545 ; 69   |    int val[6];     
                             8546 ; 70   |} UINT128_3500;
                             8547 ; 71   |
                             8548 ; 72   |#define UINT128   UINT128_3500
                             8549 ; 73   |
                             8550 ; 74   |// Little endian word packed byte strings:   
                             8551 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8552 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8553 ; 77   |// Little endian word packed byte strings:   
                             8554 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8555 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8556 ; 80   |
                             8557 ; 81   |// Declare Memory Spaces To Use When Coding
                             8558 ; 82   |// A. Sector Buffers
                             8559 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8560 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8561 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8562 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8563 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8564 ; 88   |// B. Media DDI Memory
                             8565 ; 89   |#define MEDIA_DDI_MEM _Y
                             8566 ; 90   |
                             8567 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8568 ; 92   |
                             8569 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8570 ; 94   |// Examples of circular pointers:
                             8571 ; 95   |//    INT CIRC cpiVarName
                             8572 ; 96   |//    DWORD CIRC cpdwVarName
                             8573 ; 97   |
                             8574 ; 98   |#define RETCODE INT                 // rcVarName
                             8575 ; 99   |
                             8576 ; 100  |// generic bitfield structure
                             8577 ; 101  |struct Bitfield {
                             8578 ; 102  |    unsigned int B0  :1;
                             8579 ; 103  |    unsigned int B1  :1;
                             8580 ; 104  |    unsigned int B2  :1;
                             8581 ; 105  |    unsigned int B3  :1;
                             8582 ; 106  |    unsigned int B4  :1;
                             8583 ; 107  |    unsigned int B5  :1;
                             8584 ; 108  |    unsigned int B6  :1;
                             8585 ; 109  |    unsigned int B7  :1;
                             8586 ; 110  |    unsigned int B8  :1;
                             8587 ; 111  |    unsigned int B9  :1;
                             8588 ; 112  |    unsigned int B10 :1;
                             8589 ; 113  |    unsigned int B11 :1;
                             8590 ; 114  |    unsigned int B12 :1;
                             8591 ; 115  |    unsigned int B13 :1;
                             8592 ; 116  |    unsigned int B14 :1;
                             8593 ; 117  |    unsigned int B15 :1;
                             8594 ; 118  |    unsigned int B16 :1;
                             8595 ; 119  |    unsigned int B17 :1;
                             8596 ; 120  |    unsigned int B18 :1;
                             8597 ; 121  |    unsigned int B19 :1;
                             8598 ; 122  |    unsigned int B20 :1;
                             8599 ; 123  |    unsigned int B21 :1;
                             8600 ; 124  |    unsigned int B22 :1;
                             8601 ; 125  |    unsigned int B23 :1;
                             8602 ; 126  |};
                             8603 ; 127  |
                             8604 ; 128  |union BitInt {
                             8605 ; 129  |        struct Bitfield B;
                             8606 ; 130  |        int        I;
                             8607 ; 131  |};
                             8608 ; 132  |
                             8609 ; 133  |#define MAX_MSG_LENGTH 10
                             8610 ; 134  |struct CMessage
                             8611 ; 135  |{
                             8612 ; 136  |        unsigned int m_uLength;
                             8613 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8614 ; 138  |};
                             8615 ; 139  |
                             8616 ; 140  |typedef struct {
                             8617 ; 141  |    WORD m_wLength;
                             8618 ; 142  |    WORD m_wMessage;
                             8619 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8620 ; 144  |} Message;
                             8621 ; 145  |
                             8622 ; 146  |struct MessageQueueDescriptor
                             8623 ; 147  |{
                             8624 ; 148  |        int *m_pBase;
                             8625 ; 149  |        int m_iModulo;
                             8626 ; 150  |        int m_iSize;
                             8627 ; 151  |        int *m_pHead;
                             8628 ; 152  |        int *m_pTail;
                             8629 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8630 ; 154  |
                             8631 ; 155  |struct ModuleEntry
                             8632 ; 156  |{
                             8633 ; 157  |    int m_iSignaledEventMask;
                             8634 ; 158  |    int m_iWaitEventMask;
                             8635 ; 159  |    int m_iResourceOfCode;
                             8636 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8637 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8638 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8639 ; 163  |    int m_uTimeOutHigh;
                             8640 ; 164  |    int m_uTimeOutLow;
                             8641 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8642 ; 166  |};
                             8643 ; 167  |
                             8644 ; 168  |union WaitMask{
                             8645 ; 169  |    struct B{
                             8646 ; 170  |        unsigned int m_bNone     :1;
                             8647 ; 171  |        unsigned int m_bMessage  :1;
                             8648 ; 172  |        unsigned int m_bTimer    :1;
                             8649 ; 173  |        unsigned int m_bButton   :1;
                             8650 ; 174  |    } B;
                             8651 ; 175  |    int I;
                             8652 ; 176  |} ;
                             8653 ; 177  |
                             8654 ; 178  |
                             8655 ; 179  |struct Button {
                             8656 ; 180  |        WORD wButtonEvent;
                             8657 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8658 ; 182  |};
                             8659 ; 183  |
                             8660 ; 184  |struct Message {
                             8661 ; 185  |        WORD wMsgLength;
                             8662 ; 186  |        WORD wMsgCommand;
                             8663 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8664 ; 188  |};
                             8665 ; 189  |
                             8666 ; 190  |union EventTypes {
                             8667 ; 191  |        struct CMessage msg;
                             8668 ; 192  |        struct Button Button ;
                             8669 ; 193  |        struct Message Message;
                             8670 ; 194  |};
                             8671 ; 195  |
                             8672 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8673 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8674 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8675 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8676 ; 200  |
                             8677 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8678 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8679 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8680 ; 204  |
                             8681 ; 205  |#if DEBUG
                             8682 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8683 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8684 ; 208  |#else 
                             8685 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8686 ; 210  |#define DebugBuildAssert(x)    
                             8687 ; 211  |#endif
                             8688 ; 212  |
                             8689 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8690 ; 214  |//  #pragma asm
                             8691 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8692 ; 216  |//  #pragma endasm
                             8693 ; 217  |
                             8694 ; 218  |
                             8695 ; 219  |#ifdef COLOR_262K
                             8696 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8697 ; 221  |#elif defined(COLOR_65K)
                             8698 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8699 ; 223  |#else
                             8700 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8701 ; 225  |#endif
                             8702 ; 226  |    
                             8703 ; 227  |#endif // #ifndef _TYPES_H
                             8704 
                             8706 
                             8707 ; 31   |
                             8708 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8709 ; 33   |
                             8710 ; 34   |//   SPI STMP3500 Registers 
                             8711 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                             8712 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8713 ; 37   |
                             8714 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                             8715 ; 39   |
                             8716 ; 40   |
                             8717 ; 41   |
                             8718 ; 42   |// /////////////////////////////////////////////
                             8719 ; 43   |// //  SPI Control/Status Register Bit Definitions
                             8720 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                             8721 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                             8722 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                             8723 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                             8724 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                             8725 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                             8726 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                             8727 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                             8728 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                             8729 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                             8730 ; 54   |
                             8731 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                             8732 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                             8733 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                             8734 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                             8735 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                             8736 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                             8737 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                             8738 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                             8739 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                             8740 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                             8741 ; 65   |
                             8742 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                             8743 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                             8744 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                             8745 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                             8746 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                             8747 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                             8748 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                             8749 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8750 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                             8751 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                             8752 ; 76   |
                             8753 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                             8754 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                             8755 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                             8756 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                             8757 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                             8758 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                             8759 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                             8760 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                             8761 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                             8762 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                             8763 ; 87   |
                             8764 ; 88   |typedef union               
                             8765 ; 89   |{
                             8766 ; 90   |    struct {
                             8767 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                             8768 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                             8769 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                             8770 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                             8771 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                             8772 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                             8773 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                             8774 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                             8775 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                             8776 ; 100  |    } B;
                             8777 ; 101  |
                             8778 ; 102  |    int I;
                             8779 ; 103  |    unsigned int U;
                             8780 ; 104  |} spcsr_type;
                             8781 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                             8782 ; 106  |
                             8783 ; 107  |// /////////////////////////////////////////////
                             8784 ; 108  |// //  SPI Data Register Bit Definitions
                             8785 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                             8786 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                             8787 ; 111  |
                             8788 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                             8789 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                             8790 ; 114  |
                             8791 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                             8792 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                             8793 ; 117  |
                             8794 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                             8795 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                             8796 ; 120  |
                             8797 ; 121  |typedef union               
                             8798 ; 122  |{
                             8799 ; 123  |    struct {
                             8800 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                             8801 ; 125  |    } B;
                             8802 ; 126  |
                             8803 ; 127  |    int I;
                             8804 ; 128  |    unsigned int U;
                             8805 ; 129  |} spdr_type;
                             8806 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                             8807 ; 131  |
                             8808 ; 132  |
                             8809 ; 133  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8810 ; 134  |
                             8811 ; 135  |
                             8812 
                             8814 
                             8815 ; 32   |#include "regsswizzle.h"
                             8816 
                             8818 
                             8819 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8820 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8821 ; 3    |//;; Filename    : regsswizzle.inc
                             8822 ; 4    |//;; Description : Register definitions for Swizzle interface
                             8823 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8824 ; 6    |
                             8825 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8826 ; 8    |// The following naming conventions are followed in this file.
                             8827 ; 9    |// All registers are named using the format...
                             8828 ; 10   |//     HW_<module>_<regname>
                             8829 ; 11   |// where <module> is the module name which can be any of the following...
                             8830 ; 12   |//     USB20
                             8831 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8832 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8833 ; 15   |// that module)
                             8834 ; 16   |// <regname> is the specific register within that module
                             8835 ; 17   |// We also define the following...
                             8836 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8837 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8838 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8839 ; 21   |// which does something else, and
                             8840 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8841 ; 23   |// which does something else.
                             8842 ; 24   |// Other rules
                             8843 ; 25   |//     All caps
                             8844 ; 26   |//     Numeric identifiers start at 0
                             8845 ; 27   |#if !(defined(regsswizzleinc))
                             8846 ; 28   |#define regsswizzleinc 1
                             8847 ; 29   |
                             8848 ; 30   |#include "types.h"
                             8849 
                             8851 
                             8852 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8853 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8854 ; 3    |//
                             8855 ; 4    |// Filename: types.h
                             8856 ; 5    |// Description: Standard data types
                             8857 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8858 ; 7    |
                             8859 ; 8    |#ifndef _TYPES_H
                             8860 ; 9    |#define _TYPES_H
                             8861 ; 10   |
                             8862 ; 11   |// TODO:  move this outta here!
                             8863 ; 12   |#if !defined(NOERROR)
                             8864 ; 13   |#define NOERROR 0
                             8865 ; 14   |#define SUCCESS 0
                             8866 ; 15   |#endif 
                             8867 ; 16   |#if !defined(SUCCESS)
                             8868 ; 17   |#define SUCCESS  0
                             8869 ; 18   |#endif
                             8870 ; 19   |#if !defined(ERROR)
                             8871 ; 20   |#define ERROR   -1
                             8872 ; 21   |#endif
                             8873 ; 22   |#if !defined(FALSE)
                             8874 ; 23   |#define FALSE 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8875 ; 24   |#endif
                             8876 ; 25   |#if !defined(TRUE)
                             8877 ; 26   |#define TRUE  1
                             8878 ; 27   |#endif
                             8879 ; 28   |
                             8880 ; 29   |#if !defined(NULL)
                             8881 ; 30   |#define NULL 0
                             8882 ; 31   |#endif
                             8883 ; 32   |
                             8884 ; 33   |#define MAX_INT     0x7FFFFF
                             8885 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8886 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8887 ; 36   |#define MAX_ULONG   (-1) 
                             8888 ; 37   |
                             8889 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8890 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8891 ; 40   |
                             8892 ; 41   |
                             8893 ; 42   |#define BYTE    unsigned char       // btVarName
                             8894 ; 43   |#define CHAR    signed char         // cVarName
                             8895 ; 44   |#define USHORT  unsigned short      // usVarName
                             8896 ; 45   |#define SHORT   unsigned short      // sVarName
                             8897 ; 46   |#define WORD    unsigned int        // wVarName
                             8898 ; 47   |#define INT     signed int          // iVarName
                             8899 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8900 ; 49   |#define LONG    signed long         // lVarName
                             8901 ; 50   |#define BOOL    unsigned int        // bVarName
                             8902 ; 51   |#define FRACT   _fract              // frVarName
                             8903 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8904 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8905 ; 54   |#define FLOAT   float               // fVarName
                             8906 ; 55   |#define DBL     double              // dVarName
                             8907 ; 56   |#define ENUM    enum                // eVarName
                             8908 ; 57   |#define CMX     _complex            // cmxVarName
                             8909 ; 58   |typedef WORD UCS3;                   // 
                             8910 ; 59   |
                             8911 ; 60   |#define UINT16  unsigned short
                             8912 ; 61   |#define UINT8   unsigned char   
                             8913 ; 62   |#define UINT32  unsigned long
                             8914 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8915 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8916 ; 65   |#define WCHAR   UINT16
                             8917 ; 66   |
                             8918 ; 67   |//UINT128 is 16 bytes or 6 words
                             8919 ; 68   |typedef struct UINT128_3500 {   
                             8920 ; 69   |    int val[6];     
                             8921 ; 70   |} UINT128_3500;
                             8922 ; 71   |
                             8923 ; 72   |#define UINT128   UINT128_3500
                             8924 ; 73   |
                             8925 ; 74   |// Little endian word packed byte strings:   
                             8926 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8927 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8928 ; 77   |// Little endian word packed byte strings:   
                             8929 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8930 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8931 ; 80   |
                             8932 ; 81   |// Declare Memory Spaces To Use When Coding
                             8933 ; 82   |// A. Sector Buffers
                             8934 ; 83   |#define SECTOR_BUFFER_MEM_X _X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8935 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8936 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8937 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8938 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8939 ; 88   |// B. Media DDI Memory
                             8940 ; 89   |#define MEDIA_DDI_MEM _Y
                             8941 ; 90   |
                             8942 ; 91   |
                             8943 ; 92   |
                             8944 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8945 ; 94   |// Examples of circular pointers:
                             8946 ; 95   |//    INT CIRC cpiVarName
                             8947 ; 96   |//    DWORD CIRC cpdwVarName
                             8948 ; 97   |
                             8949 ; 98   |#define RETCODE INT                 // rcVarName
                             8950 ; 99   |
                             8951 ; 100  |// generic bitfield structure
                             8952 ; 101  |struct Bitfield {
                             8953 ; 102  |    unsigned int B0  :1;
                             8954 ; 103  |    unsigned int B1  :1;
                             8955 ; 104  |    unsigned int B2  :1;
                             8956 ; 105  |    unsigned int B3  :1;
                             8957 ; 106  |    unsigned int B4  :1;
                             8958 ; 107  |    unsigned int B5  :1;
                             8959 ; 108  |    unsigned int B6  :1;
                             8960 ; 109  |    unsigned int B7  :1;
                             8961 ; 110  |    unsigned int B8  :1;
                             8962 ; 111  |    unsigned int B9  :1;
                             8963 ; 112  |    unsigned int B10 :1;
                             8964 ; 113  |    unsigned int B11 :1;
                             8965 ; 114  |    unsigned int B12 :1;
                             8966 ; 115  |    unsigned int B13 :1;
                             8967 ; 116  |    unsigned int B14 :1;
                             8968 ; 117  |    unsigned int B15 :1;
                             8969 ; 118  |    unsigned int B16 :1;
                             8970 ; 119  |    unsigned int B17 :1;
                             8971 ; 120  |    unsigned int B18 :1;
                             8972 ; 121  |    unsigned int B19 :1;
                             8973 ; 122  |    unsigned int B20 :1;
                             8974 ; 123  |    unsigned int B21 :1;
                             8975 ; 124  |    unsigned int B22 :1;
                             8976 ; 125  |    unsigned int B23 :1;
                             8977 ; 126  |};
                             8978 ; 127  |
                             8979 ; 128  |union BitInt {
                             8980 ; 129  |        struct Bitfield B;
                             8981 ; 130  |        int        I;
                             8982 ; 131  |};
                             8983 ; 132  |
                             8984 ; 133  |#define MAX_MSG_LENGTH 10
                             8985 ; 134  |struct CMessage
                             8986 ; 135  |{
                             8987 ; 136  |        unsigned int m_uLength;
                             8988 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8989 ; 138  |};
                             8990 ; 139  |
                             8991 ; 140  |typedef struct {
                             8992 ; 141  |    WORD m_wLength;
                             8993 ; 142  |    WORD m_wMessage;
                             8994 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8995 ; 144  |} Message;
                             8996 ; 145  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8997 ; 146  |struct MessageQueueDescriptor
                             8998 ; 147  |{
                             8999 ; 148  |        int *m_pBase;
                             9000 ; 149  |        int m_iModulo;
                             9001 ; 150  |        int m_iSize;
                             9002 ; 151  |        int *m_pHead;
                             9003 ; 152  |        int *m_pTail;
                             9004 ; 153  |};
                             9005 ; 154  |
                             9006 ; 155  |struct ModuleEntry
                             9007 ; 156  |{
                             9008 ; 157  |    int m_iSignaledEventMask;
                             9009 ; 158  |    int m_iWaitEventMask;
                             9010 ; 159  |    int m_iResourceOfCode;
                             9011 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9012 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9013 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9014 ; 163  |    int m_uTimeOutHigh;
                             9015 ; 164  |    int m_uTimeOutLow;
                             9016 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9017 ; 166  |};
                             9018 ; 167  |
                             9019 ; 168  |union WaitMask{
                             9020 ; 169  |    struct B{
                             9021 ; 170  |        unsigned int m_bNone     :1;
                             9022 ; 171  |        unsigned int m_bMessage  :1;
                             9023 ; 172  |        unsigned int m_bTimer    :1;
                             9024 ; 173  |        unsigned int m_bButton   :1;
                             9025 ; 174  |    } B;
                             9026 ; 175  |    int I;
                             9027 ; 176  |} ;
                             9028 ; 177  |
                             9029 ; 178  |
                             9030 ; 179  |struct Button {
                             9031 ; 180  |        WORD wButtonEvent;
                             9032 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9033 ; 182  |};
                             9034 ; 183  |
                             9035 ; 184  |struct Message {
                             9036 ; 185  |        WORD wMsgLength;
                             9037 ; 186  |        WORD wMsgCommand;
                             9038 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9039 ; 188  |};
                             9040 ; 189  |
                             9041 ; 190  |union EventTypes {
                             9042 ; 191  |        struct CMessage msg;
                             9043 ; 192  |        struct Button Button ;
                             9044 ; 193  |        struct Message Message;
                             9045 ; 194  |};
                             9046 ; 195  |
                             9047 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9048 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9049 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9050 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9051 ; 200  |
                             9052 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9053 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9054 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9055 ; 204  |
                             9056 ; 205  |#if DEBUG
                             9057 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9058 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9059 ; 208  |#else 
                             9060 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9061 ; 210  |#define DebugBuildAssert(x)    
                             9062 ; 211  |#endif
                             9063 ; 212  |
                             9064 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9065 ; 214  |//  #pragma asm
                             9066 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9067 ; 216  |//  #pragma endasm
                             9068 ; 217  |
                             9069 ; 218  |
                             9070 ; 219  |#ifdef COLOR_262K
                             9071 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9072 ; 221  |#elif defined(COLOR_65K)
                             9073 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9074 ; 223  |#else
                             9075 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9076 ; 225  |#endif
                             9077 ; 226  |    
                             9078 ; 227  |#endif // #ifndef _TYPES_H
                             9079 
                             9081 
                             9082 ; 31   |
                             9083 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9084 ; 33   |
                             9085 ; 34   |//   SWIZZLE STMP3500 Registers 
                             9086 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                             9087 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9088 ; 37   |
                             9089 ; 38   |
                             9090 ; 39   |
                             9091 ; 40   |
                             9092 ; 41   |
                             9093 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                             9094 ; 43   |
                             9095 ; 44   |
                             9096 ; 45   |
                             9097 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                             9098 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                             9099 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                             9100 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                             9101 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                             9102 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                             9103 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                             9104 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                             9105 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                             9106 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                             9107 ; 56   |
                             9108 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                             9109 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                             9110 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                             9111 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                             9112 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                             9113 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                             9114 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                             9115 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                             9116 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9117 ; 66   |
                             9118 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                             9119 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                             9120 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                             9121 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                             9122 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                             9123 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                             9124 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                             9125 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                             9126 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                             9127 ; 76   |
                             9128 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                             9129 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                             9130 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                             9131 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                             9132 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                             9133 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                             9134 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                             9135 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                             9136 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                             9137 ; 86   |
                             9138 ; 87   |////////////////////////////////////////////////////////////////////////////////
                             9139 ; 88   |//  Bit Manipulation Unit Registers
                             9140 ; 89   |////////////////////////////////////////////////////////////////////////////////
                             9141 ; 90   |typedef union
                             9142 ; 91   |{
                             9143 ; 92   |    struct
                             9144 ; 93   |    {
                             9145 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                             9146 ; 95   |    int LA      :1;     /* Left Align Data                          */
                             9147 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                             9148 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                             9149 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                             9150 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                             9151 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                             9152 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                             9153 ; 102  |    } B;
                             9154 ; 103  |    int I;
                             9155 ; 104  |    unsigned U;
                             9156 ; 105  |} swizzlecsr1_type;
                             9157 ; 106  |////////////////////////////////////////////////////////////////////////////////
                             9158 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                             9159 ; 108  |
                             9160 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                             9161 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                             9162 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                             9163 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                             9164 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                             9165 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                             9166 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                             9167 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                             9168 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9169 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                             9170 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                             9171 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                             9172 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                             9173 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                             9174 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                             9175 ; 124  |
                             9176 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                             9177 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                             9178 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                             9179 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                             9180 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                             9181 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                             9182 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                             9183 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                             9184 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                             9185 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                             9186 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                             9187 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                             9188 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                             9189 ; 138  |
                             9190 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                             9191 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                             9192 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                             9193 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                             9194 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                             9195 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                             9196 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                             9197 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                             9198 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                             9199 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                             9200 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                             9201 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                             9202 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                             9203 ; 152  |
                             9204 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                             9205 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                             9206 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                             9207 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                             9208 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                             9209 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                             9210 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                             9211 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                             9212 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                             9213 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                             9214 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                             9215 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                             9216 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                             9217 ; 166  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9218 ; 167  |///////////////////////////////////////////////////////////////////////////////
                             9219 ; 168  |typedef union
                             9220 ; 169  |{
                             9221 ; 170  |    struct
                             9222 ; 171  |    {
                             9223 ; 172  |    int KICK    :1;         /* Start transfer                      */
                             9224 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                             9225 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                             9226 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                             9227 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                             9228 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                             9229 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                             9230 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                             9231 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                             9232 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                             9233 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                             9234 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                             9235 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                             9236 ; 185  |    } B;
                             9237 ; 186  |    unsigned int I;
                             9238 ; 187  |    unsigned int U;
                             9239 ; 188  |} swizzlecsr2_type;
                             9240 ; 189  |///////////////////////////////////////////////////////////////////////////////
                             9241 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                             9242 ; 191  |
                             9243 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                             9244 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                             9245 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                             9246 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                             9247 ; 196  |
                             9248 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                             9249 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                             9250 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                             9251 ; 200  |
                             9252 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                             9253 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                             9254 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                             9255 ; 204  |
                             9256 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                             9257 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                             9258 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                             9259 ; 208  |
                             9260 ; 209  |///////////////////////////////////////////////////////////////////////////////
                             9261 ; 210  |typedef union
                             9262 ; 211  |{
                             9263 ; 212  |    struct
                             9264 ; 213  |    {
                             9265 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                             9266 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                             9267 ; 216  |    } B;
                             9268 ; 217  |    int I;
                             9269 ; 218  |    unsigned U;
                             9270 ; 219  |} swizzlesizer_type;
                             9271 ; 220  |///////////////////////////////////////////////////////////////////////////////
                             9272 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                             9273 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9274 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                             9275 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                             9276 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                             9277 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                             9278 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                             9279 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                             9280 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                             9281 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                             9282 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                             9283 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                             9284 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                             9285 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                             9286 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                             9287 ; 236  |
                             9288 ; 237  |
                             9289 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                             9290 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                             9291 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                             9292 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                             9293 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                             9294 ; 243  |
                             9295 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                             9296 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                             9297 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                             9298 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                             9299 ; 248  |
                             9300 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                             9301 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                             9302 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                             9303 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                             9304 ; 253  |
                             9305 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                             9306 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                             9307 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                             9308 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                             9309 ; 258  |
                             9310 ; 259  |///////////////////////////////////////////////////////////////////////////////
                             9311 ; 260  |typedef union
                             9312 ; 261  |{
                             9313 ; 262  |    struct
                             9314 ; 263  |    {
                             9315 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                             9316 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                             9317 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                             9318 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9319 ; 268  |    int I;
                             9320 ; 269  |    unsigned U;
                             9321 ; 270  |} swizzlediv3ur_type;
                             9322 ; 271  |///////////////////////////////////////////////////////////////////////////////
                             9323 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                             9324 ; 273  |
                             9325 ; 274  |#endif
                             9326 ; 275  |
                             9327 
                             9329 
                             9330 ; 33   |#include "regssdram.h"
                             9331 
                             9333 
                             9334 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9335 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                             9336 ; 3    |//;  File        : regssdram.inc
                             9337 ; 4    |//;  Description : Mixed Signal IP Register definition
                             9338 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9339 ; 6    |
                             9340 ; 7    |// The following naming conventions are followed in this file.
                             9341 ; 8    |// All registers are named using the format...
                             9342 ; 9    |//     HW_<module>_<regname>
                             9343 ; 10   |// where <module> is the module name which can be any of the following...
                             9344 ; 11   |//     SYSTEM
                             9345 ; 12   |// (Note that when there is more than one copy of a particular module, the
                             9346 ; 13   |// module name includes a number starting from 0 for the first instance of
                             9347 ; 14   |// that module)
                             9348 ; 15   |// <regname> is the specific register within that module
                             9349 ; 16   |// We also define the following...
                             9350 ; 17   |//     HW_<module>_<regname>_BITPOS
                             9351 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9352 ; 19   |//     HW_<module>_<regname>_SETMASK
                             9353 ; 20   |// which does something else, and
                             9354 ; 21   |//     HW_<module>_<regname>_CLRMASK
                             9355 ; 22   |// which does something else.
                             9356 ; 23   |// Other rules
                             9357 ; 24   |//     All caps
                             9358 ; 25   |//     Numeric identifiers start at 0
                             9359 ; 26   |
                             9360 ; 27   |#if !(defined(regssdraminc))
                             9361 ; 28   |#define regssdraminc 1
                             9362 ; 29   |
                             9363 ; 30   |#include "types.h"
                             9364 
                             9366 
                             9367 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9368 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9369 ; 3    |//
                             9370 ; 4    |// Filename: types.h
                             9371 ; 5    |// Description: Standard data types
                             9372 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9373 ; 7    |
                             9374 ; 8    |#ifndef _TYPES_H
                             9375 ; 9    |#define _TYPES_H
                             9376 ; 10   |
                             9377 ; 11   |// TODO:  move this outta here!
                             9378 ; 12   |#if !defined(NOERROR)
                             9379 ; 13   |#define NOERROR 0
                             9380 ; 14   |#define SUCCESS 0
                             9381 ; 15   |#endif 
                             9382 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9383 ; 17   |#define SUCCESS  0
                             9384 ; 18   |#endif
                             9385 ; 19   |#if !defined(ERROR)
                             9386 ; 20   |#define ERROR   -1
                             9387 ; 21   |#endif
                             9388 ; 22   |#if !defined(FALSE)
                             9389 ; 23   |#define FALSE 0
                             9390 ; 24   |#endif
                             9391 ; 25   |#if !defined(TRUE)
                             9392 ; 26   |#define TRUE  1
                             9393 ; 27   |#endif
                             9394 ; 28   |
                             9395 ; 29   |#if !defined(NULL)
                             9396 ; 30   |#define NULL 0
                             9397 ; 31   |#endif
                             9398 ; 32   |
                             9399 ; 33   |#define MAX_INT     0x7FFFFF
                             9400 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9401 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9402 ; 36   |#define MAX_ULONG   (-1) 
                             9403 ; 37   |
                             9404 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9405 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9406 ; 40   |
                             9407 ; 41   |
                             9408 ; 42   |#define BYTE    unsigned char       // btVarName
                             9409 ; 43   |#define CHAR    signed char         // cVarName
                             9410 ; 44   |#define USHORT  unsigned short      // usVarName
                             9411 ; 45   |#define SHORT   unsigned short      // sVarName
                             9412 ; 46   |#define WORD    unsigned int        // wVarName
                             9413 ; 47   |#define INT     signed int          // iVarName
                             9414 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9415 ; 49   |#define LONG    signed long         // lVarName
                             9416 ; 50   |#define BOOL    unsigned int        // bVarName
                             9417 ; 51   |#define FRACT   _fract              // frVarName
                             9418 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9419 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9420 ; 54   |#define FLOAT   float               // fVarName
                             9421 ; 55   |#define DBL     double              // dVarName
                             9422 ; 56   |#define ENUM    enum                // eVarName
                             9423 ; 57   |#define CMX     _complex            // cmxVarName
                             9424 ; 58   |typedef WORD UCS3;                   // 
                             9425 ; 59   |
                             9426 ; 60   |#define UINT16  unsigned short
                             9427 ; 61   |#define UINT8   unsigned char   
                             9428 ; 62   |#define UINT32  unsigned long
                             9429 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9430 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9431 ; 65   |#define WCHAR   UINT16
                             9432 ; 66   |
                             9433 ; 67   |//UINT128 is 16 bytes or 6 words
                             9434 ; 68   |typedef struct UINT128_3500 {   
                             9435 ; 69   |    int val[6];     
                             9436 ; 70   |} UINT128_3500;
                             9437 ; 71   |
                             9438 ; 72   |#define UINT128   UINT128_3500
                             9439 ; 73   |
                             9440 ; 74   |// Little endian word packed byte strings:   
                             9441 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9442 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9443 ; 77   |// Little endian word packed byte strings:   
                             9444 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9445 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9446 ; 80   |
                             9447 ; 81   |// Declare Memory Spaces To Use When Coding
                             9448 ; 82   |// A. Sector Buffers
                             9449 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9450 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9451 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9452 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9453 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9454 ; 88   |// B. Media DDI Memory
                             9455 ; 89   |#define MEDIA_DDI_MEM _Y
                             9456 ; 90   |
                             9457 ; 91   |
                             9458 ; 92   |
                             9459 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9460 ; 94   |// Examples of circular pointers:
                             9461 ; 95   |//    INT CIRC cpiVarName
                             9462 ; 96   |//    DWORD CIRC cpdwVarName
                             9463 ; 97   |
                             9464 ; 98   |#define RETCODE INT                 // rcVarName
                             9465 ; 99   |
                             9466 ; 100  |// generic bitfield structure
                             9467 ; 101  |struct Bitfield {
                             9468 ; 102  |    unsigned int B0  :1;
                             9469 ; 103  |    unsigned int B1  :1;
                             9470 ; 104  |    unsigned int B2  :1;
                             9471 ; 105  |    unsigned int B3  :1;
                             9472 ; 106  |    unsigned int B4  :1;
                             9473 ; 107  |    unsigned int B5  :1;
                             9474 ; 108  |    unsigned int B6  :1;
                             9475 ; 109  |    unsigned int B7  :1;
                             9476 ; 110  |    unsigned int B8  :1;
                             9477 ; 111  |    unsigned int B9  :1;
                             9478 ; 112  |    unsigned int B10 :1;
                             9479 ; 113  |    unsigned int B11 :1;
                             9480 ; 114  |    unsigned int B12 :1;
                             9481 ; 115  |    unsigned int B13 :1;
                             9482 ; 116  |    unsigned int B14 :1;
                             9483 ; 117  |    unsigned int B15 :1;
                             9484 ; 118  |    unsigned int B16 :1;
                             9485 ; 119  |    unsigned int B17 :1;
                             9486 ; 120  |    unsigned int B18 :1;
                             9487 ; 121  |    unsigned int B19 :1;
                             9488 ; 122  |    unsigned int B20 :1;
                             9489 ; 123  |    unsigned int B21 :1;
                             9490 ; 124  |    unsigned int B22 :1;
                             9491 ; 125  |    unsigned int B23 :1;
                             9492 ; 126  |};
                             9493 ; 127  |
                             9494 ; 128  |union BitInt {
                             9495 ; 129  |        struct Bitfield B;
                             9496 ; 130  |        int        I;
                             9497 ; 131  |};
                             9498 ; 132  |
                             9499 ; 133  |#define MAX_MSG_LENGTH 10
                             9500 ; 134  |struct CMessage
                             9501 ; 135  |{
                             9502 ; 136  |        unsigned int m_uLength;
                             9503 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9504 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9505 ; 139  |
                             9506 ; 140  |typedef struct {
                             9507 ; 141  |    WORD m_wLength;
                             9508 ; 142  |    WORD m_wMessage;
                             9509 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9510 ; 144  |} Message;
                             9511 ; 145  |
                             9512 ; 146  |struct MessageQueueDescriptor
                             9513 ; 147  |{
                             9514 ; 148  |        int *m_pBase;
                             9515 ; 149  |        int m_iModulo;
                             9516 ; 150  |        int m_iSize;
                             9517 ; 151  |        int *m_pHead;
                             9518 ; 152  |        int *m_pTail;
                             9519 ; 153  |};
                             9520 ; 154  |
                             9521 ; 155  |struct ModuleEntry
                             9522 ; 156  |{
                             9523 ; 157  |    int m_iSignaledEventMask;
                             9524 ; 158  |    int m_iWaitEventMask;
                             9525 ; 159  |    int m_iResourceOfCode;
                             9526 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9527 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9528 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9529 ; 163  |    int m_uTimeOutHigh;
                             9530 ; 164  |    int m_uTimeOutLow;
                             9531 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9532 ; 166  |};
                             9533 ; 167  |
                             9534 ; 168  |union WaitMask{
                             9535 ; 169  |    struct B{
                             9536 ; 170  |        unsigned int m_bNone     :1;
                             9537 ; 171  |        unsigned int m_bMessage  :1;
                             9538 ; 172  |        unsigned int m_bTimer    :1;
                             9539 ; 173  |        unsigned int m_bButton   :1;
                             9540 ; 174  |    } B;
                             9541 ; 175  |    int I;
                             9542 ; 176  |} ;
                             9543 ; 177  |
                             9544 ; 178  |
                             9545 ; 179  |struct Button {
                             9546 ; 180  |        WORD wButtonEvent;
                             9547 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9548 ; 182  |};
                             9549 ; 183  |
                             9550 ; 184  |struct Message {
                             9551 ; 185  |        WORD wMsgLength;
                             9552 ; 186  |        WORD wMsgCommand;
                             9553 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9554 ; 188  |};
                             9555 ; 189  |
                             9556 ; 190  |union EventTypes {
                             9557 ; 191  |        struct CMessage msg;
                             9558 ; 192  |        struct Button Button ;
                             9559 ; 193  |        struct Message Message;
                             9560 ; 194  |};
                             9561 ; 195  |
                             9562 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9563 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9564 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9565 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9566 ; 200  |
                             9567 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9568 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9569 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9570 ; 204  |
                             9571 ; 205  |#if DEBUG
                             9572 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9573 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9574 ; 208  |#else 
                             9575 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9576 ; 210  |#define DebugBuildAssert(x)    
                             9577 ; 211  |#endif
                             9578 ; 212  |
                             9579 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9580 ; 214  |//  #pragma asm
                             9581 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9582 ; 216  |//  #pragma endasm
                             9583 ; 217  |
                             9584 ; 218  |
                             9585 ; 219  |#ifdef COLOR_262K
                             9586 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9587 ; 221  |#elif defined(COLOR_65K)
                             9588 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9589 ; 223  |#else
                             9590 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9591 ; 225  |#endif
                             9592 ; 226  |    
                             9593 ; 227  |#endif // #ifndef _TYPES_H
                             9594 
                             9596 
                             9597 ; 31   |
                             9598 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                             9599 ; 33   |
                             9600 ; 34   |
                             9601 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                             9602 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                             9603 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                             9604 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                             9605 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                             9606 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                             9607 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                             9608 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                             9609 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                             9610 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                             9611 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                             9612 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                             9613 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                             9614 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                             9615 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                             9616 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                             9617 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                             9618 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                             9619 ; 53   |
                             9620 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                             9621 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                             9622 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                             9623 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                             9624 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9625 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                             9626 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                             9627 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                             9628 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                             9629 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                             9630 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                             9631 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                             9632 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                             9633 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                             9634 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                             9635 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                             9636 ; 70   |
                             9637 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                             9638 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                             9639 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                             9640 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                             9641 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                             9642 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                             9643 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                             9644 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                             9645 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                             9646 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                             9647 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                             9648 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                             9649 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                             9650 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                             9651 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                             9652 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                             9653 ; 87   |
                             9654 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                             9655 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                             9656 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                             9657 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                             9658 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                             9659 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                             9660 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                             9661 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                             9662 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                             9663 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                             9664 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                             9665 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                             9666 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                             9667 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                             9668 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                             9669 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                             9670 ; 104  |
                             9671 ; 105  |typedef union               
                             9672 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9673 ; 107  |    struct {
                             9674 ; 108  |        int SDRAMEN                     :1;
                             9675 ; 109  |        int IE                          :1;
                             9676 ; 110  |        int RNW                         :1;
                             9677 ; 111  |        int KICK                        :1;
                             9678 ; 112  |        int LM                          :1;
                             9679 ; 113  |        int ISTAT                       :1;
                             9680 ; 114  |        int PWDN                        :1;
                             9681 ; 115  |        int RSVD                        :1;
                             9682 ; 116  |        int SBYTE                       :2;
                             9683 ; 117  |        int MEM                         :2;
                             9684 ; 118  |        int BIGE                        :1;
                             9685 ; 119  |        int ASIZE                       :3;
                             9686 ; 120  |        int UKICK                       :1;
                             9687 ; 121  |        int DIV                         :4;
                             9688 ; 122  |        int MULTI                       :1;
                             9689 ; 123  |        int SDRAM                       :1;
                             9690 ; 124  |        int SIGN                        :1;
                             9691 ; 125  |    } B;
                             9692 ; 126  |    int I;
                             9693 ; 127  |} sdramcsr_type;
                             9694 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                             9695 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                             9696 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                             9697 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                             9698 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                             9699 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                             9700 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                             9701 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                             9702 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                             9703 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                             9704 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                             9705 ; 139  |
                             9706 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                             9707 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                             9708 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                             9709 ; 143  |
                             9710 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                             9711 ; 145  |
                             9712 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                             9713 ; 147  |
                             9714 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             9715 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                             9716 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                             9717 ; 151  |
                             9718 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                             9719 ; 153  |
                             9720 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                             9721 ; 155  |
                             9722 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                             9723 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                             9724 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                             9725 ; 159  |
                             9726 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                             9727 ; 161  |
                             9728 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                             9729 ; 163  |
                             9730 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                             9731 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                             9732 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                             9733 ; 167  |
                             9734 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9735 ; 169  |
                             9736 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                             9737 ; 171  |
                             9738 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                             9739 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                             9740 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                             9741 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                             9742 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                             9743 ; 177  |
                             9744 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                             9745 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                             9746 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                             9747 ; 181  |
                             9748 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                             9749 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                             9750 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                             9751 ; 185  |
                             9752 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                             9753 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                             9754 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                             9755 ; 189  |
                             9756 ; 190  |typedef union               
                             9757 ; 191  |{
                             9758 ; 192  |    struct {
                             9759 ; 193  |        int INIT                :16;
                             9760 ; 194  |        int TRP                 :4;
                             9761 ; 195  |        int TRFC                :4;
                             9762 ; 196  |    } B;
                             9763 ; 197  |    int I;
                             9764 ; 198  |} sdramtimer1_type;
                             9765 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                             9766 ; 200  |
                             9767 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                             9768 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                             9769 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                             9770 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                             9771 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                             9772 ; 206  |
                             9773 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                             9774 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                             9775 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                             9776 ; 210  |
                             9777 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                             9778 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                             9779 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                             9780 ; 214  |
                             9781 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                             9782 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                             9783 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                             9784 ; 218  |
                             9785 ; 219  |typedef union               
                             9786 ; 220  |{
                             9787 ; 221  |    struct {
                             9788 ; 222  |        int TXSR                :4;
                             9789 ; 223  |        int TREF                :12;
                             9790 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9791 ; 225  |        int RSVD                :4; 
                             9792 ; 226  |    } B;
                             9793 ; 227  |    int I;
                             9794 ; 228  |} sdramtimer2_type;
                             9795 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                             9796 ; 230  |
                             9797 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             9798 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                             9799 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                             9800 ; 234  |
                             9801 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                             9802 ; 236  |
                             9803 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                             9804 ; 238  |
                             9805 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                             9806 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                             9807 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                             9808 ; 242  |
                             9809 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                             9810 ; 244  |
                             9811 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                             9812 ; 246  |
                             9813 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9814 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                             9815 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                             9816 ; 250  |
                             9817 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                             9818 ; 252  |
                             9819 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                             9820 ; 254  |
                             9821 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                             9822 ; 256  |
                             9823 ; 257  |typedef union               
                             9824 ; 258  |{
                             9825 ; 259  |    struct {
                             9826 ; 260  |        int VALUE               :14;
                             9827 ; 261  |        int RSVD                :10; 
                             9828 ; 262  |    } B;
                             9829 ; 263  |    int I;
                             9830 ; 264  |} sdrammode_type;
                             9831 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                             9832 ; 266  |
                             9833 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                             9834 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                             9835 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                             9836 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                             9837 ; 271  |
                             9838 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                             9839 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                             9840 ; 274  |
                             9841 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                             9842 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                             9843 ; 277  |
                             9844 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                             9845 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                             9846 ; 280  |
                             9847 ; 281  |typedef union               
                             9848 ; 282  |{
                             9849 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9850 ; 284  |        int COLWIDTH               :4;
                             9851 ; 285  |        int ROWWIDTH               :4; 
                             9852 ; 286  |    } B;
                             9853 ; 287  |    int I;
                             9854 ; 288  |} sdramtype_type;
                             9855 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                             9856 ; 290  |
                             9857 ; 291  |#endif
                             9858 ; 292  |
                             9859 ; 293  |
                             9860 ; 294  |
                             9861 ; 295  |
                             9862 ; 296  |
                             9863 ; 297  |
                             9864 
                             9866 
                             9867 ; 34   |#include "regstb.h"
                             9868 
                             9870 
                             9871 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9872 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             9873 ; 3    |// Filename: regstb.inc
                             9874 ; 4    |// Description: Register definitions for Trace Buffer
                             9875 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             9876 ; 6    |// The following naming conventions are followed in this file.
                             9877 ; 7    |// All registers are named using the format...
                             9878 ; 8    |//     HW_<module>_<regname>
                             9879 ; 9    |// where <module> is the module name which can be any of the following...
                             9880 ; 10   |//     USB20
                             9881 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9882 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9883 ; 13   |// that module)
                             9884 ; 14   |// <regname> is the specific register within that module
                             9885 ; 15   |// We also define the following...
                             9886 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9887 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9888 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9889 ; 19   |// which does something else, and
                             9890 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             9891 ; 21   |// which does something else.
                             9892 ; 22   |// Other rules
                             9893 ; 23   |//     All caps
                             9894 ; 24   |//     Numeric identifiers start at 0
                             9895 ; 25   |#if !(defined(regstbinc))
                             9896 ; 26   |#define regstbinc 1
                             9897 ; 27   |
                             9898 ; 28   |#include "types.h"
                             9899 
                             9901 
                             9902 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9903 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9904 ; 3    |//
                             9905 ; 4    |// Filename: types.h
                             9906 ; 5    |// Description: Standard data types
                             9907 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9908 ; 7    |
                             9909 ; 8    |#ifndef _TYPES_H
                             9910 ; 9    |#define _TYPES_H
                             9911 ; 10   |
                             9912 ; 11   |// TODO:  move this outta here!
                             9913 ; 12   |#if !defined(NOERROR)
                             9914 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9915 ; 14   |#define SUCCESS 0
                             9916 ; 15   |#endif 
                             9917 ; 16   |#if !defined(SUCCESS)
                             9918 ; 17   |#define SUCCESS  0
                             9919 ; 18   |#endif
                             9920 ; 19   |#if !defined(ERROR)
                             9921 ; 20   |#define ERROR   -1
                             9922 ; 21   |#endif
                             9923 ; 22   |#if !defined(FALSE)
                             9924 ; 23   |#define FALSE 0
                             9925 ; 24   |#endif
                             9926 ; 25   |#if !defined(TRUE)
                             9927 ; 26   |#define TRUE  1
                             9928 ; 27   |#endif
                             9929 ; 28   |
                             9930 ; 29   |#if !defined(NULL)
                             9931 ; 30   |#define NULL 0
                             9932 ; 31   |#endif
                             9933 ; 32   |
                             9934 ; 33   |#define MAX_INT     0x7FFFFF
                             9935 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9936 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9937 ; 36   |#define MAX_ULONG   (-1) 
                             9938 ; 37   |
                             9939 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9940 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9941 ; 40   |
                             9942 ; 41   |
                             9943 ; 42   |#define BYTE    unsigned char       // btVarName
                             9944 ; 43   |#define CHAR    signed char         // cVarName
                             9945 ; 44   |#define USHORT  unsigned short      // usVarName
                             9946 ; 45   |#define SHORT   unsigned short      // sVarName
                             9947 ; 46   |#define WORD    unsigned int        // wVarName
                             9948 ; 47   |#define INT     signed int          // iVarName
                             9949 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9950 ; 49   |#define LONG    signed long         // lVarName
                             9951 ; 50   |#define BOOL    unsigned int        // bVarName
                             9952 ; 51   |#define FRACT   _fract              // frVarName
                             9953 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9954 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9955 ; 54   |#define FLOAT   float               // fVarName
                             9956 ; 55   |#define DBL     double              // dVarName
                             9957 ; 56   |#define ENUM    enum                // eVarName
                             9958 ; 57   |#define CMX     _complex            // cmxVarName
                             9959 ; 58   |typedef WORD UCS3;                   // 
                             9960 ; 59   |
                             9961 ; 60   |#define UINT16  unsigned short
                             9962 ; 61   |#define UINT8   unsigned char   
                             9963 ; 62   |#define UINT32  unsigned long
                             9964 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9965 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9966 ; 65   |#define WCHAR   UINT16
                             9967 ; 66   |
                             9968 ; 67   |//UINT128 is 16 bytes or 6 words
                             9969 ; 68   |typedef struct UINT128_3500 {   
                             9970 ; 69   |    int val[6];     
                             9971 ; 70   |} UINT128_3500;
                             9972 ; 71   |
                             9973 ; 72   |#define UINT128   UINT128_3500
                             9974 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9975 ; 74   |// Little endian word packed byte strings:   
                             9976 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9977 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9978 ; 77   |// Little endian word packed byte strings:   
                             9979 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9980 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9981 ; 80   |
                             9982 ; 81   |// Declare Memory Spaces To Use When Coding
                             9983 ; 82   |// A. Sector Buffers
                             9984 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9985 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9986 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9987 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9988 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9989 ; 88   |// B. Media DDI Memory
                             9990 ; 89   |#define MEDIA_DDI_MEM _Y
                             9991 ; 90   |
                             9992 ; 91   |
                             9993 ; 92   |
                             9994 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9995 ; 94   |// Examples of circular pointers:
                             9996 ; 95   |//    INT CIRC cpiVarName
                             9997 ; 96   |//    DWORD CIRC cpdwVarName
                             9998 ; 97   |
                             9999 ; 98   |#define RETCODE INT                 // rcVarName
                            10000 ; 99   |
                            10001 ; 100  |// generic bitfield structure
                            10002 ; 101  |struct Bitfield {
                            10003 ; 102  |    unsigned int B0  :1;
                            10004 ; 103  |    unsigned int B1  :1;
                            10005 ; 104  |    unsigned int B2  :1;
                            10006 ; 105  |    unsigned int B3  :1;
                            10007 ; 106  |    unsigned int B4  :1;
                            10008 ; 107  |    unsigned int B5  :1;
                            10009 ; 108  |    unsigned int B6  :1;
                            10010 ; 109  |    unsigned int B7  :1;
                            10011 ; 110  |    unsigned int B8  :1;
                            10012 ; 111  |    unsigned int B9  :1;
                            10013 ; 112  |    unsigned int B10 :1;
                            10014 ; 113  |    unsigned int B11 :1;
                            10015 ; 114  |    unsigned int B12 :1;
                            10016 ; 115  |    unsigned int B13 :1;
                            10017 ; 116  |    unsigned int B14 :1;
                            10018 ; 117  |    unsigned int B15 :1;
                            10019 ; 118  |    unsigned int B16 :1;
                            10020 ; 119  |    unsigned int B17 :1;
                            10021 ; 120  |    unsigned int B18 :1;
                            10022 ; 121  |    unsigned int B19 :1;
                            10023 ; 122  |    unsigned int B20 :1;
                            10024 ; 123  |    unsigned int B21 :1;
                            10025 ; 124  |    unsigned int B22 :1;
                            10026 ; 125  |    unsigned int B23 :1;
                            10027 ; 126  |};
                            10028 ; 127  |
                            10029 ; 128  |union BitInt {
                            10030 ; 129  |        struct Bitfield B;
                            10031 ; 130  |        int        I;
                            10032 ; 131  |};
                            10033 ; 132  |
                            10034 ; 133  |#define MAX_MSG_LENGTH 10
                            10035 ; 134  |struct CMessage
                            10036 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10037 ; 136  |        unsigned int m_uLength;
                            10038 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10039 ; 138  |};
                            10040 ; 139  |
                            10041 ; 140  |typedef struct {
                            10042 ; 141  |    WORD m_wLength;
                            10043 ; 142  |    WORD m_wMessage;
                            10044 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10045 ; 144  |} Message;
                            10046 ; 145  |
                            10047 ; 146  |struct MessageQueueDescriptor
                            10048 ; 147  |{
                            10049 ; 148  |        int *m_pBase;
                            10050 ; 149  |        int m_iModulo;
                            10051 ; 150  |        int m_iSize;
                            10052 ; 151  |        int *m_pHead;
                            10053 ; 152  |        int *m_pTail;
                            10054 ; 153  |};
                            10055 ; 154  |
                            10056 ; 155  |struct ModuleEntry
                            10057 ; 156  |{
                            10058 ; 157  |    int m_iSignaledEventMask;
                            10059 ; 158  |    int m_iWaitEventMask;
                            10060 ; 159  |    int m_iResourceOfCode;
                            10061 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10062 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10063 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10064 ; 163  |    int m_uTimeOutHigh;
                            10065 ; 164  |    int m_uTimeOutLow;
                            10066 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10067 ; 166  |};
                            10068 ; 167  |
                            10069 ; 168  |union WaitMask{
                            10070 ; 169  |    struct B{
                            10071 ; 170  |        unsigned int m_bNone     :1;
                            10072 ; 171  |        unsigned int m_bMessage  :1;
                            10073 ; 172  |        unsigned int m_bTimer    :1;
                            10074 ; 173  |        unsigned int m_bButton   :1;
                            10075 ; 174  |    } B;
                            10076 ; 175  |    int I;
                            10077 ; 176  |} ;
                            10078 ; 177  |
                            10079 ; 178  |
                            10080 ; 179  |struct Button {
                            10081 ; 180  |        WORD wButtonEvent;
                            10082 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10083 ; 182  |};
                            10084 ; 183  |
                            10085 ; 184  |struct Message {
                            10086 ; 185  |        WORD wMsgLength;
                            10087 ; 186  |        WORD wMsgCommand;
                            10088 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10089 ; 188  |};
                            10090 ; 189  |
                            10091 ; 190  |union EventTypes {
                            10092 ; 191  |        struct CMessage msg;
                            10093 ; 192  |        struct Button Button ;
                            10094 ; 193  |        struct Message Message;
                            10095 ; 194  |};
                            10096 ; 195  |
                            10097 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10098 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10099 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10100 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10101 ; 200  |
                            10102 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10103 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10104 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10105 ; 204  |
                            10106 ; 205  |#if DEBUG
                            10107 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10108 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10109 ; 208  |#else 
                            10110 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10111 ; 210  |#define DebugBuildAssert(x)    
                            10112 ; 211  |#endif
                            10113 ; 212  |
                            10114 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10115 ; 214  |//  #pragma asm
                            10116 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10117 ; 216  |//  #pragma endasm
                            10118 ; 217  |
                            10119 ; 218  |
                            10120 ; 219  |#ifdef COLOR_262K
                            10121 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10122 ; 221  |#elif defined(COLOR_65K)
                            10123 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10124 ; 223  |#else
                            10125 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10126 ; 225  |#endif
                            10127 ; 226  |    
                            10128 ; 227  |#endif // #ifndef _TYPES_H
                            10129 
                            10131 
                            10132 ; 29   |
                            10133 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10134 ; 31   |
                            10135 ; 32   |//   Trace Buffer STMP Registers 
                            10136 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            10137 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10138 ; 35   |
                            10139 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            10140 ; 37   |
                            10141 ; 38   |
                            10142 ; 39   |
                            10143 ; 40   |
                            10144 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            10145 ; 42   |
                            10146 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            10147 ; 44   |
                            10148 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            10149 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            10150 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            10151 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            10152 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            10153 ; 50   |
                            10154 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            10155 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            10156 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10157 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            10158 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            10159 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            10160 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            10161 ; 58   |
                            10162 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            10163 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            10164 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            10165 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            10166 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            10167 ; 64   |
                            10168 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            10169 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            10170 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            10171 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            10172 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            10173 ; 70   |
                            10174 ; 71   |typedef union               
                            10175 ; 72   |{
                            10176 ; 73   |    struct {
                            10177 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            10178 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            10179 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            10180 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            10181 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            10182 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            10183 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            10184 ; 81   |    } B;
                            10185 ; 82   |    int I;
                            10186 ; 83   |    unsigned int U;
                            10187 ; 84   |} tb_cfg_type;
                            10188 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            10189 ; 86   |
                            10190 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            10191 ; 88   |
                            10192 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            10193 ; 90   |
                            10194 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            10195 ; 92   |
                            10196 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            10197 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            10198 ; 95   |
                            10199 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            10200 ; 97   |
                            10201 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            10202 ; 99   |
                            10203 ; 100  |typedef union               
                            10204 ; 101  |{
                            10205 ; 102  |    struct {
                            10206 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            10207 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            10208 ; 105  |    } B;
                            10209 ; 106  |    int I;
                            10210 ; 107  |    unsigned int U;
                            10211 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10212 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            10213 ; 110  |
                            10214 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            10215 ; 112  |
                            10216 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            10217 ; 114  |
                            10218 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            10219 ; 116  |
                            10220 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            10221 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            10222 ; 119  |
                            10223 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            10224 ; 121  |
                            10225 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            10226 ; 123  |
                            10227 ; 124  |typedef union               
                            10228 ; 125  |{
                            10229 ; 126  |    struct {
                            10230 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            10231 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            10232 ; 129  |    } B;
                            10233 ; 130  |    int I;
                            10234 ; 131  |    unsigned int U;
                            10235 ; 132  |} tb_mod_type;
                            10236 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            10237 ; 134  |
                            10238 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            10239 ; 136  |
                            10240 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            10241 ; 138  |
                            10242 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            10243 ; 140  |
                            10244 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            10245 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            10246 ; 143  |
                            10247 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            10248 ; 145  |
                            10249 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            10250 ; 147  |
                            10251 ; 148  |typedef union               
                            10252 ; 149  |{
                            10253 ; 150  |    struct {
                            10254 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            10255 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            10256 ; 153  |    } B;
                            10257 ; 154  |    int I;
                            10258 ; 155  |    unsigned int U;
                            10259 ; 156  |} tb_cir_type;
                            10260 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            10261 ; 158  |
                            10262 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            10263 ; 160  |
                            10264 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            10265 ; 162  |
                            10266 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            10267 ; 164  |
                            10268 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            10269 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10270 ; 167  |
                            10271 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            10272 ; 169  |
                            10273 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            10274 ; 171  |
                            10275 ; 172  |typedef union               
                            10276 ; 173  |{
                            10277 ; 174  |    struct {
                            10278 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            10279 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            10280 ; 177  |    } B;
                            10281 ; 178  |    int I;
                            10282 ; 179  |    unsigned int U;
                            10283 ; 180  |} tb_obc_type;
                            10284 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            10285 ; 182  |
                            10286 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            10287 ; 184  |
                            10288 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            10289 ; 186  |
                            10290 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            10291 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            10292 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            10293 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            10294 ; 191  |
                            10295 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            10296 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            10297 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            10298 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            10299 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            10300 ; 197  |
                            10301 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            10302 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            10303 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            10304 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            10305 ; 202  |
                            10306 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            10307 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            10308 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            10309 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            10310 ; 207  |
                            10311 ; 208  |typedef union               
                            10312 ; 209  |{
                            10313 ; 210  |    struct {
                            10314 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            10315 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            10316 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            10317 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            10318 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            10319 ; 216  |    } B;
                            10320 ; 217  |    int I;
                            10321 ; 218  |    unsigned int U;
                            10322 ; 219  |} tb_tcs_type;
                            10323 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            10324 ; 221  |
                            10325 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10326 ; 223  |
                            10327 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            10328 ; 225  |
                            10329 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            10330 ; 227  |
                            10331 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            10332 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            10333 ; 230  |
                            10334 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            10335 ; 232  |
                            10336 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            10337 ; 234  |
                            10338 ; 235  |typedef union               
                            10339 ; 236  |{
                            10340 ; 237  |    struct {
                            10341 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            10342 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            10343 ; 240  |    } B;
                            10344 ; 241  |    int I;
                            10345 ; 242  |    unsigned int U;
                            10346 ; 243  |} tb_tvr_type;
                            10347 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            10348 ; 245  |
                            10349 ; 246  |
                            10350 ; 247  |
                            10351 ; 248  |#endif
                            10352 ; 249  |
                            10353 ; 250  |
                            10354 ; 251  |
                            10355 ; 252  |
                            10356 ; 253  |
                            10357 ; 254  |
                            10358 ; 255  |
                            10359 ; 256  |
                            10360 ; 257  |
                            10361 ; 258  |
                            10362 ; 259  |
                            10363 ; 260  |
                            10364 ; 261  |
                            10365 ; 262  |
                            10366 ; 263  |
                            10367 ; 264  |
                            10368 ; 265  |
                            10369 
                            10371 
                            10372 ; 35   |#include "regstimer.h"
                            10373 
                            10375 
                            10376 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10377 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            10378 ; 3    |// Filename: regstimer.inc
                            10379 ; 4    |// Description: Register definitions for  Timers interface
                            10380 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10381 ; 6    |// The following naming conventions are followed in this file.
                            10382 ; 7    |// All registers are named using the format...
                            10383 ; 8    |//     HW_<module>_<regname>
                            10384 ; 9    |// where <module> is the module name which can be any of the following...
                            10385 ; 10   |//     USB20
                            10386 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10387 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10388 ; 13   |// that module)
                            10389 ; 14   |// <regname> is the specific register within that module
                            10390 ; 15   |// We also define the following...
                            10391 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10392 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10393 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10394 ; 19   |// which does something else, and
                            10395 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10396 ; 21   |// which does something else.
                            10397 ; 22   |// Other rules
                            10398 ; 23   |//     All caps
                            10399 ; 24   |//     Numeric identifiers start at 0
                            10400 ; 25   |#if !(defined(regstimerinc))
                            10401 ; 26   |#define regstimerinc 1
                            10402 ; 27   |
                            10403 ; 28   |#include "types.h"
                            10404 
                            10406 
                            10407 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10408 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10409 ; 3    |//
                            10410 ; 4    |// Filename: types.h
                            10411 ; 5    |// Description: Standard data types
                            10412 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10413 ; 7    |
                            10414 ; 8    |#ifndef _TYPES_H
                            10415 ; 9    |#define _TYPES_H
                            10416 ; 10   |
                            10417 ; 11   |// TODO:  move this outta here!
                            10418 ; 12   |#if !defined(NOERROR)
                            10419 ; 13   |#define NOERROR 0
                            10420 ; 14   |#define SUCCESS 0
                            10421 ; 15   |#endif 
                            10422 ; 16   |#if !defined(SUCCESS)
                            10423 ; 17   |#define SUCCESS  0
                            10424 ; 18   |#endif
                            10425 ; 19   |#if !defined(ERROR)
                            10426 ; 20   |#define ERROR   -1
                            10427 ; 21   |#endif
                            10428 ; 22   |#if !defined(FALSE)
                            10429 ; 23   |#define FALSE 0
                            10430 ; 24   |#endif
                            10431 ; 25   |#if !defined(TRUE)
                            10432 ; 26   |#define TRUE  1
                            10433 ; 27   |#endif
                            10434 ; 28   |
                            10435 ; 29   |#if !defined(NULL)
                            10436 ; 30   |#define NULL 0
                            10437 ; 31   |#endif
                            10438 ; 32   |
                            10439 ; 33   |#define MAX_INT     0x7FFFFF
                            10440 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10441 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10442 ; 36   |#define MAX_ULONG   (-1) 
                            10443 ; 37   |
                            10444 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10445 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10446 ; 40   |
                            10447 ; 41   |
                            10448 ; 42   |#define BYTE    unsigned char       // btVarName
                            10449 ; 43   |#define CHAR    signed char         // cVarName
                            10450 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10451 ; 45   |#define SHORT   unsigned short      // sVarName
                            10452 ; 46   |#define WORD    unsigned int        // wVarName
                            10453 ; 47   |#define INT     signed int          // iVarName
                            10454 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10455 ; 49   |#define LONG    signed long         // lVarName
                            10456 ; 50   |#define BOOL    unsigned int        // bVarName
                            10457 ; 51   |#define FRACT   _fract              // frVarName
                            10458 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10459 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10460 ; 54   |#define FLOAT   float               // fVarName
                            10461 ; 55   |#define DBL     double              // dVarName
                            10462 ; 56   |#define ENUM    enum                // eVarName
                            10463 ; 57   |#define CMX     _complex            // cmxVarName
                            10464 ; 58   |typedef WORD UCS3;                   // 
                            10465 ; 59   |
                            10466 ; 60   |#define UINT16  unsigned short
                            10467 ; 61   |#define UINT8   unsigned char   
                            10468 ; 62   |#define UINT32  unsigned long
                            10469 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10470 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10471 ; 65   |#define WCHAR   UINT16
                            10472 ; 66   |
                            10473 ; 67   |//UINT128 is 16 bytes or 6 words
                            10474 ; 68   |typedef struct UINT128_3500 {   
                            10475 ; 69   |    int val[6];     
                            10476 ; 70   |} UINT128_3500;
                            10477 ; 71   |
                            10478 ; 72   |#define UINT128   UINT128_3500
                            10479 ; 73   |
                            10480 ; 74   |// Little endian word packed byte strings:   
                            10481 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10482 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10483 ; 77   |// Little endian word packed byte strings:   
                            10484 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10485 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10486 ; 80   |
                            10487 ; 81   |// Declare Memory Spaces To Use When Coding
                            10488 ; 82   |// A. Sector Buffers
                            10489 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10490 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10491 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10492 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10493 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10494 ; 88   |// B. Media DDI Memory
                            10495 ; 89   |#define MEDIA_DDI_MEM _Y
                            10496 ; 90   |
                            10497 ; 91   |
                            10498 ; 92   |
                            10499 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10500 ; 94   |// Examples of circular pointers:
                            10501 ; 95   |//    INT CIRC cpiVarName
                            10502 ; 96   |//    DWORD CIRC cpdwVarName
                            10503 ; 97   |
                            10504 ; 98   |#define RETCODE INT                 // rcVarName
                            10505 ; 99   |
                            10506 ; 100  |// generic bitfield structure
                            10507 ; 101  |struct Bitfield {
                            10508 ; 102  |    unsigned int B0  :1;
                            10509 ; 103  |    unsigned int B1  :1;
                            10510 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10511 ; 105  |    unsigned int B3  :1;
                            10512 ; 106  |    unsigned int B4  :1;
                            10513 ; 107  |    unsigned int B5  :1;
                            10514 ; 108  |    unsigned int B6  :1;
                            10515 ; 109  |    unsigned int B7  :1;
                            10516 ; 110  |    unsigned int B8  :1;
                            10517 ; 111  |    unsigned int B9  :1;
                            10518 ; 112  |    unsigned int B10 :1;
                            10519 ; 113  |    unsigned int B11 :1;
                            10520 ; 114  |    unsigned int B12 :1;
                            10521 ; 115  |    unsigned int B13 :1;
                            10522 ; 116  |    unsigned int B14 :1;
                            10523 ; 117  |    unsigned int B15 :1;
                            10524 ; 118  |    unsigned int B16 :1;
                            10525 ; 119  |    unsigned int B17 :1;
                            10526 ; 120  |    unsigned int B18 :1;
                            10527 ; 121  |    unsigned int B19 :1;
                            10528 ; 122  |    unsigned int B20 :1;
                            10529 ; 123  |    unsigned int B21 :1;
                            10530 ; 124  |    unsigned int B22 :1;
                            10531 ; 125  |    unsigned int B23 :1;
                            10532 ; 126  |};
                            10533 ; 127  |
                            10534 ; 128  |union BitInt {
                            10535 ; 129  |        struct Bitfield B;
                            10536 ; 130  |        int        I;
                            10537 ; 131  |};
                            10538 ; 132  |
                            10539 ; 133  |#define MAX_MSG_LENGTH 10
                            10540 ; 134  |struct CMessage
                            10541 ; 135  |{
                            10542 ; 136  |        unsigned int m_uLength;
                            10543 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10544 ; 138  |};
                            10545 ; 139  |
                            10546 ; 140  |typedef struct {
                            10547 ; 141  |    WORD m_wLength;
                            10548 ; 142  |    WORD m_wMessage;
                            10549 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10550 ; 144  |} Message;
                            10551 ; 145  |
                            10552 ; 146  |struct MessageQueueDescriptor
                            10553 ; 147  |{
                            10554 ; 148  |        int *m_pBase;
                            10555 ; 149  |        int m_iModulo;
                            10556 ; 150  |        int m_iSize;
                            10557 ; 151  |        int *m_pHead;
                            10558 ; 152  |        int *m_pTail;
                            10559 ; 153  |};
                            10560 ; 154  |
                            10561 ; 155  |struct ModuleEntry
                            10562 ; 156  |{
                            10563 ; 157  |    int m_iSignaledEventMask;
                            10564 ; 158  |    int m_iWaitEventMask;
                            10565 ; 159  |    int m_iResourceOfCode;
                            10566 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10567 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10568 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10569 ; 163  |    int m_uTimeOutHigh;
                            10570 ; 164  |    int m_uTimeOutLow;
                            10571 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10572 ; 166  |};
                            10573 ; 167  |
                            10574 ; 168  |union WaitMask{
                            10575 ; 169  |    struct B{
                            10576 ; 170  |        unsigned int m_bNone     :1;
                            10577 ; 171  |        unsigned int m_bMessage  :1;
                            10578 ; 172  |        unsigned int m_bTimer    :1;
                            10579 ; 173  |        unsigned int m_bButton   :1;
                            10580 ; 174  |    } B;
                            10581 ; 175  |    int I;
                            10582 ; 176  |} ;
                            10583 ; 177  |
                            10584 ; 178  |
                            10585 ; 179  |struct Button {
                            10586 ; 180  |        WORD wButtonEvent;
                            10587 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10588 ; 182  |};
                            10589 ; 183  |
                            10590 ; 184  |struct Message {
                            10591 ; 185  |        WORD wMsgLength;
                            10592 ; 186  |        WORD wMsgCommand;
                            10593 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10594 ; 188  |};
                            10595 ; 189  |
                            10596 ; 190  |union EventTypes {
                            10597 ; 191  |        struct CMessage msg;
                            10598 ; 192  |        struct Button Button ;
                            10599 ; 193  |        struct Message Message;
                            10600 ; 194  |};
                            10601 ; 195  |
                            10602 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10603 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10604 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10605 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10606 ; 200  |
                            10607 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10608 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10609 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10610 ; 204  |
                            10611 ; 205  |#if DEBUG
                            10612 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10613 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10614 ; 208  |#else 
                            10615 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10616 ; 210  |#define DebugBuildAssert(x)    
                            10617 ; 211  |#endif
                            10618 ; 212  |
                            10619 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10620 ; 214  |//  #pragma asm
                            10621 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10622 ; 216  |//  #pragma endasm
                            10623 ; 217  |
                            10624 ; 218  |
                            10625 ; 219  |#ifdef COLOR_262K
                            10626 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10627 ; 221  |#elif defined(COLOR_65K)
                            10628 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10629 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10630 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10631 ; 225  |#endif
                            10632 ; 226  |    
                            10633 ; 227  |#endif // #ifndef _TYPES_H
                            10634 
                            10636 
                            10637 ; 29   |
                            10638 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10639 ; 31   |//   TIMER STMP Registers 
                            10640 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10641 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            10642 ; 34   |
                            10643 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            10644 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            10645 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            10646 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            10647 ; 39   |
                            10648 ; 40   |#define HW_TIMER_NUMBER_0 0
                            10649 ; 41   |#define HW_TIMER_NUMBER_1 1
                            10650 ; 42   |#define HW_TIMER_NUMBER_2 2
                            10651 ; 43   |#define HW_TIMER_NUMBER_3 3
                            10652 ; 44   |
                            10653 ; 45   |#define HW_TMRCSR 0
                            10654 ; 46   |#define HW_TMRCNTR 1
                            10655 ; 47   |
                            10656 ; 48   |
                            10657 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            10658 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            10659 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            10660 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            10661 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            10662 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            10663 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            10664 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            10665 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            10666 ; 58   |
                            10667 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            10668 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            10669 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            10670 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            10671 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            10672 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            10673 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            10674 ; 66   |
                            10675 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            10676 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            10677 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            10678 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            10679 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            10680 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            10681 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            10682 ; 74   |
                            10683 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            10684 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10685 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            10686 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            10687 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            10688 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            10689 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            10690 ; 82   |
                            10691 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            10692 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            10693 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            10694 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            10695 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            10696 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            10697 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            10698 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            10699 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            10700 ; 92   |
                            10701 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            10702 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            10703 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            10704 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            10705 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            10706 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            10707 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            10708 ; 100  |
                            10709 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            10710 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            10711 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            10712 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            10713 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            10714 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            10715 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            10716 ; 108  |
                            10717 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            10718 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            10719 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            10720 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            10721 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            10722 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            10723 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            10724 ; 116  |
                            10725 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            10726 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            10727 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            10728 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            10729 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            10730 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            10731 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            10732 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            10733 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            10734 ; 126  |
                            10735 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            10736 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            10737 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            10738 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            10739 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10740 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            10741 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            10742 ; 134  |
                            10743 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            10744 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            10745 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            10746 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            10747 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            10748 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            10749 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            10750 ; 142  |
                            10751 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            10752 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            10753 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            10754 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            10755 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            10756 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            10757 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            10758 ; 150  |
                            10759 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            10760 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            10761 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            10762 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            10763 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            10764 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            10765 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            10766 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            10767 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            10768 ; 160  |
                            10769 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            10770 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            10771 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            10772 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            10773 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            10774 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            10775 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            10776 ; 168  |
                            10777 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            10778 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            10779 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            10780 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            10781 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            10782 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            10783 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            10784 ; 176  |
                            10785 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            10786 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            10787 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10788 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            10789 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            10790 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            10791 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            10792 ; 184  |
                            10793 ; 185  |typedef union               
                            10794 ; 186  |{
                            10795 ; 187  |    struct {
                            10796 ; 188  |       int TIMER_ENABLE              :1;
                            10797 ; 189  |       int TIMER_INT_EN              :1;
                            10798 ; 190  |       int INVERT                    :1;
                            10799 ; 191  |       int TIMER_CONTROL             :3;
                            10800 ; 192  |       int RSVD0                     :1;
                            10801 ; 193  |       int TIMER_STATUS              :1;
                            10802 ; 194  |       int TIMER_MODE                :2;
                            10803 ; 195  |       int RSVD1                     :13;
                            10804 ; 196  |       int CLKGT                     :1;
                            10805 ; 197  |    } B;
                            10806 ; 198  |    int I;
                            10807 ; 199  |} timercsr_type;
                            10808 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            10809 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            10810 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            10811 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            10812 ; 204  |
                            10813 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            10814 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            10815 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            10816 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            10817 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            10818 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            10819 ; 211  |
                            10820 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            10821 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            10822 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            10823 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            10824 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            10825 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            10826 ; 218  |
                            10827 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            10828 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            10829 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            10830 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            10831 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            10832 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            10833 ; 225  |
                            10834 ; 226  |typedef union               
                            10835 ; 227  |{
                            10836 ; 228  |    struct {
                            10837 ; 229  |       int COUNT                    :24;
                            10838 ; 230  |    } B;
                            10839 ; 231  |    int I;
                            10840 ; 232  |} tmrcntr_type;
                            10841 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10842 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            10843 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            10844 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            10845 ; 237  |
                            10846 ; 238  |
                            10847 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10848 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10849 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            10850 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            10851 ; 243  |
                            10852 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            10853 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            10854 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            10855 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            10856 ; 248  |
                            10857 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            10858 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            10859 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            10860 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            10861 ; 253  |
                            10862 ; 254  |// Timer enable
                            10863 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            10864 ; 256  |// Timer clock gating control
                            10865 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            10866 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            10867 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            10868 ; 260  |#endif
                            10869 ; 261  |
                            10870 ; 262  |
                            10871 ; 263  |
                            10872 ; 264  |
                            10873 
                            10875 
                            10876 ; 36   |#include "regsusb20.h"
                            10877 
                            10879 
                            10880 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10881 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10882 ; 3    |//;  File        : regsusb20ip.inc
                            10883 ; 4    |//;  Description : USB20 IP Register definition
                            10884 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10885 ; 6    |
                            10886 ; 7    |// The following naming conventions are followed in this file.
                            10887 ; 8    |// All registers are named using the format...
                            10888 ; 9    |//     HW_<module>_<regname>
                            10889 ; 10   |// where <module> is the module name which can be any of the following...
                            10890 ; 11   |//     USB20
                            10891 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10892 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10893 ; 14   |// that module)
                            10894 ; 15   |// <regname> is the specific register within that module
                            10895 ; 16   |// We also define the following...
                            10896 ; 17   |//     HW_<module>_<regname>_BITPOS
                            10897 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10898 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10899 ; 20   |// which does something else, and
                            10900 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10901 ; 22   |// which does something else.
                            10902 ; 23   |// Other rules
                            10903 ; 24   |//     All caps
                            10904 ; 25   |//     Numeric identifiers start at 0
                            10905 ; 26   |
                            10906 ; 27   |#if !(defined(regsusb20inc))
                            10907 ; 28   |#define regsusb20inc 1
                            10908 ; 29   |
                            10909 ; 30   |#include "types.h"
                            10910 
                            10912 
                            10913 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10914 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10915 ; 3    |//
                            10916 ; 4    |// Filename: types.h
                            10917 ; 5    |// Description: Standard data types
                            10918 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10919 ; 7    |
                            10920 ; 8    |#ifndef _TYPES_H
                            10921 ; 9    |#define _TYPES_H
                            10922 ; 10   |
                            10923 ; 11   |// TODO:  move this outta here!
                            10924 ; 12   |#if !defined(NOERROR)
                            10925 ; 13   |#define NOERROR 0
                            10926 ; 14   |#define SUCCESS 0
                            10927 ; 15   |#endif 
                            10928 ; 16   |#if !defined(SUCCESS)
                            10929 ; 17   |#define SUCCESS  0
                            10930 ; 18   |#endif
                            10931 ; 19   |#if !defined(ERROR)
                            10932 ; 20   |#define ERROR   -1
                            10933 ; 21   |#endif
                            10934 ; 22   |#if !defined(FALSE)
                            10935 ; 23   |#define FALSE 0
                            10936 ; 24   |#endif
                            10937 ; 25   |#if !defined(TRUE)
                            10938 ; 26   |#define TRUE  1
                            10939 ; 27   |#endif
                            10940 ; 28   |
                            10941 ; 29   |#if !defined(NULL)
                            10942 ; 30   |#define NULL 0
                            10943 ; 31   |#endif
                            10944 ; 32   |
                            10945 ; 33   |#define MAX_INT     0x7FFFFF
                            10946 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10947 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10948 ; 36   |#define MAX_ULONG   (-1) 
                            10949 ; 37   |
                            10950 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10951 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10952 ; 40   |
                            10953 ; 41   |
                            10954 ; 42   |#define BYTE    unsigned char       // btVarName
                            10955 ; 43   |#define CHAR    signed char         // cVarName
                            10956 ; 44   |#define USHORT  unsigned short      // usVarName
                            10957 ; 45   |#define SHORT   unsigned short      // sVarName
                            10958 ; 46   |#define WORD    unsigned int        // wVarName
                            10959 ; 47   |#define INT     signed int          // iVarName
                            10960 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10961 ; 49   |#define LONG    signed long         // lVarName
                            10962 ; 50   |#define BOOL    unsigned int        // bVarName
                            10963 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10964 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10965 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10966 ; 54   |#define FLOAT   float               // fVarName
                            10967 ; 55   |#define DBL     double              // dVarName
                            10968 ; 56   |#define ENUM    enum                // eVarName
                            10969 ; 57   |#define CMX     _complex            // cmxVarName
                            10970 ; 58   |typedef WORD UCS3;                   // 
                            10971 ; 59   |
                            10972 ; 60   |#define UINT16  unsigned short
                            10973 ; 61   |#define UINT8   unsigned char   
                            10974 ; 62   |#define UINT32  unsigned long
                            10975 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10976 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10977 ; 65   |#define WCHAR   UINT16
                            10978 ; 66   |
                            10979 ; 67   |//UINT128 is 16 bytes or 6 words
                            10980 ; 68   |typedef struct UINT128_3500 {   
                            10981 ; 69   |    int val[6];     
                            10982 ; 70   |} UINT128_3500;
                            10983 ; 71   |
                            10984 ; 72   |#define UINT128   UINT128_3500
                            10985 ; 73   |
                            10986 ; 74   |// Little endian word packed byte strings:   
                            10987 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10988 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10989 ; 77   |// Little endian word packed byte strings:   
                            10990 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10991 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10992 ; 80   |
                            10993 ; 81   |// Declare Memory Spaces To Use When Coding
                            10994 ; 82   |// A. Sector Buffers
                            10995 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10996 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10997 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10998 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10999 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11000 ; 88   |// B. Media DDI Memory
                            11001 ; 89   |#define MEDIA_DDI_MEM _Y
                            11002 ; 90   |
                            11003 ; 91   |
                            11004 ; 92   |
                            11005 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11006 ; 94   |// Examples of circular pointers:
                            11007 ; 95   |//    INT CIRC cpiVarName
                            11008 ; 96   |//    DWORD CIRC cpdwVarName
                            11009 ; 97   |
                            11010 ; 98   |#define RETCODE INT                 // rcVarName
                            11011 ; 99   |
                            11012 ; 100  |// generic bitfield structure
                            11013 ; 101  |struct Bitfield {
                            11014 ; 102  |    unsigned int B0  :1;
                            11015 ; 103  |    unsigned int B1  :1;
                            11016 ; 104  |    unsigned int B2  :1;
                            11017 ; 105  |    unsigned int B3  :1;
                            11018 ; 106  |    unsigned int B4  :1;
                            11019 ; 107  |    unsigned int B5  :1;
                            11020 ; 108  |    unsigned int B6  :1;
                            11021 ; 109  |    unsigned int B7  :1;
                            11022 ; 110  |    unsigned int B8  :1;
                            11023 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11024 ; 112  |    unsigned int B10 :1;
                            11025 ; 113  |    unsigned int B11 :1;
                            11026 ; 114  |    unsigned int B12 :1;
                            11027 ; 115  |    unsigned int B13 :1;
                            11028 ; 116  |    unsigned int B14 :1;
                            11029 ; 117  |    unsigned int B15 :1;
                            11030 ; 118  |    unsigned int B16 :1;
                            11031 ; 119  |    unsigned int B17 :1;
                            11032 ; 120  |    unsigned int B18 :1;
                            11033 ; 121  |    unsigned int B19 :1;
                            11034 ; 122  |    unsigned int B20 :1;
                            11035 ; 123  |    unsigned int B21 :1;
                            11036 ; 124  |    unsigned int B22 :1;
                            11037 ; 125  |    unsigned int B23 :1;
                            11038 ; 126  |};
                            11039 ; 127  |
                            11040 ; 128  |union BitInt {
                            11041 ; 129  |        struct Bitfield B;
                            11042 ; 130  |        int        I;
                            11043 ; 131  |};
                            11044 ; 132  |
                            11045 ; 133  |#define MAX_MSG_LENGTH 10
                            11046 ; 134  |struct CMessage
                            11047 ; 135  |{
                            11048 ; 136  |        unsigned int m_uLength;
                            11049 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11050 ; 138  |};
                            11051 ; 139  |
                            11052 ; 140  |typedef struct {
                            11053 ; 141  |    WORD m_wLength;
                            11054 ; 142  |    WORD m_wMessage;
                            11055 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11056 ; 144  |} Message;
                            11057 ; 145  |
                            11058 ; 146  |struct MessageQueueDescriptor
                            11059 ; 147  |{
                            11060 ; 148  |        int *m_pBase;
                            11061 ; 149  |        int m_iModulo;
                            11062 ; 150  |        int m_iSize;
                            11063 ; 151  |        int *m_pHead;
                            11064 ; 152  |        int *m_pTail;
                            11065 ; 153  |};
                            11066 ; 154  |
                            11067 ; 155  |struct ModuleEntry
                            11068 ; 156  |{
                            11069 ; 157  |    int m_iSignaledEventMask;
                            11070 ; 158  |    int m_iWaitEventMask;
                            11071 ; 159  |    int m_iResourceOfCode;
                            11072 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11073 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11074 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11075 ; 163  |    int m_uTimeOutHigh;
                            11076 ; 164  |    int m_uTimeOutLow;
                            11077 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11078 ; 166  |};
                            11079 ; 167  |
                            11080 ; 168  |union WaitMask{
                            11081 ; 169  |    struct B{
                            11082 ; 170  |        unsigned int m_bNone     :1;
                            11083 ; 171  |        unsigned int m_bMessage  :1;
                            11084 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11085 ; 173  |        unsigned int m_bButton   :1;
                            11086 ; 174  |    } B;
                            11087 ; 175  |    int I;
                            11088 ; 176  |} ;
                            11089 ; 177  |
                            11090 ; 178  |
                            11091 ; 179  |struct Button {
                            11092 ; 180  |        WORD wButtonEvent;
                            11093 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11094 ; 182  |};
                            11095 ; 183  |
                            11096 ; 184  |struct Message {
                            11097 ; 185  |        WORD wMsgLength;
                            11098 ; 186  |        WORD wMsgCommand;
                            11099 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11100 ; 188  |};
                            11101 ; 189  |
                            11102 ; 190  |union EventTypes {
                            11103 ; 191  |        struct CMessage msg;
                            11104 ; 192  |        struct Button Button ;
                            11105 ; 193  |        struct Message Message;
                            11106 ; 194  |};
                            11107 ; 195  |
                            11108 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11109 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11110 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11111 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11112 ; 200  |
                            11113 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11114 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11115 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11116 ; 204  |
                            11117 ; 205  |#if DEBUG
                            11118 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11119 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11120 ; 208  |#else 
                            11121 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11122 ; 210  |#define DebugBuildAssert(x)    
                            11123 ; 211  |#endif
                            11124 ; 212  |
                            11125 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11126 ; 214  |//  #pragma asm
                            11127 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11128 ; 216  |//  #pragma endasm
                            11129 ; 217  |
                            11130 ; 218  |
                            11131 ; 219  |#ifdef COLOR_262K
                            11132 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11133 ; 221  |#elif defined(COLOR_65K)
                            11134 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11135 ; 223  |#else
                            11136 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11137 ; 225  |#endif
                            11138 ; 226  |    
                            11139 ; 227  |#endif // #ifndef _TYPES_H
                            11140 
                            11142 
                            11143 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11144 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11145 ; 33   |//   USB2.0 STMP Registers 
                            11146 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11147 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            11148 ; 36   |
                            11149 ; 37   |
                            11150 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            11151 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            11152 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            11153 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            11154 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            11155 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            11156 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            11157 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            11158 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            11159 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            11160 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            11161 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            11162 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            11163 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            11164 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            11165 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            11166 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            11167 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            11168 ; 56   |
                            11169 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            11170 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            11171 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            11172 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            11173 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            11174 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            11175 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            11176 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            11177 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            11178 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            11179 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            11180 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            11181 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            11182 ; 70   |
                            11183 ; 71   |
                            11184 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            11185 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            11186 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            11187 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            11188 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            11189 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            11190 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            11191 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            11192 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            11193 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            11194 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            11195 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            11196 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            11197 ; 85   |
                            11198 ; 86   |typedef union               
                            11199 ; 87   |{
                            11200 ; 88   |    struct {
                            11201 ; 89   |        int USBEN          :1;
                            11202 ; 90   |        int WAKEUPIRQ      :1;
                            11203 ; 91   |        int WAKEUPIE       :1;
                            11204 ; 92   |        int VBUSCXIRQ      :1;
                            11205 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11206 ; 94   |        int VBUSDISCXIRQ   :1;
                            11207 ; 95   |        int VBUSDISCXIE    :1;
                            11208 ; 96   |        int CLKOFF         :1;
                            11209 ; 97   |        int SUSP           :1;
                            11210 ; 98   |        int SUSPF          :1;
                            11211 ; 99   |        int UTMITST        :1;
                            11212 ; 100  |        int ARCCONNECT     :1;
                            11213 ; 101  |        int PLUGGEDIN_EN   :1;
                            11214 ; 102  |        int PLUGGEDIN      :1;
                            11215 ; 103  |        int                :8;
                            11216 ; 104  |        int HOSTDISCONNECT :1;
                            11217 ; 105  |        int VBUSSENSE      :1;
                            11218 ; 106  |    } B;
                            11219 ; 107  |    int I;
                            11220 ; 108  |} usbcsr_type;
                            11221 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            11222 ; 110  |
                            11223 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11224 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            11225 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            11226 ; 114  |
                            11227 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            11228 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            11229 ; 117  |
                            11230 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            11231 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            11232 ; 120  |
                            11233 ; 121  |typedef union               
                            11234 ; 122  |{
                            11235 ; 123  |    struct {
                            11236 ; 124  |        int ADD            :16;
                            11237 ; 125  |        int MEM            :2;
                            11238 ; 126  |        int                :6;
                            11239 ; 127  |    } B;
                            11240 ; 128  |    int I;
                            11241 ; 129  |} usbdmaoff_type;
                            11242 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            11243 ; 131  |
                            11244 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            11245 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            11246 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            11247 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            11248 ; 136  |
                            11249 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            11250 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            11251 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            11252 ; 140  |
                            11253 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            11254 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            11255 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            11256 ; 144  |
                            11257 ; 145  |typedef union               
                            11258 ; 146  |{
                            11259 ; 147  |    struct {
                            11260 ; 148  |        int ADD            :9;
                            11261 ; 149  |        int                :7;
                            11262 ; 150  |        int RWB            :1;
                            11263 ; 151  |        int                :14;
                            11264 ; 152  |        int KICK           :1;
                            11265 ; 153  |    } B;
                            11266 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11267 ; 155  |} usbarcaccess_type;
                            11268 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            11269 ; 157  |
                            11270 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            11271 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            11272 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            11273 ; 161  |
                            11274 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            11275 ; 163  |
                            11276 ; 164  |typedef union               
                            11277 ; 165  |{
                            11278 ; 166  |    struct {
                            11279 ; 167  |        int DATA           :16;
                            11280 ; 168  |        int                :8;
                            11281 ; 169  |    } B;
                            11282 ; 170  |    int I;
                            11283 ; 171  |} usbarcdatalow_type;
                            11284 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            11285 ; 173  |
                            11286 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            11287 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            11288 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            11289 ; 177  |
                            11290 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            11291 ; 179  |
                            11292 ; 180  |typedef union               
                            11293 ; 181  |{
                            11294 ; 182  |    struct {
                            11295 ; 183  |        int DATA           :16;
                            11296 ; 184  |        int                :8;
                            11297 ; 185  |    } B;
                            11298 ; 186  |    int I;
                            11299 ; 187  |} usbarcdatahigh_type;
                            11300 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            11301 ; 189  |
                            11302 ; 190  |
                            11303 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11304 ; 192  |//   USB2.0 ARC Registers 
                            11305 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11306 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            11307 ; 195  |
                            11308 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            11309 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            11310 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            11311 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            11312 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            11313 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            11314 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            11315 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            11316 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            11317 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            11318 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            11319 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            11320 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            11321 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            11322 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            11323 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            11324 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            11325 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            11326 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11327 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            11328 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            11329 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            11330 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            11331 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            11332 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            11333 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            11334 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            11335 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            11336 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            11337 ; 225  |
                            11338 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            11339 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            11340 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            11341 ; 229  |
                            11342 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            11343 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            11344 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            11345 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            11346 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            11347 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            11348 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            11349 ; 237  |
                            11350 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            11351 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            11352 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            11353 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            11354 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            11355 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            11356 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            11357 ; 245  |
                            11358 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            11359 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            11360 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            11361 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            11362 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            11363 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            11364 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            11365 ; 253  |
                            11366 ; 254  |typedef union               
                            11367 ; 255  |{
                            11368 ; 256  |    struct {
                            11369 ; 257  |        int N_PORTS         :4;
                            11370 ; 258  |        int PPC             :1;
                            11371 ; 259  |        int                 :3;
                            11372 ; 260  |        int N_PCC           :4;
                            11373 ; 261  |        int N_CC            :4;
                            11374 ; 262  |        int PI              :1;
                            11375 ; 263  |        int                 :3;
                            11376 ; 264  |        int N_PTT           :4;
                            11377 ; 265  |        int N_TT            :4;
                            11378 ; 266  |        int                 :20;
                            11379 ; 267  |    } B;
                            11380 ; 268  |    DWORD I;
                            11381 ; 269  |} hcsparams_type;
                            11382 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            11383 ; 271  |
                            11384 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            11385 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            11386 ; 274  |
                            11387 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            11388 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11389 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            11390 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            11391 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            11392 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            11393 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            11394 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            11395 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            11396 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            11397 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            11398 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            11399 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            11400 ; 288  |
                            11401 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            11402 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            11403 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            11404 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            11405 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            11406 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            11407 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            11408 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            11409 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            11410 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            11411 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            11412 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            11413 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            11414 ; 302  |
                            11415 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            11416 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            11417 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            11418 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            11419 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            11420 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            11421 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            11422 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            11423 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            11424 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            11425 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            11426 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            11427 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            11428 ; 316  |
                            11429 ; 317  |typedef union               
                            11430 ; 318  |{
                            11431 ; 319  |    struct {
                            11432 ; 320  |        int RS              :1;
                            11433 ; 321  |        int RST             :1;
                            11434 ; 322  |        int FS0             :1;
                            11435 ; 323  |        int FS1             :1;
                            11436 ; 324  |        int PSE             :1;
                            11437 ; 325  |        int ASE             :1;
                            11438 ; 326  |        int IAA             :1;
                            11439 ; 327  |        int LR              :1;
                            11440 ; 328  |        int ASP0            :1;
                            11441 ; 329  |        int ASP1            :1;
                            11442 ; 330  |        int                 :1;
                            11443 ; 331  |        int ASPE            :1;
                            11444 ; 332  |        int                 :3;
                            11445 ; 333  |        int FS2             :1;
                            11446 ; 334  |        int ITC             :8;
                            11447 ; 335  |        int                 :24;
                            11448 ; 336  |    } B;
                            11449 ; 337  |    DWORD I;
                            11450 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11451 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            11452 ; 340  |
                            11453 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            11454 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            11455 ; 343  |
                            11456 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            11457 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            11458 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            11459 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            11460 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            11461 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            11462 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            11463 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            11464 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            11465 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            11466 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            11467 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            11468 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            11469 ; 357  |
                            11470 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            11471 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            11472 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            11473 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            11474 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            11475 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            11476 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            11477 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            11478 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            11479 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            11480 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            11481 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            11482 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            11483 ; 371  |
                            11484 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            11485 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            11486 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            11487 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            11488 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            11489 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            11490 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            11491 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            11492 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            11493 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            11494 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            11495 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            11496 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            11497 ; 385  |
                            11498 ; 386  |
                            11499 ; 387  |typedef union               
                            11500 ; 388  |{
                            11501 ; 389  |    struct {
                            11502 ; 390  |        int UI              :1;
                            11503 ; 391  |        int UEI             :1;
                            11504 ; 392  |        int PCI             :1;
                            11505 ; 393  |        int FRI             :1;
                            11506 ; 394  |        int SEI             :1;
                            11507 ; 395  |        int AAI             :1;
                            11508 ; 396  |        int URI             :1;
                            11509 ; 397  |        int STI             :1;
                            11510 ; 398  |        int SLI             :1;
                            11511 ; 399  |        int                 :3;
                            11512 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11513 ; 401  |        int RCL             :1;
                            11514 ; 402  |        int PS              :1;
                            11515 ; 403  |        int AS              :1;
                            11516 ; 404  |        int                 :24;
                            11517 ; 405  |    } B;
                            11518 ; 406  |    DWORD I;
                            11519 ; 407  |} usbsts_type;
                            11520 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            11521 ; 409  |
                            11522 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            11523 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            11524 ; 412  |
                            11525 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            11526 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            11527 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            11528 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            11529 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            11530 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            11531 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            11532 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            11533 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            11534 ; 422  |
                            11535 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            11536 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            11537 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            11538 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            11539 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            11540 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            11541 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            11542 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            11543 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            11544 ; 432  |
                            11545 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            11546 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            11547 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            11548 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            11549 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            11550 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            11551 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            11552 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            11553 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            11554 ; 442  |
                            11555 ; 443  |
                            11556 ; 444  |typedef union               
                            11557 ; 445  |{
                            11558 ; 446  |    struct {
                            11559 ; 447  |        int UE              :1;
                            11560 ; 448  |        int UEE             :1;
                            11561 ; 449  |        int PCE             :1;
                            11562 ; 450  |        int FRE             :1;
                            11563 ; 451  |        int SEE             :1;
                            11564 ; 452  |        int AAE             :1;
                            11565 ; 453  |        int URE             :1;
                            11566 ; 454  |        int STE             :1;
                            11567 ; 455  |        int SLE             :1;
                            11568 ; 456  |        int                 :39;
                            11569 ; 457  |    } B;
                            11570 ; 458  |    DWORD I;
                            11571 ; 459  |} usbintr_type;
                            11572 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            11573 ; 461  |
                            11574 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11575 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            11576 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            11577 ; 465  |
                            11578 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            11579 ; 467  |
                            11580 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            11581 ; 469  |
                            11582 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            11583 ; 471  |
                            11584 ; 472  |typedef union               
                            11585 ; 473  |{
                            11586 ; 474  |    struct {
                            11587 ; 475  |        int                 :25;
                            11588 ; 476  |        int ADD             :7;
                            11589 ; 477  |        int                 :16;
                            11590 ; 478  |    } B;
                            11591 ; 479  |    DWORD I;
                            11592 ; 480  |} devaddr_type;
                            11593 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            11594 ; 482  |
                            11595 ; 483  |
                            11596 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            11597 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            11598 ; 486  |
                            11599 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            11600 ; 488  |
                            11601 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            11602 ; 490  |
                            11603 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            11604 ; 492  |
                            11605 ; 493  |typedef union               
                            11606 ; 494  |{
                            11607 ; 495  |    struct {
                            11608 ; 496  |        int                 :10;
                            11609 ; 497  |        int ADD             :22;
                            11610 ; 498  |        int                 :16;
                            11611 ; 499  |    } B;
                            11612 ; 500  |    DWORD I;
                            11613 ; 501  |} endptlistaddr_type;
                            11614 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            11615 ; 503  |
                            11616 ; 504  |
                            11617 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            11618 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            11619 ; 507  |
                            11620 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            11621 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            11622 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            11623 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            11624 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            11625 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            11626 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            11627 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            11628 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            11629 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            11630 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            11631 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            11632 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            11633 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            11634 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            11635 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11636 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            11637 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            11638 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            11639 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            11640 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            11641 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            11642 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            11643 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            11644 ; 532  |
                            11645 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            11646 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            11647 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            11648 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            11649 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            11650 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            11651 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            11652 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            11653 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            11654 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            11655 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            11656 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            11657 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            11658 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            11659 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            11660 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            11661 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            11662 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            11663 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            11664 ; 552  |
                            11665 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            11666 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            11667 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            11668 ; 556  |
                            11669 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            11670 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            11671 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            11672 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            11673 ; 561  |
                            11674 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            11675 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            11676 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            11677 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            11678 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            11679 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            11680 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            11681 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            11682 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            11683 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            11684 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            11685 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            11686 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            11687 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            11688 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            11689 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            11690 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            11691 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            11692 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            11693 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            11694 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            11695 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            11696 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            11697 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11698 ; 586  |
                            11699 ; 587  |typedef union               
                            11700 ; 588  |{
                            11701 ; 589  |    struct {
                            11702 ; 590  |        int CCS             :1;
                            11703 ; 591  |        int CSC             :1;
                            11704 ; 592  |        int PE              :1;
                            11705 ; 593  |        int PEC             :1;
                            11706 ; 594  |        int OCA             :1;
                            11707 ; 595  |        int OCC             :1;
                            11708 ; 596  |        int FPR             :1;
                            11709 ; 597  |        int SUSP            :1;
                            11710 ; 598  |        int PR              :1;
                            11711 ; 599  |        int HSP             :1;
                            11712 ; 600  |        int LS              :2;
                            11713 ; 601  |        int PP              :1;
                            11714 ; 602  |        int PO              :1;
                            11715 ; 603  |        int PIC             :2;
                            11716 ; 604  |        int PTC             :4;
                            11717 ; 605  |        int WKCN            :1;
                            11718 ; 606  |        int WKDS            :1;
                            11719 ; 607  |        int WKOC            :1;
                            11720 ; 608  |        int PHCD            :1;
                            11721 ; 609  |        int PFSC            :1;
                            11722 ; 610  |        int                 :1;
                            11723 ; 611  |        int PSPD            :2;
                            11724 ; 612  |        int                 :1;
                            11725 ; 613  |        int PTW             :1;
                            11726 ; 614  |        int STS             :1;
                            11727 ; 615  |        int PTS             :1;
                            11728 ; 616  |        int                 :16;
                            11729 ; 617  |    } B;
                            11730 ; 618  |    DWORD I;
                            11731 ; 619  |} portsc1_type;
                            11732 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            11733 ; 621  |
                            11734 ; 622  |
                            11735 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            11736 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            11737 ; 625  |
                            11738 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            11739 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            11740 ; 628  |
                            11741 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            11742 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            11743 ; 631  |
                            11744 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            11745 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            11746 ; 634  |
                            11747 ; 635  |typedef union               
                            11748 ; 636  |{
                            11749 ; 637  |    struct {
                            11750 ; 638  |        int CM              :2;
                            11751 ; 639  |        int ES              :1;
                            11752 ; 640  |        int                 :46;
                            11753 ; 641  |    } B;
                            11754 ; 642  |    DWORD I;
                            11755 ; 643  |} usbmode_type;
                            11756 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            11757 ; 645  |
                            11758 ; 646  |
                            11759 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11760 ; 648  |//  The following endpoint equates are common for the following registers
                            11761 ; 649  |
                            11762 ; 650  |#define ENDPOINT0_BITPOS (0)
                            11763 ; 651  |#define ENDPOINT1_BITPOS (1)
                            11764 ; 652  |#define ENDPOINT2_BITPOS (2)
                            11765 ; 653  |#define ENDPOINT3_BITPOS (3)
                            11766 ; 654  |#define ENDPOINT4_BITPOS (4)
                            11767 ; 655  |#define ENDPOINT5_BITPOS (5)
                            11768 ; 656  |#define ENDPOINT6_BITPOS (6)
                            11769 ; 657  |#define ENDPOINT7_BITPOS (7)
                            11770 ; 658  |#define ENDPOINT8_BITPOS (8)
                            11771 ; 659  |#define ENDPOINT9_BITPOS (9)
                            11772 ; 660  |#define ENDPOINT10_BITPOS (10)
                            11773 ; 661  |#define ENDPOINT11_BITPOS (11)
                            11774 ; 662  |#define ENDPOINT12_BITPOS (12)
                            11775 ; 663  |#define ENDPOINT13_BITPOS (13)
                            11776 ; 664  |#define ENDPOINT14_BITPOS (14)
                            11777 ; 665  |#define ENDPOINT15_BITPOS (15)
                            11778 ; 666  |
                            11779 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            11780 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            11781 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            11782 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            11783 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            11784 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            11785 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            11786 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            11787 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            11788 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            11789 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            11790 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            11791 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            11792 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            11793 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            11794 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            11795 ; 683  |
                            11796 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            11797 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            11798 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            11799 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            11800 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            11801 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            11802 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            11803 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            11804 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            11805 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            11806 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            11807 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            11808 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            11809 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            11810 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            11811 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            11812 ; 700  |
                            11813 ; 701  |typedef union               
                            11814 ; 702  |{
                            11815 ; 703  |    struct {
                            11816 ; 704  |        int EP0              :1;
                            11817 ; 705  |        int EP1              :1;
                            11818 ; 706  |        int EP2              :1;
                            11819 ; 707  |        int EP3              :1;
                            11820 ; 708  |        int EP4              :1;
                            11821 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11822 ; 710  |        int EP6              :1;
                            11823 ; 711  |        int EP7              :1;
                            11824 ; 712  |        int EP8              :1;
                            11825 ; 713  |        int EP9              :1;
                            11826 ; 714  |        int EP10             :1;
                            11827 ; 715  |        int EP11             :1;
                            11828 ; 716  |        int EP12             :1;
                            11829 ; 717  |        int EP13             :1;
                            11830 ; 718  |        int EP14             :1;
                            11831 ; 719  |        int EP15             :1;
                            11832 ; 720  |        int                  :32;
                            11833 ; 721  |    } B;
                            11834 ; 722  |    DWORD I;
                            11835 ; 723  |} endpsetupstat_type;
                            11836 ; 724  |
                            11837 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            11838 ; 726  |
                            11839 ; 727  |typedef union               
                            11840 ; 728  |{
                            11841 ; 729  |    struct {
                            11842 ; 730  |        int EP0              :1;
                            11843 ; 731  |        int EP1              :1;
                            11844 ; 732  |        int EP2              :1;
                            11845 ; 733  |        int EP3              :1;
                            11846 ; 734  |        int EP4              :1;
                            11847 ; 735  |        int EP5              :1;
                            11848 ; 736  |        int EP6              :1;
                            11849 ; 737  |        int EP7              :1;
                            11850 ; 738  |        int EP8              :1;
                            11851 ; 739  |        int EP9              :1;
                            11852 ; 740  |        int EP10             :1;
                            11853 ; 741  |        int EP11             :1;
                            11854 ; 742  |        int EP12             :1;
                            11855 ; 743  |        int EP13             :1;
                            11856 ; 744  |        int EP14             :1;
                            11857 ; 745  |        int EP15             :1;
                            11858 ; 746  |        int                  :8;
                            11859 ; 747  |    } B;
                            11860 ; 748  |    WORD I;
                            11861 ; 749  |} endpt_type;
                            11862 
                            11900 
                            11901 ; 750  |
                            11902 ; 751  |typedef union
                            11903 ; 752  |{
                            11904 ; 753  |   struct {
                            11905 ; 754  |       endpt_type  RX;
                            11906 ; 755  |       endpt_type  TX;
                            11907 ; 756  |   } W;
                            11908 ; 757  |   DWORD DW;
                            11909 ; 758  |} endptrxtx_type;
                            11910 ; 759  |
                            11911 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            11912 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            11913 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            11914 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            11915 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11916 ; 765  |
                            11917 ; 766  |
                            11918 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            11919 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            11920 ; 769  |
                            11921 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            11922 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            11923 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            11924 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            11925 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            11926 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            11927 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            11928 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            11929 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            11930 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            11931 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            11932 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            11933 ; 782  |
                            11934 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            11935 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            11936 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            11937 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            11938 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            11939 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            11940 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            11941 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            11942 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            11943 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            11944 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            11945 ; 794  |
                            11946 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            11947 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11948 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            11949 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11950 ; 799  |
                            11951 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            11952 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            11953 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            11954 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            11955 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            11956 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            11957 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            11958 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            11959 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            11960 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            11961 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            11962 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            11963 ; 812  |
                            11964 ; 813  |
                            11965 ; 814  |typedef union               
                            11966 ; 815  |{
                            11967 ; 816  |    struct {
                            11968 ; 817  |        int RXS             :1;
                            11969 ; 818  |        int RXD             :1;
                            11970 ; 819  |        int RXT             :2;
                            11971 ; 820  |        int                 :1;
                            11972 ; 821  |        int RXI             :1;
                            11973 ; 822  |        int RXR             :1;
                            11974 ; 823  |        int RXE             :1;
                            11975 ; 824  |        int                 :8;
                            11976 ; 825  |        int TXS             :1;
                            11977 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11978 ; 827  |        int TXT             :2;
                            11979 ; 828  |        int                 :1;
                            11980 ; 829  |        int TXI             :1;
                            11981 ; 830  |        int TXR             :1;
                            11982 ; 831  |        int TXE             :1;
                            11983 ; 832  |        int                 :24;
                            11984 ; 833  |    } B;
                            11985 ; 834  |    DWORD I;
                            11986 ; 835  |} endptctrl_type;
                            11987 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            11988 ; 837  |
                            11989 ; 838  |#endif
                            11990 ; 839  |
                            11991 ; 840  |
                            11992 
                            11994 
                            11995 ; 37   |#include "regsusb20phy.h"
                            11996 
                            11998 
                            11999 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12000 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            12001 ; 3    |//;  File        : regsusbphy.inc
                            12002 ; 4    |//;  Description : USB20 PHY Register definition
                            12003 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            12004 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12005 ; 7    |
                            12006 ; 8    |// The following naming conventions are followed in this file.
                            12007 ; 9    |// All registers are named using the format...
                            12008 ; 10   |//     HW_<module>_<regname>
                            12009 ; 11   |// where <module> is the module name which can be any of the following...
                            12010 ; 12   |//     USB20
                            12011 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            12012 ; 14   |// module name includes a number starting from 0 for the first instance of
                            12013 ; 15   |// that module)
                            12014 ; 16   |// <regname> is the specific register within that module
                            12015 ; 17   |// We also define the following...
                            12016 ; 18   |//     HW_<module>_<regname>_BITPOS
                            12017 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12018 ; 20   |//     HW_<module>_<regname>_SETMASK
                            12019 ; 21   |// which does something else, and
                            12020 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            12021 ; 23   |// which does something else.
                            12022 ; 24   |// Other rules
                            12023 ; 25   |//     All caps
                            12024 ; 26   |//     Numeric identifiers start at 0
                            12025 ; 27   |
                            12026 ; 28   |#if !(defined(regsusbphyinc))
                            12027 ; 29   |#define regsusbphyinc 1
                            12028 ; 30   |
                            12029 ; 31   |#include "types.h"
                            12030 
                            12032 
                            12033 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12034 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12035 ; 3    |//
                            12036 ; 4    |// Filename: types.h
                            12037 ; 5    |// Description: Standard data types
                            12038 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12039 ; 7    |
                            12040 ; 8    |#ifndef _TYPES_H
                            12041 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12042 ; 10   |
                            12043 ; 11   |// TODO:  move this outta here!
                            12044 ; 12   |#if !defined(NOERROR)
                            12045 ; 13   |#define NOERROR 0
                            12046 ; 14   |#define SUCCESS 0
                            12047 ; 15   |#endif 
                            12048 ; 16   |#if !defined(SUCCESS)
                            12049 ; 17   |#define SUCCESS  0
                            12050 ; 18   |#endif
                            12051 ; 19   |#if !defined(ERROR)
                            12052 ; 20   |#define ERROR   -1
                            12053 ; 21   |#endif
                            12054 ; 22   |#if !defined(FALSE)
                            12055 ; 23   |#define FALSE 0
                            12056 ; 24   |#endif
                            12057 ; 25   |#if !defined(TRUE)
                            12058 ; 26   |#define TRUE  1
                            12059 ; 27   |#endif
                            12060 ; 28   |
                            12061 ; 29   |#if !defined(NULL)
                            12062 ; 30   |#define NULL 0
                            12063 ; 31   |#endif
                            12064 ; 32   |
                            12065 ; 33   |#define MAX_INT     0x7FFFFF
                            12066 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12067 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12068 ; 36   |#define MAX_ULONG   (-1) 
                            12069 ; 37   |
                            12070 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12071 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12072 ; 40   |
                            12073 ; 41   |
                            12074 ; 42   |#define BYTE    unsigned char       // btVarName
                            12075 ; 43   |#define CHAR    signed char         // cVarName
                            12076 ; 44   |#define USHORT  unsigned short      // usVarName
                            12077 ; 45   |#define SHORT   unsigned short      // sVarName
                            12078 ; 46   |#define WORD    unsigned int        // wVarName
                            12079 ; 47   |#define INT     signed int          // iVarName
                            12080 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12081 ; 49   |#define LONG    signed long         // lVarName
                            12082 ; 50   |#define BOOL    unsigned int        // bVarName
                            12083 ; 51   |#define FRACT   _fract              // frVarName
                            12084 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12085 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12086 ; 54   |#define FLOAT   float               // fVarName
                            12087 ; 55   |#define DBL     double              // dVarName
                            12088 ; 56   |#define ENUM    enum                // eVarName
                            12089 ; 57   |#define CMX     _complex            // cmxVarName
                            12090 ; 58   |typedef WORD UCS3;                   // 
                            12091 ; 59   |
                            12092 ; 60   |#define UINT16  unsigned short
                            12093 ; 61   |#define UINT8   unsigned char   
                            12094 ; 62   |#define UINT32  unsigned long
                            12095 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12096 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12097 ; 65   |#define WCHAR   UINT16
                            12098 ; 66   |
                            12099 ; 67   |//UINT128 is 16 bytes or 6 words
                            12100 ; 68   |typedef struct UINT128_3500 {   
                            12101 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12102 ; 70   |} UINT128_3500;
                            12103 ; 71   |
                            12104 ; 72   |#define UINT128   UINT128_3500
                            12105 ; 73   |
                            12106 ; 74   |// Little endian word packed byte strings:   
                            12107 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12108 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12109 ; 77   |// Little endian word packed byte strings:   
                            12110 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12111 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12112 ; 80   |
                            12113 ; 81   |// Declare Memory Spaces To Use When Coding
                            12114 ; 82   |// A. Sector Buffers
                            12115 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12116 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12117 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12118 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12119 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12120 ; 88   |// B. Media DDI Memory
                            12121 ; 89   |#define MEDIA_DDI_MEM _Y
                            12122 ; 90   |
                            12123 ; 91   |
                            12124 ; 92   |
                            12125 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12126 ; 94   |// Examples of circular pointers:
                            12127 ; 95   |//    INT CIRC cpiVarName
                            12128 ; 96   |//    DWORD CIRC cpdwVarName
                            12129 ; 97   |
                            12130 ; 98   |#define RETCODE INT                 // rcVarName
                            12131 ; 99   |
                            12132 ; 100  |// generic bitfield structure
                            12133 ; 101  |struct Bitfield {
                            12134 ; 102  |    unsigned int B0  :1;
                            12135 ; 103  |    unsigned int B1  :1;
                            12136 ; 104  |    unsigned int B2  :1;
                            12137 ; 105  |    unsigned int B3  :1;
                            12138 ; 106  |    unsigned int B4  :1;
                            12139 ; 107  |    unsigned int B5  :1;
                            12140 ; 108  |    unsigned int B6  :1;
                            12141 ; 109  |    unsigned int B7  :1;
                            12142 ; 110  |    unsigned int B8  :1;
                            12143 ; 111  |    unsigned int B9  :1;
                            12144 ; 112  |    unsigned int B10 :1;
                            12145 ; 113  |    unsigned int B11 :1;
                            12146 ; 114  |    unsigned int B12 :1;
                            12147 ; 115  |    unsigned int B13 :1;
                            12148 ; 116  |    unsigned int B14 :1;
                            12149 ; 117  |    unsigned int B15 :1;
                            12150 ; 118  |    unsigned int B16 :1;
                            12151 ; 119  |    unsigned int B17 :1;
                            12152 ; 120  |    unsigned int B18 :1;
                            12153 ; 121  |    unsigned int B19 :1;
                            12154 ; 122  |    unsigned int B20 :1;
                            12155 ; 123  |    unsigned int B21 :1;
                            12156 ; 124  |    unsigned int B22 :1;
                            12157 ; 125  |    unsigned int B23 :1;
                            12158 ; 126  |};
                            12159 ; 127  |
                            12160 ; 128  |union BitInt {
                            12161 ; 129  |        struct Bitfield B;
                            12162 ; 130  |        int        I;
                            12163 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12164 ; 132  |
                            12165 ; 133  |#define MAX_MSG_LENGTH 10
                            12166 ; 134  |struct CMessage
                            12167 ; 135  |{
                            12168 ; 136  |        unsigned int m_uLength;
                            12169 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12170 ; 138  |};
                            12171 ; 139  |
                            12172 ; 140  |typedef struct {
                            12173 ; 141  |    WORD m_wLength;
                            12174 ; 142  |    WORD m_wMessage;
                            12175 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12176 ; 144  |} Message;
                            12177 ; 145  |
                            12178 ; 146  |struct MessageQueueDescriptor
                            12179 ; 147  |{
                            12180 ; 148  |        int *m_pBase;
                            12181 ; 149  |        int m_iModulo;
                            12182 ; 150  |        int m_iSize;
                            12183 ; 151  |        int *m_pHead;
                            12184 ; 152  |        int *m_pTail;
                            12185 ; 153  |};
                            12186 ; 154  |
                            12187 ; 155  |struct ModuleEntry
                            12188 ; 156  |{
                            12189 ; 157  |    int m_iSignaledEventMask;
                            12190 ; 158  |    int m_iWaitEventMask;
                            12191 ; 159  |    int m_iResourceOfCode;
                            12192 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12193 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12194 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12195 ; 163  |    int m_uTimeOutHigh;
                            12196 ; 164  |    int m_uTimeOutLow;
                            12197 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12198 ; 166  |};
                            12199 ; 167  |
                            12200 ; 168  |union WaitMask{
                            12201 ; 169  |    struct B{
                            12202 ; 170  |        unsigned int m_bNone     :1;
                            12203 ; 171  |        unsigned int m_bMessage  :1;
                            12204 ; 172  |        unsigned int m_bTimer    :1;
                            12205 ; 173  |        unsigned int m_bButton   :1;
                            12206 ; 174  |    } B;
                            12207 ; 175  |    int I;
                            12208 ; 176  |} ;
                            12209 ; 177  |
                            12210 ; 178  |
                            12211 ; 179  |struct Button {
                            12212 ; 180  |        WORD wButtonEvent;
                            12213 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12214 ; 182  |};
                            12215 ; 183  |
                            12216 ; 184  |struct Message {
                            12217 ; 185  |        WORD wMsgLength;
                            12218 ; 186  |        WORD wMsgCommand;
                            12219 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12220 ; 188  |};
                            12221 ; 189  |
                            12222 ; 190  |union EventTypes {
                            12223 ; 191  |        struct CMessage msg;
                            12224 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12225 ; 193  |        struct Message Message;
                            12226 ; 194  |};
                            12227 ; 195  |
                            12228 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12229 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12230 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12231 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12232 ; 200  |
                            12233 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12234 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12235 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12236 ; 204  |
                            12237 ; 205  |#if DEBUG
                            12238 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12239 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12240 ; 208  |#else 
                            12241 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12242 ; 210  |#define DebugBuildAssert(x)    
                            12243 ; 211  |#endif
                            12244 ; 212  |
                            12245 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12246 ; 214  |//  #pragma asm
                            12247 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12248 ; 216  |//  #pragma endasm
                            12249 ; 217  |
                            12250 ; 218  |
                            12251 ; 219  |#ifdef COLOR_262K
                            12252 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12253 ; 221  |#elif defined(COLOR_65K)
                            12254 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12255 ; 223  |#else
                            12256 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12257 ; 225  |#endif
                            12258 ; 226  |    
                            12259 ; 227  |#endif // #ifndef _TYPES_H
                            12260 
                            12262 
                            12263 ; 32   |
                            12264 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12265 ; 34   |//   USB2.0 PHY STMP Registers 
                            12266 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12267 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            12268 ; 37   |
                            12269 ; 38   |
                            12270 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            12271 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            12272 ; 41   |
                            12273 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            12274 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            12275 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            12276 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            12277 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            12278 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            12279 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            12280 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            12281 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            12282 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            12283 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12284 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            12285 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            12286 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            12287 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            12288 ; 57   |
                            12289 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            12290 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            12291 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            12292 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            12293 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            12294 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            12295 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            12296 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            12297 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            12298 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            12299 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            12300 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            12301 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            12302 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            12303 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            12304 ; 73   |
                            12305 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            12306 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            12307 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            12308 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            12309 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            12310 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            12311 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            12312 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            12313 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            12314 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            12315 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            12316 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            12317 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            12318 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            12319 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            12320 ; 89   |
                            12321 ; 90   |typedef union               
                            12322 ; 91   |{
                            12323 ; 92   |    struct {
                            12324 ; 93   |        int RSVD0          :5;
                            12325 ; 94   |        int TXDISCON1500   :1;
                            12326 ; 95   |        int PLLVCOPWD      :1;
                            12327 ; 96   |        int PLLVCPPWD      :1;
                            12328 ; 97   |        int RSVD1          :2;
                            12329 ; 98   |        int TXPWDFS        :1;
                            12330 ; 99   |        int TXPWDIBIAS     :1;
                            12331 ; 100  |        int TXPWDV2I       :1;
                            12332 ; 101  |        int TXPWDVBG       :1;
                            12333 ; 102  |        int TXPWDCOMP      :1;
                            12334 ; 103  |        int RSVD2          :1;
                            12335 ; 104  |        int RXPWDDISCONDET :1;
                            12336 ; 105  |        int RXPWDENV       :1;
                            12337 ; 106  |        int RXPWD1PT1      :1;
                            12338 ; 107  |        int RXPWDDIFF      :1;
                            12339 ; 108  |        int RXPWDRX        :1;
                            12340 ; 109  |        int RSVD3          :1;
                            12341 ; 110  |        int PWDIBIAS       :1;
                            12342 ; 111  |        int REGRESET       :1;
                            12343 ; 112  |    } B;
                            12344 ; 113  |    int I;
                            12345 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12346 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            12347 ; 116  |
                            12348 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            12349 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            12350 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            12351 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            12352 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            12353 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            12354 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            12355 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            12356 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            12357 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            12358 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            12359 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            12360 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            12361 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            12362 ; 131  |
                            12363 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            12364 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            12365 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            12366 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            12367 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            12368 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            12369 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            12370 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            12371 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            12372 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            12373 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            12374 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            12375 ; 144  |
                            12376 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            12377 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            12378 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            12379 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            12380 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            12381 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            12382 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            12383 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            12384 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            12385 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            12386 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            12387 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            12388 ; 157  |
                            12389 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            12390 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            12391 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            12392 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            12393 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            12394 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12395 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            12396 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            12397 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            12398 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            12399 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            12400 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            12401 ; 170  |
                            12402 ; 171  |typedef union               
                            12403 ; 172  |{
                            12404 ; 173  |    struct {
                            12405 ; 174  |        int TXCAL1500          :4;
                            12406 ; 175  |        int RSVD0              :1;
                            12407 ; 176  |        int TXENCAL1500        :1;
                            12408 ; 177  |        int TXHSXCVR           :1;
                            12409 ; 178  |        int TXCALIBRATE        :1;
                            12410 ; 179  |        int TXCAL45DN          :4;
                            12411 ; 180  |        int RSVD1              :1;
                            12412 ; 181  |        int TXENCAL45DN        :1;
                            12413 ; 182  |        int TXHSTERM           :1;
                            12414 ; 183  |        int TXSKEW             :1;
                            12415 ; 184  |        int TXCAL45DP          :4;
                            12416 ; 185  |        int RSVD2              :1;
                            12417 ; 186  |        int TXENCAL45DP        :1;
                            12418 ; 187  |        int TXFSHIZ            :1;
                            12419 ; 188  |        int TXCOMPOUT          :1;
                            12420 ; 189  |    } B;
                            12421 ; 190  |    int I;
                            12422 ; 191  |} usbphytx_type;
                            12423 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            12424 ; 193  |
                            12425 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            12426 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            12427 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            12428 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            12429 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            12430 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            12431 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            12432 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            12433 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            12434 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            12435 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            12436 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            12437 ; 206  |
                            12438 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            12439 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            12440 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            12441 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            12442 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            12443 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            12444 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            12445 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            12446 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            12447 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            12448 ; 217  |
                            12449 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            12450 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            12451 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            12452 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12453 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            12454 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            12455 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            12456 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            12457 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            12458 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            12459 ; 228  |
                            12460 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            12461 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            12462 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            12463 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            12464 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            12465 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            12466 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            12467 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            12468 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            12469 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            12470 ; 239  |
                            12471 ; 240  |typedef union               
                            12472 ; 241  |{
                            12473 ; 242  |    struct {
                            12474 ; 243  |        int PLLV2ISEL        :4;
                            12475 ; 244  |        int RSVD0            :1;
                            12476 ; 245  |        int PLLCPDBLIP       :1;
                            12477 ; 246  |        int PLLVCOCLK2       :1;
                            12478 ; 247  |        int PLLVCOCLK24      :1;
                            12479 ; 248  |        int PLLCPNSEL        :4;
                            12480 ; 249  |        int PLLCLKDIVSEL     :4;
                            12481 ; 250  |        int RSVD1            :4;
                            12482 ; 251  |        int PLLPFDRST        :1;
                            12483 ; 252  |        int PLLCPSHORTLFR    :1;
                            12484 ; 253  |        int PLLVCOKSTART     :1;
                            12485 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            12486 ; 255  |    } B;
                            12487 ; 256  |    int I;
                            12488 ; 257  |} usbphypll_type;
                            12489 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            12490 ; 259  |
                            12491 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            12492 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            12493 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            12494 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            12495 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            12496 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            12497 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            12498 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            12499 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            12500 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            12501 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            12502 ; 271  |
                            12503 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            12504 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            12505 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            12506 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            12507 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            12508 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12509 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            12510 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            12511 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            12512 ; 281  |
                            12513 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            12514 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            12515 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            12516 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            12517 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            12518 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            12519 ; 288  |//              480Mhz/7 =68.57Mhz
                            12520 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            12521 ; 290  |
                            12522 ; 291  |//              480Mhz/8 ~60Mhz
                            12523 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            12524 ; 293  |
                            12525 ; 294  |//              480Mhz/9 =53.3Mhz
                            12526 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            12527 ; 296  |
                            12528 ; 297  |//              480Mhz/10 =48Mhz
                            12529 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            12530 ; 299  |
                            12531 ; 300  |
                            12532 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            12533 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            12534 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            12535 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            12536 ; 305  |
                            12537 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            12538 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            12539 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            12540 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            12541 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            12542 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            12543 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            12544 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            12545 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            12546 ; 315  |
                            12547 ; 316  |typedef union               
                            12548 ; 317  |{
                            12549 ; 318  |    struct {
                            12550 ; 319  |     int ENVADJ               :4;
                            12551 ; 320  |     int DISCONADJ            :4;
                            12552 ; 321  |     int DEBUGMODE            :4;
                            12553 ; 322  |     int PLLLKTIMECTL         :4;
                            12554 ; 323  |     int PLLCKDIVCTL          :4;
                            12555 ; 324  |     int HOSTMODETEST         :1;
                            12556 ; 325  |     int FSCKSOURCESEL        :1;
                            12557 ; 326  |     int REGRXDBYPASS         :1;
                            12558 ; 327  |     int PLLLOCKED            :1;
                            12559 ; 328  |    } B;
                            12560 ; 329  |    int I;
                            12561 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12562 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            12563 ; 332  |
                            12564 ; 333  |#endif
                            12565 ; 334  |
                            12566 
                            12568 
                            12569 ; 38   |
                            12570 ; 39   |
                            12571 ; 40   |#endif // if (!@def(hwequ))
                            12572 ; 41   |
                            12573 
                            12575 
                            12576 ; 14   |#include "i2s_dma_receive.h"
                            12577 
                            12579 
                            12580 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12581 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            12582 ; 3    |//
                            12583 ; 4    |// Filename: i2s_dma_receive.h
                            12584 ; 5    |// Description: Driver for the CDSync/I2S DMA module
                            12585 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12586 ; 7    |
                            12587 ; 8    |#ifndef _I2S_DMA_RECEIVE_H
                            12588 ; 9    |#define _I2S_DMA_RECEIVE_H
                            12589 ; 10   |
                            12590 ; 11   |#include "types.h"
                            12591 
                            12593 
                            12594 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12595 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12596 ; 3    |//
                            12597 ; 4    |// Filename: types.h
                            12598 ; 5    |// Description: Standard data types
                            12599 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12600 ; 7    |
                            12601 ; 8    |#ifndef _TYPES_H
                            12602 ; 9    |#define _TYPES_H
                            12603 ; 10   |
                            12604 ; 11   |// TODO:  move this outta here!
                            12605 ; 12   |#if !defined(NOERROR)
                            12606 ; 13   |#define NOERROR 0
                            12607 ; 14   |#define SUCCESS 0
                            12608 ; 15   |#endif 
                            12609 ; 16   |#if !defined(SUCCESS)
                            12610 ; 17   |#define SUCCESS  0
                            12611 ; 18   |#endif
                            12612 ; 19   |#if !defined(ERROR)
                            12613 ; 20   |#define ERROR   -1
                            12614 ; 21   |#endif
                            12615 ; 22   |#if !defined(FALSE)
                            12616 ; 23   |#define FALSE 0
                            12617 ; 24   |#endif
                            12618 ; 25   |#if !defined(TRUE)
                            12619 ; 26   |#define TRUE  1
                            12620 ; 27   |#endif
                            12621 ; 28   |
                            12622 ; 29   |#if !defined(NULL)
                            12623 ; 30   |#define NULL 0
                            12624 ; 31   |#endif
                            12625 ; 32   |
                            12626 ; 33   |#define MAX_INT     0x7FFFFF
                            12627 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12628 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12629 ; 36   |#define MAX_ULONG   (-1) 
                            12630 ; 37   |
                            12631 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12632 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12633 ; 40   |
                            12634 ; 41   |
                            12635 ; 42   |#define BYTE    unsigned char       // btVarName
                            12636 ; 43   |#define CHAR    signed char         // cVarName
                            12637 ; 44   |#define USHORT  unsigned short      // usVarName
                            12638 ; 45   |#define SHORT   unsigned short      // sVarName
                            12639 ; 46   |#define WORD    unsigned int        // wVarName
                            12640 ; 47   |#define INT     signed int          // iVarName
                            12641 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12642 ; 49   |#define LONG    signed long         // lVarName
                            12643 ; 50   |#define BOOL    unsigned int        // bVarName
                            12644 ; 51   |#define FRACT   _fract              // frVarName
                            12645 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12646 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12647 ; 54   |#define FLOAT   float               // fVarName
                            12648 ; 55   |#define DBL     double              // dVarName
                            12649 ; 56   |#define ENUM    enum                // eVarName
                            12650 ; 57   |#define CMX     _complex            // cmxVarName
                            12651 ; 58   |typedef WORD UCS3;                   // 
                            12652 ; 59   |
                            12653 ; 60   |#define UINT16  unsigned short
                            12654 ; 61   |#define UINT8   unsigned char   
                            12655 ; 62   |#define UINT32  unsigned long
                            12656 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12657 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12658 ; 65   |#define WCHAR   UINT16
                            12659 ; 66   |
                            12660 ; 67   |//UINT128 is 16 bytes or 6 words
                            12661 ; 68   |typedef struct UINT128_3500 {   
                            12662 ; 69   |    int val[6];     
                            12663 ; 70   |} UINT128_3500;
                            12664 ; 71   |
                            12665 ; 72   |#define UINT128   UINT128_3500
                            12666 ; 73   |
                            12667 ; 74   |// Little endian word packed byte strings:   
                            12668 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12669 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12670 ; 77   |// Little endian word packed byte strings:   
                            12671 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12672 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12673 ; 80   |
                            12674 ; 81   |// Declare Memory Spaces To Use When Coding
                            12675 ; 82   |// A. Sector Buffers
                            12676 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12677 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12678 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12679 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12680 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12681 ; 88   |// B. Media DDI Memory
                            12682 ; 89   |#define MEDIA_DDI_MEM _Y
                            12683 ; 90   |
                            12684 ; 91   |
                            12685 ; 92   |
                            12686 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12687 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12688 ; 95   |//    INT CIRC cpiVarName
                            12689 ; 96   |//    DWORD CIRC cpdwVarName
                            12690 ; 97   |
                            12691 ; 98   |#define RETCODE INT                 // rcVarName
                            12692 ; 99   |
                            12693 ; 100  |// generic bitfield structure
                            12694 ; 101  |struct Bitfield {
                            12695 ; 102  |    unsigned int B0  :1;
                            12696 ; 103  |    unsigned int B1  :1;
                            12697 ; 104  |    unsigned int B2  :1;
                            12698 ; 105  |    unsigned int B3  :1;
                            12699 ; 106  |    unsigned int B4  :1;
                            12700 ; 107  |    unsigned int B5  :1;
                            12701 ; 108  |    unsigned int B6  :1;
                            12702 ; 109  |    unsigned int B7  :1;
                            12703 ; 110  |    unsigned int B8  :1;
                            12704 ; 111  |    unsigned int B9  :1;
                            12705 ; 112  |    unsigned int B10 :1;
                            12706 ; 113  |    unsigned int B11 :1;
                            12707 ; 114  |    unsigned int B12 :1;
                            12708 ; 115  |    unsigned int B13 :1;
                            12709 ; 116  |    unsigned int B14 :1;
                            12710 ; 117  |    unsigned int B15 :1;
                            12711 ; 118  |    unsigned int B16 :1;
                            12712 ; 119  |    unsigned int B17 :1;
                            12713 ; 120  |    unsigned int B18 :1;
                            12714 ; 121  |    unsigned int B19 :1;
                            12715 ; 122  |    unsigned int B20 :1;
                            12716 ; 123  |    unsigned int B21 :1;
                            12717 ; 124  |    unsigned int B22 :1;
                            12718 ; 125  |    unsigned int B23 :1;
                            12719 ; 126  |};
                            12720 ; 127  |
                            12721 ; 128  |union BitInt {
                            12722 ; 129  |        struct Bitfield B;
                            12723 ; 130  |        int        I;
                            12724 ; 131  |};
                            12725 ; 132  |
                            12726 ; 133  |#define MAX_MSG_LENGTH 10
                            12727 ; 134  |struct CMessage
                            12728 ; 135  |{
                            12729 ; 136  |        unsigned int m_uLength;
                            12730 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12731 ; 138  |};
                            12732 ; 139  |
                            12733 ; 140  |typedef struct {
                            12734 ; 141  |    WORD m_wLength;
                            12735 ; 142  |    WORD m_wMessage;
                            12736 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12737 ; 144  |} Message;
                            12738 ; 145  |
                            12739 ; 146  |struct MessageQueueDescriptor
                            12740 ; 147  |{
                            12741 ; 148  |        int *m_pBase;
                            12742 ; 149  |        int m_iModulo;
                            12743 ; 150  |        int m_iSize;
                            12744 ; 151  |        int *m_pHead;
                            12745 ; 152  |        int *m_pTail;
                            12746 ; 153  |};
                            12747 ; 154  |
                            12748 ; 155  |struct ModuleEntry
                            12749 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12750 ; 157  |    int m_iSignaledEventMask;
                            12751 ; 158  |    int m_iWaitEventMask;
                            12752 ; 159  |    int m_iResourceOfCode;
                            12753 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12754 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12755 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12756 ; 163  |    int m_uTimeOutHigh;
                            12757 ; 164  |    int m_uTimeOutLow;
                            12758 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12759 ; 166  |};
                            12760 ; 167  |
                            12761 ; 168  |union WaitMask{
                            12762 ; 169  |    struct B{
                            12763 ; 170  |        unsigned int m_bNone     :1;
                            12764 ; 171  |        unsigned int m_bMessage  :1;
                            12765 ; 172  |        unsigned int m_bTimer    :1;
                            12766 ; 173  |        unsigned int m_bButton   :1;
                            12767 ; 174  |    } B;
                            12768 ; 175  |    int I;
                            12769 ; 176  |} ;
                            12770 ; 177  |
                            12771 ; 178  |
                            12772 ; 179  |struct Button {
                            12773 ; 180  |        WORD wButtonEvent;
                            12774 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12775 ; 182  |};
                            12776 ; 183  |
                            12777 ; 184  |struct Message {
                            12778 ; 185  |        WORD wMsgLength;
                            12779 ; 186  |        WORD wMsgCommand;
                            12780 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12781 ; 188  |};
                            12782 ; 189  |
                            12783 ; 190  |union EventTypes {
                            12784 ; 191  |        struct CMessage msg;
                            12785 ; 192  |        struct Button Button ;
                            12786 ; 193  |        struct Message Message;
                            12787 ; 194  |};
                            12788 ; 195  |
                            12789 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12790 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12791 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12792 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12793 ; 200  |
                            12794 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12795 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12796 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12797 ; 204  |
                            12798 ; 205  |#if DEBUG
                            12799 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12800 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12801 ; 208  |#else 
                            12802 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12803 ; 210  |#define DebugBuildAssert(x)    
                            12804 ; 211  |#endif
                            12805 ; 212  |
                            12806 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12807 ; 214  |//  #pragma asm
                            12808 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12809 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12810 ; 217  |
                            12811 ; 218  |
                            12812 ; 219  |#ifdef COLOR_262K
                            12813 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12814 ; 221  |#elif defined(COLOR_65K)
                            12815 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12816 ; 223  |#else
                            12817 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12818 ; 225  |#endif
                            12819 ; 226  |    
                            12820 ; 227  |#endif // #ifndef _TYPES_H
                            12821 
                            12823 
                            12824 ; 12   |
                            12825 ; 13   |// Start/Stop I2S DMA
                            12826 ; 14   |void I2SDMAReceiveStart(void);
                            12827 ; 15   |void I2SDMAReceiveStop(void);
                            12828 ; 16   |void g_I2SDMAReceiveClearInt(void);
                            12829 ; 17   |
                            12830 ; 18   |#endif // #ifndef _I2S_DMA_RECEIVE_H
                            12831 
                            12833 
                            12834 ; 15   |
                            12835 ; 16   |// Not included in hwequ.h :(
                            12836 ; 17   |#include "regscd.h"
                            12837 
                            12839 
                            12840 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12841 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            12842 ; 3    |//;  File        : regscd.inc
                            12843 ; 4    |//;  Description : CD-DSP Interface Registers (CDI, CDSync, CD Reed-Solomon)
                            12844 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12845 ; 6    |
                            12846 ; 7    |// The following naming conventions are followed in this file.
                            12847 ; 8    |// All registers are named using the format...
                            12848 ; 9    |//     HW_<module>_<regname>
                            12849 ; 10   |// where <module> is the module name which can be any of the following...
                            12850 ; 11   |//     USB20
                            12851 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            12852 ; 13   |// module name includes a number starting from 0 for the first instance of
                            12853 ; 14   |// that module)
                            12854 ; 15   |// <regname> is the specific register within that module
                            12855 ; 16   |// We also define the following...
                            12856 ; 17   |//     HW_<module>_<regname>_BITPOS
                            12857 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12858 ; 19   |//     HW_<module>_<regname>_SETMASK
                            12859 ; 20   |// which does something else, and
                            12860 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            12861 ; 22   |// which does something else.
                            12862 ; 23   |// Other rules
                            12863 ; 24   |//     All caps
                            12864 ; 25   |//     Numeric identifiers start at 0
                            12865 ; 26   |
                            12866 ; 27   |#if !(defined(regscdinc))
                            12867 ; 28   |#define regscdinc 1
                            12868 ; 29   |
                            12869 ; 30   |#include "types.h"
                            12870 
                            12872 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12873 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12874 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12875 ; 3    |//
                            12876 ; 4    |// Filename: types.h
                            12877 ; 5    |// Description: Standard data types
                            12878 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12879 ; 7    |
                            12880 ; 8    |#ifndef _TYPES_H
                            12881 ; 9    |#define _TYPES_H
                            12882 ; 10   |
                            12883 ; 11   |// TODO:  move this outta here!
                            12884 ; 12   |#if !defined(NOERROR)
                            12885 ; 13   |#define NOERROR 0
                            12886 ; 14   |#define SUCCESS 0
                            12887 ; 15   |#endif 
                            12888 ; 16   |#if !defined(SUCCESS)
                            12889 ; 17   |#define SUCCESS  0
                            12890 ; 18   |#endif
                            12891 ; 19   |#if !defined(ERROR)
                            12892 ; 20   |#define ERROR   -1
                            12893 ; 21   |#endif
                            12894 ; 22   |#if !defined(FALSE)
                            12895 ; 23   |#define FALSE 0
                            12896 ; 24   |#endif
                            12897 ; 25   |#if !defined(TRUE)
                            12898 ; 26   |#define TRUE  1
                            12899 ; 27   |#endif
                            12900 ; 28   |
                            12901 ; 29   |#if !defined(NULL)
                            12902 ; 30   |#define NULL 0
                            12903 ; 31   |#endif
                            12904 ; 32   |
                            12905 ; 33   |#define MAX_INT     0x7FFFFF
                            12906 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12907 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12908 ; 36   |#define MAX_ULONG   (-1) 
                            12909 ; 37   |
                            12910 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12911 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12912 ; 40   |
                            12913 ; 41   |
                            12914 ; 42   |#define BYTE    unsigned char       // btVarName
                            12915 ; 43   |#define CHAR    signed char         // cVarName
                            12916 ; 44   |#define USHORT  unsigned short      // usVarName
                            12917 ; 45   |#define SHORT   unsigned short      // sVarName
                            12918 ; 46   |#define WORD    unsigned int        // wVarName
                            12919 ; 47   |#define INT     signed int          // iVarName
                            12920 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12921 ; 49   |#define LONG    signed long         // lVarName
                            12922 ; 50   |#define BOOL    unsigned int        // bVarName
                            12923 ; 51   |#define FRACT   _fract              // frVarName
                            12924 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12925 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12926 ; 54   |#define FLOAT   float               // fVarName
                            12927 ; 55   |#define DBL     double              // dVarName
                            12928 ; 56   |#define ENUM    enum                // eVarName
                            12929 ; 57   |#define CMX     _complex            // cmxVarName
                            12930 ; 58   |typedef WORD UCS3;                   // 
                            12931 ; 59   |
                            12932 ; 60   |#define UINT16  unsigned short
                            12933 ; 61   |#define UINT8   unsigned char   
                            12934 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12935 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12936 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12937 ; 65   |#define WCHAR   UINT16
                            12938 ; 66   |
                            12939 ; 67   |//UINT128 is 16 bytes or 6 words
                            12940 ; 68   |typedef struct UINT128_3500 {   
                            12941 ; 69   |    int val[6];     
                            12942 ; 70   |} UINT128_3500;
                            12943 ; 71   |
                            12944 ; 72   |#define UINT128   UINT128_3500
                            12945 ; 73   |
                            12946 ; 74   |// Little endian word packed byte strings:   
                            12947 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12948 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12949 ; 77   |// Little endian word packed byte strings:   
                            12950 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12951 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12952 ; 80   |
                            12953 ; 81   |// Declare Memory Spaces To Use When Coding
                            12954 ; 82   |// A. Sector Buffers
                            12955 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12956 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12957 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12958 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12959 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12960 ; 88   |// B. Media DDI Memory
                            12961 ; 89   |#define MEDIA_DDI_MEM _Y
                            12962 ; 90   |
                            12963 ; 91   |
                            12964 ; 92   |
                            12965 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12966 ; 94   |// Examples of circular pointers:
                            12967 ; 95   |//    INT CIRC cpiVarName
                            12968 ; 96   |//    DWORD CIRC cpdwVarName
                            12969 ; 97   |
                            12970 ; 98   |#define RETCODE INT                 // rcVarName
                            12971 ; 99   |
                            12972 ; 100  |// generic bitfield structure
                            12973 ; 101  |struct Bitfield {
                            12974 ; 102  |    unsigned int B0  :1;
                            12975 ; 103  |    unsigned int B1  :1;
                            12976 ; 104  |    unsigned int B2  :1;
                            12977 ; 105  |    unsigned int B3  :1;
                            12978 ; 106  |    unsigned int B4  :1;
                            12979 ; 107  |    unsigned int B5  :1;
                            12980 ; 108  |    unsigned int B6  :1;
                            12981 ; 109  |    unsigned int B7  :1;
                            12982 ; 110  |    unsigned int B8  :1;
                            12983 ; 111  |    unsigned int B9  :1;
                            12984 ; 112  |    unsigned int B10 :1;
                            12985 ; 113  |    unsigned int B11 :1;
                            12986 ; 114  |    unsigned int B12 :1;
                            12987 ; 115  |    unsigned int B13 :1;
                            12988 ; 116  |    unsigned int B14 :1;
                            12989 ; 117  |    unsigned int B15 :1;
                            12990 ; 118  |    unsigned int B16 :1;
                            12991 ; 119  |    unsigned int B17 :1;
                            12992 ; 120  |    unsigned int B18 :1;
                            12993 ; 121  |    unsigned int B19 :1;
                            12994 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12995 ; 123  |    unsigned int B21 :1;
                            12996 ; 124  |    unsigned int B22 :1;
                            12997 ; 125  |    unsigned int B23 :1;
                            12998 ; 126  |};
                            12999 ; 127  |
                            13000 ; 128  |union BitInt {
                            13001 ; 129  |        struct Bitfield B;
                            13002 ; 130  |        int        I;
                            13003 ; 131  |};
                            13004 ; 132  |
                            13005 ; 133  |#define MAX_MSG_LENGTH 10
                            13006 ; 134  |struct CMessage
                            13007 ; 135  |{
                            13008 ; 136  |        unsigned int m_uLength;
                            13009 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13010 ; 138  |};
                            13011 ; 139  |
                            13012 ; 140  |typedef struct {
                            13013 ; 141  |    WORD m_wLength;
                            13014 ; 142  |    WORD m_wMessage;
                            13015 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13016 ; 144  |} Message;
                            13017 ; 145  |
                            13018 ; 146  |struct MessageQueueDescriptor
                            13019 ; 147  |{
                            13020 ; 148  |        int *m_pBase;
                            13021 ; 149  |        int m_iModulo;
                            13022 ; 150  |        int m_iSize;
                            13023 ; 151  |        int *m_pHead;
                            13024 ; 152  |        int *m_pTail;
                            13025 ; 153  |};
                            13026 ; 154  |
                            13027 ; 155  |struct ModuleEntry
                            13028 ; 156  |{
                            13029 ; 157  |    int m_iSignaledEventMask;
                            13030 ; 158  |    int m_iWaitEventMask;
                            13031 ; 159  |    int m_iResourceOfCode;
                            13032 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13033 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13034 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13035 ; 163  |    int m_uTimeOutHigh;
                            13036 ; 164  |    int m_uTimeOutLow;
                            13037 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13038 ; 166  |};
                            13039 ; 167  |
                            13040 ; 168  |union WaitMask{
                            13041 ; 169  |    struct B{
                            13042 ; 170  |        unsigned int m_bNone     :1;
                            13043 ; 171  |        unsigned int m_bMessage  :1;
                            13044 ; 172  |        unsigned int m_bTimer    :1;
                            13045 ; 173  |        unsigned int m_bButton   :1;
                            13046 ; 174  |    } B;
                            13047 ; 175  |    int I;
                            13048 ; 176  |} ;
                            13049 ; 177  |
                            13050 ; 178  |
                            13051 ; 179  |struct Button {
                            13052 ; 180  |        WORD wButtonEvent;
                            13053 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13054 ; 182  |};
                            13055 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13056 ; 184  |struct Message {
                            13057 ; 185  |        WORD wMsgLength;
                            13058 ; 186  |        WORD wMsgCommand;
                            13059 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13060 ; 188  |};
                            13061 ; 189  |
                            13062 ; 190  |union EventTypes {
                            13063 ; 191  |        struct CMessage msg;
                            13064 ; 192  |        struct Button Button ;
                            13065 ; 193  |        struct Message Message;
                            13066 ; 194  |};
                            13067 ; 195  |
                            13068 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13069 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13070 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13071 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13072 ; 200  |
                            13073 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13074 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13075 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13076 ; 204  |
                            13077 ; 205  |#if DEBUG
                            13078 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13079 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13080 ; 208  |#else 
                            13081 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13082 ; 210  |#define DebugBuildAssert(x)    
                            13083 ; 211  |#endif
                            13084 ; 212  |
                            13085 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13086 ; 214  |//  #pragma asm
                            13087 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13088 ; 216  |//  #pragma endasm
                            13089 ; 217  |
                            13090 ; 218  |
                            13091 ; 219  |#ifdef COLOR_262K
                            13092 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13093 ; 221  |#elif defined(COLOR_65K)
                            13094 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13095 ; 223  |#else
                            13096 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13097 ; 225  |#endif
                            13098 ; 226  |    
                            13099 ; 227  |#endif // #ifndef _TYPES_H
                            13100 
                            13102 
                            13103 ; 31   |
                            13104 ; 32   |
                            13105 ; 33   |///////////////////////////////////////////////////////////////////////////////////
                            13106 ; 34   |//// CD Sync Registers
                            13107 ; 35   |///////////////////////////////////////////////////////////////////////////////////
                            13108 ; 36   |#define HW_CDSYNC_BASEADDR (0xF600)
                            13109 ; 37   |
                            13110 ; 38   |
                            13111 ; 39   |///////////////////////////////////////////////////////////////////////////////////
                            13112 ; 40   |//  CD Sync Control Status Register (HW_CDSYNCCSR) Bit Definitions
                            13113 ; 41   |
                            13114 ; 42   |#define HW_CDSYNCCSR_EN_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13115 ; 43   |#define HW_CDSYNCCSR_CRC_BITPOS (1)
                            13116 ; 44   |#define HW_CDSYNCCSR_DSCRAM_BITPOS (2)
                            13117 ; 45   |#define HW_CDSYNCCSR_SYNCEN_BITPOS (3)
                            13118 ; 46   |#define HW_CDSYNCCSR_DMAIRQEN_BITPOS (4)
                            13119 ; 47   |#define HW_CDSYNCCSR_EDCIRQEN_BITPOS (5)
                            13120 ; 48   |#define HW_CDSYNCCSR_LOSIRQEN_BITPOS (6)
                            13121 ; 49   |#define HW_CDSYNCCSR_SYNCIRQEN_BITPOS (7)
                            13122 ; 50   |#define HW_CDSYNCCSR_DMADONE_BITPOS (8)
                            13123 ; 51   |#define HW_CDSYNCCSR_EDC_BITPOS (9)
                            13124 ; 52   |#define HW_CDSYNCCSR_LOS_BITPOS (10)
                            13125 ; 53   |#define HW_CDSYNCCSR_SYNC_BITPOS (11)
                            13126 ; 54   |#define HW_CDSYNCCSR_DMAOF_BITPOS (12)
                            13127 ; 55   |#define HW_CDSYNCCSR_MODE1_BITPOS (18)
                            13128 ; 56   |#define HW_CDSYNCCSR_INPUTMSB_BITPOS (19)
                            13129 ; 57   |#define HW_CDSYNCCSR_OUTWRDLEN_BITPOS (20)
                            13130 ; 58   |#define HW_CDSYNCCSR_OUTWRDLEN0_BITPOS (20)
                            13131 ; 59   |#define HW_CDSYNCCSR_OUTWRDLEN1_BITPOS (21)
                            13132 ; 60   |#define HW_CDSYNCCSR_INWRDLEN_BITPOS (22)
                            13133 ; 61   |#define HW_CDSYNCCSR_RESET_BITPOS (23)
                            13134 ; 62   |
                            13135 ; 63   |#define HW_CDSYNCCSR_EN_SETMASK (1<<HW_CDSYNCCSR_EN_BITPOS)  
                            13136 ; 64   |#define HW_CDSYNCCSR_CRC_SETMASK (1<<HW_CDSYNCCSR_CRC_BITPOS) 
                            13137 ; 65   |#define HW_CDSYNCCSR_DSCRAM_SETMASK (1<<HW_CDSYNCCSR_DSCRAM_BITPOS)    
                            13138 ; 66   |#define HW_CDSYNCCSR_SYNCEN_SETMASK (1<<HW_CDSYNCCSR_SYNCEN_BITPOS)  
                            13139 ; 67   |#define HW_CDSYNCCSR_DMAIRQEN_SETMASK (1<<HW_CDSYNCCSR_DMAIRQEN_BITPOS)  
                            13140 ; 68   |#define HW_CDSYNCCSR_EDCIRQEN_SETMASK (1<<HW_CDSYNCCSR_EDCIRQEN_BITPOS)  
                            13141 ; 69   |#define HW_CDSYNCCSR_LOSIRQEN_SETMASK (1<<HW_CDSYNCCSR_LOSIRQEN_BITPOS)  
                            13142 ; 70   |#define HW_CDSYNCCSR_SYNCIRQEN_SETMASK (1<<HW_CDSYNCCSR_SYNCIRQEN_BITPOS)  
                            13143 ; 71   |#define HW_CDSYNCCSR_DMADONE_SETMASK (1<<HW_CDSYNCCSR_DMADONE_BITPOS)  
                            13144 ; 72   |#define HW_CDSYNCCSR_EDC_SETMASK (1<<HW_CDSYNCCSR_EDC_BITPOS)  
                            13145 ; 73   |#define HW_CDSYNCCSR_LOS_SETMASK (1<<HW_CDSYNCCSR_LOS_BITPOS)  
                            13146 ; 74   |#define HW_CDSYNCCSR_SYNC_SETMASK (1<<HW_CDSYNCCSR_SYNC_BITPOS)  
                            13147 ; 75   |#define HW_CDSYNCCSR_DMAOF_SETMASK (1<<HW_CDSYNCCSR_DMAOF_BITPOS)       
                            13148 ; 76   |#define HW_CDSYNCCSR_MODE1_SETMASK (1<<HW_CDSYNCCSR_MODE1_BITPOS) 
                            13149 ; 77   |#define HW_CDSYNCCSR_INPUTMSB_SETMASK (1<<HW_CDSYNCCSR_INPUTMSB_BITPOS)  
                            13150 ; 78   |#define HW_CDSYNCCSR_OUTWRDLEN_SETMASK (3<<HW_CDSYNCCSR_OUTWRDLEN_BITPOS) 
                            13151 ; 79   |#define HW_CDSYNCCSR_INWRDLEN_SETMASK (1<<HW_CDSYNCCSR_INWRDLEN_BITPOS) 
                            13152 ; 80   |#define HW_CDSYNCCSR_RESET_SETMASK (1<<HW_CDSYNCCSR_RESET_BITPOS)  
                            13153 ; 81   |
                            13154 ; 82   |#define HW_CDSYNCCSR_EN_CLRMASK (~(WORD)HW_CDSYNCCSR_EN_SETMASK)
                            13155 ; 83   |#define HW_CDSYNCCSR_CRC_CLRMASK (~(WORD)HW_CDSYNCCSR_CRC_SETMASK)
                            13156 ; 84   |#define HW_CDSYNCCSR_DSCRAM_CLRMASK (~(WORD)HW_CDSYNCCSR_DSCRAM_SETMASK)
                            13157 ; 85   |#define HW_CDSYNCCSR_SYNCEN_CLRMASK (~(WORD)HW_CDSYNCCSR_SYNCEN_SETMASK)
                            13158 ; 86   |#define HW_CDSYNCCSR_DMAIRQEN_CLRMASK (~(WORD)HW_CDSYNCCSR_DMAIRQEN_SETMASK)
                            13159 ; 87   |#define HW_CDSYNCCSR_EDCIRQEN_CLRMASK (~(WORD)HW_CDSYNCCSR_EDCIRQEN_SETMASK)
                            13160 ; 88   |#define HW_CDSYNCCSR_LOSIRQEN_CLRMASK (~(WORD)HW_CDSYNCCSR_LOSIRQEN_SETMASK)
                            13161 ; 89   |#define HW_CDSYNCCSR_SYNCIRQEN_CLRMASK (~(WORD)HW_CDSYNCCSR_SYNCIRQEN_SETMASK)
                            13162 ; 90   |#define HW_CDSYNCCSR_DMADONE_CLRMASK (~(WORD)HW_CDSYNCCSR_DMADONE_SETMASK)
                            13163 ; 91   |#define HW_CDSYNCCSR_EDC_CLRMASK (~(WORD)HW_CDSYNCCSR_EDC_SETMASK)
                            13164 ; 92   |#define HW_CDSYNCCSR_LOS_CLRMASK (~(WORD)HW_CDSYNCCSR_LOS_SETMASK)
                            13165 ; 93   |#define HW_CDSYNCCSR_SYNC_CLRMASK (~(WORD)HW_CDSYNCCSR_SYNC_SETMASK)
                            13166 ; 94   |#define HW_CDSYNCCSR_DMAOF_CLRMASK (~(WORD)HW_CDSYNCCSR_DMAOF_SETMASK)
                            13167 ; 95   |#define HW_CDSYNCCSR_MODE1_CLRMASK (~(WORD)HW_CDSYNCCSR_MODE1_SETMASK)
                            13168 ; 96   |#define HW_CDSYNCCSR_INPUTMSB_CLRMASK (~(WORD)HW_CDSYNCCSR_INPUTMSB_SETMASK)
                            13169 ; 97   |#define HW_CDSYNCCSR_OUTWRDLEN_CLRMASK (~(WORD)HW_CDSYNCCSR_OUTWRDLEN_SETMASK)
                            13170 ; 98   |#define HW_CDSYNCCSR_INWRDLEN_CLRMASK (~(WORD)HW_CDSYNCCSR_INWRDLEN_SETMASK)
                            13171 ; 99   |#define HW_CDSYNCCSR_RESET_CLRMASK (~(WORD)HW_CDSYNCCSR_RESET_SETMASK)
                            13172 ; 100  |
                            13173 ; 101  |
                            13174 ; 102  |typedef union               /* SPI Control/Status Register (SPCSR)  */
                            13175 ; 103  |{
                            13176 ; 104  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13177 ; 105  |       int              EN                      :1;     // CDSync Enable
                            13178 ; 106  |                int     CRC                     :1;     // CRC checking Enable
                            13179 ; 107  |                int             DSCRAM          :1;     // Enable Descrambling
                            13180 ; 108  |                int     SYNCEN          :1;     // Enable Sync Detection
                            13181 ; 109  |                int             DMAIRQEN        :1; // Enable IRQ on DMA complete
                            13182 ; 110  |                int             EDCIRQEN        :1;     // Enable IRQ on EDC errors
                            13183 ; 111  |                int             LOSIRQEN        :1;     // Enable IRQ on Loss of Sync
                            13184 ; 112  |                int     SYNCIRQEN       :1;     // Enable IRQ on CD-ROM Frame Start
                            13185 ; 113  |                int             DMADONE         :1;     // DMA is completed Status Bit
                            13186 ; 114  |                int             EDC                     :1;     // EDC status bit
                            13187 ; 115  |                int             LOS                     :1;     // Loss of Sync Indicator 
                                  bit
                            13188 ; 116  |                int     SYNC            :1;     // Sync Found Flag
                            13189 ; 117  |                int             DMAOF           :1;     // Indicates a DMA Overflow Exists
                                  
                            13190 ; 118  |                unsigned                        :5;     // Reserved
                            13191 ; 119  |                int     MODE1           :1;     // Force Mode1 Sectors
                            13192 ; 120  |                int             INPUTMSB        :1;     // Indicates which input MSB to us
                                  e
                            13193 ; 121  |                unsigned OUTWRLEN       :2;     // Number of bytes to write in each output
                                   word
                            13194 ; 122  |                unsigned INWRDLEN       :1;     // Number of bytes in each input word (2 o
                                  r 3)
                            13195 ; 123  |                int             RESET           :1;     // Soft Reset and Low Power Enable
                                  
                            13196 ; 124  |            } B;
                            13197 ; 125  |    unsigned int I;
                            13198 ; 126  |} cdsync_csr_type;
                            13199 ; 127  |#define HW_CDSYNCCSR    (*(volatile cdsync_csr_type _X*) (HW_CDSYNC_BASEADDR))          /*
                                   CDSync Control/Status Register (SPCSR)  */
                            13200 ; 128  |
                            13201 ; 129  |
                            13202 ; 130  |
                            13203 ; 131  |/////////////////////////////////////////////////////////
                            13204 ; 132  |////  CDSync Input Word Register (CDSYNCDR) bit definitions
                            13205 ; 133  |
                            13206 ; 134  |
                            13207 ; 135  |#define HW_CDSYNCDR_DATA_BITPOS (0)
                            13208 ; 136  |#define HW_CDSYNCDR_DATA_SETMASK (0xFFFFFF<<HW_CDSYNCDR_DATA_BITPOS)
                            13209 ; 137  |#define HW_CDSYNCDR_DATA_CLRMASK (~(WORD)HW_CDSYNCDR_DATA_SETMASK)  
                            13210 ; 138  |
                            13211 ; 139  |typedef union     // CDSync Input Data Word Register
                            13212 ; 140  |{
                            13213 ; 141  |    struct { 
                            13214 ; 142  |                unsigned DATA   :24;    // Data for Input 
                            13215 ; 143  |                } B;
                            13216 ; 144  |    unsigned int I;
                            13217 ; 145  |} cdsync_datar_type;
                            13218 ; 146  |#define HW_CDSYNCDR     (*(volatile cdsync_datar_type _X*) (HW_CDSYNC_BASEADDR+1))      
                            13219 ; 147  |
                            13220 ; 148  |/////////////////////////////////////////////////////////
                            13221 ; 149  |////  CDSync Word Count Register (CDSYNCWCR) bit definitions
                            13222 ; 150  |
                            13223 ; 151  |#define HW_CDSYNCWCR_COUNT_BITPOS (0)
                            13224 ; 152  |#define HW_CDSYNCWCR_COUNT_SETMASK (0x1FFF<<HW_CDSYNCWCR_COUNT_BITPOS)
                            13225 ; 153  |#define HW_CDSYNCWCR_COUNT_CLRMASK (~(WORD)HW_CDSYNCWCR_COUNT_SETMASK)  
                            13226 ; 154  |
                            13227 ; 155  |
                            13228 ; 156  |typedef union     // CDSync Word Count Register
                            13229 ; 157  |{
                            13230 ; 158  |    struct { 
                            13231 ; 159  |                unsigned COUNT  :13;    // Word Count
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13232 ; 160  |                unsigned                :11;    // Reserved
                            13233 ; 161  |                } B;
                            13234 ; 162  |    unsigned int I;
                            13235 ; 163  |} cdsync_wcr_type;
                            13236 ; 164  |#define HW_CDSYNCWCR    (*(volatile cdsync_wcr_type _X*) (HW_CDSYNC_BASEADDR+2))        /*
                                   CDSync Word Count Register */
                            13237 ; 165  |
                            13238 ; 166  |
                            13239 ; 167  |/////////////////////////////////////////////////////////
                            13240 ; 168  |////  CDSync Current Position Register (CDSYNCCPR) bit definitions
                            13241 ; 169  |
                            13242 ; 170  |#define HW_CDSYNCCPR_POS_BITPOS (0)
                            13243 ; 171  |#define HW_CDSYNCCPR_POS_SETMASK (0xFFF<<HW_CDSYNCCPR_POS_BITPOS)
                            13244 ; 172  |#define HW_CDSYNCCPR_POS_CLRMASK (~(WORD)HW_CDSYNCCPR_POS_SETMASK)
                            13245 ; 173  |
                            13246 ; 174  |typedef union     // CDSync Current Position Register
                            13247 ; 175  |{
                            13248 ; 176  |    struct { 
                            13249 ; 177  |                unsigned POS    :12;    // Current Position 
                            13250 ; 178  |                unsigned                :12;    // Reserved
                            13251 ; 179  |                } B;
                            13252 ; 180  |    unsigned int I;
                            13253 ; 181  |} cdsync_cpr_type;
                            13254 ; 182  |#define HW_CDSYNCCPR    (*(volatile cdsync_cpr_type _X*) (HW_CDSYNC_BASEADDR+3))        /*
                                   CDSync Current Position Register */
                            13255 ; 183  |
                            13256 ; 184  |/////////////////////////////////////////////////////////
                            13257 ; 185  |////  CDSync Modulo Register (CDSYNCMODR) bit definitions
                            13258 ; 186  |
                            13259 ; 187  |#define HW_CDSYNCMR_MOD_BITPOS (0)
                            13260 ; 188  |#define HW_CDSYNCMR_MOD_SETMASK (0x1FFF<<HW_CDSYNCMR_MOD_BITPOS)
                            13261 ; 189  |#define HW_CDSYNCMR_MOD_CLRMASK (~(WORD)HW_CDSYNCMR_MOD_SETMASK)
                            13262 ; 190  |
                            13263 ; 191  |typedef union     // CDSync Modulo Register
                            13264 ; 192  |{
                            13265 ; 193  |    struct { 
                            13266 ; 194  |                unsigned MOD    :13;    // Modulo
                            13267 ; 195  |                unsigned                :11;    // Reserved
                            13268 ; 196  |                } B;
                            13269 ; 197  |    unsigned int I;
                            13270 ; 198  |} cdsync_modr_type;
                            13271 ; 199  |#define HW_CDSYNCMR     (*(volatile cdsync_modr_type _X*) (HW_CDSYNC_BASEADDR+4))   /* CDS
                                  ync Modulo Register */
                            13272 ; 200  |
                            13273 ; 201  |/////////////////////////////////////////////////////////
                            13274 ; 202  |////  CDSync Base Address Register (CDSYNCBAR) bit definitions
                            13275 ; 203  |
                            13276 ; 204  |#define HW_CDSYNCBAR_BASE_BITPOS (0)
                            13277 ; 205  |#define HW_CDSYNCBAR_BASE_SETMASK (0xFFFF<<HW_CDSYNCBAR_BASE_BITPOS)
                            13278 ; 206  |#define HW_CDSYNCBAR_BASE_CLRMASK (~(WORD)HW_CDSYNCBAR_BASE_SETMASK)
                            13279 ; 207  |
                            13280 ; 208  |typedef union     // CDSync Base Address Register
                            13281 ; 209  |{
                            13282 ; 210  |    struct { 
                            13283 ; 211  |                unsigned BASE   :16;    // Base Address
                            13284 ; 212  |                unsigned                :8;             // Reserved
                            13285 ; 213  |                } B;
                            13286 ; 214  |    unsigned int I;
                            13287 ; 215  |} cdsync_bar_type;
                            13288 ; 216  |#define HW_CDSYNCBAR    (*(volatile cdsync_bar_type _X*) (HW_CDSYNC_BASEADDR+5))        /*
                                   CDSync Base Address Register */
                            13289 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13290 ; 218  |
                            13291 ; 219  |
                            13292 ; 220  |
                            13293 ; 221  |///////////////////////////////////////////////////////////////////////////////////
                            13294 ; 222  |//// Reed Solomon Registers
                            13295 ; 223  |///////////////////////////////////////////////////////////////////////////////////
                            13296 ; 224  |#define HW_RS_BASEADDR (0xF700)
                            13297 ; 225  |///////////////////////////////////////////////////////////////////////////////////
                            13298 ; 226  |////  Reed Solomon Control Status Register (HW_RSCSR) Bit Definitions
                            13299 ; 227  |
                            13300 ; 228  |#define HW_RSCSR_KICK_BITPOS (0)
                            13301 ; 229  |#define HW_RSCSR_AUTOCORCT_BITPOS (1)   
                            13302 ; 230  |#define HW_RSCSR_EVENEN_BITPOS (2)
                            13303 ; 231  |#define HW_RSCSR_ODDEN_BITPOS (3)
                            13304 ; 232  |#define HW_RSCSR_DONEIRQEN_BITPOS (4)   
                            13305 ; 233  |#define HW_RSCSR_CORCTIRQEN_BITPOS (5)    
                            13306 ; 234  |#define HW_RSCSR_ERRIRQEN_BITPOS (6)  
                            13307 ; 235  |#define HW_RSCSR_DONE_BITPOS (8)
                            13308 ; 236  |#define HW_RSCSR_CORRECT_BITPOS (9) 
                            13309 ; 237  |#define HW_RSCSR_ERR_BITPOS (10)
                            13310 ; 238  |#define HW_RSCSR_EVENCORCT_BITPOS (12)   
                            13311 ; 239  |#define HW_RSCSR_EVENERROR_BITPOS (13)   
                            13312 ; 240  |#define HW_RSCSR_ODDCORCT_BITPOS (14)  
                            13313 ; 241  |#define HW_RSCSR_ODDERROR_BITPOS (15)  
                            13314 ; 242  |#define HW_RSCSR_DMAWAIT_BITPOS (16)
                            13315 ; 243  |#define HW_RSCSR_RESET_BITPOS (23)
                            13316 ; 244  |
                            13317 ; 245  |#define HW_RSCSR_KICK_LENGTH (1)
                            13318 ; 246  |#define HW_RSCSR_AUTOCORCT_LENGTH (1)   
                            13319 ; 247  |#define HW_RSCSR_EVENEN_LENGTH (1)
                            13320 ; 248  |#define HW_RSCSR_ODDEN_LENGTH (1)
                            13321 ; 249  |#define HW_RSCSR_DONEIRQEN_LENGTH (1)   
                            13322 ; 250  |#define HW_RSCSR_CORCTIRQEN_LENGTH (1)    
                            13323 ; 251  |#define HW_RSCSR_ERRIRQEN_LENGTH (1)  
                            13324 ; 252  |#define HW_RSCSR_DONE_LENGTH (1)
                            13325 ; 253  |#define HW_RSCSR_CORRECT_LENGTH (1) 
                            13326 ; 254  |#define HW_RSCSR_ERR_LENGTH (1)
                            13327 ; 255  |#define HW_RSCSR_EVENCORCT_LENGTH (1)    
                            13328 ; 256  |#define HW_RSCSR_EVENERROR_LENGTH (1)    
                            13329 ; 257  |#define HW_RSCSR_ODDCORCT_LENGTH (1)   
                            13330 ; 258  |#define HW_RSCSR_ODDERROR_LENGTH (1)   
                            13331 ; 259  |#define HW_RSCSR_DMAWAIT_LENGTH (4) 
                            13332 ; 260  |#define HW_RSCSR_RESET_LENGTH (1) 
                            13333 ; 261  |
                            13334 ; 262  |#define HW_RSCSR_KICK_SETMASK (((1<<HW_RSCSR_KICK_LENGTH)-1)<<HW_RSCSR_KICK_BITPOS)
                            13335 ; 263  |#define HW_RSCSR_AUTOCORCT_SETMASK (((1<<HW_RSCSR_AUTOCORCT_LENGTH)-1)<<HW_RSCSR_AUTOCORCT
                                  _BITPOS)
                            13336 ; 264  |#define HW_RSCSR_EVENEN_SETMASK (((1<<HW_RSCSR_EVENEN_LENGTH)-1)<<HW_RSCSR_EVENEN_BITPOS)
                            13337 ; 265  |#define HW_RSCSR_ODDEN_SETMASK (((1<<HW_RSCSR_ODDEN_LENGTH)-1)<<HW_RSCSR_ODDEN_BITPOS)
                            13338 ; 266  |#define HW_RSCSR_DONEIRQEN_SETMASK (((1<<HW_RSCSR_DONEIRQEN_LENGTH)-1)<<HW_RSCSR_DONEIRQEN
                                  _BITPOS)
                            13339 ; 267  |#define HW_RSCSR_CORCTIRQEN_SETMASK (((1<<HW_RSCSR_CORCTIRQEN_LENGTH)-1)<<HW_RSCSR_CORCTIR
                                  QEN_BITPOS)
                            13340 ; 268  |#define HW_RSCSR_ERRIRQEN_SETMASK (((1<<HW_RSCSR_ERRIRQEN_LENGTH)-1)<<HW_RSCSR_ERRIRQEN_BI
                                  TPOS)
                            13341 ; 269  |#define HW_RSCSR_DONE_SETMASK (((1<<HW_RSCSR_DONE_LENGTH)-1)<<HW_RSCSR_DONE_BITPOS)
                            13342 ; 270  |#define HW_RSCSR_CORRECT_SETMASK (((1<<HW_RSCSR_CORRECT_LENGTH)-1)<<HW_RSCSR_CORRECT_BITPO
                                  S)
                            13343 ; 271  |#define HW_RSCSR_ERR_SETMASK (((1<<HW_RSCSR_ERR_LENGTH)-1)<<HW_RSCSR_ERR_BITPOS)
                            13344 ; 272  |#define HW_RSCSR_EVENCORCT_SETMASK (((1<<HW_RSCSR_EVENCORCT_LENGTH)-1)<<HW_RSCSR_EVENCORCT
                                  _BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13345 ; 273  |#define HW_RSCSR_EVENERROR_SETMASK (((1<<HW_RSCSR_EVENERROR_LENGTH)-1)<<HW_RSCSR_EVENERROR
                                  _BITPOS)
                            13346 ; 274  |#define HW_RSCSR_ODDCORCT_SETMASK (((1<<HW_RSCSR_ODDCORCT_LENGTH)-1)<<HW_RSCSR_ODDCORCT_BI
                                  TPOS)
                            13347 ; 275  |#define HW_RSCSR_ODDERROR_SETMASK (((1<<HW_RSCSR_ODDERROR_LENGTH)-1)<<HW_RSCSR_ODDERROR_BI
                                  TPOS)
                            13348 ; 276  |#define HW_RSCSR_DMAWAIT_SETMASK (((1<<HW_RSCSR_DMAWAIT_LENGTH)-1)<<HW_RSCSR_DMAWAIT_BITPO
                                  S)
                            13349 ; 277  |#define HW_RSCSR_RESET_SETMASK (((1<<HW_RSCSR_RESET_LENGTH)-1)<<HW_RSCSR_RESET_BITPOS)
                            13350 ; 278  |
                            13351 ; 279  |
                            13352 ; 280  |#define HW_RSCSR_KICK_CLRMASK (~(WORD)HW_RSCSR_KICK_SETMASK)
                            13353 ; 281  |#define HW_RSCSR_AUTOCORCT_CLRMASK (~(WORD)HW_RSCSR_AUTOCORCT_SETMASK)
                            13354 ; 282  |#define HW_RSCSR_EVENEN_CLRMASK (~(WORD)HW_RSCSR_EVENEN_SETMASK)
                            13355 ; 283  |#define HW_RSCSR_ODDEN_CLRMASK (~(WORD)HW_RSCSR_ODDEN_SETMASK)
                            13356 ; 284  |#define HW_RSCSR_DONEIRQEN_CLRMASK (~(WORD)HW_RSCSR_DONEIRQEN_SETMASK)
                            13357 ; 285  |#define HW_RSCSR_CORCTIRQEN_CLRMASK (~(WORD)HW_RSCSR_CORCTIRQEN_SETMASK)
                            13358 ; 286  |#define HW_RSCSR_ERRIRQEN_CLRMASK (~(WORD)HW_RSCSR_ERRIRQEN_SETMASK)
                            13359 ; 287  |#define HW_RSCSR_DONE_CLRMASK (~(WORD)HW_RSCSR_DONE_SETMASK)
                            13360 ; 288  |#define HW_RSCSR_CORRECT_CLRMASK (~(WORD)HW_RSCSR_CORRECT_SETMASK)
                            13361 ; 289  |#define HW_RSCSR_ERR_CLRMASK (~(WORD)HW_RSCSR_ERR_SETMASK)
                            13362 ; 290  |#define HW_RSCSR_EVENCORCT_CLRMASK (~(WORD)HW_RSCSR_EVENCORCT_SETMASK)
                            13363 ; 291  |#define HW_RSCSR_EVENERROR_CLRMASK (~(WORD)HW_RSCSR_EVENERROR_SETMASK)
                            13364 ; 292  |#define HW_RSCSR_ODDCORCT_CLRMASK (~(WORD)HW_RSCSR_ODDCORCT_SETMASK)
                            13365 ; 293  |#define HW_RSCSR_ODDERROR_CLRMASK (~(WORD)HW_RSCSR_ODDERROR_SETMASK)
                            13366 ; 294  |#define HW_RSCSR_DMAWAIT_CLRMASK (~(WORD)HW_RSCSR_DMAWAIT_SETMASK)
                            13367 ; 295  |#define HW_RSCSR_RESET_CLRMASK (~(WORD)HW_RSCSR_RESET_SETMASK)
                            13368 ; 296  |
                            13369 ; 297  |
                            13370 ; 298  |
                            13371 ; 299  |typedef union               
                            13372 ; 300  |{
                            13373 ; 301  |    struct {
                            13374 ; 302  |       int              KICK            :1;     // Start processing
                            13375 ; 303  |                int             AUTOCORCT       :1;     // Auto Correct errors
                            13376 ; 304  |                int     EVENEN          :1;     // Enable calculation of even codewords
                            13377 ; 305  |                int     ODDEN           :1;     // Enable calculation of odd codewords
                            13378 ; 306  |                int     DONEIRQEN       :1;     // Enable Done IRQ
                            13379 ; 307  |                int             CORCTIRQEN      :1;     // Enable IRQ on correctable error
                                  s
                            13380 ; 308  |                int             ERRIRQEN        :1;     // Enable IRQ for non-correctable 
                                  errors
                            13381 ; 309  |                int                                     :1;     // Reserved
                            13382 ; 310  |                int             DONE            :1;     // Done Flag
                            13383 ; 311  |                int             CORRECT         :1;     // Corrected errors Flag
                            13384 ; 312  |                int             ERR                     :1;     // Non-Corrected errors Fl
                                  ag
                            13385 ; 313  |                int                                     :1;     // Reserved
                            13386 ; 314  |                int             EVENCORCT       :1;     // Flag for Even error corrected
                            13387 ; 315  |                int             EVENERROR       :1;     // Flag For Even error non-correct
                                  ed
                            13388 ; 316  |                int             ODDCORCT        :1;     // Flag for Odd error corrected
                            13389 ; 317  |                int             ODDERROR        :1;     // Flag For Odd error non-correcte
                                  d
                            13390 ; 318  |                unsigned DMAWAIT        :4;     // Number of cycles to wait between DMA cy
                                  cles
                            13391 ; 319  |                int                                     :3;     // Reserved
                            13392 ; 320  |                int     RESET           :1;     // Reset /  Power Down                  
                            13393 ; 321  |    } B;
                            13394 ; 322  |    unsigned int I;
                            13395 ; 323  |} rs_csr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13396 ; 324  |#define HW_RSCSR                (*(volatile RS_csr_type _X*) (HW_RS_BASEADDR))            
                                          /* RS Control/Status Register */
                            13397 ; 325  |
                            13398 ; 326  |
                            13399 ; 327  |
                            13400 ; 328  |
                            13401 ; 329  |///////////////////////////////////////////////////////////////////////////////////
                            13402 ; 330  |////  Reed Solomon Error Offset Register (HW_RSOFFSETR) Bit Definitions
                            13403 ; 331  |
                            13404 ; 332  |#define HW_RSOFFSETR_EVEN_BITPOS (0)
                            13405 ; 333  |#define HW_RSOFFSETR_ODD_BITPOS (12)
                            13406 ; 334  |
                            13407 ; 335  |#define HW_RSOFFSETR_EVEN_SETMASK (0xFFF<<HW_RSOFFSETR_EVEN_BITPOS)
                            13408 ; 336  |#define HW_RSOFFSETR_ODD_SETMASK (0xFFF<<HW_RSOFFSETR_ODD_BITPOS)
                            13409 ; 337  |
                            13410 ; 338  |#define HW_RSOFFSETR_EVEN_CLRMASK (~(WORD)HW_RSOFFSETR_EVEN_SETMASK)
                            13411 ; 339  |#define HW_RSOFFSETR_ODD_CLRMASK (~(WORD)HW_RSOFFSETR_ODD_SETMASK)
                            13412 ; 340  |
                            13413 ; 341  |typedef union{ 
                            13414 ; 342  |    struct { 
                            13415 ; 343  |                unsigned EVEN           :12;    // Location of even error
                            13416 ; 344  |                unsigned ODD            :12;    // Location of odd error
                            13417 ; 345  |                } B;
                            13418 ; 346  |    unsigned int I;
                            13419 ; 347  |} rs_offsetr_type;
                            13420 ; 348  |#define HW_RSOFFSETR    (*(volatile RS_offsetr_type _X*) (HW_RS_BASEADDR+1))    /* RS Erro
                                  r Offset Register */
                            13421 ; 349  |
                            13422 ; 350  |
                            13423 ; 351  |
                            13424 ; 352  |///////////////////////////////////////////////////////////////////////////////////
                            13425 ; 353  |////  Reed Solomon Word Count Register (HW_RSWRDCNTR) Bit Definitions
                            13426 ; 354  |
                            13427 ; 355  |#define HW_RSWRDCNTR_WORDCNT_BITPOS (0)
                            13428 ; 356  |#define HW_RSWRDCNTR_BLOCKCNT_BITPOS (12)
                            13429 ; 357  |
                            13430 ; 358  |#define HW_RSWRDCNTR_WORDCNT_SETMASK (0xFFF<<HW_RSWRDCNTR_WORDCNT_BITPOS)
                            13431 ; 359  |#define HW_RSWRDCNTR_BLOCKCNT_SETMASK (0xFFF<<HW_RSWRDCNTR_BLOCKCNT_BITPOS)
                            13432 ; 360  |
                            13433 ; 361  |#define HW_RSWRDCNTR_WORDCNT_CLRMASK (~(WORD)HW_RSWRDCNTR_WORDCNT_SETMASK)
                            13434 ; 362  |#define HW_RSWRDCNTR_BLOCKCNT_CLRMASK (~(WORD)HW_RSWRDCNTR_BLOCKCNT_SETMASK)
                            13435 ; 363  |
                            13436 ; 364  |typedef union{ 
                            13437 ; 365  |    struct { 
                            13438 ; 366  |                unsigned WORDCNT        :12;    // Number of bytes per codeword
                            13439 ; 367  |                unsigned BLOCKCNT       :12;    // Number of codewords to process
                            13440 ; 368  |                } B;
                            13441 ; 369  |   unsigned int I;
                            13442 ; 370  |} rs_wrdcntr_type;
                            13443 ; 371  |#define HW_RSWRDCNTR    (*(volatile RS_wrdcntr_type _X*) (HW_RS_BASEADDR+2))    /* RS Word
                                   Count Register */
                            13444 ; 372  |
                            13445 ; 373  |
                            13446 ; 374  |
                            13447 ; 375  |
                            13448 ; 376  |///////////////////////////////////////////////////////////////////////////////////
                            13449 ; 377  |////  Reed Solomon Current Position Register (HW_RSCPR) Bit Definitions
                            13450 ; 378  |
                            13451 ; 379  |#define HW_RSCPR_POS_BITPOS (0)
                            13452 ; 380  |
                            13453 ; 381  |#define HW_RSCPR_POS_SETMASK (0xFFFF<<HW_RSCPR_POS_BITPOS)
                            13454 ; 382  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13455 ; 383  |#define HW_RSCPR_POS_CLRMASK (~(WORD)HW_RSCPR_POS_SETMASK)
                            13456 ; 384  |
                            13457 ; 385  |typedef union{ 
                            13458 ; 386  |    struct { 
                            13459 ; 387  |                unsigned POS            :16;    // Current offset within the DMA buffer
                            13460 ; 388  |                unsigned                        :8;             // Reserved
                            13461 ; 389  |                } B;
                            13462 ; 390  |    unsigned int I;
                            13463 ; 391  |} rs_cpr_type;
                            13464 ; 392  |#define HW_RSCPR                (*(volatile RS_cpr_type _X*) (HW_RS_BASEADDR+3))          
                                          /* RS Current Position Register */
                            13465 ; 393  |
                            13466 ; 394  |
                            13467 ; 395  |
                            13468 ; 396  |
                            13469 ; 397  |///////////////////////////////////////////////////////////////////////////////////
                            13470 ; 398  |////  Reed Solomon Modulo Register (HW_RSMODR) Bit Definitions
                            13471 ; 399  |
                            13472 ; 400  |#define HW_RSMODR_MOD_BITPOS (0)
                            13473 ; 401  |
                            13474 ; 402  |#define HW_RSMODR_MOD_SETMASK (0xFFFF<<HW_RSMODR_MOD_BITPOS)
                            13475 ; 403  |
                            13476 ; 404  |#define HW_RSMODR_MOD_CLRMASK (~(WORD)HW_RSMODR_MOD_SETMASK)
                            13477 ; 405  |
                            13478 ; 406  |typedef union{ 
                            13479 ; 407  |    struct { 
                            13480 ; 408  |                unsigned MOD            :16;    // Modulo offset
                            13481 ; 409  |                unsigned                        :8;             // Reserved
                            13482 ; 410  |                } B;
                            13483 ; 411  |    unsigned int I;
                            13484 ; 412  |} rs_modr_type;
                            13485 ; 413  |#define HW_RSMODR               (*(volatile RS_modr_type _X*) (HW_RS_BASEADDR+4))         
                                          /* RS Modulo Register */
                            13486 ; 414  |
                            13487 ; 415  |
                            13488 ; 416  |
                            13489 ; 417  |///////////////////////////////////////////////////////////////////////////////////
                            13490 ; 418  |////  Reed Solomon Base Addr Register (HW_RSBAR) Bit Definitions
                            13491 ; 419  |
                            13492 ; 420  |#define HW_RSBAR_ADDR_BITPOS (0)
                            13493 ; 421  |
                            13494 ; 422  |#define HW_RSBAR_ADDR_SETMASK (0xFFFF<<HW_RSBAR_ADDR_BITPOS)
                            13495 ; 423  |
                            13496 ; 424  |#define HW_RSBAR_ADDR_CLRMASK (~(WORD)HW_RSBAR_ADDR_SETMASK)
                            13497 ; 425  |
                            13498 ; 426  |typedef union{ 
                            13499 ; 427  |    struct { 
                            13500 ; 428  |                unsigned ADDR           :16;    // Base Address of non-parity portion of c
                                  odeword
                            13501 ; 429  |                unsigned                        :8;             // Reserved
                            13502 ; 430  |                } B;
                            13503 ; 431  |    unsigned int I;
                            13504 ; 432  |} rs_bar_type;
                            13505 ; 433  |#define HW_RSBAR                (*(volatile RS_bar_type _X*) (HW_RS_BASEADDR+5))          
                                          /* RS Base Address Register */
                            13506 ; 434  |
                            13507 ; 435  |///////////////////////////////////////////////////////////////////////////////////
                            13508 ; 436  |////  Reed Solomon Parity Base Addr Register (HW_RSPBAR) Bit Definitions
                            13509 ; 437  |
                            13510 ; 438  |#define HW_RSPBAR_ADDR_BITPOS (0)
                            13511 ; 439  |
                            13512 ; 440  |#define HW_RSPBAR_ADDR_SETMASK (0xFFFF<<HW_RSPBAR_ADDR_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13513 ; 441  |
                            13514 ; 442  |#define HW_RSPBAR_ADDR_CLRMASK (~(WORD)HW_RSPBAR_ADDR_SETMASK)
                            13515 ; 443  |
                            13516 ; 444  |typedef union{ 
                            13517 ; 445  |    struct { 
                            13518 ; 446  |                unsigned ADDR           :16;    // Parity offset
                            13519 ; 447  |                unsigned                        :8;             // Reserved
                            13520 ; 448  |                } B;
                            13521 ; 449  |    unsigned int I;
                            13522 ; 450  |} rs_pbar_type;
                            13523 ; 451  |#define HW_RSPBAR               (*(volatile RS_pbar_type _X*) (HW_RS_BASEADDR+6))         
                                          /* RS Parity Base Address Register */
                            13524 ; 452  |
                            13525 ; 453  |
                            13526 ; 454  |///////////////////////////////////////////////////////////////////////////////////
                            13527 ; 455  |////  Reed Solomon Span Register (HW_RSSPANR) Bit Definitions
                            13528 ; 456  |
                            13529 ; 457  |#define HW_RSSPANR_WORDSPAN_BITPOS (0)
                            13530 ; 458  |#define HW_RSSPANR_PARITYSPAN_BITPOS (8)
                            13531 ; 459  |#define HW_RSSPANR_BLOCKSPAN_BITPOS (16)
                            13532 ; 460  |
                            13533 ; 461  |#define HW_RSSPANR_WORDSPAN_SETMASK (0xFF<<HW_RSSPANR_WORDSPAN_BITPOS)
                            13534 ; 462  |#define HW_RSSPANR_PARITYSPAN_SETMASK (0xFF<<HW_RSSPANR_PARITYSPAN_BITPOS)
                            13535 ; 463  |#define HW_RSSPANR_BLOCKSPAN_SETMASK (0xFF<<HW_RSSPANR_BLOCKSPAN_BITPOS)
                            13536 ; 464  |
                            13537 ; 465  |#define HW_RSSPANR_WORDSPAN_CLRMASK (~(WORD)HW_RSSPANR_WORDSPAN_SETMASK)
                            13538 ; 466  |#define HW_RSSPANR_PARITYSPAN_CLRMASK (~(WORD)HW_RSSPANR_PARITYSPAN_SETMASK)
                            13539 ; 467  |#define HW_RSSPANR_BLOCKSPAN_CLRMASK (~(WORD)HW_RSSPANR_BLOCKSPAN_SETMASK)
                            13540 ; 468  |
                            13541 ; 469  |typedef union{ 
                            13542 ; 470  |    struct { 
                            13543 ; 471  |                unsigned WORDSPAN       :8;     // Word Address Increment
                            13544 ; 472  |                unsigned PARITYSPAN     :8;     // Parity Address Increment
                            13545 ; 473  |                unsigned BLOCKSPAN  :8; // Block Address Increment
                            13546 ; 474  |                } B;
                            13547 ; 475  |    unsigned int I;
                            13548 ; 476  |} rs_spanr_type;
                            13549 ; 477  |#define HW_RSSPANR              (*(volatile RS_spanr_type _X*) (HW_RS_BASEADDR+7))        
                                          /* RS Span Register */
                            13550 ; 478  |
                            13551 ; 479  |
                            13552 ; 480  |
                            13553 ; 481  |
                            13554 ; 482  |
                            13555 ; 483  |///////////////////////////////////////////////////////////////////////////////////
                            13556 ; 484  |////  CD-DSP Interface (CDI) Registers
                            13557 ; 485  |///////////////////////////////////////////////////////////////////////////////////
                            13558 ; 486  |
                            13559 ; 487  |#define HW_CDI_BASEADDR 0xF280
                            13560 ; 488  |
                            13561 ; 489  |///////////////////////////////////////////////////////////////////////////////////
                            13562 ; 490  |////  CD-DSP Interface Control Unit Control Status Register (HW_CDI_CTLCSR) Bit Definition
                                  s
                            13563 ; 491  |
                            13564 ; 492  |#define HW_CDICTRLCSR_KICK_BITPOS (0)
                            13565 ; 493  |#define HW_CDICTRLCSR_CLKPOL_BITPOS (1)
                            13566 ; 494  |#define HW_CDICTRLCSR_CLKRZ_BITPOS (2)
                            13567 ; 495  |#define HW_CDICTRLCSR_LSBFIRST_BITPOS (3)
                            13568 ; 496  |#define HW_CDICTRLCSR_LENGTH_BITPOS (4)
                            13569 ; 497  |#define HW_CDICTRLCSR_MSBJUSTIFY_BITPOS (9)
                            13570 ; 498  |#define HW_CDICTRLCSR_LATCHEN_BITPOS (10)
                            13571 ; 499  |#define HW_CDICTRLCSR_LATCHPOL_BITPOS (11)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13572 ; 500  |#define HW_CDICTRLCSR_RSVD_BITPOS (12)
                            13573 ; 501  |#define HW_CDICTRLCSR_IRQEN_BITPOS (20)
                            13574 ; 502  |#define HW_CDICTRLCSR_TFRDONE_BITPOS (21)
                            13575 ; 503  |#define HW_CDICTRLCSR_RESET_BITPOS (23)
                            13576 ; 504  |
                            13577 ; 505  |#define HW_CDICTRLCSR_KICK_SETMASK (1<<HW_CDICTRLCSR_KICK_BITPOS)
                            13578 ; 506  |#define HW_CDICTRLCSR_CLKPOL_SETMASK (1<<HW_CDICTRLCSR_CLKPOL_BITPOS)
                            13579 ; 507  |#define HW_CDICTRLCSR_CLKRZ_SETMASK (1<<HW_CDICTRLCSR_CLKRZ_BITPOS)
                            13580 ; 508  |#define HW_CDICTRLCSR_LSBFIRST_SETMASK (1<<HW_CDICTRLCSR_LSBFIRST_BITPOS)
                            13581 ; 509  |#define HW_CDICTRLCSR_LENGTH_SETMASK (0x1F<<HW_CDICTRLCSR_LENGTH_BITPOS)
                            13582 ; 510  |#define HW_CDICTRLCSR_MSBJUSTIFY_SETMASK (1<<HW_CDICTRLCSR_MSBJUSTIFY_BITPOS)
                            13583 ; 511  |#define HW_CDICTRLCSR_LATCHEN_SETMASK (1<<HW_CDICTRLCSR_LATCHEN_BITPOS)
                            13584 ; 512  |#define HW_CDICTRLCSR_LATCHPOL_SETMASK (1<<HW_CDICTRLCSR_LATCHPOL_BITPOS)
                            13585 ; 513  |#define HW_CDICTRLCSR_IRQEN_SETMASK (1<<HW_CDICTRLCSR_IRQEN_BITPOS)
                            13586 ; 514  |#define HW_CDICTRLCSR_TFRDONE_SETMASK (1<<HW_CDICTRLCSR_TFRDONE_BITPOS)
                            13587 ; 515  |#define HW_CDICTRLCSR_RESET_SETMASK (1<<HW_CDICTRLCSR_RESET_BITPOS)
                            13588 ; 516  |
                            13589 ; 517  |#define HW_CDICTRLCSR_KICK_CLRMASK (~(WORD)HW_CDICTRLCSR_KICK_SETMASK)
                            13590 ; 518  |#define HW_CDICTRLCSR_CLKPOL_CLRMASK (~(WORD)HW_CDICTRLCSR_CLKPOL_SETMASK)
                            13591 ; 519  |#define HW_CDICTRLCSR_CLKRZ_CLRMASK (~(WORD)HW_CDICTRLCSR_CLKRZ_SETMASK)
                            13592 ; 520  |#define HW_CDICTRLCSR_LSBFIRST_CLRMASK (~(WORD)HW_CDICTRLCSR_LSBFIRST_SETMASK)
                            13593 ; 521  |#define HW_CDICTRLCSR_LENGTH_CLRMASK (~(WORD)HW_CDICTRLCSR_LENGTH_SETMASK)
                            13594 ; 522  |#define HW_CDICTRLCSR_MSBJUSTIFY_CLRMASK (~(WORD)HW_CDICTRLCSR_MSBJUSTIFY_SETMASK)
                            13595 ; 523  |#define HW_CDICTRLCSR_LATCHEN_CLRMASK (~(WORD)HW_CDICTRLCSR_LATCHEN_SETMASK)
                            13596 ; 524  |#define HW_CDICTRLCSR_LATCHPOL_CLRMASK (~(WORD)HW_CDICTRLCSR_LATCHPOL_SETMASK)
                            13597 ; 525  |#define HW_CDICTRLCSR_IRQEN_CLRMASK (~(WORD)HW_CDICTRLCSR_IRQEN_SETMASK)
                            13598 ; 526  |#define HW_CDICTRLCSR_TFRDONE_CLRMASK (~(WORD)HW_CDICTRLCSR_TFRDONE_SETMASK)
                            13599 ; 527  |#define HW_CDICTRLCSR_RESET_CLRMASK (~(WORD)HW_CDICTRLCSR_RESET_SETMASK)
                            13600 ; 528  |
                            13601 ; 529  |
                            13602 ; 530  |typedef union               /* CD-DSP Interface  Control Unit Control/Status Register  */
                            13603 ; 531  |{
                            13604 ; 532  |    struct {
                            13605 ; 533  |                int KICK                :1;     /* Start Transaction */
                            13606 ; 534  |                int CLKPOL              :1;     /* Control Clock Polarity */
                            13607 ; 535  |                int CLKRZ               :1; /* Control Clock RZ */
                            13608 ; 536  |                int LSBFIRST    :1;     /* Send Data LSB First */
                            13609 ; 537  |                unsigned LENGTH :5; /* Number of Bits to Transfer */
                            13610 ; 538  |                int MSBJUSTIFY  :1;     /* Selects if valid data is Right or Left Justifie
                                  d */
                            13611 ; 539  |                int LATCHEN             :1;     /* Enable Latch at end of transfer */
                            13612 ; 540  |                int LATCHPOL    :1; /* Selects Latch Polarity */
                            13613 ; 541  |                int                     :8;     /* Reserved */
                            13614 ; 542  |                int IRQEN               :1;     /* Enable the Done IRQ */
                            13615 ; 543  |                int TFRDONE             :1;     /* Transfer Complete Flag */
                            13616 ; 544  |                int                             :1;     /* Reserved */
                            13617 ; 545  |                int RESET               :1;     /* Reset and Low Power */
                            13618 ; 546  |                } B;
                            13619 ; 547  |    unsigned int I;
                            13620 ; 548  |} cdi_ctrlcsr_type;
                            13621 ; 549  |#define HW_CDICTRLCSR   (*(volatile cdi_ctrlcsr_type _X*) (HW_CDI_BASEADDR))            /*
                                   CDI Control Port Control/Status Register */
                            13622 ; 550  |
                            13623 ; 551  |///////////////////////////////////////////////////////////////////////////////////
                            13624 ; 552  |////  CDI Time Base Register bitfields
                            13625 ; 553  |
                            13626 ; 554  |//// CDI Control Port Time Base Register Bit Defs
                            13627 ; 555  |#define HW_CDICTRLTBR_DIVIDE_BITPOS (0)
                            13628 ; 556  |
                            13629 ; 557  |#define HW_CDICTRLTBR_DIVIDE_SETMASK (0x3FF<<HW_CDICTRLTBR_DIVIDE_BITPOS)
                            13630 ; 558  |
                            13631 ; 559  |#define HW_CDICTRLTBR_DIVIDE_CLRMASK (~(WORD)HW_CDICTRLTBR_DIVIDE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13632 ; 560  |
                            13633 ; 561  |
                            13634 ; 562  |//// CDI Serial Input Unit 0 Time Base Register Bit Defs
                            13635 ; 563  |#define HW_CDISI0TBR_DIVIDE_BITPOS (0)
                            13636 ; 564  |
                            13637 ; 565  |#define HW_CDISI0TBR_DIVIDE_SETMASK (0x3FF<<HW_CDISI0TBR_DIVIDE_BITPOS)
                            13638 ; 566  |
                            13639 ; 567  |#define HW_CDISI0TBR_DIVIDE_CLRMASK (~(WORD)HW_CDISI0TBR_DIVIDE_SETMASK)
                            13640 ; 568  |
                            13641 ; 569  |//// CDI Serial Input Unit 1 Time Base Register Bit Defs
                            13642 ; 570  |#define HW_CDISI1TBR_DIVIDE_BITPOS (0)
                            13643 ; 571  |
                            13644 ; 572  |#define HW_CDISI1TBR_DIVIDE_SETMASK (0x3FF<<HW_CDISI1TBR_DIVIDE_BITPOS)
                            13645 ; 573  |
                            13646 ; 574  |#define HW_CDISI1TBR_DIVIDE_CLRMASK (~(WORD)HW_CDISI1TBR_DIVIDE_SETMASK)
                            13647 ; 575  |
                            13648 ; 576  |typedef union
                            13649 ; 577  |{
                            13650 ; 578  |    struct { 
                            13651 ; 579  |                unsigned DIVIDE :10;    // Clock Divide Value for generating the bit Clock
                                  
                            13652 ; 580  |                int                             :14;    // Reserved
                            13653 ; 581  |                } B;
                            13654 ; 582  |    unsigned int I;
                            13655 ; 583  |} cdi_tbr_type;
                            13656 ; 584  |#define HW_CDICTRLTBR   (*(volatile cdi_tbr_type _X*) (HW_CDI_BASEADDR+2))              /*
                                   CDI Control Port Time Base Register  */
                            13657 ; 585  |#define HW_CDISI0TBR    (*(volatile cdi_tbr_type _X*) (HW_CDI_BASEADDR+10))             /*
                                   CDI Serial Input Unit 0 Time Base Register  */
                            13658 ; 586  |#define HW_CDISI1TBR    (*(volatile cdi_tbr_type _X*) (HW_CDI_BASEADDR+14))             /*
                                   CDI Serial Input Unit 1 Time Base Register  */
                            13659 ; 587  |
                            13660 ; 588  |
                            13661 ; 589  |///////////////////////////////////////////////////////////////////////////////////
                            13662 ; 590  |////  CDI Control Port Timer Register
                            13663 ; 591  |
                            13664 ; 592  |
                            13665 ; 593  |#define HW_CDICTRLTMRR_LATCHSTART_BITPOS (0)
                            13666 ; 594  |#define HW_CDICTRLTMRR_LATCHWIDTH_BITPOS (8)
                            13667 ; 595  |#define HW_CDICTRLTMRR_FINALDELAY_BITPOS (16)
                            13668 ; 596  |
                            13669 ; 597  |#define HW_CDICTRLTMRR_LATCHSTART_SETMASK (0xFF<<HW_CDICTRLTMRR_LATCHSTART_BITPOS)
                            13670 ; 598  |#define HW_CDICTRLTMRR_LATCHWIDTH_SETMASK (0xFF<<HW_CDICTRLTMRR_LATCHWIDTH_BITPOS)
                            13671 ; 599  |#define HW_CDICTRLTMRR_FINALDELAY_SETMASK (0xFF<<HW_CDICTRLTMRR_FINALDELAY_BITPOS)
                            13672 ; 600  |
                            13673 ; 601  |#define HW_CDICTRLTMRR_LATCHSTART_CLRMASK (~(WORD)HW_CDICTRLTMRR_LATCHSTART_SETMASK)
                            13674 ; 602  |#define HW_CDICTRLTMRR_LATCHWIDTH_CLRMASK (~(WORD)HW_CDICTRLTMRR_LATCHWIDTH_SETMASK)
                            13675 ; 603  |#define HW_CDICTRLTMRR_FINALDELAY_CLRMASK (~(WORD)HW_CDICTRLTMRR_FINALDELAY_SETMASK)
                            13676 ; 604  |
                            13677 ; 605  |typedef union      
                            13678 ; 606  |{
                            13679 ; 607  |    struct { 
                            13680 ; 608  |                unsigned LATCHSTART     :8;     // Clock Divide Value for generating the b
                                  it Clock
                            13681 ; 609  |                unsigned LATCHWIDTH     :8;     // Number of bit Clocks to hold the latch 
                                  asserted
                            13682 ; 610  |                unsigned FINALDELAY :8; // Number of bit clocks to wait before generating 
                                  a done IRQ
                            13683 ; 611  |                } B;
                            13684 ; 612  |    unsigned int I;
                            13685 ; 613  |} cdi_ctrltmrr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13686 ; 614  |#define HW_CDICTRLTMRR  (*(volatile cdi_ctrltmrr_type _X*) (HW_CDI_BASEADDR+1)) /* CDI Con
                                  trol Port Timer Register */
                            13687 ; 615  |
                            13688 ; 616  |
                            13689 ; 617  |///////////////////////////////////////////////////////////////////////////////////
                            13690 ; 618  |////// Bit Defs for CDI Serial Input Units 0 and 1
                            13691 ; 619  |
                            13692 ; 620  |#define HW_CDISI0TMRR_LATCHSTART_BITPOS (0)
                            13693 ; 621  |#define HW_CDISI0TMRR_FINALDELAY_BITPOS (16)
                            13694 ; 622  |
                            13695 ; 623  |#define HW_CDISI0TMRR_LATCHSTART_SETMASK (0xFF<<HW_CDISI0TMRR_LATCHSTART_BITPOS)
                            13696 ; 624  |#define HW_CDISI0TMRR_FINALDELAY_SETMASK (0xFF<<HW_CDISI0TMRR_FINALDELAY_BITPOS)
                            13697 ; 625  |
                            13698 ; 626  |#define HW_CDISI0TMRR_LATCHSTART_CLRMASK (~(WORD)HW_CDISI0TMRR_LATCHSTART_SETMASK)
                            13699 ; 627  |#define HW_CDISI0TMRR_FINALDELAY_CLRMASK (~(WORD)HW_CDISI0TMRR_FINALDELAY_SETMASK)
                            13700 ; 628  |
                            13701 ; 629  |
                            13702 ; 630  |#define HW_CDISI1TMRR_LATCHSTART_BITPOS (0)
                            13703 ; 631  |#define HW_CDISI1TMRR_FINALDELAY_BITPOS (16)
                            13704 ; 632  |
                            13705 ; 633  |#define HW_CDISI1TMRR_LATCHSTART_SETMASK (0xFF<<HW_CDISI1TMRR_LATCHSTART_BITPOS)
                            13706 ; 634  |#define HW_CDISI1TMRR_FINALDELAY_SETMASK (0xFF<<HW_CDISI1TMRR_FINALDELAY_BITPOS)
                            13707 ; 635  |
                            13708 ; 636  |#define HW_CDISI1TMRR_LATCHSTART_CLRMASK (~(WORD)HW_CDISI1TMRR_LATCHSTART_SETMASK)
                            13709 ; 637  |#define HW_CDISI1TMRR_FINALDELAY_CLRMASK (~(WORD)HW_CDISI1TMRR_FINALDELAY_SETMASK)
                            13710 ; 638  |
                            13711 ; 639  |typedef union     // CDI Serial Input Unit Timer Register
                            13712 ; 640  |{
                            13713 ; 641  |    struct { 
                            13714 ; 642  |                unsigned LATCHSTART     :8;     // Clock Divide Value for generating the b
                                  it Clock
                            13715 ; 643  |                unsigned                        :8;     // Reserved
                            13716 ; 644  |                unsigned FINALDELAY :8; // Number of bit clocks to wait before generating 
                                  a done IRQ
                            13717 ; 645  |                } B;
                            13718 ; 646  |    unsigned int I;
                            13719 ; 647  |} cdi_sitmrr_type;
                            13720 ; 648  |#define HW_CDISI0TMRR   (*(volatile cdi_sitmrr_type _X*) (HW_CDI_BASEADDR+9))   /* CDI Ser
                                  ial Input Unit 0 Timer Register */
                            13721 ; 649  |#define HW_CDISI1TMRR   (*(volatile cdi_sitmrr_type _X*) (HW_CDI_BASEADDR+13))  /* CDI Ser
                                  ial Input Unit 1 Timer Register */
                            13722 ; 650  |
                            13723 ; 651  |
                            13724 ; 652  |///////////////////////////////////////////////////////////////////////////////////
                            13725 ; 653  |////  CDI Data Registers (Control, Serial in 0,1)
                            13726 ; 654  |
                            13727 ; 655  |
                            13728 ; 656  |#define HW_CDICTRLDATAR_DATA_BITPOS (0)
                            13729 ; 657  |
                            13730 ; 658  |#define HW_CDICTRLDATAR_DATA_SETMASK (0xFFFFFF<<HW_CDICTRLDATAR_DATA_BITPOS)
                            13731 ; 659  |
                            13732 ; 660  |#define HW_CDICTRLDATAR_DATA_CLRMASK (~(WORD)HW_CDICTRLDATAR_DATA_SETMASK)
                            13733 ; 661  |
                            13734 ; 662  |
                            13735 ; 663  |//// Bit Defs for CDI Serial Input Unit 0
                            13736 ; 664  |#define HW_CDISI0DATAR_DATA_BITPOS (0)
                            13737 ; 665  |
                            13738 ; 666  |#define HW_CDISI0DATAR_DATA_SETMASK (0xFFFFFF<<HW_CDISI0DATAR_DATA_BITPOS)
                            13739 ; 667  |
                            13740 ; 668  |#define HW_CDISI0DATAR_DATA_CLRMASK (~(WORD)HW_CDISI0DATAR_DATA_SETMASK)
                            13741 ; 669  |
                            13742 ; 670  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13743 ; 671  |//// Bit Defs for CDI Serial Input Unit 1
                            13744 ; 672  |#define HW_CDISI1DATAR_DATA_BITPOS (0)
                            13745 ; 673  |
                            13746 ; 674  |#define HW_CDISI1DATAR_DATA_SETMASK (0xFFFFFF<<HW_CDISI1DATAR_DATA_BITPOS)
                            13747 ; 675  |
                            13748 ; 676  |#define HW_CDISI1DATAR_DATA_CLRMASK (~(WORD)HW_CDISI1DATAR_DATA_SETMASK)
                            13749 ; 677  |
                            13750 ; 678  |typedef union     
                            13751 ; 679  |{
                            13752 ; 680  |    struct { 
                            13753 ; 681  |                unsigned DATA   :24;    // Data for Input or Output
                            13754 ; 682  |                } B;
                            13755 ; 683  |    unsigned int I;
                            13756 ; 684  |} cdi_datar_type;
                            13757 ; 685  |#define HW_CDICTRLDATAR (*(volatile cdi_datar_type _X*) (HW_CDI_BASEADDR+3))    /* CDI Con
                                  trol Unit Data Register  */
                            13758 ; 686  |#define HW_CDISI0DATAR  (*(volatile cdi_datar_type _X*) (HW_CDI_BASEADDR+11))   /* CDI Ser
                                  ial Input Unit 0 Data Register */                
                            13759 ; 687  |#define HW_CDISI1DATAR  (*(volatile cdi_datar_type _X*) (HW_CDI_BASEADDR+15))   /* CDI Ser
                                  ial Input Unit 1 Data Register */
                            13760 ; 688  |
                            13761 ; 689  |
                            13762 ; 690  |///////////////////////////////////////////////////////////////////////////////////
                            13763 ; 691  |//// CDI Pin Configuration Register Bit defs
                            13764 ; 692  |
                            13765 ; 693  |#define HW_CDIPINCFGR_ENABLE_BITPOS (0)
                            13766 ; 694  |#define HW_CDIPINCFGR_CTL_BITPOS (1)
                            13767 ; 695  |#define HW_CDIPINCFGR_SCLK_BITPOS (2)
                            13768 ; 696  |#define HW_CDIPINCFGR_CTLSO_BITPOS (4)
                            13769 ; 697  |#define HW_CDIPINCFGR_SYNCA_BITPOS (5)
                            13770 ; 698  |#define HW_CDIPINCFGR_SENSE_BITPOS (6)
                            13771 ; 699  |#define HW_CDIPINCFGR_CTRLSCLK_BITPOS (7)
                            13772 ; 700  |#define HW_CDIPINCFGR_CCLK_BITPOS (8)
                            13773 ; 701  |#define HW_CDIPINCFGR_CTLOUTEN_BITPOS (10)
                            13774 ; 702  |#define HW_CDIPINCFGR_SCLKOUTEN_BITPOS (11)
                            13775 ; 703  |
                            13776 ; 704  |#define HW_CDIPINCFGR_ENABLE_SETMASK (1<<HW_CDIPINCFGR_ENABLE_BITPOS)
                            13777 ; 705  |#define HW_CDIPINCFGR_CTL_SETMASK (1<<HW_CDIPINCFGR_CTL_BITPOS)
                            13778 ; 706  |#define HW_CDIPINCFGR_SCLK_SETMASK (3<<HW_CDIPINCFGR_SCLK_BITPOS)
                            13779 ; 707  |#define HW_CDIPINCFGR_CTLSO_SETMASK (1<<HW_CDIPINCFGR_CTLSO_BITPOS)
                            13780 ; 708  |#define HW_CDIPINCFGR_SYNCA_SETMASK (1<<HW_CDIPINCFGR_SYNCA_BITPOS)
                            13781 ; 709  |#define HW_CDIPINCFGR_SENSE_SETMASK (1<<HW_CDIPINCFGR_SENSE_BITPOS)
                            13782 ; 710  |#define HW_CDIPINCFGR_CTRLSCLK_SETMASK (1<<HW_CDIPINCFGR_CTRLSCLK_BITPOS)
                            13783 ; 711  |#define HW_CDIPINCFGR_CCLK_SETMASK (3<<HW_CDIPINCFGR_CCLK_BITPOS)
                            13784 ; 712  |#define HW_CDIPINCFGR_CTLOUTEN_SETMASK (1<<HW_CDIPINCFGR_CTLOUTEN_BITPOS)
                            13785 ; 713  |#define HW_CDIPINCFGR_SCLKOUTEN_SETMASK (1<<HW_CDIPINCFGR_SCLKOUTEN_BITPOS)
                            13786 ; 714  |
                            13787 ; 715  |#define HW_CDIPINCFGR_ENABLE_CLRMASK (~(WORD)HW_CDIPINCFGR_ENABLE_SETMASK)
                            13788 ; 716  |#define HW_CDIPINCFGR_CTL_CLRMASK (~(WORD)HW_CDIPINCFGR_CTL_SETMASK)
                            13789 ; 717  |#define HW_CDIPINCFGR_SCLK_CLRMASK (~(WORD)HW_CDIPINCFGR_SCLK_SETMASK)
                            13790 ; 718  |#define HW_CDIPINCFGR_CTLSO_CLRMASK (~(WORD)HW_CDIPINCFGR_CTLSO_SETMASK)
                            13791 ; 719  |#define HW_CDIPINCFGR_SYNCA_CLRMASK (~(WORD)HW_CDIPINCFGR_SYNCA_SETMASK)
                            13792 ; 720  |#define HW_CDIPINCFGR_SENSE_CLRMASK (~(WORD)HW_CDIPINCFGR_SENSE_SETMASK)
                            13793 ; 721  |#define HW_CDIPINCFGR_CTRLSCLK_CLRMASK (~(WORD)HW_CDIPINCFGR_CTRLSCLK_SETMASK)
                            13794 ; 722  |#define HW_CDIPINCFGR_CCLK_CLRMASK (~(WORD)HW_CDIPINCFGR_CCLK_SETMASK)
                            13795 ; 723  |#define HW_CDIPINCFGR_CTLOUTEN_CLRMASK (~(WORD)HW_CDIPINCFGR_CTLOUTEN_SETMASK)
                            13796 ; 724  |#define HW_CDIPINCFGR_SCLKOUTEN_CLRMASK (~(WORD)HW_CDIPINCFGR_SCLKOUTEN_SETMASK)
                            13797 ; 725  |
                            13798 ; 726  |typedef union     // CDI Pin Configuration Register
                            13799 ; 727  |{
                            13800 ; 728  |    struct { 
                            13801 ; 729  |                int ENABLE              :1;     // CDI Pin Enable
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13802 ; 730  |                int     CTL                     :1;     // CDI Control Unit Pin Select
                            13803 ; 731  |                unsigned SCLK   :2;     // Pin select for CTL_SCLK
                            13804 ; 732  |                int CTLSO               :1;     // CTL SO Pin Select
                            13805 ; 733  |                int SYNCA               :1;     // SI SYNCa pin select
                            13806 ; 734  |                int SENSE               :1;     // CTRL SENSE Pin select
                            13807 ; 735  |                int CTRLSCLK    :1;     // CTRL SCLK source select
                            13808 ; 736  |                unsigned CCLK   :2;     // Control Clock Select
                            13809 ; 737  |                int CTLOUTEN    :1;     // Enable output drivers on Control
                            13810 ; 738  |                int SCLKOUTEN   :1;     // Enable output drivers on SCLK
                            13811 ; 739  |                int                             :12; // Reserved           
                            13812 ; 740  |                } B;
                            13813 ; 741  |    unsigned int I;
                            13814 ; 742  |} cdi_pincfgr_type;
                            13815 ; 743  |#define HW_CDIPINCFGR   (*(volatile cdi_pincfgr_type _X*) (HW_CDI_BASEADDR+4))  /* CDI Pin
                                   Configuration Register  */
                            13816 ; 744  |
                            13817 ; 745  |///////////////////////////////////////////////////////////////////////////////////
                            13818 ; 746  |////  CD-DSP Interface Serial Input Unit Control Status Register (HW_CDI_SIxCSR) Bit Defin
                                  itions
                            13819 ; 747  |
                            13820 ; 748  |//// Serial Input Unit 0 CSR Bit Defs
                            13821 ; 749  |#define HW_CDISI0CSR_KICK_BITPOS (0)
                            13822 ; 750  |#define HW_CDISI0CSR_CLKPOL_BITPOS (1)
                            13823 ; 751  |#define HW_CDISI0CSR_CLKRZ_BITPOS (2)
                            13824 ; 752  |#define HW_CDISI0CSR_LSBFIRST_BITPOS (3)
                            13825 ; 753  |#define HW_CDISI0CSR_LENGTH_BITPOS (4)
                            13826 ; 754  |#define HW_CDISI0CSR_MSBJUSTIFY_BITPOS (9)
                            13827 ; 755  |#define HW_CDISI0CSR_SCLKRZ_BITPOS (10)
                            13828 ; 756  |#define HW_CDISI0CSR_SYNCEN_BITPOS (11)
                            13829 ; 757  |#define HW_CDISI0CSR_SYNCPOL_BITPOS (12)
                            13830 ; 758  |#define HW_CDISI0CSR_CRCEN_BITPOS (13)
                            13831 ; 759  |#define HW_CDISI0CSR_CRCPOL_BITPOS (14)
                            13832 ; 760  |#define HW_CDISI0CSR_CLKSEL_BITPOS (15)
                            13833 ; 761  |#define HW_CDISI0CSR_DATASEL_BITPOS (16)
                            13834 ; 762  |#define HW_CDISI0CSR_SYNCSEL_BITPOS (17)
                            13835 ; 763  |#define HW_CDISI0CSR_IRQEN_BITPOS (20)
                            13836 ; 764  |#define HW_CDISI0CSR_DONE_BITPOS (21)
                            13837 ; 765  |#define HW_CDISI0CSR_RESET_BITPOS (23)
                            13838 ; 766  |
                            13839 ; 767  |#define HW_CDISI0CSR_KICK_SETMASK (1<<HW_CDISI0CSR_KICK_BITPOS)
                            13840 ; 768  |#define HW_CDISI0CSR_CLKPOL_SETMASK (1<<HW_CDISI0CSR_CLKPOL_BITPOS)
                            13841 ; 769  |#define HW_CDISI0CSR_CLKRZ_SETMASK (1<<HW_CDISI0CSR_CLKRZ_BITPOS)
                            13842 ; 770  |#define HW_CDISI0CSR_LSBFIRST_SETMASK (1<<HW_CDISI0CSR_LSBFIRST_BITPOS)
                            13843 ; 771  |#define HW_CDISI0CSR_LENGTH_SETMASK (0x1F<<HW_CDISI0CSR_LENGTH_BITPOS)
                            13844 ; 772  |#define HW_CDISI0CSR_MSBJUSTIFY_SETMASK (1<<HW_CDISI0CSR_MSBJUSTIFY_BITPOS)
                            13845 ; 773  |#define HW_CDISI0CSR_SCLKRZ_SETMASK (1<<HW_CDISI0CSR_SCLKRZ_BITPOS)
                            13846 ; 774  |#define HW_CDISI0CSR_SYNCEN_SETMASK (1<<HW_CDISI0CSR_SYNCEN_BITPOS)
                            13847 ; 775  |#define HW_CDISI0CSR_SYNCPOL_SETMASK (1<<HW_CDISI0CSR_SYNCPOL_BITPOS)
                            13848 ; 776  |#define HW_CDISI0CSR_CRCEN_SETMASK (1<<HW_CDISI0CSR_CRCEN_BITPOS)
                            13849 ; 777  |#define HW_CDISI0CSR_CRCPOL_SETMASK (1<<HW_CDISI0CSR_CRCPOL_BITPOS)
                            13850 ; 778  |#define HW_CDISI0CSR_CLKSEL_SETMASK (1<<HW_CDISI0CSR_CLKSEL_BITPOS)
                            13851 ; 779  |#define HW_CDISI0CSR_DATASEL_SETMASK (1<<HW_CDISI0CSR_DATASEL_BITPOS)
                            13852 ; 780  |#define HW_CDISI0CSR_SYNCSEL_SETMASK (3<<HW_CDISI0CSR_SYNCSEL_BITPOS)
                            13853 ; 781  |#define HW_CDISI0CSR_IRQEN_SETMASK (1<<HW_CDISI0CSR_IRQEN_BITPOS)
                            13854 ; 782  |#define HW_CDISI0CSR_DONE_SETMASK (1<<HW_CDISI0CSR_DONE_BITPOS)
                            13855 ; 783  |#define HW_CDISI0CSR_RESET_SETMASK (1<<HW_CDISI0CSR_RESET_BITPOS)                         
                                                                                          
                            13856 ; 784  |#define HW_CDISI0CSR_KICK_CLRMASK (~(WORD)HW_CDISI0CSR_KICK_SETMASK)
                            13857 ; 785  |#define HW_CDISI0CSR_CLKPOL_CLRMASK (~(WORD)HW_CDISI0CSR_CLKPOL_SETMASK)
                            13858 ; 786  |#define HW_CDISI0CSR_CLKRZ_CLRMASK (~(WORD)HW_CDISI0CSR_CLKRZ_SETMASK)
                            13859 ; 787  |#define HW_CDISI0CSR_LSBFIRST_CLRMASK (~(WORD)HW_CDISI0CSR_LSBFIRST_SETMASK)
                            13860 ; 788  |#define HW_CDISI0CSR_LENGTH_CLRMASK (~(WORD)HW_CDISI0CSR_LENGTH_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13861 ; 789  |#define HW_CDISI0CSR_MSBJUSTIFY_CLRMASK (~(WORD)HW_CDISI0CSR_MSBJUSTIFY_SETMASK)
                            13862 ; 790  |#define HW_CDISI0CSR_SCLKRZ_CLRMASK (~(WORD)HW_CDISI0CSR_SCLKRZ_SETMASK)
                            13863 ; 791  |#define HW_CDISI0CSR_SYNCEN_CLRMASK (~(WORD)HW_CDISI0CSR_SYNCEN_SETMASK)
                            13864 ; 792  |#define HW_CDISI0CSR_SYNCPOL_CLRMASK (~(WORD)HW_CDISI0CSR_SYNCPOL_SETMASK)
                            13865 ; 793  |#define HW_CDISI0CSR_CRCEN_CLRMASK (~(WORD)HW_CDISI0CSR_CRCEN_SETMASK)
                            13866 ; 794  |#define HW_CDISI0CSR_CRCPOL_CLRMASK (~(WORD)HW_CDISI0CSR_CRCPOL_SETMASK)
                            13867 ; 795  |#define HW_CDISI0CSR_CLKSEL_CLRMASK (~(WORD)HW_CDISI0CSR_CLKSEL_SETMASK)
                            13868 ; 796  |#define HW_CDISI0CSR_DATASEL_CLRMASK (~(WORD)HW_CDISI0CSR_DATASEL_SETMASK)
                            13869 ; 797  |#define HW_CDISI0CSR_SYNCSEL_CLRMASK (~(WORD)HW_CDISI0CSR_SYNCSEL_SETMASK)
                            13870 ; 798  |#define HW_CDISI0CSR_IRQEN_CLRMASK (~(WORD)HW_CDISI0CSR_IRQEN_SETMASK)
                            13871 ; 799  |#define HW_CDISI0CSR_DONE_CLRMASK (~(WORD)HW_CDISI0CSR_DONE_SETMASK)
                            13872 ; 800  |#define HW_CDISI0CSR_RESET_CLRMASK (~(WORD)HW_CDISI0CSR_RESET_SETMASK)
                            13873 ; 801  |
                            13874 ; 802  |//// Serial Input Unit 1 CSR Bit Defs
                            13875 ; 803  |#define HW_CDISI1CSR_KICK_BITPOS (0)
                            13876 ; 804  |#define HW_CDISI1CSR_CLKPOL_BITPOS (1)
                            13877 ; 805  |#define HW_CDISI1CSR_CLKRZ_BITPOS (2)
                            13878 ; 806  |#define HW_CDISI1CSR_LSBFIRST_BITPOS (3)
                            13879 ; 807  |#define HW_CDISI1CSR_LENGTH_BITPOS (4)
                            13880 ; 808  |#define HW_CDISI1CSR_MSBJUSTIFY_BITPOS (9)
                            13881 ; 809  |#define HW_CDISI1CSR_SCLKRZ_BITPOS (10)
                            13882 ; 810  |#define HW_CDISI1CSR_SYNCEN_BITPOS (11)
                            13883 ; 811  |#define HW_CDISI1CSR_SYNCPOL_BITPOS (12)
                            13884 ; 812  |#define HW_CDISI1CSR_CRCEN_BITPOS (13)
                            13885 ; 813  |#define HW_CDISI1CSR_CRCPOL_BITPOS (14)
                            13886 ; 814  |#define HW_CDISI1CSR_CLKSEL_BITPOS (15)
                            13887 ; 815  |#define HW_CDISI1CSR_DATASEL_BITPOS (16)
                            13888 ; 816  |#define HW_CDISI1CSR_SYNCSEL_BITPOS (17)
                            13889 ; 817  |#define HW_CDISI1CSR_IRQEN_BITPOS (20)
                            13890 ; 818  |#define HW_CDISI1CSR_DONE_BITPOS (21)
                            13891 ; 819  |#define HW_CDISI1CSR_RESET_BITPOS (23)
                            13892 ; 820  |
                            13893 ; 821  |#define HW_CDISI1CSR_KICK_SETMASK (1<<HW_CDISI1CSR_KICK_BITPOS)
                            13894 ; 822  |#define HW_CDISI1CSR_CLKPOL_SETMASK (1<<HW_CDISI1CSR_CLKPOL_BITPOS)
                            13895 ; 823  |#define HW_CDISI1CSR_CLKRZ_SETMASK (1<<HW_CDISI1CSR_CLKRZ_BITPOS)
                            13896 ; 824  |#define HW_CDISI1CSR_LSBFIRST_SETMASK (1<<HW_CDISI1CSR_LSBFIRST_BITPOS)
                            13897 ; 825  |#define HW_CDISI1CSR_LENGTH_SETMASK (0x1F<<HW_CDISI1CSR_LENGTH_BITPOS)
                            13898 ; 826  |#define HW_CDISI1CSR_MSBJUSTIFY_SETMASK (1<<HW_CDISI1CSR_MSBJUSTIFY_BITPOS)
                            13899 ; 827  |#define HW_CDISI1CSR_SCLKRZ_SETMASK (1<<HW_CDISI1CSR_SCLKRZ_BITPOS)
                            13900 ; 828  |#define HW_CDISI1CSR_SYNCEN_SETMASK (1<<HW_CDISI1CSR_SYNCEN_BITPOS)
                            13901 ; 829  |#define HW_CDISI1CSR_SYNCPOL_SETMASK (1<<HW_CDISI1CSR_SYNCPOL_BITPOS)
                            13902 ; 830  |#define HW_CDISI1CSR_CRCEN_SETMASK (1<<HW_CDISI1CSR_CRCEN_BITPOS)
                            13903 ; 831  |#define HW_CDISI1CSR_CRCPOL_SETMASK (1<<HW_CDISI1CSR_CRCPOL_BITPOS)
                            13904 ; 832  |#define HW_CDISI1CSR_CLKSEL_SETMASK (1<<HW_CDISI1CSR_CLKSEL_BITPOS)
                            13905 ; 833  |#define HW_CDISI1CSR_DATASEL_SETMASK (1<<HW_CDISI1CSR_DATASEL_BITPOS)
                            13906 ; 834  |#define HW_CDISI1CSR_SYNCSEL_SETMASK (3<<HW_CDISI1CSR_SYNCSEL_BITPOS)
                            13907 ; 835  |#define HW_CDISI1CSR_IRQEN_SETMASK (1<<HW_CDISI1CSR_IRQEN_BITPOS)
                            13908 ; 836  |#define HW_CDISI1CSR_DONE_SETMASK (1<<HW_CDISI1CSR_DONE_BITPOS)
                            13909 ; 837  |#define HW_CDISI1CSR_RESET_SETMASK (1<<HW_CDISI1CSR_RESET_BITPOS)
                            13910 ; 838  |
                            13911 ; 839  |#define HW_CDISI1CSR_KICK_CLRMASK (~(WORD)HW_CDISI1CSR_KICK_SETMASK)
                            13912 ; 840  |#define HW_CDISI1CSR_CLKPOL_CLRMASK (~(WORD)HW_CDISI1CSR_CLKPOL_SETMASK)
                            13913 ; 841  |#define HW_CDISI1CSR_CLKRZ_CLRMASK (~(WORD)HW_CDISI1CSR_CLKRZ_SETMASK)
                            13914 ; 842  |#define HW_CDISI1CSR_LSBFIRST_CLRMASK (~(WORD)HW_CDISI1CSR_LSBFIRST_SETMASK)
                            13915 ; 843  |#define HW_CDISI1CSR_LENGTH_CLRMASK (~(WORD)HW_CDISI1CSR_LENGTH_SETMASK)
                            13916 ; 844  |#define HW_CDISI1CSR_MSBJUSTIFY_CLRMASK (~(WORD)HW_CDISI1CSR_MSBJUSTIFY_SETMASK)
                            13917 ; 845  |#define HW_CDISI1CSR_SCLKRZ_CLRMASK (~(WORD)HW_CDISI1CSR_SCLKRZ_SETMASK)
                            13918 ; 846  |#define HW_CDISI1CSR_SYNCEN_CLRMASK (~(WORD)HW_CDISI1CSR_SYNCEN_SETMASK)
                            13919 ; 847  |#define HW_CDISI1CSR_SYNCPOL_CLRMASK (~(WORD)HW_CDISI1CSR_SYNCPOL_SETMASK)
                            13920 ; 848  |#define HW_CDISI1CSR_CRCEN_CLRMASK (~(WORD)HW_CDISI1CSR_CRCEN_SETMASK)
                            13921 ; 849  |#define HW_CDISI1CSR_CRCPOL_CLRMASK (~(WORD)HW_CDISI1CSR_CRCPOL_SETMASK)
                            13922 ; 850  |#define HW_CDISI1CSR_CLKSEL_CLRMASK (~(WORD)HW_CDISI1CSR_CLKSEL_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13923 ; 851  |#define HW_CDISI1CSR_DATASEL_CLRMASK (~(WORD)HW_CDISI1CSR_DATASEL_SETMASK)
                            13924 ; 852  |#define HW_CDISI1CSR_SYNCSEL_CLRMASK (~(WORD)HW_CDISI1CSR_SYNCSEL_SETMASK)
                            13925 ; 853  |#define HW_CDISI1CSR_IRQEN_CLRMASK (~(WORD)HW_CDISI1CSR_IRQEN_SETMASK)
                            13926 ; 854  |#define HW_CDISI1CSR_DONE_CLRMASK (~(WORD)HW_CDISI1CSR_DONE_SETMASK)
                            13927 ; 855  |#define HW_CDISI1CSR_RESET_CLRMASK (~(WORD)HW_CDISI1CSR_RESET_SETMASK)
                            13928 ; 856  |
                            13929 ; 857  |typedef union       
                            13930 ; 858  |{
                            13931 ; 859  |    struct {
                            13932 ; 860  |                int KICK                :1;     /* Start Transaction */
                            13933 ; 861  |                int CLKPOL              :1;     /* Clock Polarity */
                            13934 ; 862  |                int CLKRZ               :1; /* Clock Return to Zero select */
                            13935 ; 863  |                int LSBFIRST    :1;     /* Send Data LSB First */
                            13936 ; 864  |                unsigned LENGTH :5; /* Nubber of Bits to Transfer */
                            13937 ; 865  |                int MSBJUSTIFY  :1;     /* Selects if valid data is Right or Left Justifie
                                  d */
                            13938 ; 866  |                int SCLKRZ              :1;     /* SClock Return to Zero select */
                            13939 ; 867  |                int SYNCEN              :1; /* Sync Enable */
                            13940 ; 868  |                int SYNCPOL             :1;     /* Sync Polarity */
                            13941 ; 869  |                int CRCEN               :1;     /* Enable the CRC */
                            13942 ; 870  |                int CRCPOL              :1;     /* CRC Polarity */
                            13943 ; 871  |                int CLKSEL              :1;     /* Clock Select */
                            13944 ; 872  |                int DATASEL             :1;     /* Data input selector */
                            13945 ; 873  |                unsigned SYNCSEL :2;/* Sync Signal Selector */
                            13946 ; 874  |                int                             :1;     /* Reserved */
                            13947 ; 875  |                int IRQEN               :1;     /* Interrupt Enable */
                            13948 ; 876  |                int DONE                :1; /* Transfer Done Flag */
                            13949 ; 877  |                int                             :1;     /* Reserved */
                            13950 ; 878  |                int RESET               :1;     /* Reset and Low Power */
                            13951 ; 879  |                } B;
                            13952 ; 880  |    unsigned int I;
                            13953 ; 881  |} cdi_sicsr_type;
                            13954 ; 882  |#define HW_CDISI0CSR    (*(volatile cdi_sicsr_type _X*) (HW_CDI_BASEADDR+8))    /* CDI Ser
                                  ial Input Unit 0 Control/Status Register  */
                            13955 ; 883  |#define HW_CDISI1CSR    (*(volatile cdi_sicsr_type _X*) (HW_CDI_BASEADDR+12))   /* CDI Ser
                                  ial Input Unit 1 Control/Status Register  */
                            13956 ; 884  |#endif
                            13957 ; 885  |
                            13958 
                            13960 
                            13961 ; 18   |
                            13962 ; 19   |    #pragma asm
                            13963     global g_I2SDMAReceiveIsrClear
                            13964 ; 21   |    #pragma endasm
                            13965 ; 22   |
                            13966 ; 23   |// This function must be implemented for the application
                            13967 ; 24   |extern _asmfunc void g_I2SDMAReceiveIsr(void);
                            13968 ; 25   |
                            13969 ; 26   |// This buffer must be defined by the application
                            13970 ; 27   |extern volatile _circ _X void *g_I2SDMATargetMBuffer;
                            13971 ; 28   |
                            13972 ; 29   |// This size variable must be defined by the application
                            13973 ; 30   |// I2S data will be DMA'd in g_I2SDMATargetMBufferSize/2 chunk sizes
                            13974 ; 31   |extern volatile int g_I2SDMATargetMBufferSize;
                            13975 ; 32   |
                            13976 ; 33   |// Global vars
                            13977 ; 34   |volatile unsigned int g_I2SDMAOverflowCount = 0;
                            13978 
                            13979 
Y:0000                      13980         org     y,".ydatai2s_dma_receive",init:
                            13981 Fg_I2SDMAOverflowCount:
Y:0000 000000               13982         dc      $000000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13985 
                            13986 ; 35   |volatile unsigned int g_I2SDMADone = 0;
                            13987 
                            13988 Fg_I2SDMADone:
Y:0001 000000               13989         dc      $000000
                            13992 
                            13993 ; 36   |volatile int g_DACsrrCorrection = 1024; // Correction factor for DACSRR
                            13994 
                            13995 Fg_DACsrrCorrection:
Y:0002 000400               13996         dc      $000400
                            13999 
                            14000 ; 37   |
                            14001 ; 38   |static void I2S_DMA_Recv_Int_Init (void);
                            14002 ; 39   |static void I2S_DMA_Recv_Init (void);
                            14003 ; 40   |static void I2S_Recv_CSR_Init (void);
                            14004 ; 41   |static void I2S_Gpio_Enable (void);
                            14005 ; 42   |static void _long_interrupt((0x68/2)) CDSyncRxExceptionIsr(void);
                            14006 ; 43   |
                            14007 ; 44   |////////////////////////////////////////////////////////////////////////////////
                            14008 ; 45   |//
                            14009 ; 46   |//>  Name:          I2S DMA Receive Interrupt Init
                            14010 ; 47   |//
                            14011 ; 48   |//   Type:          Function
                            14012 ; 49   |//
                            14013 ; 50   |//   Description:   Sets up the interrupts for DMA done and DMA overflow.
                            14014 ; 51   |//
                            14015 ; 52   |//   Inputs:        
                            14016 ; 53   |//                                                                       
                            14017 ; 54   |//   Outputs:       
                            14018 ; 55   |//
                            14019 ; 56   |//   Notes:         
                            14020 ; 57   |//                  
                            14021 ; 58   |//                  
                            14022 ; 59   |//<
                            14023 ; 60   |////////////////////////////////////////////////////////////////////////////////
                            14024 ; 61   |static void I2S_DMA_Recv_Int_Init (void)
                            14025 ; 62   |{
                            14026 
P:0000                      14027         org     p,".ptexti2s_dma_receive":
                            14072 FI2S_DMA_Recv_Int_Init:
                            14073 
                            14074 ; 63   |
                            14075 ; 64   |    #pragma asm
                            14076 
                            14079     ; init the vector addresses
P:0000 44F400 0BF080  3    314080     move    #>$bf080,x0             ; opcode for JSR
P:0002 316600         2    514081     move    #$0066,r1
P:0003 71F400 rrrrrr  3    814082     move    #>g_I2SDMAReceiveIsr,n1
as2410 W118: C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfce9fb.src: line 14082 : inserted "extern g_I2SDMAReceiveIsr"
P:0005 075984         6   1414083     movem   x0,p:(r1)+
P:0006 076199         6   2014084     movem   n1,p:(r1)
                            14085 
P:0007 316800         2   2214086     move    #$0068,r1
P:0008 71F400 rrrrrr  3   2514087     move    #>FCDSyncRxExceptionIsr,n1
P:000A 075984         6   3114088     movem   x0,p:(r1)+
P:000B 076199         6   3714089     movem   n1,p:(r1)
                            14090 
                            14091 ; 76   |    #pragma endasm
                            14092 ; 77   |
                            14093 ; 78   |    // Enable DMA IRQ
                            14094 ; 79   |    HW_CDSYNCCSR.B.DMAIRQEN = 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14095 
P:000C 0A7024 00F600  6   4314097         bset    #4,x:$F600
                            14098 
                            14099 ; 80   |
                            14100 ; 81   |}
                            14101 
P:000E 00000C         4   4714103         rts
                            14105 
                            14106 ; 82   |
                            14107 ; 83   |////////////////////////////////////////////////////////////////////////////////
                            14108 ; 84   |//
                            14109 ; 85   |//>  Name:          void I2S_DMA_Recv_Init (void)
                            14110 ; 86   |//
                            14111 ; 87   |//   Type:          Function
                            14112 ; 88   |//
                            14113 ; 89   |//   Description:   
                            14114 ; 90   |//
                            14115 ; 91   |//   Inputs:        
                            14116 ; 92   |//                  
                            14117 ; 93   |//                  
                            14118 ; 94   |//
                            14119 ; 95   |//   Outputs:       
                            14120 ; 96   |//
                            14121 ; 97   |//   Notes:         
                            14122 ; 98   |//                  
                            14123 ; 99   |//                  
                            14124 ; 100  |//<
                            14125 ; 101  |////////////////////////////////////////////////////////////////////////////////
                            14126 ; 102  |static void I2S_DMA_Recv_Init (void) 
                            14127 ; 103  |{
                            14128 
                            14207 FI2S_DMA_Recv_Init:
                            14208 
                            14209 ; 104  |
                            14210 ; 105  |// Enable WCLK, VDDD, and VDDIO as they are controlled by external FETs (Set GPIO to low) 
                                    
                            14211 ; 106  |    HW_GP1DOR.B.B15 = 0;    // GPIO_39: STMP 9222 & STMP 9222 (SD_VDDIO, I2S_WCLK, SD_VDDD
                                  )  
                            14212 
P:000F 0A700F 00F411  6   5314214         bclr    #15,x:$F411
                            14215 
                            14216 ; 107  |
                            14217 ; 108  |    // Bring DMA block out of reset
                            14218 ; 109  |    HW_CDSYNCCSR.B.RESET = 0;
                            14219 
P:0011 0A7017 00F600  6   5914221         bclr    #23,x:$F600
                            14222 
                            14223 ; 110  |
                            14224 ; 111  |    // Reset the start of the DMA buffer
                            14225 ; 112  |    HW_CDSYNCCPR.I = 0;
                            14226 
P:0013 270000         2   6114228         move    #0,y1
P:0014 477000 00F603  3   6414229         move    y1,x:$F603
                            14230 
                            14231 ; 113  |
                            14232 ; 114  |    // Set the modulo to the size of the output buffer
                            14233 ; 115  |    HW_CDSYNCMR.I = g_I2SDMATargetMBufferSize-1;
                            14234 
P:0016 5FF000 rrrrrr  3   6714236         move    y:Fg_I2SDMATargetMBufferSize,b
P:0018 46F400 000001  3   7014237         move    #>1,y0
P:001A 20005C         2   7214238         sub     y0,b
P:001B 557000 00F604  3   7514239         move    b1,x:$F604
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14240 
                            14241 ; 116  |
                            14242 ; 117  |    // Setup channel 0 DMA buffer
                            14243 ; 118  |    #pragma asm
                            14244 
P:001D 44F400 rrrrrr  3   7814247     move    #g_I2SDMATargetMBuffer,x0
as2410 W118: C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfce9fb.src: line 14247 : inserted "extern g_I2SDMATargetMBuffer"
P:001F 447000 00F605  3   8114248     move    x0,x:$F605          ; set base address to dmabuffer
                            14249 
                            14250 ; 121  |    #pragma endasm
                            14251 ; 122  |
                            14252 ; 123  |    // Number of words to read into the DMA buffer
                            14253 ; 124  |    HW_CDSYNCWCR.I = g_I2SDMATargetMBufferSize>>1;
                            14254 
P:0021 5FF000 rrrrrr  3   8414256         move    y:Fg_I2SDMATargetMBufferSize,b
P:0023 20002A         2   8614257         asr     b
P:0024 557000 00F602  3   8914258         move    b1,x:$F602
                            14259 
                            14260 ; 125  |
                            14261 ; 126  |    // Configuration register setup
                            14262 ; 127  |    HW_CDSYNCCSR.B.INWRDLEN = 0;    // 16-bit words
                            14263 
P:0026 0A7016 00F600  6   9514265         bclr    #22,x:$F600
                            14266 
                            14267 ; 128  |    HW_CDSYNCCSR.B.OUTWRLEN = 2;   // 2 bytes per word ???
                            14268 
P:0028 56F000 00F600  3   9814270         move    x:$F600,a
P:002A 46F400 CFFFFF  3  10114271         move    #$CFFFFF,y0
P:002C 200056         2  10314272         and     y0,a
P:002D 262000         2  10514273         move    #<$20,y0
P:002E 200052         2  10714274         or      y0,a
P:002F 547000 00F600  3  11014275         move    a1,x:$F600
                            14276 
                            14277 ; 129  |    HW_CDSYNCCSR.B.INPUTMSB = 1;   // Bits 23:8 are valid
                            14278 
P:0031 0A7033 00F600  6  11614280         bset    #19,x:$F600
                            14281 
                            14282 ; 130  |    HW_CDSYNCCSR.B.MODE1 = 0;   // Assume mode = 01 ???
                            14283 
P:0033 0A7012 00F600  6  12214285         bclr    #18,x:$F600
                            14286 
                            14287 ; 131  |    HW_CDSYNCCSR.B.SYNCEN = 0;   // Disable SYNC-detector, DMA I2S data as is
                            14288 
P:0035 0A7003 00F600  6  12814290         bclr    #3,x:$F600
                            14291 
                            14292 ; 132  |    HW_CDSYNCCSR.B.DSCRAM = 0;   // Disable de-scrambling, DMA I2S data as is
                            14293 
P:0037 0A7002 00F600  6  13414295         bclr    #2,x:$F600
                            14296 
                            14297 ; 133  |    HW_CDSYNCCSR.B.CRC = 0;   // Disable CRC calc, DMA I2S data as is
                            14298 
P:0039 0A7001 00F600  6  14014300         bclr    #1,x:$F600
                            14301 
                            14302 ; 134  |    HW_CDSYNCCSR.B.EN = 1;    // Enable DMA transfers from I2S
                            14303 
P:003B 0A7020 00F600  6  14614305         bset    #0,x:$F600
                            14306 
                            14307 ; 135  |}
                            14308 
P:003D 00000C         4  15014310         rts
                            14312 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14313 ; 136  |
                            14314 ; 137  |////////////////////////////////////////////////////////////////////////////////
                            14315 ; 138  |//
                            14316 ; 139  |//>  Name:          void I2S_Recv_CSR_Init (void)
                            14317 ; 140  |//
                            14318 ; 141  |//   Type:          Function
                            14319 ; 142  |//
                            14320 ; 143  |//   Description:   Initializes HW_SAIRCSR register for I2S receive from stfm1000
                            14321 ; 144  |//
                            14322 ; 145  |//   Inputs:        none        
                            14323 ; 146  |//
                            14324 ; 147  |//   Outputs:       none
                            14325 ; 148  |//
                            14326 ; 149  |//   Notes:         
                            14327 ; 150  |//                  
                            14328 ; 151  |//                  
                            14329 ; 152  |//<
                            14330 ; 153  |////////////////////////////////////////////////////////////////////////////////
                            14331 ; 154  |static void I2S_Recv_CSR_Init (void) 
                            14332 ; 155  |{
                            14333 
                            14377 FI2S_Recv_CSR_Init:
                            14378 
                            14379 ; 156  |
                            14380 ; 157  |    // Receiver Data Word Justification
                            14381 ; 158  |    HW_SAIRCSR.B.RDWJ = 1;  
                            14382 
P:003E 0AB02B         4  15414384         bset    #11,x:<<$FFF0
                            14385 
                            14386 ; 159  |    
                            14387 ; 160  |    // Receiver Relative Timing
                            14388 ; 161  |    HW_SAIRCSR.B.RREL = 0;  
                            14389 
P:003F 0AB00A         4  15814391         bclr    #10,x:<<$FFF0
                            14392 
                            14393 ; 162  |    
                            14394 ; 163  |    // Receiver Clock Polarity
                            14395 ; 164  |    HW_SAIRCSR.B.RCKP = 0;       
                            14396 
P:0040 0AB009         4  16214398         bclr    #9,x:<<$FFF0
                            14399 
                            14400 ; 165  |    
                            14401 ; 166  |    // Receiver Left Right Selection
                            14402 ; 167  |    HW_SAIRCSR.B.RLRS = 0;    
                            14403 
P:0041 0AB008         4  16614405         bclr    #8,x:<<$FFF0
                            14406 
                            14407 ; 168  |    
                            14408 ; 169  |    // Receiver Data Shift Direction
                            14409 ; 170  |    HW_SAIRCSR.B.RDIR = 0;    
                            14410 
P:0042 0AB007         4  17014412         bclr    #7,x:<<$FFF0
                            14413 
                            14414 ; 171  |    
                            14415 ; 172  |    // Receiver Word Length Control
                            14416 ; 173  |    HW_SAIRCSR.B.RWL = 0;    
                            14417 
P:0043 084F30         2  17214419         movep   x:<<$FFF0,b
P:0044 46F400 FFFF9F  3  17514420         move    #$FFFF9F,y0
P:0046 20005E         2  17714421         and     y0,b
P:0047 08CD30         4  18114422         movep   b1,x:<<$FFF0
                            14423 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14424 ; 174  |    
                            14425 ; 175  |    // Receiver Master Mode Enable
                            14426 ; 176  |    HW_SAIRCSR.B.RMME = 0;    
                            14427 
P:0048 0AB003         4  18514429         bclr    #3,x:<<$FFF0
                            14430 
                            14431 ; 177  |    
                            14432 ; 178  |    // DATAI0_EN
                            14433 ; 179  |    HW_SAIRCSR.B.REN0 = 1;      // Enable channel 0
                            14434 
P:0049 0AB020         4  18914436         bset    #0,x:<<$FFF0
                            14437 
                            14438 ; 180  |    
                            14439 ; 181  |    // DATAI1_EN
                            14440 ; 182  |    HW_SAIRCSR.B.REN1 = 0;      // Disable channel 1
                            14441 
P:004A 0AB001         4  19314443         bclr    #1,x:<<$FFF0
                            14444 
                            14445 ; 183  |    
                            14446 ; 184  |    // DATAI2_EN
                            14447 ; 185  |    HW_SAIRCSR.B.REN2 = 0;      // Disable channel 2
                            14448 
P:004B 0AB002         4  19714450         bclr    #2,x:<<$FFF0
                            14451 
                            14452 ; 186  |}
                            14453 
P:004C 00000C         4  20114455         rts
                            14457 
                            14458 ; 187  |
                            14459 ; 188  |////////////////////////////////////////////////////////////////////////////////
                            14460 ; 189  |//
                            14461 ; 190  |//>  Name:          CDSYNC_RX_ISR (CDSYNC Receive Interrupt Sub-Routine)
                            14462 ; 191  |//
                            14463 ; 192  |//   Type:          Interrupt
                            14464 ; 193  |//
                            14465 ; 194  |//   Description:   
                            14466 ; 195  |//
                            14467 ; 196  |//   Inputs:        
                            14468 ; 197  |//                  
                            14469 ; 198  |//                  
                            14470 ; 199  |//
                            14471 ; 200  |//   Outputs:       
                            14472 ; 201  |//
                            14473 ; 202  |//   Notes:         
                            14474 ; 203  |//                  
                            14475 ; 204  |//                  
                            14476 ; 205  |//<
                            14477 ; 206  |////////////////////////////////////////////////////////////////////////////////
                            14478 ; 207  |
                            14479 ; 208  |// NOTE: This ISR is implemented in dec_stfm_nonoverlay.asm
                            14480 ; 209  |////////////////////////////////////////////////////////////
                            14481 ; 210  |// CDSync Rx interrupt service routine
                            14482 ; 211  |// IRQ is at P:$0066 = decimal 102  interrupt # = decimal 31
                            14483 ; 212  |////////////////////////////////////////////////////////////
                            14484 ; 213  |void g_I2SDMAReceiveClearInt(void) 
                            14485 ; 214  |{
                            14486 
                            14491 Fg_I2SDMAReceiveClearInt:
                            14494 
                            14495 ; 215  |    unsigned int csr = HW_CDSYNCCSR.I & ~((unsigned int)HW_CDSYNCCSR_DMAOF_SETMASK);
                            14496 
P:004D 46F000 00F600  3  20414498         move    x:$F600,y0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
P:004F 0AC64C         4  20814499         bclr    #12,y0
                            14501 
                            14502 ; 216  |
                            14503 ; 217  |    if( csr & HW_CDSYNCCSR_DMADONE_SETMASK )
                            14504 
P:0050 47F400 000100  3  21114506         move    #$100,y1
P:0052 200051         2  21314507         tfr     y0,a
P:0053 200076         2  21514508         and     y1,a
P:0054 2A0000         2  21714509         move    #0,a2
P:0055 200003         2  21914510         tst     a
P:0056 0AF0AA rrrrrr  6  22514511         jeq     L3
                            14512 
                            14513 ; 218  |    {
                            14514 ; 219  |        g_I2SDMADone++;
                            14515 
P:0058 5EF000 rrrrrr  3  22814517         move    y:Fg_I2SDMADone,a
P:005A 45F400 000001  3  23114518         move    #>1,x1
P:005C 200060         2  23314519         add     x1,a
P:005D 5C7000 rrrrrr  3  23614520         move    a1,y:Fg_I2SDMADone
                            14521 
                            14522 ; 220  |
                            14523 ; 221  |        // Restart the DMA transfer
                            14524 ; 222  |        // Number of words to read into the DMA buffer
                            14525 ; 223  |        HW_CDSYNCWCR.I = g_I2SDMATargetMBufferSize>>1;
                            14526 
P:005F 5EF000 rrrrrr  3  23914528         move    y:Fg_I2SDMATargetMBufferSize,a
P:0061 200022         2  24114529         asr     a
P:0062 547000 00F602  3  24414530         move    a1,x:$F602
                            14531 
                            14532 ; 224  |    }
                            14533 ; 225  |    HW_CDSYNCCSR.I = csr;
                            14534 
P:0064 467000 00F600  3  24714536 L3:     move    y0,x:$F600
                            14537 
                            14538 ; 226  |}    
                            14539 
P:0066 00000C         4  25114541         rts
                            14544 
                            14545 ; 227  |     
                            14546 ; 228  |////////////////////////////////////////////////////////////////////////////////
                            14547 ; 229  |//
                            14548 ; 230  |//>  Name:          CDSYNC_RX_EXCEPTION_ISR
                            14549 ; 231  |//
                            14550 ; 232  |//   Type:          Interrupt
                            14551 ; 233  |//
                            14552 ; 234  |//   Description:   Handles overflows.  
                            14553 ; 235  |//
                            14554 ; 236  |//   Inputs:        
                            14555 ; 237  |//                  
                            14556 ; 238  |//   Outputs:       
                            14557 ; 239  |//
                            14558 ; 240  |//   Notes:         
                            14559 ; 241  |//                  
                            14560 ; 242  |//                  
                            14561 ; 243  |//<
                            14562 ; 244  |////////////////////////////////////////////////////////////////////////////////
                            14563 ; 245  |////////////////////////////////////////////////////////////
                            14564 ; 246  |// CDSync Rx exception interrupt service routine
                            14565 ; 247  |// IRQ is at P:$0068 = decimal 104  interrupt # = decimal 32
                            14566 ; 248  |////////////////////////////////////////////////////////////
                            14567 ; 249  |static void _long_interrupt((0x68/2)) CDSyncRxExceptionIsr(void) {
                            14568 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14572 FCDSyncRxExceptionIsr:
P:0067 4E7000 rrrrrr  3  25414573         move    y0,y:ss_CDSyncRxExceptionIsr
P:0069 5D7000 rrrrrr  3  25714574         move    b1,y:ss_CDSyncRxExceptionIsr+1
P:006B 5A7000 rrrrrr  3  26014575         move    a2,y:ss_CDSyncRxExceptionIsr+2
P:006D 587000 rrrrrr  3  26314576         move    a0,y:ss_CDSyncRxExceptionIsr+3
P:006F 5C7000 rrrrrr  3  26614577         move    a1,y:ss_CDSyncRxExceptionIsr+4
                            14580 
                            14581 ; 250  |
                            14582 ; 251  |    unsigned int csr = HW_CDSYNCCSR.I & ~((unsigned int)HW_CDSYNCCSR_DMADONE_SETMASK);
                            14583 
P:0071 46F000 00F600  3  26914585         move    x:$F600,y0
P:0073 20CD00         2  27114586         move    y0,b1
P:0074 0ACD48         4  27514587         bclr    #8,b1
                            14589 
                            14590 ; 252  |
                            14591 ; 253  |    if( csr & HW_CDSYNCCSR_DMAOF_SETMASK /*HW_CDSYNCCSR.B.DMAOF*/ )
                            14592 
P:0075 21AE00         2  27714594         move    b1,a
P:0076 46F400 001000  3  28014595         move    #$1000,y0
P:0078 200056         2  28214596         and     y0,a
P:0079 2A0000         2  28414597         move    #0,a2
P:007A 200003         2  28614598         tst     a
P:007B 0AF0AA rrrrrr  6  29214599         jeq     L4
                            14600 
                            14601 ; 254  |    {
                            14602 ; 255  |        g_I2SDMAOverflowCount++;
                            14603 
P:007D 5EF000 rrrrrr  3  29514605         move    y:Fg_I2SDMAOverflowCount,a
P:007F 46F400 000001  3  29814606         move    #>1,y0
P:0081 200050         2  30014607         add     y0,a
P:0082 5C7000 rrrrrr  3  30314608         move    a1,y:Fg_I2SDMAOverflowCount
                            14609 
                            14610 ; 256  |//         HW_GP1DOR.B.B12 = 1;   //DEBUG ONLY
                            14611 ; 257  |//         HW_GP1DOR.B.B12 = 0;   //DEBUG ONLY
                            14612 ; 258  |//         HW_GP1DOR.B.B12 = 1;   //DEBUG ONLY
                            14613 ; 259  |         
                            14614 ; 260  |//         HW_DACSRR.I = HW_DACSRR.I - g_DACsrrCorrection;   // Speed up DAC sample rate s
                                  o I2S overrun will occur less often
                            14615 ; 261  |//         g_DACsrrCorrection = g_DACsrrCorrection/2;        // Cut in half to allow conve
                                  rgence by DACIsr
                            14616 ; 262  |        // Corresponding slowing of DAC sample rate in DacIsr.asm (by + 32)
                            14617 ; 263  |    }
                            14618 ; 264  |
                            14619 ; 265  |    // These next 3 exceptions should never happen in our system
                            14620 ; 266  |    if( HW_CDSYNCCSR.B.EDC || HW_CDSYNCCSR.B.LOS || HW_CDSYNCCSR.B.SYNC )
                            14621 
P:0084 46F000 00F600  3  30614623 L4:     move    x:$F600,y0
P:0086 0AC629 rrrrrr  6  31214624         jset    #9,y0,L6
P:0088 46F000 00F600  3  31514625         move    x:$F600,y0
P:008A 0AC62A rrrrrr  6  32114626         jset    #10,y0,L6
P:008C 46F000 00F600  3  32414627         move    x:$F600,y0
P:008E 0AC60B rrrrrr  6  33014628         jclr    #11,y0,L7
                            14629 
                            14630 ; 267  |    {
                            14631 ; 268  |        #pragma asm //Break into debugger
                            14632 
                            14634 L6:
P:0090 000200         4  33414636             debug
                            14637 
                            14638 ; 270  |        #pragma endasm
                            14639 ; 271  |    }
                            14640 ; 272  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14641 ; 273  |    // Clear exception bits, not the DMA done bit
                            14642 ; 274  |    HW_CDSYNCCSR.I = csr;
                            14643 
P:0091 557000 00F600  3  33714645 L7:     move    b1,x:$F600
                            14646 
                            14647 ; 275  |}    
                            14648 
P:0093 5CF000 rrrrrr  3  34014650         move    y:ss_CDSyncRxExceptionIsr+4,a1
P:0095 58F000 rrrrrr  3  34314651         move    y:ss_CDSyncRxExceptionIsr+3,a0
P:0097 5AF000 rrrrrr  3  34614652         move    y:ss_CDSyncRxExceptionIsr+2,a2
P:0099 5DF000 rrrrrr  3  34914653         move    y:ss_CDSyncRxExceptionIsr+1,b1
P:009B 4EF000 rrrrrr  3  35214654         move    y:ss_CDSyncRxExceptionIsr,y0
P:009D 000004         4  35614655         rti
                            14657 
                            14658 
P:0068                      14659         org     p,".irq52":$68
P:0068 0BF080 rrrrrr  6    614660 irq52:  jsr     FCDSyncRxExceptionIsr
                            14661 
Y:0000                      14662         org     y,".yovli2s_dma_receive@i2s_dma_receive.CDSyncRxExceptionIsr",overlay:
                            14663 ss_CDSyncRxExceptionIsr:
Y:0000                      14664         ds      5
   |   RESERVED                   
Y:0004
                            14665 
P:009E                      14666         org     p,".ptexti2s_dma_receive":
                            14668 
                            14669 ; 276  |
                            14670 ; 277  |////////////////////////////////////////////////////////////////////////////////
                            14671 ; 278  |//
                            14672 ; 279  |//>  Name:          void I2S_Gpio_Enable (void)
                            14673 ; 280  |//
                            14674 ; 281  |//   Type:          Function
                            14675 ; 282  |//
                            14676 ; 283  |//   Description:   Enables pins for I2S mode.  
                            14677 ; 284  |//
                            14678 ; 285  |//   Inputs:        none      
                            14679 ; 286  |//                                              
                            14680 ; 287  |//   Outputs:       none
                            14681 ; 288  |//
                            14682 ; 289  |//   Notes:         
                            14683 ; 290  |//                  
                            14684 ; 291  |//                  
                            14685 ; 292  |//<
                            14686 ; 293  |////////////////////////////////////////////////////////////////////////////////
                            14687 ; 294  |static void I2S_Gpio_Enable (void)  
                            14688 ; 295  |{
                            14689 
                            14693 FI2S_Gpio_Enable:
                            14694 
                            14695 ; 296  |    // Make sure pins are powered
                            14696 ; 297  |    HW_GP0PWR.B.B0 = 1;    
                            14697 
P:009E 0A7020 00F409  6  36214699         bset    #0,x:$F409
                            14700 
                            14701 ; 298  |    HW_GP0PWR.B.B3 = 1;    
                            14702 
P:00A0 0A7023 00F409  6  36814704         bset    #3,x:$F409
                            14705 
                            14706 ; 299  |    HW_GP0PWR.B.B4 = 1;      
                            14707 
P:00A2 0A7024 00F409  6  37414709         bset    #4,x:$F409
                            14710 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14711 ; 300  |
                            14712 ; 301  |    HW_GP1PWR.B.B15 = 1;    // GPIO_39: STMP 9222 & STMP 9222 (SD_VDDIO, I2S_WCLK, SD_VDDD
                                  )  
                            14713 
P:00A4 0A702F 00F419  6  38014715         bset    #15,x:$F419
                            14716 
                            14717 ; 302  |   
                            14718 ; 303  |    // Enable I2S mode for pins
                            14719 ; 304  |    HW_GP0ENR.B.B0 = 0;     // I2S_DataI0
                            14720 
P:00A6 0A7000 00F400  6  38614722         bclr    #0,x:$F400
                            14723 
                            14724 ; 305  |    HW_GP0ENR.B.B3 = 0;     // I2S_WCLK
                            14725 
P:00A8 0A7003 00F400  6  39214727         bclr    #3,x:$F400
                            14728 
                            14729 ; 306  |    HW_GP0ENR.B.B4 = 0;     // I2S_BCLK
                            14730 
P:00AA 0A7004 00F400  6  39814732         bclr    #4,x:$F400
                            14733 
                            14734 ; 307  |
                            14735 ; 308  |// Set as GPIO
                            14736 ; 309  |    HW_GP1ENR.B.B15 = 1;    // GPIO_39: STMP 9222 & STMP 9222 (SD_VDDIO, I2S_WCLK, SD_VDDD
                                  )  
                            14737 
P:00AC 0A702F 00F410  6  40414739         bset    #15,x:$F410
                            14740 
                            14741 ; 310  |    
                            14742 ; 311  |// Set as Output Pins   
                            14743 ; 312  |    HW_GP1DOER.B.B15 = 1;       // GPIO_39: STMP 9222 & STMP 9222 (SD_VDDIO, I2S_WCLK, SD_
                                  VDDD)  
                            14744 
P:00AE 0A702F 00F413  6  41014746         bset    #15,x:$F413
                            14747 
                            14748 ; 313  |}
                            14749 
P:00B0 00000C         4  41414751         rts
                            14753 
                            14754 ; 314  |
                            14755 ; 315  |////////////////////////////////////////////////////////////////////////////////
                            14756 ; 316  |//
                            14757 ; 317  |//>  Name:          void I2SDMAReceiveStart(void)
                            14758 ; 318  |//
                            14759 ; 319  |//   Type:          Function
                            14760 ; 320  |//
                            14761 ; 321  |//   Description:   Starts the I2S DMA receiver
                            14762 ; 322  |//
                            14763 ; 323  |//   Inputs:        
                            14764 ; 324  |//                  
                            14765 ; 325  |//                  
                            14766 ; 326  |//
                            14767 ; 327  |//   Outputs:       
                            14768 ; 328  |//
                            14769 ; 329  |//   Notes:         
                            14770 ; 330  |//                  
                            14771 ; 331  |//                  
                            14772 ; 332  |//<
                            14773 ; 333  |////////////////////////////////////////////////////////////////////////////////
                            14774 ; 334  |
                            14775 ; 335  |void I2SDMAReceiveStart(void)
                            14776 ; 336  |{
                            14777 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14782 FI2SDMAReceiveStart:
P:00B1 05707C rrrrrr  4  41814783         movec   ssh,y:ss_I2SDMAReceiveStart
                            14785 
                            14786 ; 337  |    // Setup to receive DMA I2S data
                            14787 ; 338  |    I2S_DMA_Recv_Init();
                            14788 
P:00B3 0BF080 rrrrrr  6  42414790         jsr     FI2S_DMA_Recv_Init
                            14791 
                            14792 ; 339  |
                            14793 ; 340  |    // Now setup and capture the data from the i/f
                            14794 ; 341  |    I2S_Recv_CSR_Init();
                            14795 
P:00B5 0BF080 rrrrrr  6  43014797         jsr     FI2S_Recv_CSR_Init
                            14798 
                            14799 ; 342  |
                            14800 ; 343  |    //Initialize gpio's used for clocks and data input
                            14801 ; 344  |    I2S_Gpio_Enable();
                            14802 
P:00B7 0BF080 rrrrrr  6  43614804         jsr     FI2S_Gpio_Enable
                            14805 
                            14806 ; 345  |
                            14807 ; 346  |    // Setup DMA interrupt
                            14808 ; 347  |    I2S_DMA_Recv_Int_Init();
                            14809 
P:00B9 0BF080 rrrrrr  6  44214811         jsr     FI2S_DMA_Recv_Int_Init
                            14812 
                            14813 ; 348  |}
                            14814 
P:00BB 05F07C rrrrrr  4  44614816         movec   y:ss_I2SDMAReceiveStart,ssh
P:00BD 000000         2  44814818         nop
P:00BE 00000C         4  45214819         rts
                            14820 
Y:0000                      14821         org     y,".yovli2s_dma_receive@I2SDMAReceiveStart",overlay:
                            14822 ss_I2SDMAReceiveStart:
Y:0000 RESERVED             14823         ds      1
Y:0000
                            14824 
P:00BF                      14825         org     p,".ptexti2s_dma_receive":
                            14827 
                            14828 ; 349  |
                            14829 ; 350  |
                            14830 ; 351  |////////////////////////////////////////////////////////////////////////////////
                            14831 ; 352  |//
                            14832 ; 353  |//>  Name:          void I2SDMAReceiveStop(void)
                            14833 ; 354  |//
                            14834 ; 355  |//   Type:          Function
                            14835 ; 356  |//
                            14836 ; 357  |//   Description:   Stops I2S DMA receiver
                            14837 ; 358  |//
                            14838 ; 359  |//   Inputs:        
                            14839 ; 360  |//                  
                            14840 ; 361  |//                  
                            14841 ; 362  |//
                            14842 ; 363  |//   Outputs:       
                            14843 ; 364  |//
                            14844 ; 365  |//   Notes:         
                            14845 ; 366  |//                  
                            14846 ; 367  |//                  
                            14847 ; 368  |//<
                            14848 ; 369  |////////////////////////////////////////////////////////////////////////////////
                            14849 ; 370  |void I2SDMAReceiveStop(void)
                            14850 ; 371  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14851 
                            14881 FI2SDMAReceiveStop:
                            14882 
                            14883 ; 372  |
                            14884 ; 373  |    // Disable the Interrupts for DMA done and DMA overflow
                            14885 ; 374  |    HW_ICLENABLE1R.B.SEN31 = 0;    // Disable source 31 (CDSync Int)
                            14886 
P:00BF 0A7007 00F301  6  45814888         bclr    #7,x:$F301
                            14889 
                            14890 ; 375  |    HW_ICLENABLE1R.B.SEN32 = 0;    // Disable source 32 (CDSync Exception)
                            14891 
P:00C1 0A7008 00F301  6  46414893         bclr    #8,x:$F301
                            14894 
                            14895 ; 376  |    
                            14896 ; 377  |    // DATAI0_EN
                            14897 ; 378  |    HW_SAIRCSR.B.REN0 = 0;      // Disable channel 0
                            14898 
P:00C3 0AB000         4  46814900         bclr    #0,x:<<$FFF0
                            14901 
                            14902 ; 379  |    
                            14903 ; 380  |    // Disable DMA block
                            14904 ; 381  |    HW_CDSYNCCSR.I = HW_CDSYNCCSR_RESET_SETMASK;
                            14905 
P:00C4 278000         2  47014907         move    #<$80,y1
P:00C5 477000 00F600  3  47314908         move    y1,x:$F600
                            14909 
                            14910 ; 382  |    
                            14911 ; 383  |    //**************************************************************************
                            14912 ; 384  |    // GPIO_39 is the power control of STFM1000 and it should not be disabled. 
                            14913 ; 385  |    // I2S pins would multiplex with GPIO_00, GPIO_03, and GPIO_04. If STMP1000
                            14914 ; 386  |    // is not turned on, the ports on STMP1000 would be indeterministic.
                            14915 ; 387  |    //**************************************************************************
                            14916 ; 388  |    // Disable WCLK, VDDD, and VDDIO as they are controlled by external FETs (Set GPIO to 
                                  high)   
                            14917 ; 389  |    //HW_GP1DOR.B.B15 = 1;    // GPIO_39: STMP 9222 & STMP 9222 (SD_VDDIO, I2S_WCLK, SD_VD
                                  DD) 
                            14918 ; 390  |
                            14919 ; 391  |    // Make sure pins are powered down
                            14920 ; 392  |    HW_GP0PWR.B.B0 = 0;    
                            14921 
P:00C7 0A7000 00F409  6  47914923         bclr    #0,x:$F409
                            14924 
                            14925 ; 393  |    HW_GP0PWR.B.B3 = 0;    
                            14926 
P:00C9 0A7003 00F409  6  48514928         bclr    #3,x:$F409
                            14929 
                            14930 ; 394  |    HW_GP0PWR.B.B4 = 0;      
                            14931 
P:00CB 0A7004 00F409  6  49114933         bclr    #4,x:$F409
                            14934 
                            14935 ; 395  |     
                            14936 ; 396  |
                            14937 ; 397  |        // clear I2S CSR
                            14938 ; 398  |        HW_SAIRCSR.I = 0;
                            14939 
P:00CD 08F4B0 000000  4  49514941         movep   #0,x:<<$FFF0
                            14942 
                            14943 ; 399  |
                            14944 ; 400  |}
                            14945 
P:00CF 00000C         4  49914947         rts
                            14949 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14950 ; 401  |
                            14951 
                            14954 
                            14955         extern  y:Fg_I2SDMATargetMBufferSize
                            14956 
                            14957         global  FI2SDMAReceiveStart, FI2SDMAReceiveStop
                            14958         global  Fg_DACsrrCorrection, Fg_I2SDMADone, Fg_I2SDMAOverflowCount
                            14959         global  Fg_I2SDMAReceiveClearInt, irq52
                            14960 
                            14961         local   FCDSyncRxExceptionIsr, FI2S_DMA_Recv_Init
                            14962         local   FI2S_DMA_Recv_Int_Init, FI2S_Gpio_Enable
                            14963         local   FI2S_Recv_CSR_Init, L3, L4, L6, L7, ss_CDSyncRxExceptionIsr
                            14964         local   ss_I2SDMAReceiveStart
                            14965 
                            14966         calls   "I2SDMAReceiveStart", "i2s_dma_receive.I2S_DMA_Recv_Init"
                            14967         calls   "I2SDMAReceiveStart", "i2s_dma_receive.I2S_DMA_Recv_Int_Init"
                            14968         calls   "I2SDMAReceiveStart", "i2s_dma_receive.I2S_Gpio_Enable"
                            14969         calls   "I2SDMAReceiveStart", "i2s_dma_receive.I2S_Recv_CSR_Init"
                            14970 
