# lake
Yet another RISC-V core implemented in Verilog

```sh
$ ./cc.sh # compile prog.c
$ mkdir build && cd build
$ cmake .. # configure project
$ make # build project
$ ./lake_test # run simulation
```
