// Seed: 1959152977
module module_0 (
    output uwire id_0,
    input tri id_1,
    output supply0 id_2
);
  assign id_2 = 1 & 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    output logic id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10
    , id_17,
    output tri id_11
    , id_18,
    output wor id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15
);
  always if (1 + 1) id_6 = -1;
  assign id_14 = -1;
  nor primCall (id_6, id_4, id_10, id_8, id_5, id_9, id_3, id_13, id_15, id_7, id_2, id_17, id_1);
  module_0 modCall_1 (
      id_14,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
