ARM MP+PPO724
"Fre DMBdWW Rfe DpAddrdR DpCtrldW PosWR DpCtrldW PosWR"
Cycle=Rfe DpAddrdR DpCtrldW PosWR DpCtrldW PosWR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR DMBdWW DpAddrdR DpCtrldW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpAddrdR DpCtrldW PosWR DpCtrldW PosWR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | LDR R2, [R1,%z1] ;
 MOV R1, #1    | CMP R2, R2       ;
 STR R1, [%y0] | BNE LC00         ;
               | LC00:            ;
               | MOV R3, #1       ;
               | STR R3, [%a1]    ;
               | LDR R4, [%a1]    ;
               | CMP R4, R4       ;
               | BNE LC01         ;
               | LC01:            ;
               | MOV R5, #1       ;
               | STR R5, [%x1]    ;
               | LDR R6, [%x1]    ;
exists
(x=2 /\ 1:R0=1 /\ 1:R6=1)
