{
  "Top": "channel_gen",
  "RtlTop": "channel_gen",
  "RtlPrefix": "",
  "RtlSubPrefix": "channel_gen_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=2.0.1"
    ],
    "DirectiveTcl": ["set_directive_top channel_gen -name channel_gen"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "channel_gen"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "channel_gen",
    "Version": "2.0",
    "DisplayName": "Channel_gen",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_channel_gen_2_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/channel_code\/rand.cpp",
      "..\/..\/..\/channel_code\/channel_gen.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_59_1.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_117_4.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_130_6.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_143_7.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_156_9.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_169_10.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12_weight_6taps.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_196_13.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15.vhd",
      "impl\/vhdl\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15_weight_9taps.vhd",
      "impl\/vhdl\/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fifo_w20_d2_S.vhd",
      "impl\/vhdl\/channel_gen_fifo_w22_d2_S.vhd",
      "impl\/vhdl\/channel_gen_flog_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/channel_gen_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_20s_20ns_35_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_20s_20s_35_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_20s_20s_40_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_22s_22ns_37_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_22s_22s_37_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_22s_22s_44_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_32ns_32ns_63_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_32s_32ns_32_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_54s_69ns_122_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_55s_57ns_111_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_59s_61ns_119_1_1.vhd",
      "impl\/vhdl\/channel_gen_mul_mul_16s_20s_35_4_1.vhd",
      "impl\/vhdl\/channel_gen_mul_mul_16s_22s_37_4_1.vhd",
      "impl\/vhdl\/channel_gen_mul_mul_20s_15ns_35_4_1.vhd",
      "impl\/vhdl\/channel_gen_mul_mul_22s_15ns_37_4_1.vhd",
      "impl\/vhdl\/channel_gen_mux_32_20_1_1.vhd",
      "impl\/vhdl\/channel_gen_mux_32_22_1_1.vhd",
      "impl\/vhdl\/channel_gen_mux_42_20_1_1.vhd",
      "impl\/vhdl\/channel_gen_mux_42_22_1_1.vhd",
      "impl\/vhdl\/channel_gen_n_6taps_V.vhd",
      "impl\/vhdl\/channel_gen_n_9taps_V.vhd",
      "impl\/vhdl\/channel_gen_pow_generic_double_s.vhd",
      "impl\/vhdl\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb.vhd",
      "impl\/vhdl\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe.vhd",
      "impl\/vhdl\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud.vhd",
      "impl\/vhdl\/channel_gen_rand.vhd",
      "impl\/vhdl\/channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.vhd",
      "impl\/vhdl\/channel_gen_regslice_both.vhd",
      "impl\/vhdl\/channel_gen_sdiv_9ns_32ns_8_13_seq_1.vhd",
      "impl\/vhdl\/channel_gen_sdiv_32ns_9s_32_36_seq_1.vhd",
      "impl\/vhdl\/channel_gen_seedInitialization.vhd",
      "impl\/vhdl\/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP.vhd",
      "impl\/vhdl\/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.vhd",
      "impl\/vhdl\/channel_gen_sitodp_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/channel_gen_x_real_6taps_V.vhd",
      "impl\/vhdl\/channel_gen_x_real_9taps_V.vhd",
      "impl\/vhdl\/channel_gen.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_59_1.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_117_4.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_130_6.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_143_7.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_156_9.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_169_10.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps.dat",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12_weight_6taps.dat",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12_weight_6taps.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_196_13.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps.dat",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15.v",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15_weight_9taps.dat",
      "impl\/verilog\/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15_weight_9taps.v",
      "impl\/verilog\/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1.v",
      "impl\/verilog\/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1.v",
      "impl\/verilog\/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/channel_gen_fifo_w20_d2_S.v",
      "impl\/verilog\/channel_gen_fifo_w22_d2_S.v",
      "impl\/verilog\/channel_gen_flog_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/channel_gen_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/channel_gen_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/channel_gen_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/channel_gen_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/channel_gen_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/channel_gen_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/channel_gen_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/channel_gen_mul_20s_20ns_35_1_1.v",
      "impl\/verilog\/channel_gen_mul_20s_20s_35_1_1.v",
      "impl\/verilog\/channel_gen_mul_20s_20s_40_1_1.v",
      "impl\/verilog\/channel_gen_mul_22s_22ns_37_1_1.v",
      "impl\/verilog\/channel_gen_mul_22s_22s_37_1_1.v",
      "impl\/verilog\/channel_gen_mul_22s_22s_44_1_1.v",
      "impl\/verilog\/channel_gen_mul_32ns_32ns_63_1_1.v",
      "impl\/verilog\/channel_gen_mul_32s_32ns_32_1_1.v",
      "impl\/verilog\/channel_gen_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/channel_gen_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/channel_gen_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/channel_gen_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/channel_gen_mul_54s_69ns_122_1_1.v",
      "impl\/verilog\/channel_gen_mul_55s_57ns_111_1_1.v",
      "impl\/verilog\/channel_gen_mul_59s_61ns_119_1_1.v",
      "impl\/verilog\/channel_gen_mul_mul_16s_20s_35_4_1.v",
      "impl\/verilog\/channel_gen_mul_mul_16s_22s_37_4_1.v",
      "impl\/verilog\/channel_gen_mul_mul_20s_15ns_35_4_1.v",
      "impl\/verilog\/channel_gen_mul_mul_22s_15ns_37_4_1.v",
      "impl\/verilog\/channel_gen_mux_32_20_1_1.v",
      "impl\/verilog\/channel_gen_mux_32_22_1_1.v",
      "impl\/verilog\/channel_gen_mux_42_20_1_1.v",
      "impl\/verilog\/channel_gen_mux_42_22_1_1.v",
      "impl\/verilog\/channel_gen_n_6taps_V.v",
      "impl\/verilog\/channel_gen_n_9taps_V.v",
      "impl\/verilog\/channel_gen_pow_generic_double_s.v",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb.dat",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb.v",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe.dat",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe.v",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud.dat",
      "impl\/verilog\/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud.v",
      "impl\/verilog\/channel_gen_rand.v",
      "impl\/verilog\/channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.dat",
      "impl\/verilog\/channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.v",
      "impl\/verilog\/channel_gen_regslice_both.v",
      "impl\/verilog\/channel_gen_sdiv_9ns_32ns_8_13_seq_1.v",
      "impl\/verilog\/channel_gen_sdiv_32ns_9s_32_36_seq_1.v",
      "impl\/verilog\/channel_gen_seedInitialization.v",
      "impl\/verilog\/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP.v",
      "impl\/verilog\/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.dat",
      "impl\/verilog\/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.v",
      "impl\/verilog\/channel_gen_sitodp_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/channel_gen_x_real_6taps_V.v",
      "impl\/verilog\/channel_gen_x_real_9taps_V.v",
      "impl\/verilog\/channel_gen.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/channel_gen_sitodp_32ns_64_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/channel_gen.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Logarithm CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name channel_gen_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "channel_gen_sitodp_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name channel_gen_sitodp_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_in:data_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "data_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "data_in_",
      "ports": [
        "data_in_TDATA",
        "data_in_TDEST",
        "data_in_TID",
        "data_in_TKEEP",
        "data_in_TLAST",
        "data_in_TREADY",
        "data_in_TSTRB",
        "data_in_TUSER",
        "data_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_out_",
      "ports": [
        "data_out_TDATA",
        "data_out_TDEST",
        "data_out_TID",
        "data_out_TKEEP",
        "data_out_TLAST",
        "data_out_TREADY",
        "data_out_TSTRB",
        "data_out_TUSER",
        "data_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "channel_gen",
      "Instances": [
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_60_1",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644"
        },
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_682"
        },
        {
          "ModuleName": "rand",
          "InstanceName": "grp_rand_fu_693",
          "Instances": [{
              "ModuleName": "seedInitialization",
              "InstanceName": "grp_seedInitialization_fu_375",
              "Instances": [{
                  "ModuleName": "seedInitialization_Pipeline_SEED_INIT_LOOP",
                  "InstanceName": "grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65"
                }]
            }]
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_167_10",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_141_7",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_115_4",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_194_13",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_181_12",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_154_9",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_128_6",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788"
        },
        {
          "ModuleName": "channel_gen_Pipeline_VITIS_LOOP_207_15",
          "InstanceName": "grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802"
        }
      ]
    },
    "Info": {
      "channel_gen_Pipeline_VITIS_LOOP_60_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seedInitialization_Pipeline_SEED_INIT_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seedInitialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rand": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_167_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_181_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_141_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_154_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_115_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_128_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_194_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen_Pipeline_VITIS_LOOP_207_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "channel_gen": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "channel_gen_Pipeline_VITIS_LOOP_60_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "262",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.080"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "33",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "842",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "5443",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "seedInitialization_Pipeline_SEED_INIT_LOOP": {
        "Latency": {
          "LatencyBest": "625",
          "LatencyAvg": "625",
          "LatencyWorst": "625",
          "PipelineII": "625",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "6.024"
        },
        "Loops": [{
            "Name": "SEED_INIT_LOOP",
            "TripCount": "623",
            "Latency": "623",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "45",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "seedInitialization": {
        "Latency": {
          "LatencyBest": "629",
          "LatencyAvg": "629",
          "LatencyWorst": "629",
          "PipelineII": "629",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "6.024"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "51",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "rand": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "358",
          "LatencyWorst": "674",
          "PipelineIIMin": "41",
          "PipelineIIMax": "674",
          "PipelineII": "41 ~ 674",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.453"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "21",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "1293",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4924",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_167_10": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.802"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_167_10",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "205",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_181_12": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "4.831"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_181_12",
            "TripCount": "6",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "203",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_141_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.976"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "139",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "261",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_154_9": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "7.330"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_9",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "274",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_115_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.224"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_115_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "95",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "128",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_128_6": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "4.496"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_6",
            "TripCount": "2",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "120",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_194_13": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.927"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_194_13",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen_Pipeline_VITIS_LOOP_207_15": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "3",
          "PipelineIIMax": "-1",
          "PipelineII": "3 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "5.745"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_207_15",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "66",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "252",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "channel_gen": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.118"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_95_2_VITIS_LOOP_96_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_123_5",
                "TripCount": "2",
                "LatencyMin": "88",
                "LatencyMax": "1354",
                "Latency": "88 ~ 1354",
                "PipelineII": "",
                "PipelineDepthMin": "44",
                "PipelineDepthMax": "677",
                "PipelineDepth": "44 ~ 677"
              },
              {
                "Name": "VITIS_LOOP_149_8",
                "TripCount": "3",
                "LatencyMin": "132",
                "LatencyMax": "2031",
                "Latency": "132 ~ 2031",
                "PipelineII": "",
                "PipelineDepthMin": "44",
                "PipelineDepthMax": "677",
                "PipelineDepth": "44 ~ 677"
              },
              {
                "Name": "VITIS_LOOP_176_11",
                "TripCount": "6",
                "LatencyMin": "264",
                "LatencyMax": "4062",
                "Latency": "264 ~ 4062",
                "PipelineII": "",
                "PipelineDepthMin": "44",
                "PipelineDepthMax": "677",
                "PipelineDepth": "44 ~ 677"
              },
              {
                "Name": "VITIS_LOOP_202_14",
                "TripCount": "",
                "LatencyMin": "44",
                "LatencyMax": "?",
                "Latency": "44 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "44",
                "PipelineDepthMax": "677",
                "PipelineDepth": "44 ~ 677"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3",
          "DSP": "102",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "8",
          "FF": "6025",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "16118",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-14 20:24:28 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
