i2c_dw_init	,	F_8
rx_fifo_depth	,	V_62
"0x%08x\n"	,	L_2
DW_IC_INTR_DEFAULT_MASK	,	V_45
cond	,	V_11
i2c_dw_xfer_init	,	F_15
ic_con	,	V_38
msg_write_idx	,	V_39
HZ	,	V_90
DW_IC_CLR_STOP_DET	,	V_111
dev	,	V_2
len	,	V_58
DW_IC_CLR_RX_UNDER	,	V_96
"timeout waiting for bus ready\n"	,	L_5
lock	,	V_85
tx_fifo_depth	,	V_26
i2c_dw_is_enabled	,	F_34
i2c_get_adapdata	,	F_21
msgs	,	V_37
likely	,	F_26
adapter	,	V_120
STATUS_READ_IN_PROGRESS	,	V_69
DW_IC_COMP_TYPE	,	V_18
pm_runtime_put	,	F_27
EIO	,	V_80
wait_for_completion_interruptible_timeout	,	F_25
dw_i2c_dev	,	V_1
input_clock_khz	,	V_13
IRQ_HANDLED	,	V_125
hcnt	,	V_14
msg_read_idx	,	V_68
i2c_adapter	,	V_81
__func__	,	V_55
DW_IC_RAW_INTR_STAT	,	V_119
"Unknown Synopsys component type: "	,	L_1
rx_valid	,	V_67
abort_sources	,	V_75
INIT_COMPLETION	,	F_24
DW_IC_FS_SCL_LCNT	,	V_25
TIMEOUT	,	V_32
i2c_msg	,	V_36
abort_source	,	V_72
i2c_dw_xfer	,	F_20
status	,	V_59
ENODEV	,	V_20
"%s: invalid message length\n"	,	L_7
i2c_dw_read_clear_intrbits	,	F_30
IRQ_NONE	,	V_122
flags	,	V_42
msgs_num	,	V_54
functionality	,	V_92
enabled	,	V_118
lcnt	,	V_15
i2c_dw_disable_int	,	F_37
DW_IC_DATA_CMD	,	V_65
mutex_unlock	,	F_28
swab32	,	F_3
intr_mask	,	V_47
for_each_set_bit	,	F_19
DW_IC_RXFLR	,	V_63
cmd_err	,	V_87
DW_IC_SS_SCL_LCNT	,	V_23
DW_IC_STATUS_ACTIVITY	,	V_34
DW_IC_INTR_RX_DONE	,	V_106
b	,	V_7
stat	,	V_93
i2c_dw_read_comp_param	,	F_38
u8	,	T_2
dw_readl	,	F_1
DW_IC_STATUS	,	V_33
i2c_dw_scl_lcnt	,	F_7
EAGAIN	,	V_78
i	,	V_73
pm_runtime_get_sync	,	F_23
DW_IC_INTR_TX_EMPTY	,	V_66
DW_IC_INTR_RX_FULL	,	V_124
EINVAL	,	V_57
tf	,	V_10
get_clk_rate_khz	,	V_17
buf	,	V_52
STATUS_WRITE_IN_PROGRESS	,	V_60
tx_limit	,	V_48
tLOW	,	V_12
DW_IC_CLR_INTR	,	V_126
mutex_lock	,	F_22
"Fast-mode HCNT:LCNT = %d:%d\n"	,	L_4
DW_IC_CON	,	V_30
DW_IC_TXFLR	,	V_61
this_irq	,	V_116
DW_IC_INTR_RX_UNDER	,	V_95
DW_IC_CLR_START_DET	,	V_113
DW_IC_COMP_PARAM_1	,	V_127
complete	,	F_32
master_cfg	,	V_29
DW_IC_CLR_RX_OVER	,	V_98
i2c_dw_isr	,	F_31
DW_IC_TX_ARB_LOST	,	V_77
tx_buf	,	V_53
DW_IC_RX_TL	,	V_28
mdelay	,	F_14
i2c_dw_read	,	F_17
num	,	V_83
DW_IC_CLR_TX_ABRT	,	V_105
dev_dbg	,	F_11
"Standard-mode HCNT:LCNT = %d:%d\n"	,	L_3
DW_IC_INTR_MASK	,	V_46
u32	,	T_1
reg	,	V_16
i2c_dw_clear_int	,	F_36
DW_IC_TAR	,	V_41
ret	,	V_84
tx_aborted	,	V_123
I2C_M_TEN	,	V_43
offset	,	V_3
DW_IC_INTR_ACTIVITY	,	V_108
DW_IC_INTR_RX_OVER	,	V_97
DW_IC_ENABLE	,	V_21
i2c_dw_wait_bus_not_busy	,	F_12
DW_IC_INTR_TX_ABRT	,	V_103
rx_buf	,	V_71
DW_IC_INTR_GEN_CALL	,	V_114
DW_IC_TX_TL	,	V_27
done	,	V_89
ic_clk	,	V_8
ETIMEDOUT	,	V_35
"%s:  %s enabled= 0x%x stat=0x%x\n"	,	L_11
swab	,	V_6
EREMOTEIO	,	V_76
DW_IC_TX_ABRT_GCALL_READ	,	V_79
name	,	V_121
DW_IC_COMP_TYPE_VALUE	,	V_19
DW_IC_CON_10BITADDR_MASTER	,	V_44
DW_IC_TX_ABRT_SOURCE	,	V_104
msg_err	,	V_56
rx_buf_len	,	V_70
"controller timed out\n"	,	L_10
DW_IC_FS_SCL_HCNT	,	V_24
i2c_dw_xfer_msg	,	F_16
adap	,	V_82
DW_IC_CLR_GEN_CALL	,	V_115
DW_IC_ERR_TX_ABRT	,	V_91
i2c_dw_enable	,	F_33
"%s: msgs: %d\n"	,	L_9
dw_writel	,	F_4
DW_IC_CLR_ACTIVITY	,	V_109
I2C_M_RD	,	V_64
DW_IC_CLR_RD_REQ	,	V_102
DW_IC_CLR_TX_OVER	,	V_100
i2c_dw_disable	,	F_35
DW_IC_INTR_STOP_DET	,	V_110
timeout	,	V_31
dev_err	,	F_10
DW_IC_INTR_RD_REQ	,	V_101
DW_IC_SS_SCL_HCNT	,	V_22
DW_IC_CLR_RX_DONE	,	V_107
buf_len	,	V_50
addr	,	V_40
value	,	V_4
i2c_dw_func	,	F_29
readl	,	F_2
"%s: %s\n"	,	L_8
writel	,	F_5
i2c_dw_scl_hcnt	,	F_6
irqreturn_t	,	T_3
"%s: invalid target address\n"	,	L_6
dev_warn	,	F_13
DW_IC_TX_ABRT_NOACK	,	V_74
i2c_dw_handle_tx_abort	,	F_18
dev_id	,	V_117
tx_buf_len	,	V_51
tSYMBOL	,	V_9
rx_limit	,	V_49
cmd_complete	,	V_86
STATUS_IDLE	,	V_88
DW_IC_INTR_STAT	,	V_94
DW_IC_INTR_TX_OVER	,	V_99
___constant_swab32	,	F_9
DW_IC_INTR_START_DET	,	V_112
base	,	V_5
