

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Sun Jul 21 20:36:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1021_1  |  1555201|  1555201|         3|          1|          1|  1555200|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 6 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1021_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln1021"   --->   Operation 7 'read' 'sext_ln1021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1021_cast = sext i62 %sext_ln1021_read"   --->   Operation 8 'sext' 'sext_ln1021_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_13, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %indvar"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_load = load i21 %indvar" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 13 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.22ns)   --->   "%icmp_ln1021 = icmp_eq  i21 %indvar_load, i21 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 14 'icmp' 'icmp_ln1021' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1555200, i64 1555200, i64 1555200"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.22ns)   --->   "%add_ln1021 = add i21 %indvar_load, i21 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 16 'add' 'add_ln1021' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1021 = br i1 %icmp_ln1021, void %for.inc.split, void %for.end10.exitStub" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 17 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1021 = store i21 %add_ln1021, i21 %indvar" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 18 'store' 'store_ln1021' <Predicate = (!icmp_ln1021)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln1021_cast" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 19 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026]   --->   Operation 20 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1021)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1024 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1024]   --->   Operation 21 'specpipeline' 'specpipeline_ln1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln1021 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 22 'specloopname' 'specloopname_ln1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.63ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ldata, i32 %gmem0_addr_read" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026]   --->   Operation 23 'write' 'write_ln1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1021 = br void %for.inc" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 24 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.401ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar' [9]  (1.588 ns)
	'load' operation 21 bit ('indvar_load', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021) on local variable 'indvar' [12]  (0.000 ns)
	'add' operation 21 bit ('add_ln1021', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021) [15]  (2.225 ns)
	'store' operation 0 bit ('store_ln1021', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021) of variable 'add_ln1021', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021 on local variable 'indvar' [23]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021) [18]  (0.000 ns)
	bus read operation ('gmem0_addr_read', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026) on port 'gmem0' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026) [21]  (7.300 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln1026', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026) on port 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026) [22]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
