// Seed: 1597811277
module module_0;
  assign id_1 = id_1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
    , id_6,
    output tri0 id_2,
    output supply0 id_3,
    output supply0 id_4
);
  wire id_7;
  id_8(
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(1'h0),
      .id_4(1),
      .id_5(id_3),
      .id_6(id_0),
      .id_7(id_2++),
      .id_8(1),
      .id_9({id_1{1'b0 - 1'h0}}),
      .id_10(1),
      .id_11(1)
  );
  xor (id_2, id_6, id_7, id_8);
  module_0();
endmodule
