# test_runner.py (FIXED VERSION)

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import Timer
import random

class SpiMaster:
    """ä¸€ä¸ªç®€å•çš„SPI Masteré©±åŠ¨ (SPI Mode 0)"""
    def __init__(self, dut):
        self.dut = dut
        self.dut.spi_sclk.value = 0
        self.dut.spi_cs.value = 1
        self.dut.spi_mosi.value = 0

    async def _transceive_byte(self, tx_byte):
        """ä¼ è¾“å¹¶æ¥æ”¶ä¸€ä¸ªå­—èŠ‚"""
        rx_byte = 0
        for i in range(8):
            self.dut.spi_mosi.value = (tx_byte >> (7 - i)) & 1
            await Timer(50, units="ns")
            self.dut.spi_sclk.value = 1
            await Timer(50, units="ns")
            rx_bit = self.dut.spi_miso.value
            # The next line was causing the error because rx_bit was 'x'
            rx_byte = (rx_byte << 1) | int(rx_bit)
            self.dut.spi_sclk.value = 0
        return rx_byte

    async def write_burst(self, address, data):
        """çªå‘å†™ (å‘½ä»¤+åœ°å€+æ•°æ®)"""
        self.dut._log.info(f"SPI Write Burst to Addr: {address:#06x}, Len: {len(data)} bytes")
        self.dut.spi_cs.value = 0
        await self._transceive_byte(0x02) # Command for Burst Write
        await self._transceive_byte((address >> 8) & 0xFF)
        await self._transceive_byte(address & 0xFF)
        for byte in data:
            await self._transceive_byte(byte)
        self.dut.spi_cs.value = 1

    async def read_reg(self, address):
        """è¯»å–ä¸€ä¸ª16ä½çš„å¯„å­˜å™¨"""
        self.dut._log.info(f"SPI Read Register from Addr: {address:#06x}")
        self.dut.spi_cs.value = 0
        await self._transceive_byte(0x05) # Command for Register Read
        await self._transceive_byte((address >> 8) & 0xFF)
        await self._transceive_byte(address & 0xFF)
        high_byte = await self._transceive_byte(0)
        low_byte = await self._transceive_byte(0)
        self.dut.spi_cs.value = 1
        return (high_byte << 8) | low_byte

    async def write_reg(self, address, value):
        """å†™å…¥ä¸€ä¸ª16ä½çš„å¯„å­˜å™¨"""
        self.dut._log.info(f"SPI Write Register to Addr: {address:#06x} with Val: {value:#06x}")
        self.dut.spi_cs.value = 0
        await self._transceive_byte(0x06) # Command for Register Write
        await self._transceive_byte((address >> 8) & 0xFF)
        await self._transceive_byte(address & 0xFF)
        await self._transceive_byte((value >> 8) & 0xFF)
        await self._transceive_byte(value & 0xFF)
        self.dut.spi_cs.value = 1

    async def read_burst(self, address, length):
        """çªå‘è¯»"""
        self.dut._log.info(f"SPI Read Burst from Addr: {address:#06x}, Len: {length} bytes")
        self.dut.spi_cs.value = 0
        await self._transceive_byte(0x03) # Command for Burst Read
        await self._transceive_byte((address >> 8) & 0xFF)
        await self._transceive_byte(address & 0xFF)
        read_data = bytearray()
        for _ in range(length):
            byte = await self._transceive_byte(0)
            read_data.append(byte)
        self.dut.spi_cs.value = 1
        return read_data

@cocotb.test()
async def test_asic_full_flow(dut):
    """æµ‹è¯•ASICçš„å®Œæ•´åŠ è½½ã€è®¡ç®—ã€è¯»å–æµç¨‹"""
    
    # å¯åŠ¨ASICçš„100MHzç³»ç»Ÿæ—¶é’Ÿ
    cocotb.start_soon(Clock(dut.sys_clk, 10, units="ns").start())
    
    # å®ä¾‹åŒ–SPI Masteré©±åŠ¨
    spi_master = SpiMaster(dut)

    # å®šä¹‰å¸¸é‡
    ADDR_INPUT_RAM = 0x0000
    ADDR_OUTPUT_RAM = 0x0100
    ADDR_CONTROL_REG = 0xFF00
    ADDR_STATUS_REG = 0xFF01
    CMD_START_COMPUTATION = 0x0001
    STATUS_DONE = 0x0001
    DATA_LENGTH_BYTES = 512 # 16x16 matrix, 16-bit elements = 256 words = 512 bytes
    
    # å¤ä½DUT
    dut._log.info("Resetting DUT...")
    dut.rst_n.value = 0
    await Timer(20, units="ns")
    dut.rst_n.value = 1
    await Timer(20, units="ns")
    dut._log.info("DUT Reset Complete.")

    # ------------------ æµ‹è¯•æµç¨‹å¼€å§‹ ------------------

    # æ­¥éª¤ 1: åŠ è½½éšæœºçš„è¾“å…¥æ•°æ®
    dut._log.info("--- PHASE 1: Loading Input Data ---")
    input_data = bytearray([random.randint(0, 255) for _ in range(DATA_LENGTH_BYTES)])
    await spi_master.write_burst(ADDR_INPUT_RAM, input_data)
    dut._log.info("Input data loading complete.")
    await Timer(100, units="ns")

    # æ­¥éª¤ 2: å‘é€ "å¼€å§‹è®¡ç®—" å‘½ä»¤
    dut._log.info("--- PHASE 2: Triggering Computation ---")
    await spi_master.write_reg(ADDR_CONTROL_REG, CMD_START_COMPUTATION)
    dut._log.info("'Start Computation' command sent.")
    await Timer(100, units="ns")

    # æ­¥éª¤ 3: å¾ªç¯æŸ¥è¯¢ï¼Œç›´åˆ°è®¡ç®—å®Œæˆ
    dut._log.info("--- PHASE 3: Polling for Status ---")
    while True:
        status = await spi_master.read_reg(ADDR_STATUS_REG)
        dut._log.info(f"Polling Status Register... Got: {status:#06x}")
        if status == STATUS_DONE:
            dut._log.info("Computation Done!")
            break
        await Timer(1, units="us") # ç­‰å¾…1å¾®ç§’å†æŸ¥è¯¢

    # æ­¥éª¤ 4: è¯»å–è¾“å‡ºç»“æœ
    dut._log.info("--- PHASE 4: Reading Output Result ---")
    result_data = await spi_master.read_burst(ADDR_OUTPUT_RAM, DATA_LENGTH_BYTES)
    dut._log.info(f"Successfully read {len(result_data)} bytes of result data.")

    # ------------------ éªŒè¯ç»“æœ ------------------
    dut._log.info("--- FINAL: Verifying Result ---")
    # å› ä¸ºæˆ‘ä»¬çš„Verilogåªæ˜¯æŠŠè¾“å…¥å¤åˆ¶åˆ°è¾“å‡ºï¼Œæ‰€ä»¥ä¸¤è€…å¿…é¡»å®Œå…¨ç›¸ç­‰
    assert result_data == input_data, f"Verification FAILED! Result data does not match input data."
    dut._log.info("Verification PASSED! Result matches input perfectly. ğŸ‰")