--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2MCPU.twx IP2MCPU.ncd -o IP2MCPU.twr IP2MCPU.pcf -ucf
top.ucf

Design file:              IP2MCPU.ncd
Physical constraint file: IP2MCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10184 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.096ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_23 (SLICE_X71Y47.C6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y38.C4      net (fanout=1)        0.853   ram_data_out<20>
    SLICE_X65Y38.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o121
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X65Y38.D4      net (fanout=4)        0.236   Data_in<20>
    SLICE_X65Y38.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o121
                                                       U5/MUX1_DispData/Mmux_o122
    SLICE_X66Y47.C5      net (fanout=2)        0.708   U5/MUX1_DispData/Mmux_o121
    SLICE_X66Y47.C       Tilo                  0.043   U6/XLXI_1/buffer<13>
                                                       U5/MUX1_DispData/Mmux_o123
    SLICE_X66Y52.A2      net (fanout=11)       0.752   Disp_num<20>
    SLICE_X66Y52.A       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD18
    SLICE_X67Y51.B2      net (fanout=2)        0.441   U6/SM1/M5/XLXN_75
    SLICE_X67Y51.B       Tilo                  0.043   U6/SM1/M5/XLXN_76
                                                       U6/SM1/M5/XLXI_45
    SLICE_X71Y47.D1      net (fanout=1)        0.686   U6/XLXN_1<23>
    SLICE_X71Y47.DMUX    Tilo                  0.143   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X71Y47.C6      net (fanout=1)        0.098   U6/XLXN_9<23>
    SLICE_X71Y47.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (2.167ns logic, 3.774ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.859ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y40.C2      net (fanout=1)        0.955   ram_data_out<23>
    SLICE_X64Y40.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o151
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X64Y40.D4      net (fanout=4)        0.255   Data_in<23>
    SLICE_X64Y40.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o151
                                                       U5/MUX1_DispData/Mmux_o152
    SLICE_X64Y44.C2      net (fanout=2)        0.545   U5/MUX1_DispData/Mmux_o151
    SLICE_X64Y44.C       Tilo                  0.043   U6/XLXI_1/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o153
    SLICE_X66Y52.A3      net (fanout=11)       0.712   Disp_num<23>
    SLICE_X66Y52.A       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD18
    SLICE_X67Y51.B2      net (fanout=2)        0.441   U6/SM1/M5/XLXN_75
    SLICE_X67Y51.B       Tilo                  0.043   U6/SM1/M5/XLXN_76
                                                       U6/SM1/M5/XLXI_45
    SLICE_X71Y47.D1      net (fanout=1)        0.686   U6/XLXN_1<23>
    SLICE_X71Y47.DMUX    Tilo                  0.143   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X71Y47.C6      net (fanout=1)        0.098   U6/XLXN_9<23>
    SLICE_X71Y47.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (2.167ns logic, 3.692ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.763ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y38.C5      net (fanout=1)        0.780   ram_data_out<22>
    SLICE_X64Y38.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o141
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X64Y38.D4      net (fanout=7)        0.269   Data_in<22>
    SLICE_X64Y38.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o141
                                                       U5/MUX1_DispData/Mmux_o142
    SLICE_X66Y48.C2      net (fanout=2)        0.786   U5/MUX1_DispData/Mmux_o141
    SLICE_X66Y48.C       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o143
    SLICE_X66Y52.A6      net (fanout=11)       0.536   Disp_num<22>
    SLICE_X66Y52.A       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD18
    SLICE_X67Y51.B2      net (fanout=2)        0.441   U6/SM1/M5/XLXN_75
    SLICE_X67Y51.B       Tilo                  0.043   U6/SM1/M5/XLXN_76
                                                       U6/SM1/M5/XLXI_45
    SLICE_X71Y47.D1      net (fanout=1)        0.686   U6/XLXN_1<23>
    SLICE_X71Y47.DMUX    Tilo                  0.143   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X71Y47.C6      net (fanout=1)        0.098   U6/XLXN_9<23>
    SLICE_X71Y47.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (2.167ns logic, 3.596ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_52 (SLICE_X67Y50.C5), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.625ns (Levels of Logic = 7)
  Clock Path Skew:      -0.366ns (0.992 - 1.358)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y38.C1      net (fanout=1)        0.862   ram_data_out<4>
    SLICE_X72Y38.C       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X72Y38.D4      net (fanout=3)        0.261   Data_in<4>
    SLICE_X72Y38.D       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U5/MUX1_DispData/Mmux_o262
    SLICE_X64Y47.C2      net (fanout=2)        0.721   U5/MUX1_DispData/Mmux_o261
    SLICE_X64Y47.C       Tilo                  0.043   U6/XLXI_1/buffer<30>
                                                       U5/MUX1_DispData/Mmux_o263
    SLICE_X68Y49.C5      net (fanout=11)       0.574   Disp_num<4>
    SLICE_X68Y49.C       Tilo                  0.043   U5/cpu_blink<3>
                                                       U6/SM1/M1/AD20
    SLICE_X67Y48.C4      net (fanout=2)        0.341   U6/SM1/M1/XLXN_73
    SLICE_X67Y48.C       Tilo                  0.043   U6/XLXI_1/buffer<18>
                                                       U6/SM1/M1/XLXI_41
    SLICE_X67Y50.D2      net (fanout=1)        0.649   U6/SM1/M1/XLXN_104
    SLICE_X67Y50.D       Tilo                  0.043   U6/XLXI_1/buffer<52>
                                                       U6/MUXSH2M/Mmux_o481
    SLICE_X67Y50.C5      net (fanout=1)        0.150   U6/XLXN_9<52>
    SLICE_X67Y50.CLK     Tas                   0.009   U6/XLXI_1/buffer<52>
                                                       U6/XLXI_1/buffer_52_rstpot
                                                       U6/XLXI_1/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (2.067ns logic, 3.558ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 7)
  Clock Path Skew:      -0.366ns (0.992 - 1.358)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X70Y36.C2      net (fanout=1)        0.827   ram_data_out<5>
    SLICE_X70Y36.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o271
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X70Y36.D4      net (fanout=3)        0.269   Data_in<5>
    SLICE_X70Y36.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o271
                                                       U5/MUX1_DispData/Mmux_o272
    SLICE_X66Y43.B2      net (fanout=2)        0.674   U5/MUX1_DispData/Mmux_o271
    SLICE_X66Y43.B       Tilo                  0.043   U6/XLXI_1/buffer<26>
                                                       U5/MUX1_DispData/Mmux_o273
    SLICE_X68Y49.C1      net (fanout=10)       0.606   Disp_num<5>
    SLICE_X68Y49.C       Tilo                  0.043   U5/cpu_blink<3>
                                                       U6/SM1/M1/AD20
    SLICE_X67Y48.C4      net (fanout=2)        0.341   U6/SM1/M1/XLXN_73
    SLICE_X67Y48.C       Tilo                  0.043   U6/XLXI_1/buffer<18>
                                                       U6/SM1/M1/XLXI_41
    SLICE_X67Y50.D2      net (fanout=1)        0.649   U6/SM1/M1/XLXN_104
    SLICE_X67Y50.D       Tilo                  0.043   U6/XLXI_1/buffer<52>
                                                       U6/MUXSH2M/Mmux_o481
    SLICE_X67Y50.C5      net (fanout=1)        0.150   U6/XLXN_9<52>
    SLICE_X67Y50.CLK     Tas                   0.009   U6/XLXI_1/buffer<52>
                                                       U6/XLXI_1/buffer_52_rstpot
                                                       U6/XLXI_1/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (2.067ns logic, 3.516ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 7)
  Clock Path Skew:      -0.366ns (0.992 - 1.358)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y38.C1      net (fanout=1)        0.862   ram_data_out<4>
    SLICE_X72Y38.C       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X72Y38.D4      net (fanout=3)        0.261   Data_in<4>
    SLICE_X72Y38.D       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U5/MUX1_DispData/Mmux_o262
    SLICE_X64Y47.C2      net (fanout=2)        0.721   U5/MUX1_DispData/Mmux_o261
    SLICE_X64Y47.C       Tilo                  0.043   U6/XLXI_1/buffer<30>
                                                       U5/MUX1_DispData/Mmux_o263
    SLICE_X66Y48.D1      net (fanout=11)       0.584   Disp_num<4>
    SLICE_X66Y48.D       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U6/SM1/M1/AD19
    SLICE_X67Y48.C3      net (fanout=2)        0.274   U6/SM1/M1/XLXN_74
    SLICE_X67Y48.C       Tilo                  0.043   U6/XLXI_1/buffer<18>
                                                       U6/SM1/M1/XLXI_41
    SLICE_X67Y50.D2      net (fanout=1)        0.649   U6/SM1/M1/XLXN_104
    SLICE_X67Y50.D       Tilo                  0.043   U6/XLXI_1/buffer<52>
                                                       U6/MUXSH2M/Mmux_o481
    SLICE_X67Y50.C5      net (fanout=1)        0.150   U6/XLXN_9<52>
    SLICE_X67Y50.CLK     Tas                   0.009   U6/XLXI_1/buffer<52>
                                                       U6/XLXI_1/buffer_52_rstpot
                                                       U6/XLXI_1/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (2.067ns logic, 3.501ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_22 (SLICE_X69Y49.B4), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y40.C2      net (fanout=1)        0.955   ram_data_out<23>
    SLICE_X64Y40.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o151
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X64Y40.D4      net (fanout=4)        0.255   Data_in<23>
    SLICE_X64Y40.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o151
                                                       U5/MUX1_DispData/Mmux_o152
    SLICE_X64Y44.C2      net (fanout=2)        0.545   U5/MUX1_DispData/Mmux_o151
    SLICE_X64Y44.C       Tilo                  0.043   U6/XLXI_1/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o153
    SLICE_X66Y52.C1      net (fanout=11)       0.779   Disp_num<23>
    SLICE_X66Y52.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X66Y51.B1      net (fanout=2)        0.455   U6/SM1/M5/XLXN_79
    SLICE_X66Y51.B       Tilo                  0.043   U6/SM1/M6/XLXN_74
                                                       U6/SM1/M5/XLXI_46
    SLICE_X69Y49.D4      net (fanout=1)        0.423   U6/XLXN_1<22>
    SLICE_X69Y49.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<22>
                                                       U6/MUXSH2M/Mmux_o151
    SLICE_X69Y49.B4      net (fanout=1)        0.232   U6/XLXN_9<22>
    SLICE_X69Y49.CLK     Tas                   0.010   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.170ns logic, 3.644ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y38.C5      net (fanout=1)        0.780   ram_data_out<22>
    SLICE_X64Y38.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o141
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X64Y38.D4      net (fanout=7)        0.269   Data_in<22>
    SLICE_X64Y38.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o141
                                                       U5/MUX1_DispData/Mmux_o142
    SLICE_X66Y48.C2      net (fanout=2)        0.786   U5/MUX1_DispData/Mmux_o141
    SLICE_X66Y48.C       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o143
    SLICE_X66Y52.C4      net (fanout=11)       0.673   Disp_num<22>
    SLICE_X66Y52.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X66Y51.B1      net (fanout=2)        0.455   U6/SM1/M5/XLXN_79
    SLICE_X66Y51.B       Tilo                  0.043   U6/SM1/M6/XLXN_74
                                                       U6/SM1/M5/XLXI_46
    SLICE_X69Y49.D4      net (fanout=1)        0.423   U6/XLXN_1<22>
    SLICE_X69Y49.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<22>
                                                       U6/MUXSH2M/Mmux_o151
    SLICE_X69Y49.B4      net (fanout=1)        0.232   U6/XLXN_9<22>
    SLICE_X69Y49.CLK     Tas                   0.010   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (2.170ns logic, 3.618ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (0.554 - 0.674)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y38.C4      net (fanout=1)        0.853   ram_data_out<20>
    SLICE_X65Y38.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o121
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X65Y38.D4      net (fanout=4)        0.236   Data_in<20>
    SLICE_X65Y38.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o121
                                                       U5/MUX1_DispData/Mmux_o122
    SLICE_X66Y47.C5      net (fanout=2)        0.708   U5/MUX1_DispData/Mmux_o121
    SLICE_X66Y47.C       Tilo                  0.043   U6/XLXI_1/buffer<13>
                                                       U5/MUX1_DispData/Mmux_o123
    SLICE_X66Y52.C6      net (fanout=11)       0.503   Disp_num<20>
    SLICE_X66Y52.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X66Y51.B1      net (fanout=2)        0.455   U6/SM1/M5/XLXN_79
    SLICE_X66Y51.B       Tilo                  0.043   U6/SM1/M6/XLXN_74
                                                       U6/SM1/M5/XLXI_46
    SLICE_X69Y49.D4      net (fanout=1)        0.423   U6/XLXN_1<22>
    SLICE_X69Y49.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<22>
                                                       U6/MUXSH2M/Mmux_o151
    SLICE_X69Y49.B4      net (fanout=1)        0.232   U6/XLXN_9<22>
    SLICE_X69Y49.CLK     Tas                   0.010   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (2.170ns logic, 3.410ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_50 (SLICE_X68Y45.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_51 (FF)
  Destination:          U6/XLXI_1/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.750 - 0.488)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_51 to U6/XLXI_1/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.AQ      Tcko                  0.100   U6/XLXI_1/buffer<52>
                                                       U6/XLXI_1/buffer_51
    SLICE_X68Y45.C6      net (fanout=2)        0.227   U6/XLXI_1/buffer<51>
    SLICE_X68Y45.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<50>
                                                       U6/XLXI_1/buffer_50_rstpot
                                                       U6/XLXI_1/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.041ns logic, 0.227ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_31 (SLICE_X62Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_32 (FF)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.749 - 0.487)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_32 to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.BQ      Tcko                  0.118   seg_sout_OBUF
                                                       U6/XLXI_1/buffer_32
    SLICE_X62Y47.C5      net (fanout=2)        0.224   U6/XLXI_1/buffer<32>
    SLICE_X62Y47.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.059ns logic, 0.224ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_19 (SLICE_X65Y43.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_20 (FF)
  Destination:          U6/XLXI_1/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.748 - 0.487)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_20 to U6/XLXI_1/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.AQ      Tcko                  0.118   U6/XLXI_1/buffer<20>
                                                       U6/XLXI_1/buffer_20
    SLICE_X65Y43.A2      net (fanout=2)        0.306   U6/XLXI_1/buffer<20>
    SLICE_X65Y43.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<19>
                                                       U6/XLXI_1/buffer_19_rstpot
                                                       U6/XLXI_1/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.086ns logic, 0.306ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y7.CLKARDCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y7.CLKARDCLKU
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y7.CLKBWRCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    6.096|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10184 paths, 0 nets, and 2232 connections

Design statistics:
   Minimum period:   6.096ns{1}   (Maximum frequency: 164.042MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 16 17:22:26 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



