DECL|MMU_4MB_PDE_A_MASK|macro|MMU_4MB_PDE_A_MASK
DECL|MMU_4MB_PDE_CLEAR_PS|macro|MMU_4MB_PDE_CLEAR_PS
DECL|MMU_4MB_PDE_D_MASK|macro|MMU_4MB_PDE_D_MASK
DECL|MMU_4MB_PDE_G_MASK|macro|MMU_4MB_PDE_G_MASK
DECL|MMU_4MB_PDE_IGNORED_MASK|macro|MMU_4MB_PDE_IGNORED_MASK
DECL|MMU_4MB_PDE_PAGE_MASK|macro|MMU_4MB_PDE_PAGE_MASK
DECL|MMU_4MB_PDE_PAGE_TABLE_MASK|macro|MMU_4MB_PDE_PAGE_TABLE_MASK
DECL|MMU_4MB_PDE_PAT_MASK|macro|MMU_4MB_PDE_PAT_MASK
DECL|MMU_4MB_PDE_PCD_MASK|macro|MMU_4MB_PDE_PCD_MASK
DECL|MMU_4MB_PDE_PS_MASK|macro|MMU_4MB_PDE_PS_MASK
DECL|MMU_4MB_PDE_PWT_MASK|macro|MMU_4MB_PDE_PWT_MASK
DECL|MMU_4MB_PDE_P_MASK|macro|MMU_4MB_PDE_P_MASK
DECL|MMU_4MB_PDE_RW_MASK|macro|MMU_4MB_PDE_RW_MASK
DECL|MMU_4MB_PDE_SET_PS|macro|MMU_4MB_PDE_SET_PS
DECL|MMU_4MB_PDE_US_MASK|macro|MMU_4MB_PDE_US_MASK
DECL|MMU_ARE_IN_SAME_PAGE|macro|MMU_ARE_IN_SAME_PAGE
DECL|MMU_BOOT_REGION|macro|MMU_BOOT_REGION
DECL|MMU_ENTRIES_PER_PGT|macro|MMU_ENTRIES_PER_PGT
DECL|MMU_ENTRY_ACCESSED|macro|MMU_ENTRY_ACCESSED
DECL|MMU_ENTRY_ALLOC|macro|MMU_ENTRY_ALLOC
DECL|MMU_ENTRY_CACHING_DISABLE|macro|MMU_ENTRY_CACHING_DISABLE
DECL|MMU_ENTRY_CACHING_ENABLE|macro|MMU_ENTRY_CACHING_ENABLE
DECL|MMU_ENTRY_DIRTY|macro|MMU_ENTRY_DIRTY
DECL|MMU_ENTRY_GLOBAL|macro|MMU_ENTRY_GLOBAL
DECL|MMU_ENTRY_NOT_ACCESSED|macro|MMU_ENTRY_NOT_ACCESSED
DECL|MMU_ENTRY_NOT_ALLOC|macro|MMU_ENTRY_NOT_ALLOC
DECL|MMU_ENTRY_NOT_DIRTY|macro|MMU_ENTRY_NOT_DIRTY
DECL|MMU_ENTRY_NOT_GLOBAL|macro|MMU_ENTRY_NOT_GLOBAL
DECL|MMU_ENTRY_NOT_PRESENT|macro|MMU_ENTRY_NOT_PRESENT
DECL|MMU_ENTRY_PRESENT|macro|MMU_ENTRY_PRESENT
DECL|MMU_ENTRY_READ|macro|MMU_ENTRY_READ
DECL|MMU_ENTRY_SUPERVISOR|macro|MMU_ENTRY_SUPERVISOR
DECL|MMU_ENTRY_USER|macro|MMU_ENTRY_USER
DECL|MMU_ENTRY_WRITE_BACK|macro|MMU_ENTRY_WRITE_BACK
DECL|MMU_ENTRY_WRITE_THROUGH|macro|MMU_ENTRY_WRITE_THROUGH
DECL|MMU_ENTRY_WRITE|macro|MMU_ENTRY_WRITE
DECL|MMU_IS_ON_PAGE_BOUNDARY|macro|MMU_IS_ON_PAGE_BOUNDARY
DECL|MMU_P4M_NUM|macro|MMU_P4M_NUM
DECL|MMU_PAGE_MASK|macro|MMU_PAGE_MASK
DECL|MMU_PAGE_NUM_SHIFT|macro|MMU_PAGE_NUM_SHIFT
DECL|MMU_PAGE_NUM|macro|MMU_PAGE_NUM
DECL|MMU_PAGE_SHIFT|macro|MMU_PAGE_SHIFT
DECL|MMU_PAGE_SIZE|macro|MMU_PAGE_SIZE
DECL|MMU_PDE_A_MASK|macro|MMU_PDE_A_MASK
DECL|MMU_PDE_IGNORED_MASK|macro|MMU_PDE_IGNORED_MASK
DECL|MMU_PDE_NUM_SHIFT|macro|MMU_PDE_NUM_SHIFT
DECL|MMU_PDE_NUM|macro|MMU_PDE_NUM
DECL|MMU_PDE_PAGE_TABLE_MASK|macro|MMU_PDE_PAGE_TABLE_MASK
DECL|MMU_PDE_PCD_MASK|macro|MMU_PDE_PCD_MASK
DECL|MMU_PDE_PS_MASK|macro|MMU_PDE_PS_MASK
DECL|MMU_PDE_PWT_MASK|macro|MMU_PDE_PWT_MASK
DECL|MMU_PDE_P_MASK|macro|MMU_PDE_P_MASK
DECL|MMU_PDE_RW_MASK|macro|MMU_PDE_RW_MASK
DECL|MMU_PDE_US_MASK|macro|MMU_PDE_US_MASK
DECL|MMU_PGT_NUM|macro|MMU_PGT_NUM
DECL|MMU_PTE_ALLOC_MASK|macro|MMU_PTE_ALLOC_MASK
DECL|MMU_PTE_A_MASK|macro|MMU_PTE_A_MASK
DECL|MMU_PTE_CUSTOM_MASK|macro|MMU_PTE_CUSTOM_MASK
DECL|MMU_PTE_D_MASK|macro|MMU_PTE_D_MASK
DECL|MMU_PTE_G_MASK|macro|MMU_PTE_G_MASK
DECL|MMU_PTE_MASK_ALL|macro|MMU_PTE_MASK_ALL
DECL|MMU_PTE_PAGE_MASK|macro|MMU_PTE_PAGE_MASK
DECL|MMU_PTE_PAT_MASK|macro|MMU_PTE_PAT_MASK
DECL|MMU_PTE_PCD_MASK|macro|MMU_PTE_PCD_MASK
DECL|MMU_PTE_PWT_MASK|macro|MMU_PTE_PWT_MASK
DECL|MMU_PTE_P_MASK|macro|MMU_PTE_P_MASK
DECL|MMU_PTE_RW_MASK|macro|MMU_PTE_RW_MASK
DECL|MMU_PTE_US_MASK|macro|MMU_PTE_US_MASK
DECL|PAGES|macro|PAGES
DECL|_MMUSTRUCTS_H|macro|_MMUSTRUCTS_H
DECL|_MMU_BOOT_REGION|macro|_MMU_BOOT_REGION
DECL|__MMU_BOOT_REGION|macro|__MMU_BOOT_REGION
DECL|address|member|u32_t address; /*Start address of the memory region */
DECL|alloc|member|u32_t alloc:1;
DECL|a|member|u32_t a:1;
DECL|a|member|u32_t a:1;
DECL|a|member|u32_t a:1;
DECL|custom|member|u32_t custom:2;
DECL|d|member|u32_t d:1;
DECL|d|member|u32_t d:1;
DECL|entry|member|union x86_mmu_pde entry[1024];
DECL|entry|member|union x86_mmu_pte entry[1024];
DECL|flags|member|u32_t flags; /* Permissions needed for this region*/
DECL|fourmb|member|union x86_mmu_pde_4mb fourmb;
DECL|g|member|u32_t g:1;
DECL|g|member|u32_t g:1;
DECL|ignored1|member|u32_t ignored1:1;
DECL|ignored1|member|u32_t ignored1:3;
DECL|ignored2|member|u32_t ignored2:3;
DECL|ignored2|member|u32_t ignored2:4;
DECL|mmu_region|struct|struct mmu_region {
DECL|page_table|member|u32_t page_table:20;
DECL|page_table|member|u32_t page_table:6;
DECL|page|member|u32_t page:10;
DECL|page|member|u32_t page:20;
DECL|pat|member|u32_t pat:1;
DECL|pat|member|u32_t pat:1;
DECL|pcd|member|u32_t pcd:1;
DECL|pcd|member|u32_t pcd:1;
DECL|pcd|member|u32_t pcd:1;
DECL|ps|member|u32_t ps:1;
DECL|ps|member|u32_t ps:1;
DECL|pt|member|union x86_mmu_pde_pt pt;
DECL|pwt|member|u32_t pwt:1;
DECL|pwt|member|u32_t pwt:1;
DECL|pwt|member|u32_t pwt:1;
DECL|p|member|u32_t p:1;
DECL|p|member|u32_t p:1;
DECL|p|member|u32_t p:1;
DECL|rw|member|u32_t rw:1;
DECL|rw|member|u32_t rw:1;
DECL|rw|member|u32_t rw:1;
DECL|size|member|u32_t size; /* Size of the memory region*/
DECL|us|member|u32_t us:1;
DECL|us|member|u32_t us:1;
DECL|us|member|u32_t us:1;
DECL|value|member|u32_t value;
DECL|value|member|u32_t value;
DECL|value|member|u32_t value;
DECL|x86_mmu_page_directory|struct|struct x86_mmu_page_directory {
DECL|x86_mmu_page_table|struct|struct x86_mmu_page_table {
DECL|x86_mmu_pde_4mb|union|union x86_mmu_pde_4mb {
DECL|x86_mmu_pde_pt|union|union x86_mmu_pde_pt {
DECL|x86_mmu_pde|union|union x86_mmu_pde {
DECL|x86_mmu_pte|union|union x86_mmu_pte {
