#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fbcc7719df0 .scope module, "circuit_tb" "circuit_tb" 2 53;
 .timescale 0 0;
L_0x7fbcc8078008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbcc77319b0_0 .net *"_ivl_3", 1 0, L_0x7fbcc8078008;  1 drivers
L_0x7fbcc8078050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbcc7731a40_0 .net *"_ivl_8", 1 0, L_0x7fbcc8078050;  1 drivers
v0x7fbcc7731ad0_0 .net "finalc", 0 0, L_0x7fbcc7732f80;  1 drivers
v0x7fbcc7731ba0_0 .net "finals", 0 0, L_0x7fbcc7732f10;  1 drivers
v0x7fbcc7731c70_0 .var "i", 2 0;
v0x7fbcc7731d40_0 .var "x", 0 0;
v0x7fbcc7731dd0_0 .var "y", 0 0;
L_0x7fbcc7733090 .concat [ 1 2 0 0], v0x7fbcc7731d40_0, L_0x7fbcc8078008;
L_0x7fbcc77331b0 .concat [ 1 2 0 0], v0x7fbcc7731dd0_0, L_0x7fbcc8078050;
S_0x7fbcc771ffb0 .scope module, "c" "circuit" 2 59, 2 45 0, S_0x7fbcc7719df0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "i";
    .port_info 1 /INPUT 3 "x";
    .port_info 2 /INPUT 3 "y";
    .port_info 3 /OUTPUT 1 "finals";
    .port_info 4 /OUTPUT 1 "finalc";
v0x7fbcc77312c0_0 .net "a", 0 0, L_0x7fbcc7732da0;  1 drivers
v0x7fbcc7731350_0 .net "b", 0 0, L_0x7fbcc7732ba0;  1 drivers
v0x7fbcc77313e0_0 .net "c0", 0 0, L_0x7fbcc77327d0;  1 drivers
v0x7fbcc77314f0_0 .net "finalc", 0 0, L_0x7fbcc7732f80;  alias, 1 drivers
v0x7fbcc7731580_0 .net "finals", 0 0, L_0x7fbcc7732f10;  alias, 1 drivers
v0x7fbcc7731610_0 .net "i", 2 0, v0x7fbcc7731c70_0;  1 drivers
v0x7fbcc77316a0_0 .net "s0", 0 0, L_0x7fbcc7732370;  1 drivers
v0x7fbcc77317b0_0 .net "x", 2 0, L_0x7fbcc7733090;  1 drivers
v0x7fbcc7731840_0 .net "y", 2 0, L_0x7fbcc77331b0;  1 drivers
L_0x7fbcc7732940 .part v0x7fbcc7731c70_0, 0, 1;
L_0x7fbcc77329e0 .part v0x7fbcc7731c70_0, 1, 1;
L_0x7fbcc7732a80 .part v0x7fbcc7731c70_0, 2, 1;
L_0x7fbcc7732c90 .part L_0x7fbcc7733090, 0, 1;
L_0x7fbcc7732ff0 .part L_0x7fbcc77331b0, 0, 1;
S_0x7fbcc771e020 .scope module, "fa1" "full_adder" 2 47, 2 31 0, S_0x7fbcc771ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "c_out";
    .port_info 4 /OUTPUT 1 "s";
v0x7fbcc772f3d0_0 .net "a", 0 0, L_0x7fbcc7732940;  1 drivers
v0x7fbcc772f470_0 .net "b", 0 0, L_0x7fbcc77329e0;  1 drivers
v0x7fbcc772f510_0 .net "c", 0 0, L_0x7fbcc7732a80;  1 drivers
v0x7fbcc772f5a0_0 .net "c_out", 0 0, L_0x7fbcc77327d0;  alias, 1 drivers
v0x7fbcc772f650_0 .net "s", 0 0, L_0x7fbcc7732370;  alias, 1 drivers
v0x7fbcc772f720_0 .net "t1", 0 0, L_0x7fbcc7732200;  1 drivers
v0x7fbcc772f7f0_0 .net "t2", 0 0, L_0x7fbcc77324e0;  1 drivers
v0x7fbcc772f8c0_0 .net "t3", 0 0, L_0x7fbcc7732550;  1 drivers
v0x7fbcc772f990_0 .net "t4", 0 0, L_0x7fbcc77325c0;  1 drivers
v0x7fbcc772faa0_0 .net "t5", 0 0, L_0x7fbcc7732640;  1 drivers
S_0x7fbcc7707e10 .scope module, "a1" "and_2" 2 37, 2 9 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc77324e0 .functor AND 1, L_0x7fbcc7732940, L_0x7fbcc77329e0, C4<1>, C4<1>;
v0x7fbcc770e010_0 .net "a", 0 0, L_0x7fbcc7732940;  alias, 1 drivers
v0x7fbcc772d790_0 .net "b", 0 0, L_0x7fbcc77329e0;  alias, 1 drivers
v0x7fbcc772d830_0 .net "o", 0 0, L_0x7fbcc77324e0;  alias, 1 drivers
S_0x7fbcc772d930 .scope module, "a2" "and_2" 2 38, 2 9 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732550 .functor AND 1, L_0x7fbcc7732940, L_0x7fbcc7732a80, C4<1>, C4<1>;
v0x7fbcc772db50_0 .net "a", 0 0, L_0x7fbcc7732940;  alias, 1 drivers
v0x7fbcc772dc00_0 .net "b", 0 0, L_0x7fbcc7732a80;  alias, 1 drivers
v0x7fbcc772dc90_0 .net "o", 0 0, L_0x7fbcc7732550;  alias, 1 drivers
S_0x7fbcc772dd90 .scope module, "a3" "and_2" 2 39, 2 9 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc77325c0 .functor AND 1, L_0x7fbcc77329e0, L_0x7fbcc7732a80, C4<1>, C4<1>;
v0x7fbcc772dfc0_0 .net "a", 0 0, L_0x7fbcc77329e0;  alias, 1 drivers
v0x7fbcc772e070_0 .net "b", 0 0, L_0x7fbcc7732a80;  alias, 1 drivers
v0x7fbcc772e120_0 .net "o", 0 0, L_0x7fbcc77325c0;  alias, 1 drivers
S_0x7fbcc772e200 .scope module, "o1" "or_2" 2 41, 2 22 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732640 .functor OR 1, L_0x7fbcc77324e0, L_0x7fbcc7732550, C4<0>, C4<0>;
v0x7fbcc772e410_0 .net "a", 0 0, L_0x7fbcc77324e0;  alias, 1 drivers
v0x7fbcc772e4d0_0 .net "b", 0 0, L_0x7fbcc7732550;  alias, 1 drivers
v0x7fbcc772e580_0 .net "o", 0 0, L_0x7fbcc7732640;  alias, 1 drivers
S_0x7fbcc772e660 .scope module, "o2" "or_2" 2 42, 2 22 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc77327d0 .functor OR 1, L_0x7fbcc7732640, L_0x7fbcc77325c0, C4<0>, C4<0>;
v0x7fbcc772e8b0_0 .net "a", 0 0, L_0x7fbcc7732640;  alias, 1 drivers
v0x7fbcc772e960_0 .net "b", 0 0, L_0x7fbcc77325c0;  alias, 1 drivers
v0x7fbcc772ea10_0 .net "o", 0 0, L_0x7fbcc77327d0;  alias, 1 drivers
S_0x7fbcc772eae0 .scope module, "x1" "xor_2" 2 34, 2 5 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732200 .functor XOR 1, L_0x7fbcc7732940, L_0x7fbcc77329e0, C4<0>, C4<0>;
v0x7fbcc772ecf0_0 .net "a", 0 0, L_0x7fbcc7732940;  alias, 1 drivers
v0x7fbcc772edd0_0 .net "b", 0 0, L_0x7fbcc77329e0;  alias, 1 drivers
v0x7fbcc772eeb0_0 .net "o", 0 0, L_0x7fbcc7732200;  alias, 1 drivers
S_0x7fbcc772ef60 .scope module, "x2" "xor_2" 2 35, 2 5 0, S_0x7fbcc771e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732370 .functor XOR 1, L_0x7fbcc7732a80, L_0x7fbcc7732200, C4<0>, C4<0>;
v0x7fbcc772f170_0 .net "a", 0 0, L_0x7fbcc7732a80;  alias, 1 drivers
v0x7fbcc772f250_0 .net "b", 0 0, L_0x7fbcc7732200;  alias, 1 drivers
v0x7fbcc772f2f0_0 .net "o", 0 0, L_0x7fbcc7732370;  alias, 1 drivers
S_0x7fbcc772fba0 .scope module, "h3" "half_adder" 2 50, 2 26 0, S_0x7fbcc771ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
L_0x7fbcc7732f10 .functor XOR 1, L_0x7fbcc7732da0, L_0x7fbcc7732ff0, C4<0>, C4<0>;
L_0x7fbcc7732f80 .functor AND 1, L_0x7fbcc7732da0, L_0x7fbcc7732ff0, C4<1>, C4<1>;
v0x7fbcc772fdc0_0 .net "a", 0 0, L_0x7fbcc7732da0;  alias, 1 drivers
v0x7fbcc772fe50_0 .net "b", 0 0, L_0x7fbcc7732ff0;  1 drivers
v0x7fbcc772fee0_0 .net "c_out", 0 0, L_0x7fbcc7732f80;  alias, 1 drivers
v0x7fbcc772ff70_0 .net "s", 0 0, L_0x7fbcc7732f10;  alias, 1 drivers
S_0x7fbcc7730020 .scope module, "n1" "not_1" 2 48, 2 1 0, S_0x7fbcc771ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x7fbcc7732ba0 .functor NOT 1, L_0x7fbcc7732c90, C4<0>, C4<0>, C4<0>;
v0x7fbcc7730210_0 .net "a", 0 0, L_0x7fbcc7732c90;  1 drivers
v0x7fbcc77302c0_0 .net "y", 0 0, L_0x7fbcc7732ba0;  alias, 1 drivers
S_0x7fbcc7730390 .scope module, "o3" "and_3" 2 49, 2 13 0, S_0x7fbcc771ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
v0x7fbcc7730ee0_0 .net "a", 0 0, L_0x7fbcc7732370;  alias, 1 drivers
v0x7fbcc7730f70_0 .net "b", 0 0, L_0x7fbcc77327d0;  alias, 1 drivers
v0x7fbcc7731010_0 .net "c", 0 0, L_0x7fbcc7732ba0;  alias, 1 drivers
v0x7fbcc77310e0_0 .net "o", 0 0, L_0x7fbcc7732da0;  alias, 1 drivers
v0x7fbcc77311b0_0 .net "t1", 0 0, L_0x7fbcc7732d30;  1 drivers
S_0x7fbcc77305d0 .scope module, "a1" "and_2" 2 15, 2 9 0, S_0x7fbcc7730390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732d30 .functor AND 1, L_0x7fbcc7732370, L_0x7fbcc77327d0, C4<1>, C4<1>;
v0x7fbcc7730800_0 .net "a", 0 0, L_0x7fbcc7732370;  alias, 1 drivers
v0x7fbcc77308e0_0 .net "b", 0 0, L_0x7fbcc77327d0;  alias, 1 drivers
v0x7fbcc77309c0_0 .net "o", 0 0, L_0x7fbcc7732d30;  alias, 1 drivers
S_0x7fbcc7730a70 .scope module, "a2" "and_2" 2 16, 2 9 0, S_0x7fbcc7730390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7fbcc7732da0 .functor AND 1, L_0x7fbcc7732d30, L_0x7fbcc7732ba0, C4<1>, C4<1>;
v0x7fbcc7730c90_0 .net "a", 0 0, L_0x7fbcc7732d30;  alias, 1 drivers
v0x7fbcc7730d40_0 .net "b", 0 0, L_0x7fbcc7732ba0;  alias, 1 drivers
v0x7fbcc7730df0_0 .net "o", 0 0, L_0x7fbcc7732da0;  alias, 1 drivers
S_0x7fbcc77205e0 .scope module, "or_3" "or_3" 2 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
o0x7fbcc8040d88 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fbcc8040db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbcc77332f0 .functor OR 1, o0x7fbcc8040d88, o0x7fbcc8040db8, C4<0>, C4<0>;
o0x7fbcc8040de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbcc77333c0 .functor OR 1, L_0x7fbcc77332f0, o0x7fbcc8040de8, C4<0>, C4<0>;
v0x7fbcc7731e60_0 .net *"_ivl_0", 0 0, L_0x7fbcc77332f0;  1 drivers
v0x7fbcc7731ef0_0 .net "a", 0 0, o0x7fbcc8040d88;  0 drivers
v0x7fbcc7731f90_0 .net "b", 0 0, o0x7fbcc8040db8;  0 drivers
v0x7fbcc7732040_0 .net "c", 0 0, o0x7fbcc8040de8;  0 drivers
v0x7fbcc77320e0_0 .net "o", 0 0, L_0x7fbcc77333c0;  1 drivers
    .scope S_0x7fbcc7719df0;
T_0 ;
    %vpi_call 2 62 "$dumpfile", "circuit.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbcc7719df0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fbcc7731c70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcc7731dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcc7731d40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fbcc7731c70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcc7731dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcc7731d40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fbcc7731c70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcc7731dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcc7731d40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbcc7731c70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcc7731d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcc7731dd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "circuit.v";
