****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 10
        -report_by design
Design : RISCV
Version: O-2018.06-SP1
Date   : Fri Aug 29 13:26:43 2025
****************************************

  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U262/QN (NAND2X0)                         0.23      2.55 f
  add_43/U216/ZN (INVX0)                           0.20      2.75 r
  add_43/U76/Q (XNOR2X1)                           0.39      3.13 f
  add_43/U27/ZN (INVX0)                            0.31      3.44 r
  PCmux/U89/QN (NAND2X0)                           0.24      3.68 f
  PCmux/U59/QN (NAND2X0)                           0.20      3.88 r
  PC_dut/PC_reg[25]/D (DFFARX1)                    0.00      3.88 r
  data arrival time                                          3.88

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.19      5.19
  PC_dut/PC_reg[25]/CLK (DFFARX1)                  0.00      5.19 r
  clock uncertainty                               -0.30      4.89
  library setup time                              -0.38      4.51
  data required time                                         4.51
  ------------------------------------------------------------------------
  data required time                                         4.51
  data arrival time                                         -3.88
  ------------------------------------------------------------------------
  slack (MET)                                                0.63



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U127/Q (AND2X1)                           0.23      2.30 r
  add_43/U212/ZN (INVX0)                           0.11      2.41 f
  add_43/U213/ZN (INVX0)                           0.11      2.52 r
  add_43/U259/QN (NAND2X0)                         0.18      2.70 f
  add_43/U78/Q (XNOR2X1)                           0.37      3.08 f
  add_43/U79/ZN (INVX0)                            0.32      3.40 r
  PCmux/U80/QN (NAND2X0)                           0.31      3.71 f
  PCmux/U46/QN (NAND2X1)                           0.15      3.86 r
  PC_dut/PC_reg[24]/D (DFFARX1)                    0.00      3.86 r
  data arrival time                                          3.86

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.20      5.20
  PC_dut/PC_reg[24]/CLK (DFFARX1)                  0.00      5.20 r
  clock uncertainty                               -0.30      4.90
  library setup time                              -0.35      4.55
  data required time                                         4.55
  ------------------------------------------------------------------------
  data required time                                         4.55
  data arrival time                                         -3.86
  ------------------------------------------------------------------------
  slack (MET)                                                0.69



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U128/Q (AND2X1)                           0.23      2.56 r
  add_43/U52/Q (AND2X1)                            0.28      2.83 r
  add_43/U275/QN (NAND2X0)                         0.18      3.02 f
  add_43/U129/QN (NOR2X0)                          0.17      3.19 r
  add_43/U272/Q (XOR2X1)                           0.36      3.54 r
  PCmux/U157/QN (NAND2X1)                          0.14      3.68 f
  PCmux/U41/QN (NAND2X1)                           0.11      3.79 r
  PC_dut/PC_reg[31]/D (DFFARX1)                    0.00      3.79 r
  data arrival time                                          3.79

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.20      5.20
  PC_dut/PC_reg[31]/CLK (DFFARX1)                  0.00      5.20 r
  clock uncertainty                               -0.30      4.90
  library setup time                              -0.33      4.57
  data required time                                         4.57
  ------------------------------------------------------------------------
  data required time                                         4.57
  data arrival time                                         -3.79
  ------------------------------------------------------------------------
  slack (MET)                                                0.78



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U127/Q (AND2X1)                           0.23      2.30 r
  add_43/U212/ZN (INVX0)                           0.11      2.41 f
  add_43/U214/ZN (INVX0)                           0.11      2.51 r
  add_43/U290/ZN (INVX0)                           0.12      2.63 f
  add_43/U88/Q (XNOR2X1)                           0.35      2.98 f
  add_43/U89/ZN (INVX0)                            0.30      3.29 r
  PCmux/U70/QN (NAND2X0)                           0.28      3.57 f
  PCmux/U58/QN (NAND2X1)                           0.15      3.71 r
  PC_dut/PC_reg[20]/D (DFFARX1)                    0.00      3.72 r
  data arrival time                                          3.72

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.19      5.19
  PC_dut/PC_reg[20]/CLK (DFFARX1)                  0.00      5.19 r
  clock uncertainty                               -0.30      4.89
  library setup time                              -0.34      4.55
  data required time                                         4.55
  ------------------------------------------------------------------------
  data required time                                         4.55
  data arrival time                                         -3.72
  ------------------------------------------------------------------------
  slack (MET)                                                0.84



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U262/QN (NAND2X0)                         0.23      2.55 f
  add_43/U216/ZN (INVX0)                           0.20      2.75 r
  add_43/U111/Q (AND2X1)                           0.27      3.02 r
  add_43/U114/Q (XOR2X1)                           0.39      3.41 r
  PCmux/U82/QN (NAND2X1)                           0.17      3.59 f
  PCmux/U40/QN (NAND2X1)                           0.12      3.71 r
  PC_dut/PC_reg[26]/D (DFFARX1)                    0.00      3.71 r
  data arrival time                                          3.71

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.19      5.19
  PC_dut/PC_reg[26]/CLK (DFFARX1)                  0.00      5.19 r
  clock uncertainty                               -0.30      4.89
  library setup time                              -0.34      4.55
  data required time                                         4.55
  ------------------------------------------------------------------------
  data required time                                         4.55
  data arrival time                                         -3.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.84



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U262/QN (NAND2X0)                         0.23      2.55 f
  add_43/U124/Q (OR2X1)                            0.25      2.80 f
  add_43/U95/Q (XNOR2X1)                           0.38      3.18 f
  add_43/U96/ZN (INVX0)                            0.21      3.39 r
  PCmux/U38/QN (NAND2X1)                           0.16      3.55 f
  PCmux/U37/QN (NAND2X1)                           0.12      3.67 r
  PC_dut/PC_reg[27]/D (DFFARX1)                    0.00      3.67 r
  data arrival time                                          3.67

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.19      5.19
  PC_dut/PC_reg[27]/CLK (DFFARX1)                  0.00      5.19 r
  clock uncertainty                               -0.30      4.89
  library setup time                              -0.33      4.56
  data required time                                         4.56
  ------------------------------------------------------------------------
  data required time                                         4.56
  data arrival time                                         -3.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.88



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U128/Q (AND2X1)                           0.23      2.56 r
  add_43/U54/Q (AND2X1)                            0.29      2.85 r
  add_43/U278/QN (NAND2X0)                         0.22      3.07 f
  add_43/U277/Q (XOR2X1)                           0.32      3.40 r
  PCmux/U34/QN (NAND2X1)                           0.16      3.55 f
  PCmux/U159/QN (NAND2X1)                          0.10      3.65 r
  PC_dut/PC_reg[30]/D (DFFARX1)                    0.00      3.65 r
  data arrival time                                          3.65

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.17      5.17
  PC_dut/PC_reg[30]/CLK (DFFARX1)                  0.00      5.17 r
  clock uncertainty                               -0.30      4.87
  library setup time                              -0.33      4.54
  data required time                                         4.54
  ------------------------------------------------------------------------
  data required time                                         4.54
  data arrival time                                         -3.65
  ------------------------------------------------------------------------
  slack (MET)                                                0.89



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U116/Q (AND2X1)                           0.26      2.32 r
  add_43/U128/Q (AND2X1)                           0.23      2.56 r
  add_43/U54/Q (AND2X1)                            0.29      2.85 r
  add_43/U166/Q (XOR2X1)                           0.37      3.22 r
  PCmux/U2/QN (NAND2X0)                            0.18      3.40 f
  PCmux/U47/QN (NAND2X0)                           0.19      3.59 r
  PC_dut/PC_reg[28]/D (DFFARX1)                    0.00      3.59 r
  data arrival time                                          3.59

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.17      5.17
  PC_dut/PC_reg[28]/CLK (DFFARX1)                  0.00      5.17 r
  clock uncertainty                               -0.30      4.87
  library setup time                              -0.38      4.49
  data required time                                         4.49
  ------------------------------------------------------------------------
  data required time                                         4.49
  data arrival time                                         -3.59
  ------------------------------------------------------------------------
  slack (MET)                                                0.90



  Startpoint: PC_dut/PC_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[5]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[5]/QN (DFFARX1)                    0.43      0.62 f
  PC_dut/U8/ZN (INVX0)                             0.15      0.77 r
  add_43/U321/ZN (INVX0)                           0.15      0.92 f
  add_43/U28/ZN (INVX0)                            0.09      1.01 r
  add_43/U232/QN (NAND4X0)                         0.29      1.30 f
  add_43/U193/ZN (INVX0)                           0.24      1.54 r
  add_43/U29/Q (AND2X1)                            0.34      1.88 r
  add_43/U77/Q (AND2X1)                            0.28      2.16 r
  add_43/U198/QN (NAND2X0)                         0.15      2.31 f
  add_43/U267/ZN (INVX0)                           0.16      2.47 r
  add_43/U189/QN (NAND2X0)                         0.23      2.70 f
  add_43/U92/Q (XNOR2X1)                           0.39      3.09 f
  add_43/U31/ZN (INVX0)                            0.24      3.33 r
  PCmux/U77/QN (NAND2X1)                           0.18      3.52 f
  PCmux/U76/QN (NAND2X1)                           0.13      3.65 r
  PC_dut/PC_reg[15]/D (DFFARX1)                    0.00      3.65 r
  data arrival time                                          3.65

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.20      5.20
  PC_dut/PC_reg[15]/CLK (DFFARX1)                  0.00      5.20 r
  clock uncertainty                               -0.30      4.90
  library setup time                              -0.34      4.56
  data required time                                         4.56
  ------------------------------------------------------------------------
  data required time                                         4.56
  data arrival time                                         -3.65
  ------------------------------------------------------------------------
  slack (MET)                                                0.91



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.19      0.19

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.19 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.66 f
  PC_dut/U11/ZN (INVX0)                            0.18      0.84 r
  add_43/U24/ZN (INVX0)                            0.18      1.01 f
  add_43/U26/QN (NOR2X0)                           0.38      1.40 r
  add_43/U11/Q (AND2X1)                            0.41      1.81 r
  add_43/U7/Q (AND2X1)                             0.26      2.07 r
  add_43/U127/Q (AND2X1)                           0.23      2.30 r
  add_43/U177/ZN (INVX0)                           0.09      2.39 f
  add_43/U248/QN (NOR2X0)                          0.14      2.53 r
  add_43/U97/Q (XNOR2X1)                           0.37      2.90 f
  add_43/U98/ZN (INVX0)                            0.34      3.24 r
  PCmux/U50/QN (NAND2X1)                           0.22      3.47 f
  PCmux/U49/QN (NAND2X1)                           0.14      3.61 r
  PC_dut/PC_reg[23]/D (DFFARX1)                    0.00      3.61 r
  data arrival time                                          3.61

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.17      5.17
  PC_dut/PC_reg[23]/CLK (DFFARX1)                  0.00      5.17 r
  clock uncertainty                               -0.30      4.87
  library setup time                              -0.35      4.52
  data required time                                         4.52
  ------------------------------------------------------------------------
  data required time                                         4.52
  data arrival time                                         -3.61
  ------------------------------------------------------------------------
  slack (MET)                                                0.92


1
