
stm32l476rg_violin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000faa4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  0800fc38  0800fc38  0001fc38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010170  08010170  000301c4  2**0
                  CONTENTS
  4 .ARM          00000008  08010170  08010170  00020170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010178  08010178  000301c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010178  08010178  00020178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801017c  0801017c  0002017c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c4  20000000  08010180  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010368  200001c4  08010344  000301c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001052c  08010344  0003052c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000319b4  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005978  00000000  00000000  00061ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023e8  00000000  00000000  00067520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000021d0  00000000  00000000  00069908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e44b  00000000  00000000  0006bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027dcc  00000000  00000000  00099f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119102  00000000  00000000  000c1cef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001dadf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a4ac  00000000  00000000  001dae44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c4 	.word	0x200001c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fc1c 	.word	0x0800fc1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c8 	.word	0x200001c8
 80001cc:	0800fc1c 	.word	0x0800fc1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c60:	f000 b96e 	b.w	8000f40 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f806 	bl	8000c7c <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__udivmoddi4>:
 8000c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c80:	9d08      	ldr	r5, [sp, #32]
 8000c82:	4604      	mov	r4, r0
 8000c84:	468c      	mov	ip, r1
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f040 8083 	bne.w	8000d92 <__udivmoddi4+0x116>
 8000c8c:	428a      	cmp	r2, r1
 8000c8e:	4617      	mov	r7, r2
 8000c90:	d947      	bls.n	8000d22 <__udivmoddi4+0xa6>
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	b142      	cbz	r2, 8000caa <__udivmoddi4+0x2e>
 8000c98:	f1c2 0020 	rsb	r0, r2, #32
 8000c9c:	fa24 f000 	lsr.w	r0, r4, r0
 8000ca0:	4091      	lsls	r1, r2
 8000ca2:	4097      	lsls	r7, r2
 8000ca4:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca8:	4094      	lsls	r4, r2
 8000caa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cae:	0c23      	lsrs	r3, r4, #16
 8000cb0:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb4:	fa1f fe87 	uxth.w	lr, r7
 8000cb8:	fb08 c116 	mls	r1, r8, r6, ip
 8000cbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc0:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc4:	4299      	cmp	r1, r3
 8000cc6:	d909      	bls.n	8000cdc <__udivmoddi4+0x60>
 8000cc8:	18fb      	adds	r3, r7, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cce:	f080 8119 	bcs.w	8000f04 <__udivmoddi4+0x288>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 8116 	bls.w	8000f04 <__udivmoddi4+0x288>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	443b      	add	r3, r7
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x8c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cfa:	f080 8105 	bcs.w	8000f08 <__udivmoddi4+0x28c>
 8000cfe:	45a6      	cmp	lr, r4
 8000d00:	f240 8102 	bls.w	8000f08 <__udivmoddi4+0x28c>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0c:	eba4 040e 	sub.w	r4, r4, lr
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa0>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	b902      	cbnz	r2, 8000d26 <__udivmoddi4+0xaa>
 8000d24:	deff      	udf	#255	; 0xff
 8000d26:	fab2 f282 	clz	r2, r2
 8000d2a:	2a00      	cmp	r2, #0
 8000d2c:	d150      	bne.n	8000dd0 <__udivmoddi4+0x154>
 8000d2e:	1bcb      	subs	r3, r1, r7
 8000d30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d34:	fa1f f887 	uxth.w	r8, r7
 8000d38:	2601      	movs	r6, #1
 8000d3a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3e:	0c21      	lsrs	r1, r4, #16
 8000d40:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d48:	fb08 f30c 	mul.w	r3, r8, ip
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0xe4>
 8000d50:	1879      	adds	r1, r7, r1
 8000d52:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0xe2>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	f200 80e9 	bhi.w	8000f30 <__udivmoddi4+0x2b4>
 8000d5e:	4684      	mov	ip, r0
 8000d60:	1ac9      	subs	r1, r1, r3
 8000d62:	b2a3      	uxth	r3, r4
 8000d64:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d68:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d6c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d70:	fb08 f800 	mul.w	r8, r8, r0
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0x10c>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7e:	d202      	bcs.n	8000d86 <__udivmoddi4+0x10a>
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	f200 80d9 	bhi.w	8000f38 <__udivmoddi4+0x2bc>
 8000d86:	4618      	mov	r0, r3
 8000d88:	eba4 0408 	sub.w	r4, r4, r8
 8000d8c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d90:	e7bf      	b.n	8000d12 <__udivmoddi4+0x96>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x12e>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80b1 	beq.w	8000efe <__udivmoddi4+0x282>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x1cc>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0x140>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80b8 	bhi.w	8000f2c <__udivmoddi4+0x2b0>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0103 	sbc.w	r1, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	468c      	mov	ip, r1
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0a8      	beq.n	8000d1c <__udivmoddi4+0xa0>
 8000dca:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dce:	e7a5      	b.n	8000d1c <__udivmoddi4+0xa0>
 8000dd0:	f1c2 0320 	rsb	r3, r2, #32
 8000dd4:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd8:	4097      	lsls	r7, r2
 8000dda:	fa01 f002 	lsl.w	r0, r1, r2
 8000dde:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000de2:	40d9      	lsrs	r1, r3
 8000de4:	4330      	orrs	r0, r6
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df8:	fb06 f108 	mul.w	r1, r6, r8
 8000dfc:	4299      	cmp	r1, r3
 8000dfe:	fa04 f402 	lsl.w	r4, r4, r2
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x19c>
 8000e04:	18fb      	adds	r3, r7, r3
 8000e06:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e0a:	f080 808d 	bcs.w	8000f28 <__udivmoddi4+0x2ac>
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	f240 808a 	bls.w	8000f28 <__udivmoddi4+0x2ac>
 8000e14:	3e02      	subs	r6, #2
 8000e16:	443b      	add	r3, r7
 8000e18:	1a5b      	subs	r3, r3, r1
 8000e1a:	b281      	uxth	r1, r0
 8000e1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e28:	fb00 f308 	mul.w	r3, r0, r8
 8000e2c:	428b      	cmp	r3, r1
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x1c4>
 8000e30:	1879      	adds	r1, r7, r1
 8000e32:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e36:	d273      	bcs.n	8000f20 <__udivmoddi4+0x2a4>
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d971      	bls.n	8000f20 <__udivmoddi4+0x2a4>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4439      	add	r1, r7
 8000e40:	1acb      	subs	r3, r1, r3
 8000e42:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e46:	e778      	b.n	8000d3a <__udivmoddi4+0xbe>
 8000e48:	f1c6 0c20 	rsb	ip, r6, #32
 8000e4c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e50:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e54:	431c      	orrs	r4, r3
 8000e56:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e62:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e66:	431f      	orrs	r7, r3
 8000e68:	0c3b      	lsrs	r3, r7, #16
 8000e6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6e:	fa1f f884 	uxth.w	r8, r4
 8000e72:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e76:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e7a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7e:	458a      	cmp	sl, r1
 8000e80:	fa02 f206 	lsl.w	r2, r2, r6
 8000e84:	fa00 f306 	lsl.w	r3, r0, r6
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x220>
 8000e8a:	1861      	adds	r1, r4, r1
 8000e8c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e90:	d248      	bcs.n	8000f24 <__udivmoddi4+0x2a8>
 8000e92:	458a      	cmp	sl, r1
 8000e94:	d946      	bls.n	8000f24 <__udivmoddi4+0x2a8>
 8000e96:	f1a9 0902 	sub.w	r9, r9, #2
 8000e9a:	4421      	add	r1, r4
 8000e9c:	eba1 010a 	sub.w	r1, r1, sl
 8000ea0:	b2bf      	uxth	r7, r7
 8000ea2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eaa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eae:	fb00 f808 	mul.w	r8, r0, r8
 8000eb2:	45b8      	cmp	r8, r7
 8000eb4:	d907      	bls.n	8000ec6 <__udivmoddi4+0x24a>
 8000eb6:	19e7      	adds	r7, r4, r7
 8000eb8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ebc:	d22e      	bcs.n	8000f1c <__udivmoddi4+0x2a0>
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d92c      	bls.n	8000f1c <__udivmoddi4+0x2a0>
 8000ec2:	3802      	subs	r0, #2
 8000ec4:	4427      	add	r7, r4
 8000ec6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eca:	eba7 0708 	sub.w	r7, r7, r8
 8000ece:	fba0 8902 	umull	r8, r9, r0, r2
 8000ed2:	454f      	cmp	r7, r9
 8000ed4:	46c6      	mov	lr, r8
 8000ed6:	4649      	mov	r1, r9
 8000ed8:	d31a      	bcc.n	8000f10 <__udivmoddi4+0x294>
 8000eda:	d017      	beq.n	8000f0c <__udivmoddi4+0x290>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x27a>
 8000ede:	ebb3 020e 	subs.w	r2, r3, lr
 8000ee2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eea:	40f2      	lsrs	r2, r6
 8000eec:	ea4c 0202 	orr.w	r2, ip, r2
 8000ef0:	40f7      	lsrs	r7, r6
 8000ef2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef6:	2600      	movs	r6, #0
 8000ef8:	4631      	mov	r1, r6
 8000efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efe:	462e      	mov	r6, r5
 8000f00:	4628      	mov	r0, r5
 8000f02:	e70b      	b.n	8000d1c <__udivmoddi4+0xa0>
 8000f04:	4606      	mov	r6, r0
 8000f06:	e6e9      	b.n	8000cdc <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fd      	b.n	8000d08 <__udivmoddi4+0x8c>
 8000f0c:	4543      	cmp	r3, r8
 8000f0e:	d2e5      	bcs.n	8000edc <__udivmoddi4+0x260>
 8000f10:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f14:	eb69 0104 	sbc.w	r1, r9, r4
 8000f18:	3801      	subs	r0, #1
 8000f1a:	e7df      	b.n	8000edc <__udivmoddi4+0x260>
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	e7d2      	b.n	8000ec6 <__udivmoddi4+0x24a>
 8000f20:	4660      	mov	r0, ip
 8000f22:	e78d      	b.n	8000e40 <__udivmoddi4+0x1c4>
 8000f24:	4681      	mov	r9, r0
 8000f26:	e7b9      	b.n	8000e9c <__udivmoddi4+0x220>
 8000f28:	4666      	mov	r6, ip
 8000f2a:	e775      	b.n	8000e18 <__udivmoddi4+0x19c>
 8000f2c:	4630      	mov	r0, r6
 8000f2e:	e74a      	b.n	8000dc6 <__udivmoddi4+0x14a>
 8000f30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f34:	4439      	add	r1, r7
 8000f36:	e713      	b.n	8000d60 <__udivmoddi4+0xe4>
 8000f38:	3802      	subs	r0, #2
 8000f3a:	443c      	add	r4, r7
 8000f3c:	e724      	b.n	8000d88 <__udivmoddi4+0x10c>
 8000f3e:	bf00      	nop

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2140      	movs	r1, #64	; 0x40
 8000f4c:	4803      	ldr	r0, [pc, #12]	; (8000f5c <SELECT+0x18>)
 8000f4e:	f004 ff8b 	bl	8005e68 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f52:	2001      	movs	r0, #1
 8000f54:	f003 f8b4 	bl	80040c0 <HAL_Delay>
}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	48000400 	.word	0x48000400

08000f60 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000f64:	2201      	movs	r2, #1
 8000f66:	2140      	movs	r1, #64	; 0x40
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <DESELECT+0x18>)
 8000f6a:	f004 ff7d 	bl	8005e68 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f003 f8a6 	bl	80040c0 <HAL_Delay>
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	48000400 	.word	0x48000400

08000f7c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f86:	bf00      	nop
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <SPI_TxByte+0x30>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d1f8      	bne.n	8000f88 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000f96:	1df9      	adds	r1, r7, #7
 8000f98:	2364      	movs	r3, #100	; 0x64
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4803      	ldr	r0, [pc, #12]	; (8000fac <SPI_TxByte+0x30>)
 8000f9e:	f006 fc98 	bl	80078d2 <HAL_SPI_Transmit>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000d2a0 	.word	0x2000d2a0

08000fb0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	460b      	mov	r3, r1
 8000fba:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000fbc:	bf00      	nop
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <SPI_TxBuffer+0x30>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d1f8      	bne.n	8000fbe <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000fcc:	887a      	ldrh	r2, [r7, #2]
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	6879      	ldr	r1, [r7, #4]
 8000fd2:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <SPI_TxBuffer+0x30>)
 8000fd4:	f006 fc7d 	bl	80078d2 <HAL_SPI_Transmit>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	2000d2a0 	.word	0x2000d2a0

08000fe4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000fea:	23ff      	movs	r3, #255	; 0xff
 8000fec:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000fee:	bf00      	nop
 8000ff0:	4b09      	ldr	r3, [pc, #36]	; (8001018 <SPI_RxByte+0x34>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d1f8      	bne.n	8000ff0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000ffe:	1dba      	adds	r2, r7, #6
 8001000:	1df9      	adds	r1, r7, #7
 8001002:	2364      	movs	r3, #100	; 0x64
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2301      	movs	r3, #1
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <SPI_RxByte+0x34>)
 800100a:	f006 fdd0 	bl	8007bae <HAL_SPI_TransmitReceive>

	return data;
 800100e:	79bb      	ldrb	r3, [r7, #6]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	2000d2a0 	.word	0x2000d2a0

0800101c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8001024:	f7ff ffde 	bl	8000fe4 <SPI_RxByte>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	701a      	strb	r2, [r3, #0]
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800103e:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <SD_ReadyWait+0x30>)
 8001040:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001044:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8001046:	f7ff ffcd 	bl	8000fe4 <SPI_RxByte>
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	2bff      	cmp	r3, #255	; 0xff
 8001052:	d003      	beq.n	800105c <SD_ReadyWait+0x24>
 8001054:	4b04      	ldr	r3, [pc, #16]	; (8001068 <SD_ReadyWait+0x30>)
 8001056:	881b      	ldrh	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1f4      	bne.n	8001046 <SD_ReadyWait+0xe>

	return res;
 800105c:	79fb      	ldrb	r3, [r7, #7]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20003624 	.word	0x20003624

0800106c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8001072:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001076:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8001078:	f7ff ff72 	bl	8000f60 <DESELECT>
	for(int i = 0; i < 10; i++)
 800107c:	2300      	movs	r3, #0
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	e005      	b.n	800108e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8001082:	20ff      	movs	r0, #255	; 0xff
 8001084:	f7ff ff7a 	bl	8000f7c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	3301      	adds	r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	2b09      	cmp	r3, #9
 8001092:	ddf6      	ble.n	8001082 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8001094:	f7ff ff56 	bl	8000f44 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8001098:	2340      	movs	r3, #64	; 0x40
 800109a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80010ac:	2395      	movs	r3, #149	; 0x95
 80010ae:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80010b0:	463b      	mov	r3, r7
 80010b2:	2106      	movs	r1, #6
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff7b 	bl	8000fb0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80010ba:	e002      	b.n	80010c2 <SD_PowerOn+0x56>
	{
		cnt--;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	3b01      	subs	r3, #1
 80010c0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80010c2:	f7ff ff8f 	bl	8000fe4 <SPI_RxByte>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d002      	beq.n	80010d2 <SD_PowerOn+0x66>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f4      	bne.n	80010bc <SD_PowerOn+0x50>
	}

	DESELECT();
 80010d2:	f7ff ff45 	bl	8000f60 <DESELECT>
	SPI_TxByte(0XFF);
 80010d6:	20ff      	movs	r0, #255	; 0xff
 80010d8:	f7ff ff50 	bl	8000f7c <SPI_TxByte>

	PowerFlag = 1;
 80010dc:	4b03      	ldr	r3, [pc, #12]	; (80010ec <SD_PowerOn+0x80>)
 80010de:	2201      	movs	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200001e1 	.word	0x200001e1

080010f0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80010f4:	4b03      	ldr	r3, [pc, #12]	; (8001104 <SD_PowerOff+0x14>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	701a      	strb	r2, [r3, #0]
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	200001e1 	.word	0x200001e1

08001108 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <SD_CheckPower+0x14>)
 800110e:	781b      	ldrb	r3, [r3, #0]
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	200001e1 	.word	0x200001e1

08001120 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800112a:	4b13      	ldr	r3, [pc, #76]	; (8001178 <SD_RxDataBlock+0x58>)
 800112c:	22c8      	movs	r2, #200	; 0xc8
 800112e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001130:	f7ff ff58 	bl	8000fe4 <SPI_RxByte>
 8001134:	4603      	mov	r3, r0
 8001136:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001138:	7bfb      	ldrb	r3, [r7, #15]
 800113a:	2bff      	cmp	r3, #255	; 0xff
 800113c:	d103      	bne.n	8001146 <SD_RxDataBlock+0x26>
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <SD_RxDataBlock+0x58>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f4      	bne.n	8001130 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	2bfe      	cmp	r3, #254	; 0xfe
 800114a:	d001      	beq.n	8001150 <SD_RxDataBlock+0x30>
 800114c:	2300      	movs	r3, #0
 800114e:	e00f      	b.n	8001170 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff60 	bl	800101c <SPI_RxBytePtr>
	} while(len--);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	1e5a      	subs	r2, r3, #1
 8001160:	603a      	str	r2, [r7, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f4      	bne.n	8001150 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8001166:	f7ff ff3d 	bl	8000fe4 <SPI_RxByte>
	SPI_RxByte();
 800116a:	f7ff ff3b 	bl	8000fe4 <SPI_RxByte>

	return TRUE;
 800116e:	2301      	movs	r3, #1
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20003626 	.word	0x20003626

0800117c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800118c:	f7ff ff54 	bl	8001038 <SD_ReadyWait>
 8001190:	4603      	mov	r3, r0
 8001192:	2bff      	cmp	r3, #255	; 0xff
 8001194:	d001      	beq.n	800119a <SD_TxDataBlock+0x1e>
 8001196:	2300      	movs	r3, #0
 8001198:	e02f      	b.n	80011fa <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800119a:	78fb      	ldrb	r3, [r7, #3]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff feed 	bl	8000f7c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80011a2:	78fb      	ldrb	r3, [r7, #3]
 80011a4:	2bfd      	cmp	r3, #253	; 0xfd
 80011a6:	d020      	beq.n	80011ea <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80011a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff feff 	bl	8000fb0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80011b2:	f7ff ff17 	bl	8000fe4 <SPI_RxByte>
		SPI_RxByte();
 80011b6:	f7ff ff15 	bl	8000fe4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80011ba:	e00b      	b.n	80011d4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80011bc:	f7ff ff12 	bl	8000fe4 <SPI_RxByte>
 80011c0:	4603      	mov	r3, r0
 80011c2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f003 031f 	and.w	r3, r3, #31
 80011ca:	2b05      	cmp	r3, #5
 80011cc:	d006      	beq.n	80011dc <SD_TxDataBlock+0x60>
			i++;
 80011ce:	7bbb      	ldrb	r3, [r7, #14]
 80011d0:	3301      	adds	r3, #1
 80011d2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80011d4:	7bbb      	ldrb	r3, [r7, #14]
 80011d6:	2b40      	cmp	r3, #64	; 0x40
 80011d8:	d9f0      	bls.n	80011bc <SD_TxDataBlock+0x40>
 80011da:	e000      	b.n	80011de <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80011dc:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80011de:	bf00      	nop
 80011e0:	f7ff ff00 	bl	8000fe4 <SPI_RxByte>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d0fa      	beq.n	80011e0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	f003 031f 	and.w	r3, r3, #31
 80011f0:	2b05      	cmp	r3, #5
 80011f2:	d101      	bne.n	80011f8 <SD_TxDataBlock+0x7c>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <SD_TxDataBlock+0x7e>

	return FALSE;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	6039      	str	r1, [r7, #0]
 800120c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800120e:	f7ff ff13 	bl	8001038 <SD_ReadyWait>
 8001212:	4603      	mov	r3, r0
 8001214:	2bff      	cmp	r3, #255	; 0xff
 8001216:	d001      	beq.n	800121c <SD_SendCmd+0x1a>
 8001218:	23ff      	movs	r3, #255	; 0xff
 800121a:	e042      	b.n	80012a2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff feac 	bl	8000f7c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	0e1b      	lsrs	r3, r3, #24
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fea6 	bl	8000f7c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	0c1b      	lsrs	r3, r3, #16
 8001234:	b2db      	uxtb	r3, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fea0 	bl	8000f7c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	0a1b      	lsrs	r3, r3, #8
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fe9a 	bl	8000f7c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fe95 	bl	8000f7c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	2b40      	cmp	r3, #64	; 0x40
 8001256:	d102      	bne.n	800125e <SD_SendCmd+0x5c>
 8001258:	2395      	movs	r3, #149	; 0x95
 800125a:	73fb      	strb	r3, [r7, #15]
 800125c:	e007      	b.n	800126e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	2b48      	cmp	r3, #72	; 0x48
 8001262:	d102      	bne.n	800126a <SD_SendCmd+0x68>
 8001264:	2387      	movs	r3, #135	; 0x87
 8001266:	73fb      	strb	r3, [r7, #15]
 8001268:	e001      	b.n	800126e <SD_SendCmd+0x6c>
	else crc = 1;
 800126a:	2301      	movs	r3, #1
 800126c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fe83 	bl	8000f7c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b4c      	cmp	r3, #76	; 0x4c
 800127a:	d101      	bne.n	8001280 <SD_SendCmd+0x7e>
 800127c:	f7ff feb2 	bl	8000fe4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001280:	230a      	movs	r3, #10
 8001282:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8001284:	f7ff feae 	bl	8000fe4 <SPI_RxByte>
 8001288:	4603      	mov	r3, r0
 800128a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800128c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001290:	2b00      	cmp	r3, #0
 8001292:	da05      	bge.n	80012a0 <SD_SendCmd+0x9e>
 8001294:	7bbb      	ldrb	r3, [r7, #14]
 8001296:	3b01      	subs	r3, #1
 8001298:	73bb      	strb	r3, [r7, #14]
 800129a:	7bbb      	ldrb	r3, [r7, #14]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f1      	bne.n	8001284 <SD_SendCmd+0x82>

	return res;
 80012a0:	7b7b      	ldrb	r3, [r7, #13]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80012ac:	b590      	push	{r4, r7, lr}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SD_disk_initialize+0x14>
 80012bc:	2301      	movs	r3, #1
 80012be:	e0d1      	b.n	8001464 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80012c0:	4b6a      	ldr	r3, [pc, #424]	; (800146c <SD_disk_initialize+0x1c0>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <SD_disk_initialize+0x2a>
 80012ce:	4b67      	ldr	r3, [pc, #412]	; (800146c <SD_disk_initialize+0x1c0>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	e0c6      	b.n	8001464 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80012d6:	f7ff fec9 	bl	800106c <SD_PowerOn>

	/* slave select */
	SELECT();
 80012da:	f7ff fe33 	bl	8000f44 <SELECT>

	/* check disk type */
	type = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80012e2:	2100      	movs	r1, #0
 80012e4:	2040      	movs	r0, #64	; 0x40
 80012e6:	f7ff ff8c 	bl	8001202 <SD_SendCmd>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	f040 80a1 	bne.w	8001434 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80012f2:	4b5f      	ldr	r3, [pc, #380]	; (8001470 <SD_disk_initialize+0x1c4>)
 80012f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012f8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80012fa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80012fe:	2048      	movs	r0, #72	; 0x48
 8001300:	f7ff ff7f 	bl	8001202 <SD_SendCmd>
 8001304:	4603      	mov	r3, r0
 8001306:	2b01      	cmp	r3, #1
 8001308:	d155      	bne.n	80013b6 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	e00c      	b.n	800132a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001310:	7bfc      	ldrb	r4, [r7, #15]
 8001312:	f7ff fe67 	bl	8000fe4 <SPI_RxByte>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	4423      	add	r3, r4
 8001320:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	3301      	adds	r3, #1
 8001328:	73fb      	strb	r3, [r7, #15]
 800132a:	7bfb      	ldrb	r3, [r7, #15]
 800132c:	2b03      	cmp	r3, #3
 800132e:	d9ef      	bls.n	8001310 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001330:	7abb      	ldrb	r3, [r7, #10]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d17e      	bne.n	8001434 <SD_disk_initialize+0x188>
 8001336:	7afb      	ldrb	r3, [r7, #11]
 8001338:	2baa      	cmp	r3, #170	; 0xaa
 800133a:	d17b      	bne.n	8001434 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800133c:	2100      	movs	r1, #0
 800133e:	2077      	movs	r0, #119	; 0x77
 8001340:	f7ff ff5f 	bl	8001202 <SD_SendCmd>
 8001344:	4603      	mov	r3, r0
 8001346:	2b01      	cmp	r3, #1
 8001348:	d807      	bhi.n	800135a <SD_disk_initialize+0xae>
 800134a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800134e:	2069      	movs	r0, #105	; 0x69
 8001350:	f7ff ff57 	bl	8001202 <SD_SendCmd>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800135a:	4b45      	ldr	r3, [pc, #276]	; (8001470 <SD_disk_initialize+0x1c4>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1ec      	bne.n	800133c <SD_disk_initialize+0x90>
 8001362:	e000      	b.n	8001366 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001364:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001366:	4b42      	ldr	r3, [pc, #264]	; (8001470 <SD_disk_initialize+0x1c4>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d062      	beq.n	8001434 <SD_disk_initialize+0x188>
 800136e:	2100      	movs	r1, #0
 8001370:	207a      	movs	r0, #122	; 0x7a
 8001372:	f7ff ff46 	bl	8001202 <SD_SendCmd>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d15b      	bne.n	8001434 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800137c:	2300      	movs	r3, #0
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e00c      	b.n	800139c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8001382:	7bfc      	ldrb	r4, [r7, #15]
 8001384:	f7ff fe2e 	bl	8000fe4 <SPI_RxByte>
 8001388:	4603      	mov	r3, r0
 800138a:	461a      	mov	r2, r3
 800138c:	f107 0310 	add.w	r3, r7, #16
 8001390:	4423      	add	r3, r4
 8001392:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	3301      	adds	r3, #1
 800139a:	73fb      	strb	r3, [r7, #15]
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2b03      	cmp	r3, #3
 80013a0:	d9ef      	bls.n	8001382 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80013a2:	7a3b      	ldrb	r3, [r7, #8]
 80013a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SD_disk_initialize+0x104>
 80013ac:	230c      	movs	r3, #12
 80013ae:	e000      	b.n	80013b2 <SD_disk_initialize+0x106>
 80013b0:	2304      	movs	r3, #4
 80013b2:	73bb      	strb	r3, [r7, #14]
 80013b4:	e03e      	b.n	8001434 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80013b6:	2100      	movs	r1, #0
 80013b8:	2077      	movs	r0, #119	; 0x77
 80013ba:	f7ff ff22 	bl	8001202 <SD_SendCmd>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d808      	bhi.n	80013d6 <SD_disk_initialize+0x12a>
 80013c4:	2100      	movs	r1, #0
 80013c6:	2069      	movs	r0, #105	; 0x69
 80013c8:	f7ff ff1b 	bl	8001202 <SD_SendCmd>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d801      	bhi.n	80013d6 <SD_disk_initialize+0x12a>
 80013d2:	2302      	movs	r3, #2
 80013d4:	e000      	b.n	80013d8 <SD_disk_initialize+0x12c>
 80013d6:	2301      	movs	r3, #1
 80013d8:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d10e      	bne.n	80013fe <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80013e0:	2100      	movs	r1, #0
 80013e2:	2077      	movs	r0, #119	; 0x77
 80013e4:	f7ff ff0d 	bl	8001202 <SD_SendCmd>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d80e      	bhi.n	800140c <SD_disk_initialize+0x160>
 80013ee:	2100      	movs	r1, #0
 80013f0:	2069      	movs	r0, #105	; 0x69
 80013f2:	f7ff ff06 	bl	8001202 <SD_SendCmd>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d107      	bne.n	800140c <SD_disk_initialize+0x160>
 80013fc:	e00c      	b.n	8001418 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80013fe:	2100      	movs	r1, #0
 8001400:	2041      	movs	r0, #65	; 0x41
 8001402:	f7ff fefe 	bl	8001202 <SD_SendCmd>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d004      	beq.n	8001416 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800140c:	4b18      	ldr	r3, [pc, #96]	; (8001470 <SD_disk_initialize+0x1c4>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1e2      	bne.n	80013da <SD_disk_initialize+0x12e>
 8001414:	e000      	b.n	8001418 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001416:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001418:	4b15      	ldr	r3, [pc, #84]	; (8001470 <SD_disk_initialize+0x1c4>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d007      	beq.n	8001430 <SD_disk_initialize+0x184>
 8001420:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001424:	2050      	movs	r0, #80	; 0x50
 8001426:	f7ff feec 	bl	8001202 <SD_SendCmd>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SD_disk_initialize+0x188>
 8001430:	2300      	movs	r3, #0
 8001432:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001434:	4a0f      	ldr	r2, [pc, #60]	; (8001474 <SD_disk_initialize+0x1c8>)
 8001436:	7bbb      	ldrb	r3, [r7, #14]
 8001438:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800143a:	f7ff fd91 	bl	8000f60 <DESELECT>
	SPI_RxByte();
 800143e:	f7ff fdd1 	bl	8000fe4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001442:	7bbb      	ldrb	r3, [r7, #14]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001448:	4b08      	ldr	r3, [pc, #32]	; (800146c <SD_disk_initialize+0x1c0>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	f023 0301 	bic.w	r3, r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <SD_disk_initialize+0x1c0>)
 8001456:	701a      	strb	r2, [r3, #0]
 8001458:	e001      	b.n	800145e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800145a:	f7ff fe49 	bl	80010f0 <SD_PowerOff>
	}

	return Stat;
 800145e:	4b03      	ldr	r3, [pc, #12]	; (800146c <SD_disk_initialize+0x1c0>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
}
 8001464:	4618      	mov	r0, r3
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bd90      	pop	{r4, r7, pc}
 800146c:	20000000 	.word	0x20000000
 8001470:	20003626 	.word	0x20003626
 8001474:	200001e0 	.word	0x200001e0

08001478 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SD_disk_status+0x14>
 8001488:	2301      	movs	r3, #1
 800148a:	e002      	b.n	8001492 <SD_disk_status+0x1a>
	return Stat;
 800148c:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <SD_disk_status+0x28>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	b2db      	uxtb	r3, r3
}
 8001492:	4618      	mov	r0, r3
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	20000000 	.word	0x20000000

080014a4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	4603      	mov	r3, r0
 80014b2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d102      	bne.n	80014c0 <SD_disk_read+0x1c>
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <SD_disk_read+0x20>
 80014c0:	2304      	movs	r3, #4
 80014c2:	e051      	b.n	8001568 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <SD_disk_read+0xcc>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SD_disk_read+0x32>
 80014d2:	2303      	movs	r3, #3
 80014d4:	e048      	b.n	8001568 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80014d6:	4b27      	ldr	r3, [pc, #156]	; (8001574 <SD_disk_read+0xd0>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d102      	bne.n	80014e8 <SD_disk_read+0x44>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	025b      	lsls	r3, r3, #9
 80014e6:	607b      	str	r3, [r7, #4]

	SELECT();
 80014e8:	f7ff fd2c 	bl	8000f44 <SELECT>

	if (count == 1)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d111      	bne.n	8001516 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	2051      	movs	r0, #81	; 0x51
 80014f6:	f7ff fe84 	bl	8001202 <SD_SendCmd>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d129      	bne.n	8001554 <SD_disk_read+0xb0>
 8001500:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001504:	68b8      	ldr	r0, [r7, #8]
 8001506:	f7ff fe0b 	bl	8001120 <SD_RxDataBlock>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d021      	beq.n	8001554 <SD_disk_read+0xb0>
 8001510:	2300      	movs	r3, #0
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	e01e      	b.n	8001554 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	2052      	movs	r0, #82	; 0x52
 800151a:	f7ff fe72 	bl	8001202 <SD_SendCmd>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d117      	bne.n	8001554 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001528:	68b8      	ldr	r0, [r7, #8]
 800152a:	f7ff fdf9 	bl	8001120 <SD_RxDataBlock>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00a      	beq.n	800154a <SD_disk_read+0xa6>
				buff += 512;
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800153a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	3b01      	subs	r3, #1
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1ed      	bne.n	8001524 <SD_disk_read+0x80>
 8001548:	e000      	b.n	800154c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800154a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800154c:	2100      	movs	r1, #0
 800154e:	204c      	movs	r0, #76	; 0x4c
 8001550:	f7ff fe57 	bl	8001202 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001554:	f7ff fd04 	bl	8000f60 <DESELECT>
	SPI_RxByte();
 8001558:	f7ff fd44 	bl	8000fe4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	bf14      	ite	ne
 8001562:	2301      	movne	r3, #1
 8001564:	2300      	moveq	r3, #0
 8001566:	b2db      	uxtb	r3, r3
}
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000000 	.word	0x20000000
 8001574:	200001e0 	.word	0x200001e0

08001578 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d102      	bne.n	8001594 <SD_disk_write+0x1c>
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <SD_disk_write+0x20>
 8001594:	2304      	movs	r3, #4
 8001596:	e06b      	b.n	8001670 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001598:	4b37      	ldr	r3, [pc, #220]	; (8001678 <SD_disk_write+0x100>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <SD_disk_write+0x32>
 80015a6:	2303      	movs	r3, #3
 80015a8:	e062      	b.n	8001670 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80015aa:	4b33      	ldr	r3, [pc, #204]	; (8001678 <SD_disk_write+0x100>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <SD_disk_write+0x44>
 80015b8:	2302      	movs	r3, #2
 80015ba:	e059      	b.n	8001670 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80015bc:	4b2f      	ldr	r3, [pc, #188]	; (800167c <SD_disk_write+0x104>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d102      	bne.n	80015ce <SD_disk_write+0x56>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	025b      	lsls	r3, r3, #9
 80015cc:	607b      	str	r3, [r7, #4]

	SELECT();
 80015ce:	f7ff fcb9 	bl	8000f44 <SELECT>

	if (count == 1)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d110      	bne.n	80015fa <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80015d8:	6879      	ldr	r1, [r7, #4]
 80015da:	2058      	movs	r0, #88	; 0x58
 80015dc:	f7ff fe11 	bl	8001202 <SD_SendCmd>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d13a      	bne.n	800165c <SD_disk_write+0xe4>
 80015e6:	21fe      	movs	r1, #254	; 0xfe
 80015e8:	68b8      	ldr	r0, [r7, #8]
 80015ea:	f7ff fdc7 	bl	800117c <SD_TxDataBlock>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d033      	beq.n	800165c <SD_disk_write+0xe4>
			count = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	e030      	b.n	800165c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 80015fa:	4b20      	ldr	r3, [pc, #128]	; (800167c <SD_disk_write+0x104>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d007      	beq.n	8001616 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001606:	2100      	movs	r1, #0
 8001608:	2077      	movs	r0, #119	; 0x77
 800160a:	f7ff fdfa 	bl	8001202 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800160e:	6839      	ldr	r1, [r7, #0]
 8001610:	2057      	movs	r0, #87	; 0x57
 8001612:	f7ff fdf6 	bl	8001202 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	2059      	movs	r0, #89	; 0x59
 800161a:	f7ff fdf2 	bl	8001202 <SD_SendCmd>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d11b      	bne.n	800165c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001624:	21fc      	movs	r1, #252	; 0xfc
 8001626:	68b8      	ldr	r0, [r7, #8]
 8001628:	f7ff fda8 	bl	800117c <SD_TxDataBlock>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00a      	beq.n	8001648 <SD_disk_write+0xd0>
				buff += 512;
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001638:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	3b01      	subs	r3, #1
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1ee      	bne.n	8001624 <SD_disk_write+0xac>
 8001646:	e000      	b.n	800164a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001648:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800164a:	21fd      	movs	r1, #253	; 0xfd
 800164c:	2000      	movs	r0, #0
 800164e:	f7ff fd95 	bl	800117c <SD_TxDataBlock>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <SD_disk_write+0xe4>
			{
				count = 1;
 8001658:	2301      	movs	r3, #1
 800165a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800165c:	f7ff fc80 	bl	8000f60 <DESELECT>
	SPI_RxByte();
 8001660:	f7ff fcc0 	bl	8000fe4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	bf14      	ite	ne
 800166a:	2301      	movne	r3, #1
 800166c:	2300      	moveq	r3, #0
 800166e:	b2db      	uxtb	r3, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000000 	.word	0x20000000
 800167c:	200001e0 	.word	0x200001e0

08001680 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b08b      	sub	sp, #44	; 0x2c
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	603a      	str	r2, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	460b      	mov	r3, r1
 800168e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SD_disk_ioctl+0x1e>
 800169a:	2304      	movs	r3, #4
 800169c:	e115      	b.n	80018ca <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 80016a4:	79bb      	ldrb	r3, [r7, #6]
 80016a6:	2b05      	cmp	r3, #5
 80016a8:	d124      	bne.n	80016f4 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d012      	beq.n	80016d8 <SD_disk_ioctl+0x58>
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	dc1a      	bgt.n	80016ec <SD_disk_ioctl+0x6c>
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d002      	beq.n	80016c0 <SD_disk_ioctl+0x40>
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d006      	beq.n	80016cc <SD_disk_ioctl+0x4c>
 80016be:	e015      	b.n	80016ec <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 80016c0:	f7ff fd16 	bl	80010f0 <SD_PowerOff>
			res = RES_OK;
 80016c4:	2300      	movs	r3, #0
 80016c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80016ca:	e0fc      	b.n	80018c6 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 80016cc:	f7ff fcce 	bl	800106c <SD_PowerOn>
			res = RES_OK;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80016d6:	e0f6      	b.n	80018c6 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	1c5c      	adds	r4, r3, #1
 80016dc:	f7ff fd14 	bl	8001108 <SD_CheckPower>
 80016e0:	4603      	mov	r3, r0
 80016e2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80016e4:	2300      	movs	r3, #0
 80016e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80016ea:	e0ec      	b.n	80018c6 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 80016ec:	2304      	movs	r3, #4
 80016ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016f2:	e0e8      	b.n	80018c6 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 80016f4:	4b77      	ldr	r3, [pc, #476]	; (80018d4 <SD_disk_ioctl+0x254>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SD_disk_ioctl+0x86>
 8001702:	2303      	movs	r3, #3
 8001704:	e0e1      	b.n	80018ca <SD_disk_ioctl+0x24a>

		SELECT();
 8001706:	f7ff fc1d 	bl	8000f44 <SELECT>

		switch (ctrl)
 800170a:	79bb      	ldrb	r3, [r7, #6]
 800170c:	2b0d      	cmp	r3, #13
 800170e:	f200 80cb 	bhi.w	80018a8 <SD_disk_ioctl+0x228>
 8001712:	a201      	add	r2, pc, #4	; (adr r2, 8001718 <SD_disk_ioctl+0x98>)
 8001714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001718:	08001813 	.word	0x08001813
 800171c:	08001751 	.word	0x08001751
 8001720:	08001803 	.word	0x08001803
 8001724:	080018a9 	.word	0x080018a9
 8001728:	080018a9 	.word	0x080018a9
 800172c:	080018a9 	.word	0x080018a9
 8001730:	080018a9 	.word	0x080018a9
 8001734:	080018a9 	.word	0x080018a9
 8001738:	080018a9 	.word	0x080018a9
 800173c:	080018a9 	.word	0x080018a9
 8001740:	080018a9 	.word	0x080018a9
 8001744:	08001825 	.word	0x08001825
 8001748:	08001849 	.word	0x08001849
 800174c:	0800186d 	.word	0x0800186d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001750:	2100      	movs	r1, #0
 8001752:	2049      	movs	r0, #73	; 0x49
 8001754:	f7ff fd55 	bl	8001202 <SD_SendCmd>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	f040 80a8 	bne.w	80018b0 <SD_disk_ioctl+0x230>
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	2110      	movs	r1, #16
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff fcda 	bl	8001120 <SD_RxDataBlock>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 809e 	beq.w	80018b0 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8001774:	7b3b      	ldrb	r3, [r7, #12]
 8001776:	099b      	lsrs	r3, r3, #6
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b01      	cmp	r3, #1
 800177c:	d10e      	bne.n	800179c <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800177e:	7d7b      	ldrb	r3, [r7, #21]
 8001780:	b29a      	uxth	r2, r3
 8001782:	7d3b      	ldrb	r3, [r7, #20]
 8001784:	b29b      	uxth	r3, r3
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b29b      	uxth	r3, r3
 800178a:	4413      	add	r3, r2
 800178c:	b29b      	uxth	r3, r3
 800178e:	3301      	adds	r3, #1
 8001790:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001792:	8bfb      	ldrh	r3, [r7, #30]
 8001794:	029a      	lsls	r2, r3, #10
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	e02e      	b.n	80017fa <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800179c:	7c7b      	ldrb	r3, [r7, #17]
 800179e:	f003 030f 	and.w	r3, r3, #15
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	7dbb      	ldrb	r3, [r7, #22]
 80017a6:	09db      	lsrs	r3, r3, #7
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	7d7b      	ldrb	r3, [r7, #21]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	f003 0306 	and.w	r3, r3, #6
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	3302      	adds	r3, #2
 80017c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80017c4:	7d3b      	ldrb	r3, [r7, #20]
 80017c6:	099b      	lsrs	r3, r3, #6
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	7cfb      	ldrb	r3, [r7, #19]
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	7cbb      	ldrb	r3, [r7, #18]
 80017da:	029b      	lsls	r3, r3, #10
 80017dc:	b29b      	uxth	r3, r3
 80017de:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	4413      	add	r3, r2
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	3301      	adds	r3, #1
 80017ea:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80017ec:	8bfa      	ldrh	r2, [r7, #30]
 80017ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017f2:	3b09      	subs	r3, #9
 80017f4:	409a      	lsls	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001800:	e056      	b.n	80018b0 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001808:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001810:	e055      	b.n	80018be <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001812:	f7ff fc11 	bl	8001038 <SD_ReadyWait>
 8001816:	4603      	mov	r3, r0
 8001818:	2bff      	cmp	r3, #255	; 0xff
 800181a:	d14b      	bne.n	80018b4 <SD_disk_ioctl+0x234>
 800181c:	2300      	movs	r3, #0
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001822:	e047      	b.n	80018b4 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001824:	2100      	movs	r1, #0
 8001826:	2049      	movs	r0, #73	; 0x49
 8001828:	f7ff fceb 	bl	8001202 <SD_SendCmd>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d142      	bne.n	80018b8 <SD_disk_ioctl+0x238>
 8001832:	2110      	movs	r1, #16
 8001834:	6a38      	ldr	r0, [r7, #32]
 8001836:	f7ff fc73 	bl	8001120 <SD_RxDataBlock>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d03b      	beq.n	80018b8 <SD_disk_ioctl+0x238>
 8001840:	2300      	movs	r3, #0
 8001842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001846:	e037      	b.n	80018b8 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001848:	2100      	movs	r1, #0
 800184a:	204a      	movs	r0, #74	; 0x4a
 800184c:	f7ff fcd9 	bl	8001202 <SD_SendCmd>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d132      	bne.n	80018bc <SD_disk_ioctl+0x23c>
 8001856:	2110      	movs	r1, #16
 8001858:	6a38      	ldr	r0, [r7, #32]
 800185a:	f7ff fc61 	bl	8001120 <SD_RxDataBlock>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d02b      	beq.n	80018bc <SD_disk_ioctl+0x23c>
 8001864:	2300      	movs	r3, #0
 8001866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800186a:	e027      	b.n	80018bc <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800186c:	2100      	movs	r1, #0
 800186e:	207a      	movs	r0, #122	; 0x7a
 8001870:	f7ff fcc7 	bl	8001202 <SD_SendCmd>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d116      	bne.n	80018a8 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800187a:	2300      	movs	r3, #0
 800187c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001880:	e00b      	b.n	800189a <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8001882:	6a3c      	ldr	r4, [r7, #32]
 8001884:	1c63      	adds	r3, r4, #1
 8001886:	623b      	str	r3, [r7, #32]
 8001888:	f7ff fbac 	bl	8000fe4 <SPI_RxByte>
 800188c:	4603      	mov	r3, r0
 800188e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001890:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001894:	3301      	adds	r3, #1
 8001896:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800189a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800189e:	2b03      	cmp	r3, #3
 80018a0:	d9ef      	bls.n	8001882 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80018a2:	2300      	movs	r3, #0
 80018a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80018a8:	2304      	movs	r3, #4
 80018aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80018ae:	e006      	b.n	80018be <SD_disk_ioctl+0x23e>
			break;
 80018b0:	bf00      	nop
 80018b2:	e004      	b.n	80018be <SD_disk_ioctl+0x23e>
			break;
 80018b4:	bf00      	nop
 80018b6:	e002      	b.n	80018be <SD_disk_ioctl+0x23e>
			break;
 80018b8:	bf00      	nop
 80018ba:	e000      	b.n	80018be <SD_disk_ioctl+0x23e>
			break;
 80018bc:	bf00      	nop
		}

		DESELECT();
 80018be:	f7ff fb4f 	bl	8000f60 <DESELECT>
		SPI_RxByte();
 80018c2:	f7ff fb8f 	bl	8000fe4 <SPI_RxByte>
	}

	return res;
 80018c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	372c      	adds	r7, #44	; 0x2c
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000000 	.word	0x20000000

080018d8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, pdMS_TO_TICKS(100));
 80018e0:	1d39      	adds	r1, r7, #4
 80018e2:	2364      	movs	r3, #100	; 0x64
 80018e4:	2201      	movs	r2, #1
 80018e6:	4804      	ldr	r0, [pc, #16]	; (80018f8 <__io_putchar+0x20>)
 80018e8:	f008 fb60 	bl	8009fac <HAL_UART_Transmit>
	return ch;
 80018ec:	687b      	ldr	r3, [r7, #4]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000d304 	.word	0x2000d304

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001902:	f002 fb9d 	bl	8004040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001906:	f000 f877 	bl	80019f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190a:	f000 fd9f 	bl	800244c <MX_GPIO_Init>
  MX_DMA_Init();
 800190e:	f000 fd53 	bl	80023b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001912:	f000 fd21 	bl	8002358 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001916:	f000 f8f7 	bl	8001b08 <MX_ADC1_Init>
  MX_TIM1_Init();
 800191a:	f000 fa19 	bl	8001d50 <MX_TIM1_Init>
  MX_FATFS_Init();
 800191e:	f008 ffcb 	bl	800a8b8 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001922:	f000 f9d7 	bl	8001cd4 <MX_SPI1_Init>
  MX_TIM15_Init();
 8001926:	f000 fba3 	bl	8002070 <MX_TIM15_Init>
  MX_TIM16_Init();
 800192a:	f000 fc25 	bl	8002178 <MX_TIM16_Init>
  MX_TIM17_Init();
 800192e:	f000 fc9b 	bl	8002268 <MX_TIM17_Init>
  MX_I2C1_Init();
 8001932:	f000 f98f 	bl	8001c54 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001936:	f000 fa9b 	bl	8001e70 <MX_TIM3_Init>
  MX_TIM8_Init();
 800193a:	f000 fb09 	bl	8001f50 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  WS2812B_vInit(&xWS2812B, &htim3, &htim8, &hdma_tim3_ch1_trig, &hdma_tim3_ch3, &hdma_tim3_ch4_up, &hdma_tim8_ch2);
 800193e:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <main+0xac>)
 8001940:	9302      	str	r3, [sp, #8]
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <main+0xb0>)
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <main+0xb4>)
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <main+0xb8>)
 800194c:	4a1a      	ldr	r2, [pc, #104]	; (80019b8 <main+0xbc>)
 800194e:	491b      	ldr	r1, [pc, #108]	; (80019bc <main+0xc0>)
 8001950:	481b      	ldr	r0, [pc, #108]	; (80019c0 <main+0xc4>)
 8001952:	f002 f965 	bl	8003c20 <WS2812B_vInit>

	//[!] Care for HAL_ADC_START_DMA sampling too fast due to small array for DMA (ex: 4 instead of 400. Reduce sampling time of ADC if such case or filter more samples)
  HAL_ADC_Start_DMA(&hadc1, adcValue, ADC_CHANNEL_COUNT);
 8001956:	2204      	movs	r2, #4
 8001958:	491a      	ldr	r1, [pc, #104]	; (80019c4 <main+0xc8>)
 800195a:	481b      	ldr	r0, [pc, #108]	; (80019c8 <main+0xcc>)
 800195c:	f002 ff00 	bl	8004760 <HAL_ADC_Start_DMA>
  //HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001960:	f009 f8b2 	bl	800aac8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of xMainMenuTask */
  xMainMenuTaskHandle = osThreadNew(StartMainMenuTask, NULL, &xMainMenuTask_attributes);
 8001964:	4a19      	ldr	r2, [pc, #100]	; (80019cc <main+0xd0>)
 8001966:	2100      	movs	r1, #0
 8001968:	4819      	ldr	r0, [pc, #100]	; (80019d0 <main+0xd4>)
 800196a:	f009 f8f7 	bl	800ab5c <osThreadNew>
 800196e:	4603      	mov	r3, r0
 8001970:	4a18      	ldr	r2, [pc, #96]	; (80019d4 <main+0xd8>)
 8001972:	6013      	str	r3, [r2, #0]

  /* creation of xPlayTickTask */
  xPlayTickTaskHandle = osThreadNew(StartPlayTickTask, NULL, &xPlayTickTask_attributes);
 8001974:	4a18      	ldr	r2, [pc, #96]	; (80019d8 <main+0xdc>)
 8001976:	2100      	movs	r1, #0
 8001978:	4818      	ldr	r0, [pc, #96]	; (80019dc <main+0xe0>)
 800197a:	f009 f8ef 	bl	800ab5c <osThreadNew>
 800197e:	4603      	mov	r3, r0
 8001980:	4a17      	ldr	r2, [pc, #92]	; (80019e0 <main+0xe4>)
 8001982:	6013      	str	r3, [r2, #0]

  /* creation of xPlayStateTask */
  xPlayStateTaskHandle = osThreadNew(StartPlayState, NULL, &xPlayStateTask_attributes);
 8001984:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <main+0xe8>)
 8001986:	2100      	movs	r1, #0
 8001988:	4817      	ldr	r0, [pc, #92]	; (80019e8 <main+0xec>)
 800198a:	f009 f8e7 	bl	800ab5c <osThreadNew>
 800198e:	4603      	mov	r3, r0
 8001990:	4a16      	ldr	r2, [pc, #88]	; (80019ec <main+0xf0>)
 8001992:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of xEmbeddedViolinEventGroup */
  xEmbeddedViolinEventGroupHandle = osEventFlagsNew(&xEmbeddedViolinEventGroup_attributes);
 8001994:	4816      	ldr	r0, [pc, #88]	; (80019f0 <main+0xf4>)
 8001996:	f009 f9bb 	bl	800ad10 <osEventFlagsNew>
 800199a:	4603      	mov	r3, r0
 800199c:	4a15      	ldr	r2, [pc, #84]	; (80019f4 <main+0xf8>)
 800199e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80019a0:	f009 f8b6 	bl	800ab10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <main+0xa8>
 80019a6:	bf00      	nop
 80019a8:	2000362c 	.word	0x2000362c
 80019ac:	2000d250 	.word	0x2000d250
 80019b0:	20004f6c 	.word	0x20004f6c
 80019b4:	20005114 	.word	0x20005114
 80019b8:	20003678 	.word	0x20003678
 80019bc:	20004fb4 	.word	0x20004fb4
 80019c0:	200047a0 	.word	0x200047a0
 80019c4:	2000d38c 	.word	0x2000d38c
 80019c8:	20005000 	.word	0x20005000
 80019cc:	0800fe30 	.word	0x0800fe30
 80019d0:	08002561 	.word	0x08002561
 80019d4:	20005064 	.word	0x20005064
 80019d8:	0800fe54 	.word	0x0800fe54
 80019dc:	08002585 	.word	0x08002585
 80019e0:	20003674 	.word	0x20003674
 80019e4:	0800fe78 	.word	0x0800fe78
 80019e8:	080025e9 	.word	0x080025e9
 80019ec:	2000d298 	.word	0x2000d298
 80019f0:	0800fe9c 	.word	0x0800fe9c
 80019f4:	200036c4 	.word	0x200036c4

080019f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b0b8      	sub	sp, #224	; 0xe0
 80019fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019fe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a02:	2244      	movs	r2, #68	; 0x44
 8001a04:	2100      	movs	r1, #0
 8001a06:	4618      	mov	r0, r3
 8001a08:	f00c f8d0 	bl	800dbac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a0c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	2288      	movs	r2, #136	; 0x88
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f00c f8c2 	bl	800dbac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a36:	2302      	movs	r3, #2
 8001a38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001a48:	230a      	movs	r3, #10
 8001a4a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a4e:	2307      	movs	r3, #7
 8001a50:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a54:	2302      	movs	r3, #2
 8001a56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a60:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a64:	4618      	mov	r0, r3
 8001a66:	f004 fbb9 	bl	80061dc <HAL_RCC_OscConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001a70:	f000 fdee 	bl	8002650 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a74:	230f      	movs	r3, #15
 8001a76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a92:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001a96:	2104      	movs	r1, #4
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f004 ff85 	bl	80069a8 <HAL_RCC_ClockConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001aa4:	f000 fdd4 	bl	8002650 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001aa8:	f244 0342 	movw	r3, #16450	; 0x4042
 8001aac:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001ab6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001aba:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001abc:	2303      	movs	r3, #3
 8001abe:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001ac8:	2307      	movs	r3, #7
 8001aca:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001acc:	2302      	movs	r3, #2
 8001ace:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001ad4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ad8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ada:	463b      	mov	r3, r7
 8001adc:	4618      	mov	r0, r3
 8001ade:	f005 f999 	bl	8006e14 <HAL_RCCEx_PeriphCLKConfig>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001ae8:	f000 fdb2 	bl	8002650 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001aec:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001af0:	f004 fb1e 	bl	8006130 <HAL_PWREx_ControlVoltageScaling>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <SystemClock_Config+0x106>
  {
    Error_Handler();
 8001afa:	f000 fda9 	bl	8002650 <Error_Handler>
  }
}
 8001afe:	bf00      	nop
 8001b00:	37e0      	adds	r7, #224	; 0xe0
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
 8001b28:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b2a:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b2c:	4a44      	ldr	r2, [pc, #272]	; (8001c40 <MX_ADC1_Init+0x138>)
 8001b2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b30:	4b42      	ldr	r3, [pc, #264]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b36:	4b41      	ldr	r3, [pc, #260]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b3c:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b42:	4b3e      	ldr	r3, [pc, #248]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b48:	4b3c      	ldr	r3, [pc, #240]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b4e:	4b3b      	ldr	r3, [pc, #236]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b54:	4b39      	ldr	r3, [pc, #228]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001b5a:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b60:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b68:	4b34      	ldr	r3, [pc, #208]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b6e:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b74:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b7c:	4b2f      	ldr	r3, [pc, #188]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001b82:	4b2e      	ldr	r3, [pc, #184]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b8a:	482c      	ldr	r0, [pc, #176]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001b8c:	f002 fc92 	bl	80044b4 <HAL_ADC_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001b96:	f000 fd5b 	bl	8002650 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b9e:	f107 031c 	add.w	r3, r7, #28
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4825      	ldr	r0, [pc, #148]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001ba6:	f003 fbb9 	bl	800531c <HAL_ADCEx_MultiModeConfigChannel>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001bb0:	f000 fd4e 	bl	8002650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bb4:	4b23      	ldr	r3, [pc, #140]	; (8001c44 <MX_ADC1_Init+0x13c>)
 8001bb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bb8:	2306      	movs	r3, #6
 8001bba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001bbc:	2307      	movs	r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bc0:	237f      	movs	r3, #127	; 0x7f
 8001bc2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	4619      	mov	r1, r3
 8001bd0:	481a      	ldr	r0, [pc, #104]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001bd2:	f002 fe97 	bl	8004904 <HAL_ADC_ConfigChannel>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001bdc:	f000 fd38 	bl	8002650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001be0:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <MX_ADC1_Init+0x140>)
 8001be2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001be4:	230c      	movs	r3, #12
 8001be6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4813      	ldr	r0, [pc, #76]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001bee:	f002 fe89 	bl	8004904 <HAL_ADC_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8001bf8:	f000 fd2a 	bl	8002650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <MX_ADC1_Init+0x144>)
 8001bfe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001c00:	2312      	movs	r3, #18
 8001c02:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	4619      	mov	r1, r3
 8001c08:	480c      	ldr	r0, [pc, #48]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001c0a:	f002 fe7b 	bl	8004904 <HAL_ADC_ConfigChannel>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8001c14:	f000 fd1c 	bl	8002650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c18:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <MX_ADC1_Init+0x148>)
 8001c1a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001c1c:	2318      	movs	r3, #24
 8001c1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_ADC1_Init+0x134>)
 8001c26:	f002 fe6d 	bl	8004904 <HAL_ADC_ConfigChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8001c30:	f000 fd0e 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	3728      	adds	r7, #40	; 0x28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20005000 	.word	0x20005000
 8001c40:	50040000 	.word	0x50040000
 8001c44:	04300002 	.word	0x04300002
 8001c48:	08600004 	.word	0x08600004
 8001c4c:	0c900008 	.word	0x0c900008
 8001c50:	10c00010 	.word	0x10c00010

08001c54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c58:	4b1b      	ldr	r3, [pc, #108]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c5a:	4a1c      	ldr	r2, [pc, #112]	; (8001ccc <MX_I2C1_Init+0x78>)
 8001c5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c60:	4a1b      	ldr	r2, [pc, #108]	; (8001cd0 <MX_I2C1_Init+0x7c>)
 8001c62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c64:	4b18      	ldr	r3, [pc, #96]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c70:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c76:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c8e:	480e      	ldr	r0, [pc, #56]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001c90:	f004 f91a 	bl	8005ec8 <HAL_I2C_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c9a:	f000 fcd9 	bl	8002650 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	4809      	ldr	r0, [pc, #36]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001ca2:	f004 f9a0 	bl	8005fe6 <HAL_I2CEx_ConfigAnalogFilter>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001cac:	f000 fcd0 	bl	8002650 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_I2C1_Init+0x74>)
 8001cb4:	f004 f9e2 	bl	800607c <HAL_I2CEx_ConfigDigitalFilter>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001cbe:	f000 fcc7 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20004704 	.word	0x20004704
 8001ccc:	40005400 	.word	0x40005400
 8001cd0:	10909cec 	.word	0x10909cec

08001cd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001cda:	4a1c      	ldr	r2, [pc, #112]	; (8001d4c <MX_SPI1_Init+0x78>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001ce0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ce4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ce6:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cec:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001cee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001cf2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cf4:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d00:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d06:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d20:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d22:	2207      	movs	r2, #7
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d2e:	2208      	movs	r2, #8
 8001d30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d32:	4805      	ldr	r0, [pc, #20]	; (8001d48 <MX_SPI1_Init+0x74>)
 8001d34:	f005 fd2a 	bl	800778c <HAL_SPI_Init>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001d3e:	f000 fc87 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000d2a0 	.word	0x2000d2a0
 8001d4c:	40013000 	.word	0x40013000

08001d50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b096      	sub	sp, #88	; 0x58
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d56:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	611a      	str	r2, [r3, #16]
 8001d72:	615a      	str	r2, [r3, #20]
 8001d74:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	222c      	movs	r2, #44	; 0x2c
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00b ff15 	bl	800dbac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d82:	4b39      	ldr	r3, [pc, #228]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001d84:	4a39      	ldr	r2, [pc, #228]	; (8001e6c <MX_TIM1_Init+0x11c>)
 8001d86:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8 - 1;
 8001d88:	4b37      	ldr	r3, [pc, #220]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001d8a:	2207      	movs	r2, #7
 8001d8c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8e:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d94:	4b34      	ldr	r3, [pc, #208]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001d96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d9a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9c:	4b32      	ldr	r3, [pc, #200]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001da2:	4b31      	ldr	r3, [pc, #196]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001da8:	4b2f      	ldr	r3, [pc, #188]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001daa:	2280      	movs	r2, #128	; 0x80
 8001dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dae:	482e      	ldr	r0, [pc, #184]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001db0:	f006 fb38 	bl	8008424 <HAL_TIM_PWM_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001dba:	f000 fc49 	bl	8002650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4825      	ldr	r0, [pc, #148]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001dd2:	f007 ff79 	bl	8009cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ddc:	f000 fc38 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001de0:	2360      	movs	r3, #96	; 0x60
 8001de2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001de8:	2300      	movs	r3, #0
 8001dea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001df4:	2300      	movs	r3, #0
 8001df6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e00:	2200      	movs	r2, #0
 8001e02:	4619      	mov	r1, r3
 8001e04:	4818      	ldr	r0, [pc, #96]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001e06:	f007 f9b5 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e10:	f000 fc1e 	bl	8002650 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	4619      	mov	r1, r3
 8001e48:	4807      	ldr	r0, [pc, #28]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001e4a:	f007 ffc5 	bl	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001e54:	f000 fbfc 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e58:	4803      	ldr	r0, [pc, #12]	; (8001e68 <MX_TIM1_Init+0x118>)
 8001e5a:	f001 fbdb 	bl	8003614 <HAL_TIM_MspPostInit>

}
 8001e5e:	bf00      	nop
 8001e60:	3758      	adds	r7, #88	; 0x58
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	2000d200 	.word	0x2000d200
 8001e6c:	40012c00 	.word	0x40012c00

08001e70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e76:	f107 031c 	add.w	r3, r7, #28
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e82:	463b      	mov	r3, r7
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
 8001e90:	615a      	str	r2, [r3, #20]
 8001e92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e94:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001e96:	4a2d      	ldr	r2, [pc, #180]	; (8001f4c <MX_TIM3_Init+0xdc>)
 8001e98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea0:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ea6:	4b28      	ldr	r3, [pc, #160]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001ea8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb4:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001eba:	4823      	ldr	r0, [pc, #140]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001ebc:	f006 fab2 	bl	8008424 <HAL_TIM_PWM_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001ec6:	f000 fbc3 	bl	8002650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ed2:	f107 031c 	add.w	r3, r7, #28
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	481b      	ldr	r0, [pc, #108]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001eda:	f007 fef5 	bl	8009cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001ee4:	f000 fbb4 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ee8:	2360      	movs	r3, #96	; 0x60
 8001eea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	2200      	movs	r2, #0
 8001efc:	4619      	mov	r1, r3
 8001efe:	4812      	ldr	r0, [pc, #72]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001f00:	f007 f938 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001f0a:	f000 fba1 	bl	8002650 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f0e:	463b      	mov	r3, r7
 8001f10:	2208      	movs	r2, #8
 8001f12:	4619      	mov	r1, r3
 8001f14:	480c      	ldr	r0, [pc, #48]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001f16:	f007 f92d 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001f20:	f000 fb96 	bl	8002650 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f24:	463b      	mov	r3, r7
 8001f26:	220c      	movs	r2, #12
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4807      	ldr	r0, [pc, #28]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001f2c:	f007 f922 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001f36:	f000 fb8b 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f3a:	4803      	ldr	r0, [pc, #12]	; (8001f48 <MX_TIM3_Init+0xd8>)
 8001f3c:	f001 fb6a 	bl	8003614 <HAL_TIM_MspPostInit>

}
 8001f40:	bf00      	nop
 8001f42:	3728      	adds	r7, #40	; 0x28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20004fb4 	.word	0x20004fb4
 8001f4c:	40000400 	.word	0x40000400

08001f50 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b096      	sub	sp, #88	; 0x58
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f56:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]
 8001f70:	611a      	str	r2, [r3, #16]
 8001f72:	615a      	str	r2, [r3, #20]
 8001f74:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	222c      	movs	r2, #44	; 0x2c
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f00b fe15 	bl	800dbac <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f82:	4b39      	ldr	r3, [pc, #228]	; (8002068 <MX_TIM8_Init+0x118>)
 8001f84:	4a39      	ldr	r2, [pc, #228]	; (800206c <MX_TIM8_Init+0x11c>)
 8001f86:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001f88:	4b37      	ldr	r3, [pc, #220]	; (8002068 <MX_TIM8_Init+0x118>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f8e:	4b36      	ldr	r3, [pc, #216]	; (8002068 <MX_TIM8_Init+0x118>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001f94:	4b34      	ldr	r3, [pc, #208]	; (8002068 <MX_TIM8_Init+0x118>)
 8001f96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f9a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9c:	4b32      	ldr	r3, [pc, #200]	; (8002068 <MX_TIM8_Init+0x118>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001fa2:	4b31      	ldr	r3, [pc, #196]	; (8002068 <MX_TIM8_Init+0x118>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa8:	4b2f      	ldr	r3, [pc, #188]	; (8002068 <MX_TIM8_Init+0x118>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001fae:	482e      	ldr	r0, [pc, #184]	; (8002068 <MX_TIM8_Init+0x118>)
 8001fb0:	f006 fa38 	bl	8008424 <HAL_TIM_PWM_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8001fba:	f000 fb49 	bl	8002650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001fca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4825      	ldr	r0, [pc, #148]	; (8002068 <MX_TIM8_Init+0x118>)
 8001fd2:	f007 fe79 	bl	8009cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001fdc:	f000 fb38 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe0:	2360      	movs	r3, #96	; 0x60
 8001fe2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fec:	2300      	movs	r3, #0
 8001fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ffc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002000:	2204      	movs	r2, #4
 8002002:	4619      	mov	r1, r3
 8002004:	4818      	ldr	r0, [pc, #96]	; (8002068 <MX_TIM8_Init+0x118>)
 8002006:	f007 f8b5 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002010:	f000 fb1e 	bl	8002650 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002014:	2300      	movs	r3, #0
 8002016:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800202c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002032:	2300      	movs	r3, #0
 8002034:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002036:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4619      	mov	r1, r3
 8002048:	4807      	ldr	r0, [pc, #28]	; (8002068 <MX_TIM8_Init+0x118>)
 800204a:	f007 fec5 	bl	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8002054:	f000 fafc 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002058:	4803      	ldr	r0, [pc, #12]	; (8002068 <MX_TIM8_Init+0x118>)
 800205a:	f001 fadb 	bl	8003614 <HAL_TIM_MspPostInit>

}
 800205e:	bf00      	nop
 8002060:	3758      	adds	r7, #88	; 0x58
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20003678 	.word	0x20003678
 800206c:	40013400 	.word	0x40013400

08002070 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b096      	sub	sp, #88	; 0x58
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002076:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002082:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	605a      	str	r2, [r3, #4]
 800208c:	609a      	str	r2, [r3, #8]
 800208e:	60da      	str	r2, [r3, #12]
 8002090:	611a      	str	r2, [r3, #16]
 8002092:	615a      	str	r2, [r3, #20]
 8002094:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	222c      	movs	r2, #44	; 0x2c
 800209a:	2100      	movs	r1, #0
 800209c:	4618      	mov	r0, r3
 800209e:	f00b fd85 	bl	800dbac <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80020a2:	4b33      	ldr	r3, [pc, #204]	; (8002170 <MX_TIM15_Init+0x100>)
 80020a4:	4a33      	ldr	r2, [pc, #204]	; (8002174 <MX_TIM15_Init+0x104>)
 80020a6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8 - 1;
 80020a8:	4b31      	ldr	r3, [pc, #196]	; (8002170 <MX_TIM15_Init+0x100>)
 80020aa:	2207      	movs	r2, #7
 80020ac:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ae:	4b30      	ldr	r3, [pc, #192]	; (8002170 <MX_TIM15_Init+0x100>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80020b4:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <MX_TIM15_Init+0x100>)
 80020b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020ba:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020bc:	4b2c      	ldr	r3, [pc, #176]	; (8002170 <MX_TIM15_Init+0x100>)
 80020be:	2200      	movs	r2, #0
 80020c0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <MX_TIM15_Init+0x100>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c8:	4b29      	ldr	r3, [pc, #164]	; (8002170 <MX_TIM15_Init+0x100>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80020ce:	4828      	ldr	r0, [pc, #160]	; (8002170 <MX_TIM15_Init+0x100>)
 80020d0:	f006 f9a8 	bl	8008424 <HAL_TIM_PWM_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80020da:	f000 fab9 	bl	8002650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020de:	2300      	movs	r3, #0
 80020e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e2:	2300      	movs	r3, #0
 80020e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80020e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020ea:	4619      	mov	r1, r3
 80020ec:	4820      	ldr	r0, [pc, #128]	; (8002170 <MX_TIM15_Init+0x100>)
 80020ee:	f007 fdeb 	bl	8009cc8 <HAL_TIMEx_MasterConfigSynchronization>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80020f8:	f000 faaa 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020fc:	2360      	movs	r3, #96	; 0x60
 80020fe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002104:	2300      	movs	r3, #0
 8002106:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002108:	2300      	movs	r3, #0
 800210a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002110:	2300      	movs	r3, #0
 8002112:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002114:	2300      	movs	r3, #0
 8002116:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002118:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800211c:	2200      	movs	r2, #0
 800211e:	4619      	mov	r1, r3
 8002120:	4813      	ldr	r0, [pc, #76]	; (8002170 <MX_TIM15_Init+0x100>)
 8002122:	f007 f827 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 800212c:	f000 fa90 	bl	8002650 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002144:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002148:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	4619      	mov	r1, r3
 8002152:	4807      	ldr	r0, [pc, #28]	; (8002170 <MX_TIM15_Init+0x100>)
 8002154:	f007 fe40 	bl	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 800215e:	f000 fa77 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002162:	4803      	ldr	r0, [pc, #12]	; (8002170 <MX_TIM15_Init+0x100>)
 8002164:	f001 fa56 	bl	8003614 <HAL_TIM_MspPostInit>

}
 8002168:	bf00      	nop
 800216a:	3758      	adds	r7, #88	; 0x58
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20004750 	.word	0x20004750
 8002174:	40014000 	.word	0x40014000

08002178 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b092      	sub	sp, #72	; 0x48
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800217e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	605a      	str	r2, [r3, #4]
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	60da      	str	r2, [r3, #12]
 800218c:	611a      	str	r2, [r3, #16]
 800218e:	615a      	str	r2, [r3, #20]
 8002190:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002192:	463b      	mov	r3, r7
 8002194:	222c      	movs	r2, #44	; 0x2c
 8002196:	2100      	movs	r1, #0
 8002198:	4618      	mov	r0, r3
 800219a:	f00b fd07 	bl	800dbac <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800219e:	4b30      	ldr	r3, [pc, #192]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021a0:	4a30      	ldr	r2, [pc, #192]	; (8002264 <MX_TIM16_Init+0xec>)
 80021a2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8 - 1;
 80021a4:	4b2e      	ldr	r3, [pc, #184]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021a6:	2207      	movs	r2, #7
 80021a8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021aa:	4b2d      	ldr	r3, [pc, #180]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80021b0:	4b2b      	ldr	r3, [pc, #172]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021b6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b8:	4b29      	ldr	r3, [pc, #164]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80021be:	4b28      	ldr	r3, [pc, #160]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c4:	4b26      	ldr	r3, [pc, #152]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80021ca:	4825      	ldr	r0, [pc, #148]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021cc:	f006 f862 	bl	8008294 <HAL_TIM_Base_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80021d6:	f000 fa3b 	bl	8002650 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80021da:	4821      	ldr	r0, [pc, #132]	; (8002260 <MX_TIM16_Init+0xe8>)
 80021dc:	f006 f922 	bl	8008424 <HAL_TIM_PWM_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80021e6:	f000 fa33 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021ea:	2360      	movs	r3, #96	; 0x60
 80021ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021f2:	2300      	movs	r3, #0
 80021f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021f6:	2300      	movs	r3, #0
 80021f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021fe:	2300      	movs	r3, #0
 8002200:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002202:	2300      	movs	r3, #0
 8002204:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002206:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800220a:	2200      	movs	r2, #0
 800220c:	4619      	mov	r1, r3
 800220e:	4814      	ldr	r0, [pc, #80]	; (8002260 <MX_TIM16_Init+0xe8>)
 8002210:	f006 ffb0 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 800221a:	f000 fa19 	bl	8002650 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002226:	2300      	movs	r3, #0
 8002228:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002232:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002236:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800223c:	463b      	mov	r3, r7
 800223e:	4619      	mov	r1, r3
 8002240:	4807      	ldr	r0, [pc, #28]	; (8002260 <MX_TIM16_Init+0xe8>)
 8002242:	f007 fdc9 	bl	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 800224c:	f000 fa00 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002250:	4803      	ldr	r0, [pc, #12]	; (8002260 <MX_TIM16_Init+0xe8>)
 8002252:	f001 f9df 	bl	8003614 <HAL_TIM_MspPostInit>

}
 8002256:	bf00      	nop
 8002258:	3748      	adds	r7, #72	; 0x48
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000e3cc 	.word	0x2000e3cc
 8002264:	40014400 	.word	0x40014400

08002268 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b092      	sub	sp, #72	; 0x48
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800226e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
 8002278:	609a      	str	r2, [r3, #8]
 800227a:	60da      	str	r2, [r3, #12]
 800227c:	611a      	str	r2, [r3, #16]
 800227e:	615a      	str	r2, [r3, #20]
 8002280:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002282:	463b      	mov	r3, r7
 8002284:	222c      	movs	r2, #44	; 0x2c
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f00b fc8f 	bl	800dbac <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800228e:	4b30      	ldr	r3, [pc, #192]	; (8002350 <MX_TIM17_Init+0xe8>)
 8002290:	4a30      	ldr	r2, [pc, #192]	; (8002354 <MX_TIM17_Init+0xec>)
 8002292:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8 - 1;
 8002294:	4b2e      	ldr	r3, [pc, #184]	; (8002350 <MX_TIM17_Init+0xe8>)
 8002296:	2207      	movs	r2, #7
 8002298:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	4b2d      	ldr	r3, [pc, #180]	; (8002350 <MX_TIM17_Init+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80022a0:	4b2b      	ldr	r3, [pc, #172]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a8:	4b29      	ldr	r3, [pc, #164]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80022ae:	4b28      	ldr	r3, [pc, #160]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b4:	4b26      	ldr	r3, [pc, #152]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80022ba:	4825      	ldr	r0, [pc, #148]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022bc:	f005 ffea 	bl	8008294 <HAL_TIM_Base_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 80022c6:	f000 f9c3 	bl	8002650 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80022ca:	4821      	ldr	r0, [pc, #132]	; (8002350 <MX_TIM17_Init+0xe8>)
 80022cc:	f006 f8aa 	bl	8008424 <HAL_TIM_PWM_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 80022d6:	f000 f9bb 	bl	8002650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022da:	2360      	movs	r3, #96	; 0x60
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022e2:	2300      	movs	r3, #0
 80022e4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022e6:	2300      	movs	r3, #0
 80022e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022ea:	2300      	movs	r3, #0
 80022ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022ee:	2300      	movs	r3, #0
 80022f0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022fa:	2200      	movs	r2, #0
 80022fc:	4619      	mov	r1, r3
 80022fe:	4814      	ldr	r0, [pc, #80]	; (8002350 <MX_TIM17_Init+0xe8>)
 8002300:	f006 ff38 	bl	8009174 <HAL_TIM_PWM_ConfigChannel>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 800230a:	f000 f9a1 	bl	8002650 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800230e:	2300      	movs	r3, #0
 8002310:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002312:	2300      	movs	r3, #0
 8002314:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002322:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002326:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002328:	2300      	movs	r3, #0
 800232a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800232c:	463b      	mov	r3, r7
 800232e:	4619      	mov	r1, r3
 8002330:	4807      	ldr	r0, [pc, #28]	; (8002350 <MX_TIM17_Init+0xe8>)
 8002332:	f007 fd51 	bl	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM17_Init+0xd8>
  {
    Error_Handler();
 800233c:	f000 f988 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8002340:	4803      	ldr	r0, [pc, #12]	; (8002350 <MX_TIM17_Init+0xe8>)
 8002342:	f001 f967 	bl	8003614 <HAL_TIM_MspPostInit>

}
 8002346:	bf00      	nop
 8002348:	3748      	adds	r7, #72	; 0x48
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20004f20 	.word	0x20004f20
 8002354:	40014800 	.word	0x40014800

08002358 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800235c:	4b14      	ldr	r3, [pc, #80]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 800235e:	4a15      	ldr	r2, [pc, #84]	; (80023b4 <MX_USART2_UART_Init+0x5c>)
 8002360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002362:	4b13      	ldr	r3, [pc, #76]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800236a:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002370:	4b0f      	ldr	r3, [pc, #60]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002372:	2200      	movs	r2, #0
 8002374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002378:	2200      	movs	r2, #0
 800237a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 800237e:	220c      	movs	r2, #12
 8002380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002382:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002388:	4b09      	ldr	r3, [pc, #36]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 800238a:	2200      	movs	r2, #0
 800238c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800238e:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002390:	2200      	movs	r2, #0
 8002392:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 8002396:	2200      	movs	r2, #0
 8002398:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800239a:	4805      	ldr	r0, [pc, #20]	; (80023b0 <MX_USART2_UART_Init+0x58>)
 800239c:	f007 fdb8 	bl	8009f10 <HAL_UART_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023a6:	f000 f953 	bl	8002650 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	2000d304 	.word	0x2000d304
 80023b4:	40004400 	.word	0x40004400

080023b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023be:	4b22      	ldr	r3, [pc, #136]	; (8002448 <MX_DMA_Init+0x90>)
 80023c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023c2:	4a21      	ldr	r2, [pc, #132]	; (8002448 <MX_DMA_Init+0x90>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	6493      	str	r3, [r2, #72]	; 0x48
 80023ca:	4b1f      	ldr	r3, [pc, #124]	; (8002448 <MX_DMA_Init+0x90>)
 80023cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023d6:	4b1c      	ldr	r3, [pc, #112]	; (8002448 <MX_DMA_Init+0x90>)
 80023d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023da:	4a1b      	ldr	r2, [pc, #108]	; (8002448 <MX_DMA_Init+0x90>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	6493      	str	r3, [r2, #72]	; 0x48
 80023e2:	4b19      	ldr	r3, [pc, #100]	; (8002448 <MX_DMA_Init+0x90>)
 80023e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2105      	movs	r1, #5
 80023f2:	200b      	movs	r0, #11
 80023f4:	f003 f91e 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023f8:	200b      	movs	r0, #11
 80023fa:	f003 f937 	bl	800566c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2105      	movs	r1, #5
 8002402:	200c      	movs	r0, #12
 8002404:	f003 f916 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002408:	200c      	movs	r0, #12
 800240a:	f003 f92f 	bl	800566c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2105      	movs	r1, #5
 8002412:	200d      	movs	r0, #13
 8002414:	f003 f90e 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002418:	200d      	movs	r0, #13
 800241a:	f003 f927 	bl	800566c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2105      	movs	r1, #5
 8002422:	2010      	movs	r0, #16
 8002424:	f003 f906 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002428:	2010      	movs	r0, #16
 800242a:	f003 f91f 	bl	800566c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2105      	movs	r1, #5
 8002432:	2045      	movs	r0, #69	; 0x45
 8002434:	f003 f8fe 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 8002438:	2045      	movs	r0, #69	; 0x45
 800243a:	f003 f917 	bl	800566c <HAL_NVIC_EnableIRQ>

}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000

0800244c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002462:	4b32      	ldr	r3, [pc, #200]	; (800252c <MX_GPIO_Init+0xe0>)
 8002464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002466:	4a31      	ldr	r2, [pc, #196]	; (800252c <MX_GPIO_Init+0xe0>)
 8002468:	f043 0304 	orr.w	r3, r3, #4
 800246c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800246e:	4b2f      	ldr	r3, [pc, #188]	; (800252c <MX_GPIO_Init+0xe0>)
 8002470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002472:	f003 0304 	and.w	r3, r3, #4
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800247a:	4b2c      	ldr	r3, [pc, #176]	; (800252c <MX_GPIO_Init+0xe0>)
 800247c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247e:	4a2b      	ldr	r2, [pc, #172]	; (800252c <MX_GPIO_Init+0xe0>)
 8002480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002484:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002486:	4b29      	ldr	r3, [pc, #164]	; (800252c <MX_GPIO_Init+0xe0>)
 8002488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800248a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	4b26      	ldr	r3, [pc, #152]	; (800252c <MX_GPIO_Init+0xe0>)
 8002494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002496:	4a25      	ldr	r2, [pc, #148]	; (800252c <MX_GPIO_Init+0xe0>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800249e:	4b23      	ldr	r3, [pc, #140]	; (800252c <MX_GPIO_Init+0xe0>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024aa:	4b20      	ldr	r3, [pc, #128]	; (800252c <MX_GPIO_Init+0xe0>)
 80024ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ae:	4a1f      	ldr	r2, [pc, #124]	; (800252c <MX_GPIO_Init+0xe0>)
 80024b0:	f043 0302 	orr.w	r3, r3, #2
 80024b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024b6:	4b1d      	ldr	r3, [pc, #116]	; (800252c <MX_GPIO_Init+0xe0>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80024c2:	2201      	movs	r2, #1
 80024c4:	2140      	movs	r1, #64	; 0x40
 80024c6:	481a      	ldr	r0, [pc, #104]	; (8002530 <MX_GPIO_Init+0xe4>)
 80024c8:	f003 fcce 	bl	8005e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024cc:	2303      	movs	r3, #3
 80024ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024d0:	4b18      	ldr	r3, [pc, #96]	; (8002534 <MX_GPIO_Init+0xe8>)
 80024d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024d4:	2301      	movs	r3, #1
 80024d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	4619      	mov	r1, r3
 80024de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e2:	f003 fb17 	bl	8005b14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80024e6:	2340      	movs	r3, #64	; 0x40
 80024e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ea:	2301      	movs	r3, #1
 80024ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80024f2:	2301      	movs	r3, #1
 80024f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	480c      	ldr	r0, [pc, #48]	; (8002530 <MX_GPIO_Init+0xe4>)
 80024fe:	f003 fb09 	bl	8005b14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2105      	movs	r1, #5
 8002506:	2006      	movs	r0, #6
 8002508:	f003 f894 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800250c:	2006      	movs	r0, #6
 800250e:	f003 f8ad 	bl	800566c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002512:	2200      	movs	r2, #0
 8002514:	2105      	movs	r1, #5
 8002516:	2007      	movs	r0, #7
 8002518:	f003 f88c 	bl	8005634 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800251c:	2007      	movs	r0, #7
 800251e:	f003 f8a5 	bl	800566c <HAL_NVIC_EnableIRQ>

}
 8002522:	bf00      	nop
 8002524:	3728      	adds	r7, #40	; 0x28
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	48000400 	.word	0x48000400
 8002534:	10210000 	.word	0x10210000

08002538 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	80fb      	strh	r3, [r7, #6]
  HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8002542:	2006      	movs	r0, #6
 8002544:	f003 f8a0 	bl	8005688 <HAL_NVIC_DisableIRQ>

	if (GPIO_Pin == GPIO_PIN_0)
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d102      	bne.n	8002554 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		printf(".\r\n");
 800254e:	4803      	ldr	r0, [pc, #12]	; (800255c <HAL_GPIO_EXTI_Callback+0x24>)
 8002550:	f00b fbba 	bl	800dcc8 <puts>
	}
}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	0800fc84 	.word	0x0800fc84

08002560 <StartMainMenuTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainMenuTask */
void StartMainMenuTask(void *argument)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN StartMainMenuTask */
  /* Infinite loop */
  for(;;)
  {
  	printf("Main Menu\r\n");
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <StartMainMenuTask+0x20>)
 800256a:	f00b fbad 	bl	800dcc8 <puts>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800256e:	2006      	movs	r0, #6
 8002570:	f003 f87c 	bl	800566c <HAL_NVIC_EnableIRQ>
    	printf("PIN1 pressed\r\n");
  	}
		*/


  	osDelay(1000);
 8002574:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002578:	f008 fb82 	bl	800ac80 <osDelay>
  	printf("Main Menu\r\n");
 800257c:	e7f4      	b.n	8002568 <StartMainMenuTask+0x8>
 800257e:	bf00      	nop
 8002580:	0800fc88 	.word	0x0800fc88

08002584 <StartPlayTickTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPlayTickTask */
void StartPlayTickTask(void *argument)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	static const TickType_t xFrequency = pdMS_TO_TICKS(50);
  /* Infinite loop */
	for(;;)
  {
		// wait for a semaphore
		xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 800258c:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <StartPlayTickTask+0x4c>)
 800258e:	6818      	ldr	r0, [r3, #0]
 8002590:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <StartPlayTickTask+0x50>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800259a:	2200      	movs	r2, #0
 800259c:	f008 fbf7 	bl	800ad8e <osEventFlagsWait>
 80025a0:	60f8      	str	r0, [r7, #12]

		if ((xEventGroupValue & EB_ERROR) == 0 && (xEventGroupValue & EB_PLAY_TICK) != 0)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	dbf1      	blt.n	800258c <StartPlayTickTask+0x8>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0ec      	beq.n	800258c <StartPlayTickTask+0x8>
		{
			while (running)
 80025b2:	e008      	b.n	80025c6 <StartPlayTickTask+0x42>
			{
				printf("Capture Tick\r\n");
 80025b4:	4808      	ldr	r0, [pc, #32]	; (80025d8 <StartPlayTickTask+0x54>)
 80025b6:	f00b fb87 	bl	800dcc8 <puts>
		    vTaskDelayUntil(&xSynchWakeTime, xFrequency);
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <StartPlayTickTask+0x58>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4619      	mov	r1, r3
 80025c0:	4807      	ldr	r0, [pc, #28]	; (80025e0 <StartPlayTickTask+0x5c>)
 80025c2:	f009 fd03 	bl	800bfcc <vTaskDelayUntil>
			while (running)
 80025c6:	4b07      	ldr	r3, [pc, #28]	; (80025e4 <StartPlayTickTask+0x60>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1f2      	bne.n	80025b4 <StartPlayTickTask+0x30>
		xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 80025ce:	e7dd      	b.n	800258c <StartPlayTickTask+0x8>
 80025d0:	200036c4 	.word	0x200036c4
 80025d4:	0800feac 	.word	0x0800feac
 80025d8:	0800fc94 	.word	0x0800fc94
 80025dc:	0800feb0 	.word	0x0800feb0
 80025e0:	2000479c 	.word	0x2000479c
 80025e4:	200001e4 	.word	0x200001e4

080025e8 <StartPlayState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPlayState */
void StartPlayState(void *argument)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
	uint32_t xEventGroupValue;
	static const int32_t xBitsToWaitFor = (EB_PLAY_STATE);
  /* Infinite loop */
  for(;;)
  {
  	xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 80025f0:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <StartPlayState+0x38>)
 80025f2:	6818      	ldr	r0, [r3, #0]
 80025f4:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <StartPlayState+0x3c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4619      	mov	r1, r3
 80025fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025fe:	2200      	movs	r2, #0
 8002600:	f008 fbc5 	bl	800ad8e <osEventFlagsWait>
 8002604:	60f8      	str	r0, [r7, #12]
		if ((xEventGroupValue & EB_ERROR) == 0 && (xEventGroupValue & EB_PLAY_STATE) != 0)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	dbf1      	blt.n	80025f0 <StartPlayState+0x8>
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0ec      	beq.n	80025f0 <StartPlayState+0x8>
		{
			Piece_vParseCommand(&xPiece);
 8002616:	4804      	ldr	r0, [pc, #16]	; (8002628 <StartPlayState+0x40>)
 8002618:	f000 f83a 	bl	8002690 <Piece_vParseCommand>
  	xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 800261c:	e7e8      	b.n	80025f0 <StartPlayState+0x8>
 800261e:	bf00      	nop
 8002620:	200036c4 	.word	0x200036c4
 8002624:	0800feb4 	.word	0x0800feb4
 8002628:	2000515c 	.word	0x2000515c

0800262c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a04      	ldr	r2, [pc, #16]	; (800264c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d101      	bne.n	8002642 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800263e:	f001 fd1f 	bl	8004080 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40001000 	.word	0x40001000

08002650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002654:	b672      	cpsid	i
}
 8002656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002658:	e7fe      	b.n	8002658 <Error_Handler+0x8>

0800265a <Piece_ucParseBeatValue>:
	pxPiece->xCapture.ulTick = osKernelGetTickCount();
}


uint8_t Piece_ucParseBeatValue(PieceHandle_t *pxPiece)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
	memcpy(&pxPiece->xPieceInstruction.usBeat, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.usBeat));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3305      	adds	r3, #5
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	f102 0194 	add.w	r1, r2, #148	; 0x94
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	440a      	add	r2, r1
 8002672:	7812      	ldrb	r2, [r2, #0]
 8002674:	701a      	strb	r2, [r3, #0]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.usBeat);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	1c5a      	adds	r2, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	601a      	str	r2, [r3, #0]

	return pxPiece->xPieceInstruction.usBeat;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	795b      	ldrb	r3, [r3, #5]
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <Piece_vParseCommand>:


void Piece_vParseCommand(PieceHandle_t *pxPiece)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	uint8_t endCommand = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]

	while (!endCommand)
 800269c:	e045      	b.n	800272a <Piece_vParseCommand+0x9a>
	{
		memcpy(&pxPiece->xPieceInstruction.usCommand, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.usCommand));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3304      	adds	r3, #4
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	f102 0194 	add.w	r1, r2, #148	; 0x94
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	440a      	add	r2, r1
 80026ae:	7812      	ldrb	r2, [r2, #0]
 80026b0:	701a      	strb	r2, [r3, #0]
		pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.usCommand);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	601a      	str	r2, [r3, #0]

		printf("Command Line: %u\r\n", pxPiece->xPieceInstruction.ulInstructionCounter);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4619      	mov	r1, r3
 80026c2:	4827      	ldr	r0, [pc, #156]	; (8002760 <Piece_vParseCommand+0xd0>)
 80026c4:	f00b fa7a 	bl	800dbbc <iprintf>
		printf("Command: %u\r\n", pxPiece->xPieceInstruction.usCommand);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	791b      	ldrb	r3, [r3, #4]
 80026cc:	4619      	mov	r1, r3
 80026ce:	4825      	ldr	r0, [pc, #148]	; (8002764 <Piece_vParseCommand+0xd4>)
 80026d0:	f00b fa74 	bl	800dbbc <iprintf>

		switch (pxPiece->xPieceInstruction.usCommand)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	791b      	ldrb	r3, [r3, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <Piece_vParseCommand+0x52>
 80026dc:	2b7f      	cmp	r3, #127	; 0x7f
 80026de:	d003      	beq.n	80026e8 <Piece_vParseCommand+0x58>
 80026e0:	e006      	b.n	80026f0 <Piece_vParseCommand+0x60>
		{
		case 0b00000000:
			endCommand = 1;
 80026e2:	2301      	movs	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
			break;
 80026e6:	e020      	b.n	800272a <Piece_vParseCommand+0x9a>
		case 0b01111111:
			Piece_vConfigureAll(pxPiece);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 f891 	bl	8002810 <Piece_vConfigureAll>
			break;
 80026ee:	e01c      	b.n	800272a <Piece_vParseCommand+0x9a>
		default:
			if (bIsPlayCommand(pxPiece->xPieceInstruction.usCommand))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	791b      	ldrb	r3, [r3, #4]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 fb4b 	bl	8002d90 <bIsPlayCommand>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d010      	beq.n	8002722 <Piece_vParseCommand+0x92>
			{
				uint8_t ucNumNotes = (uint8_t)((0x07) & (pxPiece->xPieceInstruction.usCommand));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	791b      	ldrb	r3, [r3, #4]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	73bb      	strb	r3, [r7, #14]
				//uint8_t ucBeatValue = (uint8_t)(((0x78) & (pxPiece->xPieceInstruction.usCommand)) >> 3);
				uint8_t ucBeatValue = Piece_ucParseBeatValue(pxPiece);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff ffa5 	bl	800265a <Piece_ucParseBeatValue>
 8002710:	4603      	mov	r3, r0
 8002712:	737b      	strb	r3, [r7, #13]
				Piece_vPlayNotes(pxPiece, ucBeatValue, ucNumNotes);
 8002714:	7bba      	ldrb	r2, [r7, #14]
 8002716:	7b7b      	ldrb	r3, [r7, #13]
 8002718:	4619      	mov	r1, r3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f9d8 	bl	8002ad0 <Piece_vPlayNotes>
 8002720:	e002      	b.n	8002728 <Piece_vParseCommand+0x98>
			}
			else
			{
				printf("UNKNOWN COMMAND\r\n");
 8002722:	4811      	ldr	r0, [pc, #68]	; (8002768 <Piece_vParseCommand+0xd8>)
 8002724:	f00b fad0 	bl	800dcc8 <puts>
			}
			break;
 8002728:	bf00      	nop
	while (!endCommand)
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0b6      	beq.n	800269e <Piece_vParseCommand+0xe>
		}
	}



	printf("END OF COMPOSITION\r\n");
 8002730:	480e      	ldr	r0, [pc, #56]	; (800276c <Piece_vParseCommand+0xdc>)
 8002732:	f00b fac9 	bl	800dcc8 <puts>
	HAL_TIM_PWM_Stop_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 8002736:	2100      	movs	r1, #0
 8002738:	480d      	ldr	r0, [pc, #52]	; (8002770 <Piece_vParseCommand+0xe0>)
 800273a:	f006 f817 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 800273e:	2100      	movs	r1, #0
 8002740:	480c      	ldr	r0, [pc, #48]	; (8002774 <Piece_vParseCommand+0xe4>)
 8002742:	f006 f813 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 8002746:	2100      	movs	r1, #0
 8002748:	480b      	ldr	r0, [pc, #44]	; (8002778 <Piece_vParseCommand+0xe8>)
 800274a:	f006 f80f 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 800274e:	2100      	movs	r1, #0
 8002750:	480a      	ldr	r0, [pc, #40]	; (800277c <Piece_vParseCommand+0xec>)
 8002752:	f006 f80b 	bl	800876c <HAL_TIM_PWM_Stop_IT>
}
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	0800fce4 	.word	0x0800fce4
 8002764:	0800fcf8 	.word	0x0800fcf8
 8002768:	0800fd08 	.word	0x0800fd08
 800276c:	0800fd1c 	.word	0x0800fd1c
 8002770:	2000d200 	.word	0x2000d200
 8002774:	20004750 	.word	0x20004750
 8002778:	2000e3cc 	.word	0x2000e3cc
 800277c:	20004f20 	.word	0x20004f20

08002780 <Piece_vSetMovement>:



void Piece_vSetMovement(PieceHandle_t *pxPiece, uint8_t usMovement)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	70fb      	strb	r3, [r7, #3]
	pxPiece->xPieceConfiguration.usMovement = usMovement;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
	printf("Movement: %u\r\n", pxPiece->xPieceConfiguration.usMovement);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800279a:	4619      	mov	r1, r3
 800279c:	4803      	ldr	r0, [pc, #12]	; (80027ac <Piece_vSetMovement+0x2c>)
 800279e:	f00b fa0d 	bl	800dbbc <iprintf>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	0800fd30 	.word	0x0800fd30

080027b0 <Piece_vSetBPM>:

void Piece_vSetBPM(PieceHandle_t *pxPiece, uint16_t uBPM)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	807b      	strh	r3, [r7, #2]
	pxPiece->xPieceConfiguration.uBPM = uBPM;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	printf("BPM: %u\r\n", pxPiece->xPieceConfiguration.uBPM);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 80027ca:	4619      	mov	r1, r3
 80027cc:	4803      	ldr	r0, [pc, #12]	; (80027dc <Piece_vSetBPM+0x2c>)
 80027ce:	f00b f9f5 	bl	800dbbc <iprintf>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	0800fd40 	.word	0x0800fd40

080027e0 <Piece_vSetDynamic>:

void Piece_vSetDynamic(PieceHandle_t *pxPiece, uint8_t usDynamic)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	70fb      	strb	r3, [r7, #3]
	pxPiece->xPieceConfiguration.usDynamic = usDynamic;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	78fa      	ldrb	r2, [r7, #3]
 80027f0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	printf("Dynamic: %u\r\n", pxPiece->xPieceConfiguration.usDynamic);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80027fa:	4619      	mov	r1, r3
 80027fc:	4803      	ldr	r0, [pc, #12]	; (800280c <Piece_vSetDynamic+0x2c>)
 80027fe:	f00b f9dd 	bl	800dbbc <iprintf>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	0800fd4c 	.word	0x0800fd4c

08002810 <Piece_vConfigureAll>:

void Piece_vConfigureAll(PieceHandle_t *pxPiece)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	printf("Configuring All piece...\r\n");
 8002818:	481e      	ldr	r0, [pc, #120]	; (8002894 <Piece_vConfigureAll+0x84>)
 800281a:	f00b fa55 	bl	800dcc8 <puts>

	uint8_t usMovement;
	memcpy(&usMovement, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(usMovement));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f103 0294 	add.w	r2, r3, #148	; 0x94
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4413      	add	r3, r2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	73fb      	strb	r3, [r7, #15]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(usMovement);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	601a      	str	r2, [r3, #0]

	uint16_t uBPM;
	memcpy(&uBPM, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(uBPM));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f103 0294 	add.w	r2, r3, #148	; 0x94
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4413      	add	r3, r2
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	b29b      	uxth	r3, r3
 8002848:	81bb      	strh	r3, [r7, #12]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(uBPM);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	1c9a      	adds	r2, r3, #2
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	601a      	str	r2, [r3, #0]

	uint8_t usDynamic;
	memcpy(&usDynamic, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(usDynamic));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f103 0294 	add.w	r2, r3, #148	; 0x94
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4413      	add	r3, r2
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	72fb      	strb	r3, [r7, #11]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(usDynamic);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	601a      	str	r2, [r3, #0]


	Piece_vSetMovement(pxPiece, usMovement);
 800286e:	7bfb      	ldrb	r3, [r7, #15]
 8002870:	4619      	mov	r1, r3
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff ff84 	bl	8002780 <Piece_vSetMovement>
	Piece_vSetBPM(pxPiece, uBPM);
 8002878:	89bb      	ldrh	r3, [r7, #12]
 800287a:	4619      	mov	r1, r3
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f7ff ff97 	bl	80027b0 <Piece_vSetBPM>
	Piece_vSetDynamic(pxPiece, usDynamic);
 8002882:	7afb      	ldrb	r3, [r7, #11]
 8002884:	4619      	mov	r1, r3
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffaa 	bl	80027e0 <Piece_vSetDynamic>
}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	0800fd5c 	.word	0x0800fd5c

08002898 <Piece_vCaptureFragment>:




void Piece_vCaptureFragment(PieceHandle_t *pxPiece, int32_t lMSPerDemisemi)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	int count = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]

	// Capture in CAPTURE_TICK_PERIOD_MS resolution
	while (lMSPerDemisemi >= CAPTURE_TICK_PERIOD_MS)
 80028a6:	e01e      	b.n	80028e6 <Piece_vCaptureFragment+0x4e>
	{
		pxPiece->xCapture.ulTick += CAPTURE_TICK_PERIOD_MS;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80028ae:	3394      	adds	r3, #148	; 0x94
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80028bc:	3394      	adds	r3, #148	; 0x94
 80028be:	601a      	str	r2, [r3, #0]
		count++;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	3301      	adds	r3, #1
 80028c4:	60fb      	str	r3, [r7, #12]
		lMSPerDemisemi -= CAPTURE_TICK_PERIOD_MS;
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	3b32      	subs	r3, #50	; 0x32
 80028ca:	603b      	str	r3, [r7, #0]
		printf("Capture Tick %d: %d\r\n", count, CAPTURE_TICK_PERIOD_MS);
 80028cc:	2232      	movs	r2, #50	; 0x32
 80028ce:	68f9      	ldr	r1, [r7, #12]
 80028d0:	4819      	ldr	r0, [pc, #100]	; (8002938 <Piece_vCaptureFragment+0xa0>)
 80028d2:	f00b f973 	bl	800dbbc <iprintf>
		//Piece_vUpdatePerformanceStats(pxPiece);
		osDelayUntil(pxPiece->xCapture.ulTick);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80028dc:	3394      	adds	r3, #148	; 0x94
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f008 f9e8 	bl	800acb6 <osDelayUntil>
	while (lMSPerDemisemi >= CAPTURE_TICK_PERIOD_MS)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b31      	cmp	r3, #49	; 0x31
 80028ea:	dcdd      	bgt.n	80028a8 <Piece_vCaptureFragment+0x10>
	}

	// Capture the remainder under the CAPTURE_TICK_PERIOD_MS resolution
	if (lMSPerDemisemi > 0)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	dd1b      	ble.n	800292a <Piece_vCaptureFragment+0x92>
	{
		pxPiece->xCapture.ulTick += lMSPerDemisemi;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80028f8:	3394      	adds	r3, #148	; 0x94
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	441a      	add	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002906:	3394      	adds	r3, #148	; 0x94
 8002908:	601a      	str	r2, [r3, #0]

		count++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3301      	adds	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
		printf("Capture Tick %d: %d\r\n", count, lMSPerDemisemi);
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	68f9      	ldr	r1, [r7, #12]
 8002914:	4808      	ldr	r0, [pc, #32]	; (8002938 <Piece_vCaptureFragment+0xa0>)
 8002916:	f00b f951 	bl	800dbbc <iprintf>
		//Piece_vUpdatePerformanceStats(pxPiece);
		osDelayUntil(pxPiece->xCapture.ulTick);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002920:	3394      	adds	r3, #148	; 0x94
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f008 f9c6 	bl	800acb6 <osDelayUntil>
	}

	lMSPerDemisemi = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	603b      	str	r3, [r7, #0]
}
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	0800fd78 	.word	0x0800fd78

0800293c <Piece_vResetGoal>:




void Piece_vResetGoal(PieceHandle_t *pxPiece)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
	pxPiece->xGoal.xGString.bActive = 0;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800294a:	3398      	adds	r3, #152	; 0x98
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xDString.bActive = 0;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002956:	339b      	adds	r3, #155	; 0x9b
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xAString.bActive = 0;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002962:	339e      	adds	r3, #158	; 0x9e
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xEString.bActive = 0;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800296e:	33a1      	adds	r3, #161	; 0xa1
 8002970:	2200      	movs	r2, #0
 8002972:	701a      	strb	r2, [r3, #0]
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <Piece_vParseNoteGoal>:




void Piece_vParseNoteGoal(PieceHandle_t *pxPiece)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
	memcpy(&pxPiece->xPieceInstruction.uPlay, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.uPlay));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3306      	adds	r3, #6
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	f102 0194 	add.w	r1, r2, #148	; 0x94
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	440a      	add	r2, r1
 8002998:	8812      	ldrh	r2, [r2, #0]
 800299a:	b292      	uxth	r2, r2
 800299c:	801a      	strh	r2, [r3, #0]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.uPlay);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	1c9a      	adds	r2, r3, #2
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	601a      	str	r2, [r3, #0]
	uint8_t ucTechnique = (uint8_t)(((0xFF00) & (pxPiece->xPieceInstruction.uPlay)) >> 8);
	uint8_t ucNoteBase = (uint8_t)(((0x00C0) & (pxPiece->xPieceInstruction.uPlay)) >> 6); // String
	uint8_t ucNoteOffset = (uint8_t)((0x003F) & (pxPiece->xPieceInstruction.uPlay));
	*/

	uint8_t ucTechnique = (uint8_t)(((0x00FF) & (pxPiece->xPieceInstruction.uPlay)));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	88db      	ldrh	r3, [r3, #6]
 80029ac:	73fb      	strb	r3, [r7, #15]
	uint8_t ucNoteBase = (uint8_t)(((0xC000) & (pxPiece->xPieceInstruction.uPlay)) >> (6 + 8)); // String
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	88db      	ldrh	r3, [r3, #6]
 80029b2:	0b9b      	lsrs	r3, r3, #14
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	73bb      	strb	r3, [r7, #14]
	uint8_t ucNoteOffset = (uint8_t)(((0x3F00) & (pxPiece->xPieceInstruction.uPlay)) >> 8);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	88db      	ldrh	r3, [r3, #6]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	b29b      	uxth	r3, r3
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029c6:	737b      	strb	r3, [r7, #13]


	switch (ucNoteBase)
 80029c8:	7bbb      	ldrb	r3, [r7, #14]
 80029ca:	2b03      	cmp	r3, #3
 80029cc:	d856      	bhi.n	8002a7c <Piece_vParseNoteGoal+0xfc>
 80029ce:	a201      	add	r2, pc, #4	; (adr r2, 80029d4 <Piece_vParseNoteGoal+0x54>)
 80029d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d4:	080029e5 	.word	0x080029e5
 80029d8:	08002a0b 	.word	0x08002a0b
 80029dc:	08002a31 	.word	0x08002a31
 80029e0:	08002a57 	.word	0x08002a57
	{
	case G_STRING:
		pxPiece->xGoal.xGString.bActive = 1;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80029ea:	3398      	adds	r3, #152	; 0x98
 80029ec:	2201      	movs	r2, #1
 80029ee:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xGString.ucTechnique = ucTechnique;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80029f6:	3399      	adds	r3, #153	; 0x99
 80029f8:	7bfa      	ldrb	r2, [r7, #15]
 80029fa:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xGString.ucFingerOffset = ucNoteOffset;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a02:	339a      	adds	r3, #154	; 0x9a
 8002a04:	7b7a      	ldrb	r2, [r7, #13]
 8002a06:	701a      	strb	r2, [r3, #0]
		break;
 8002a08:	e039      	b.n	8002a7e <Piece_vParseNoteGoal+0xfe>
	case D_STRING:
		pxPiece->xGoal.xDString.bActive = 1;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a10:	339b      	adds	r3, #155	; 0x9b
 8002a12:	2201      	movs	r2, #1
 8002a14:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xDString.ucTechnique = ucTechnique;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a1c:	339c      	adds	r3, #156	; 0x9c
 8002a1e:	7bfa      	ldrb	r2, [r7, #15]
 8002a20:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xDString.ucFingerOffset = ucNoteOffset;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a28:	339d      	adds	r3, #157	; 0x9d
 8002a2a:	7b7a      	ldrb	r2, [r7, #13]
 8002a2c:	701a      	strb	r2, [r3, #0]
		break;
 8002a2e:	e026      	b.n	8002a7e <Piece_vParseNoteGoal+0xfe>
	case A_STRING:
		pxPiece->xGoal.xAString.bActive = 1;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a36:	339e      	adds	r3, #158	; 0x9e
 8002a38:	2201      	movs	r2, #1
 8002a3a:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xAString.ucTechnique = ucTechnique;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a42:	339f      	adds	r3, #159	; 0x9f
 8002a44:	7bfa      	ldrb	r2, [r7, #15]
 8002a46:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xAString.ucFingerOffset = ucNoteOffset;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a4e:	33a0      	adds	r3, #160	; 0xa0
 8002a50:	7b7a      	ldrb	r2, [r7, #13]
 8002a52:	701a      	strb	r2, [r3, #0]
		break;
 8002a54:	e013      	b.n	8002a7e <Piece_vParseNoteGoal+0xfe>
	case E_STRING:
		pxPiece->xGoal.xEString.bActive = 1;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a5c:	33a1      	adds	r3, #161	; 0xa1
 8002a5e:	2201      	movs	r2, #1
 8002a60:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xEString.ucTechnique = ucTechnique;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a68:	33a2      	adds	r3, #162	; 0xa2
 8002a6a:	7bfa      	ldrb	r2, [r7, #15]
 8002a6c:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xEString.ucFingerOffset = ucNoteOffset;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a74:	33a3      	adds	r3, #163	; 0xa3
 8002a76:	7b7a      	ldrb	r2, [r7, #13]
 8002a78:	701a      	strb	r2, [r3, #0]
		break;
 8002a7a:	e000      	b.n	8002a7e <Piece_vParseNoteGoal+0xfe>
	default:
		break;
 8002a7c:	bf00      	nop
	}
}
 8002a7e:	bf00      	nop
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop

08002a8c <Piece_vParseGoal>:


void Piece_vParseGoal(PieceHandle_t *pxPiece, uint8_t ucNumNotes)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
	if (ucNumNotes > 4) ucNumNotes = 4;
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d901      	bls.n	8002aa2 <Piece_vParseGoal+0x16>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	70fb      	strb	r3, [r7, #3]
	// [!] Should throw error and abort if ucNumNotes > 4

	for (int16_t i = 0; i < ucNumNotes; i++)
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	81fb      	strh	r3, [r7, #14]
 8002aa6:	e008      	b.n	8002aba <Piece_vParseGoal+0x2e>
	{
		Piece_vParseNoteGoal(pxPiece);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f7ff ff69 	bl	8002980 <Piece_vParseNoteGoal>
	for (int16_t i = 0; i < ucNumNotes; i++)
 8002aae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	81fb      	strh	r3, [r7, #14]
 8002aba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	dbf1      	blt.n	8002aa8 <Piece_vParseGoal+0x1c>
	}
}
 8002ac4:	bf00      	nop
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <Piece_vPlayNotes>:




void Piece_vPlayNotes(PieceHandle_t *pxPiece, uint8_t ucBeatValue, uint8_t ucNumNotes)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	70fb      	strb	r3, [r7, #3]
 8002adc:	4613      	mov	r3, r2
 8002ade:	70bb      	strb	r3, [r7, #2]
	printf("Play Notes: %u\r\n", ucNumNotes);
 8002ae0:	78bb      	ldrb	r3, [r7, #2]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	48a0      	ldr	r0, [pc, #640]	; (8002d68 <Piece_vPlayNotes+0x298>)
 8002ae6:	f00b f869 	bl	800dbbc <iprintf>
	printf("Beat Value: %u\r\n", ucBeatValue);
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	4619      	mov	r1, r3
 8002aee:	489f      	ldr	r0, [pc, #636]	; (8002d6c <Piece_vPlayNotes+0x29c>)
 8002af0:	f00b f864 	bl	800dbbc <iprintf>

	Piece_vResetGoal(pxPiece);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ff21 	bl	800293c <Piece_vResetGoal>
	Piece_vParseGoal(pxPiece, ucNumNotes);
 8002afa:	78bb      	ldrb	r3, [r7, #2]
 8002afc:	4619      	mov	r1, r3
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ffc4 	bl	8002a8c <Piece_vParseGoal>
	Piece_Debug_vPrintGoal(pxPiece);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f9d1 	bl	8002eac <Piece_Debug_vPrintGoal>

	float fTupletScale;
	switch (ucBeatValue)
 8002b0a:	78fb      	ldrb	r3, [r7, #3]
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d820      	bhi.n	8002b52 <Piece_vPlayNotes+0x82>
 8002b10:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <Piece_vPlayNotes+0x48>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b2d 	.word	0x08002b2d
 8002b1c:	08002b35 	.word	0x08002b35
 8002b20:	08002b3b 	.word	0x08002b3b
 8002b24:	08002b43 	.word	0x08002b43
 8002b28:	08002b4b 	.word	0x08002b4b
	{
	case NOPELET:
		fTupletScale = NOPELET_SCALE;
 8002b2c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b30:	617b      	str	r3, [r7, #20]
		break;
 8002b32:	e012      	b.n	8002b5a <Piece_vPlayNotes+0x8a>
	case TRIPLET:
		fTupletScale = TRIPLET_SCALE;
 8002b34:	4b8e      	ldr	r3, [pc, #568]	; (8002d70 <Piece_vPlayNotes+0x2a0>)
 8002b36:	617b      	str	r3, [r7, #20]
		break;
 8002b38:	e00f      	b.n	8002b5a <Piece_vPlayNotes+0x8a>
	case QUINTUPLET:
		fTupletScale = QUINTUPLET_SCALE;
 8002b3a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b3e:	617b      	str	r3, [r7, #20]
		break;
 8002b40:	e00b      	b.n	8002b5a <Piece_vPlayNotes+0x8a>
	case SEXTUPLET:
		fTupletScale = SEXTUPLET_SCALE;
 8002b42:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b46:	617b      	str	r3, [r7, #20]
		break;
 8002b48:	e007      	b.n	8002b5a <Piece_vPlayNotes+0x8a>
	case SEPTUPLET:
		fTupletScale = SEPTUPLET_SCALE;
 8002b4a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b4e:	617b      	str	r3, [r7, #20]
		break;
 8002b50:	e003      	b.n	8002b5a <Piece_vPlayNotes+0x8a>
	default:
		fTupletScale = NOPELET_SCALE;
 8002b52:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b56:	617b      	str	r3, [r7, #20]
		break;
 8002b58:	bf00      	nop
	}

	uint32_t ulMSPerBeatValue;
	float fMSPerChrochet = (float)((60.0/(float)pxPiece->xPieceConfiguration.uBPM)) * 1000.0f; // Divide by 8 because 32nd beat resolution is 1/2^3 of quarter note BPM reference, for B is a quarter note
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b68:	eddf 6a82 	vldr	s13, [pc, #520]	; 8002d74 <Piece_vPlayNotes+0x2a4>
 8002b6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b70:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002d78 <Piece_vPlayNotes+0x2a8>
 8002b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b78:	edc7 7a03 	vstr	s15, [r7, #12]
	switch (ucBeatValue)
 8002b7c:	78fb      	ldrb	r3, [r7, #3]
 8002b7e:	2b0b      	cmp	r3, #11
 8002b80:	f200 80d6 	bhi.w	8002d30 <Piece_vPlayNotes+0x260>
 8002b84:	a201      	add	r2, pc, #4	; (adr r2, 8002b8c <Piece_vPlayNotes+0xbc>)
 8002b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8a:	bf00      	nop
 8002b8c:	08002bbd 	.word	0x08002bbd
 8002b90:	08002bdd 	.word	0x08002bdd
 8002b94:	08002bfd 	.word	0x08002bfd
 8002b98:	08002c1d 	.word	0x08002c1d
 8002b9c:	08002c3d 	.word	0x08002c3d
 8002ba0:	08002c59 	.word	0x08002c59
 8002ba4:	08002c71 	.word	0x08002c71
 8002ba8:	08002c91 	.word	0x08002c91
 8002bac:	08002cb1 	.word	0x08002cb1
 8002bb0:	08002cd1 	.word	0x08002cd1
 8002bb4:	08002cf1 	.word	0x08002cf1
 8002bb8:	08002d11 	.word	0x08002d11
	{
	case LARGE:
		// [!] Subtle missalignment (+/- 1ms) based on float to integer conversion. Keep track in the future
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*LARGE_SCALE*fTupletScale);
 8002bbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bc0:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002d7c <Piece_vPlayNotes+0x2ac>
 8002bc4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd4:	ee17 3a90 	vmov	r3, s15
 8002bd8:	613b      	str	r3, [r7, #16]
		break;
 8002bda:	e0b5      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case LONG:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*LONG_SCALE*fTupletScale);
 8002bdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be0:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8002be4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002be8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bf4:	ee17 3a90 	vmov	r3, s15
 8002bf8:	613b      	str	r3, [r7, #16]
		break;
 8002bfa:	e0a5      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case BREVE:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*BREVE_SCALE*fTupletScale);
 8002bfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c00:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002c04:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c08:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c14:	ee17 3a90 	vmov	r3, s15
 8002c18:	613b      	str	r3, [r7, #16]
		break;
 8002c1a:	e095      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case SEMIBREVE:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIBREVE_SCALE*fTupletScale);
 8002c1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c20:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002c24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c28:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c34:	ee17 3a90 	vmov	r3, s15
 8002c38:	613b      	str	r3, [r7, #16]
		break;
 8002c3a:	e085      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case MINIM:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*MINIM_SCALE*fTupletScale);
 8002c3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c40:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c44:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c50:	ee17 3a90 	vmov	r3, s15
 8002c54:	613b      	str	r3, [r7, #16]
		break;
 8002c56:	e077      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case CROTCHET:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*CROTCHET_SCALE*fTupletScale);
 8002c58:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c68:	ee17 3a90 	vmov	r3, s15
 8002c6c:	613b      	str	r3, [r7, #16]
		break;
 8002c6e:	e06b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case QUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*QUAVER_SCALE*fTupletScale);
 8002c70:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c74:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c88:	ee17 3a90 	vmov	r3, s15
 8002c8c:	613b      	str	r3, [r7, #16]
		break;
 8002c8e:	e05b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case SEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIQUAVER_SCALE*fTupletScale);
 8002c90:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c94:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002c98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ca8:	ee17 3a90 	vmov	r3, s15
 8002cac:	613b      	str	r3, [r7, #16]
		break;
 8002cae:	e04b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case DEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*DEMISEMIQUAVER_SCALE*fTupletScale);
 8002cb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb4:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002cb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cbc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cc8:	ee17 3a90 	vmov	r3, s15
 8002ccc:	613b      	str	r3, [r7, #16]
		break;
 8002cce:	e03b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case HEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*HEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 8002cd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002d80 <Piece_vPlayNotes+0x2b0>
 8002cd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ce8:	ee17 3a90 	vmov	r3, s15
 8002cec:	613b      	str	r3, [r7, #16]
		break;
 8002cee:	e02b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case SEMIHEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIHEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 8002cf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cf4:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002d84 <Piece_vPlayNotes+0x2b4>
 8002cf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d08:	ee17 3a90 	vmov	r3, s15
 8002d0c:	613b      	str	r3, [r7, #16]
		break;
 8002d0e:	e01b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	case DEMISEMIHEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*DEMISEMIHEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 8002d10:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d14:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002d88 <Piece_vPlayNotes+0x2b8>
 8002d18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d28:	ee17 3a90 	vmov	r3, s15
 8002d2c:	613b      	str	r3, [r7, #16]
		break;
 8002d2e:	e00b      	b.n	8002d48 <Piece_vPlayNotes+0x278>
	default:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*CROTCHET_SCALE*fTupletScale);
 8002d30:	ed97 7a03 	vldr	s14, [r7, #12]
 8002d34:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d40:	ee17 3a90 	vmov	r3, s15
 8002d44:	613b      	str	r3, [r7, #16]
		break;
 8002d46:	bf00      	nop
	}


	if (ucNumNotes == 0)
 8002d48:	78bb      	ldrb	r3, [r7, #2]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d102      	bne.n	8002d54 <Piece_vPlayNotes+0x284>
	{
		printf("REST\r\n");
 8002d4e:	480f      	ldr	r0, [pc, #60]	; (8002d8c <Piece_vPlayNotes+0x2bc>)
 8002d50:	f00a ffba 	bl	800dcc8 <puts>
	}

	Piece_vCaptureFragment(pxPiece, ulMSPerBeatValue);
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4619      	mov	r1, r3
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff fd9d 	bl	8002898 <Piece_vCaptureFragment>
}
 8002d5e:	bf00      	nop
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	0800fd90 	.word	0x0800fd90
 8002d6c:	0800fda4 	.word	0x0800fda4
 8002d70:	3f2aaaab 	.word	0x3f2aaaab
 8002d74:	42700000 	.word	0x42700000
 8002d78:	447a0000 	.word	0x447a0000
 8002d7c:	42000000 	.word	0x42000000
 8002d80:	3d800000 	.word	0x3d800000
 8002d84:	3d000000 	.word	0x3d000000
 8002d88:	3c800000 	.word	0x3c800000
 8002d8c:	0800fdb8 	.word	0x0800fdb8

08002d90 <bIsPlayCommand>:


uint8_t bIsPlayCommand(uint8_t usCommand)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
	return usCommand >= 0b10000000;
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	09db      	lsrs	r3, r3, #7
 8002da2:	b2db      	uxtb	r3, r3
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <Piece_usGetPitchTick>:



uint16_t Piece_usGetPitchTick(uint8_t ucString, uint8_t ucOffset)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	460a      	mov	r2, r1
 8002dba:	71fb      	strb	r3, [r7, #7]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	71bb      	strb	r3, [r7, #6]
	uint8_t ucPitchTickIndex;

	switch (ucString)
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d816      	bhi.n	8002df4 <Piece_usGetPitchTick+0x44>
 8002dc6:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <Piece_usGetPitchTick+0x1c>)
 8002dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dcc:	08002ddd 	.word	0x08002ddd
 8002dd0:	08002de3 	.word	0x08002de3
 8002dd4:	08002de9 	.word	0x08002de9
 8002dd8:	08002def 	.word	0x08002def
	{
	case G_STRING:
		ucPitchTickIndex = G_STRING_PITCH_TICK_OFFSET;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	73fb      	strb	r3, [r7, #15]
		break;
 8002de0:	e00b      	b.n	8002dfa <Piece_usGetPitchTick+0x4a>
	case D_STRING:
		ucPitchTickIndex = D_STRING_PITCH_TICK_OFFSET;
 8002de2:	230a      	movs	r3, #10
 8002de4:	73fb      	strb	r3, [r7, #15]
		break;
 8002de6:	e008      	b.n	8002dfa <Piece_usGetPitchTick+0x4a>
	case A_STRING:
		ucPitchTickIndex = A_STRING_PITCH_TICK_OFFSET;
 8002de8:	2314      	movs	r3, #20
 8002dea:	73fb      	strb	r3, [r7, #15]
		break;
 8002dec:	e005      	b.n	8002dfa <Piece_usGetPitchTick+0x4a>
	case E_STRING:
		ucPitchTickIndex = E_STRING_PITCH_TICK_OFFSET;
 8002dee:	231e      	movs	r3, #30
 8002df0:	73fb      	strb	r3, [r7, #15]
		break;
 8002df2:	e002      	b.n	8002dfa <Piece_usGetPitchTick+0x4a>
	default:
		ucPitchTickIndex = G_STRING_PITCH_TICK_OFFSET;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]
		break;
 8002df8:	bf00      	nop
	}

	ucPitchTickIndex += ucOffset;
 8002dfa:	7bfa      	ldrb	r2, [r7, #15]
 8002dfc:	79bb      	ldrb	r3, [r7, #6]
 8002dfe:	4413      	add	r3, r2
 8002e00:	73fb      	strb	r3, [r7, #15]
	ucPitchTickIndex = (ucPitchTickIndex < NUM_PITCH_TICKS) ? ucPitchTickIndex : NUM_PITCH_TICKS - 1;
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	2b47      	cmp	r3, #71	; 0x47
 8002e06:	bf28      	it	cs
 8002e08:	2347      	movcs	r3, #71	; 0x47
 8002e0a:	73fb      	strb	r3, [r7, #15]

	return pusNoteToPitchMap[ucPitchTickIndex];
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
 8002e0e:	4a04      	ldr	r2, [pc, #16]	; (8002e20 <Piece_usGetPitchTick+0x70>)
 8002e10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	20000004 	.word	0x20000004

08002e24 <Piece_ucGetFingeringIndex>:



uint8_t Piece_ucGetFingeringIndex(uint8_t ucString, uint8_t ucOffset)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	460a      	mov	r2, r1
 8002e2e:	71fb      	strb	r3, [r7, #7]
 8002e30:	4613      	mov	r3, r2
 8002e32:	71bb      	strb	r3, [r7, #6]
	uint8_t ucFingeringIndex;

	// [!] assert ucOffset [0, 29]

	switch (ucString)
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d82b      	bhi.n	8002e92 <Piece_ucGetFingeringIndex+0x6e>
 8002e3a:	a201      	add	r2, pc, #4	; (adr r2, 8002e40 <Piece_ucGetFingeringIndex+0x1c>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002e51 	.word	0x08002e51
 8002e44:	08002e61 	.word	0x08002e61
 8002e48:	08002e71 	.word	0x08002e71
 8002e4c:	08002e83 	.word	0x08002e83
	{
	case G_STRING:
		ucFingeringIndex = G_STRING_FINGER_OFFSET - pucStringNoteToFingerMap[ucOffset].ucG;
 8002e50:	79bb      	ldrb	r3, [r7, #6]
 8002e52:	4a15      	ldr	r2, [pc, #84]	; (8002ea8 <Piece_ucGetFingeringIndex+0x84>)
 8002e54:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8002e58:	f1c3 031d 	rsb	r3, r3, #29
 8002e5c:	73fb      	strb	r3, [r7, #15]
		break;
 8002e5e:	e01b      	b.n	8002e98 <Piece_ucGetFingeringIndex+0x74>
	case D_STRING:
		ucFingeringIndex = D_STRING_FINGER_OFFSET + pucStringNoteToFingerMap[ucOffset].ucD;
 8002e60:	79bb      	ldrb	r3, [r7, #6]
 8002e62:	4a11      	ldr	r2, [pc, #68]	; (8002ea8 <Piece_ucGetFingeringIndex+0x84>)
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	785b      	ldrb	r3, [r3, #1]
 8002e6a:	331e      	adds	r3, #30
 8002e6c:	73fb      	strb	r3, [r7, #15]
		break;
 8002e6e:	e013      	b.n	8002e98 <Piece_ucGetFingeringIndex+0x74>
	case A_STRING:
		ucFingeringIndex = A_STRING_FINGER_OFFSET - pucStringNoteToFingerMap[ucOffset].ucA;
 8002e70:	79bb      	ldrb	r3, [r7, #6]
 8002e72:	4a0d      	ldr	r2, [pc, #52]	; (8002ea8 <Piece_ucGetFingeringIndex+0x84>)
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	789b      	ldrb	r3, [r3, #2]
 8002e7a:	f1c3 0359 	rsb	r3, r3, #89	; 0x59
 8002e7e:	73fb      	strb	r3, [r7, #15]
		break;
 8002e80:	e00a      	b.n	8002e98 <Piece_ucGetFingeringIndex+0x74>
	case E_STRING:
		ucFingeringIndex = E_STRING_FINGER_OFFSET + pucStringNoteToFingerMap[ucOffset].ucE;
 8002e82:	79bb      	ldrb	r3, [r7, #6]
 8002e84:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <Piece_ucGetFingeringIndex+0x84>)
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	78db      	ldrb	r3, [r3, #3]
 8002e8c:	335a      	adds	r3, #90	; 0x5a
 8002e8e:	73fb      	strb	r3, [r7, #15]
		break;
 8002e90:	e002      	b.n	8002e98 <Piece_ucGetFingeringIndex+0x74>
	default:
		// [!] error light
		ucFingeringIndex = G_STRING_FINGER_OFFSET;
 8002e92:	231d      	movs	r3, #29
 8002e94:	73fb      	strb	r3, [r7, #15]
		break;
 8002e96:	bf00      	nop
	}

	return ucFingeringIndex;
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000094 	.word	0x20000094

08002eac <Piece_Debug_vPrintGoal>:

extern WS2812BHandle_t xWS2812B;


void Piece_Debug_vPrintGoal(PieceHandle_t *pxPiece)
{
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af02      	add	r7, sp, #8
 8002eb2:	6078      	str	r0, [r7, #4]
	printf("GOAL:\r\n");
 8002eb4:	4885      	ldr	r0, [pc, #532]	; (80030cc <Piece_Debug_vPrintGoal+0x220>)
 8002eb6:	f00a ff07 	bl	800dcc8 <puts>

	if (pxPiece->xGoal.xGString.bActive)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ec0:	3398      	adds	r3, #152	; 0x98
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d04b      	beq.n	8002f60 <Piece_Debug_vPrintGoal+0xb4>
	{
		printf("	G: %u, %u\r\n", pxPiece->xGoal.xGString.ucFingerOffset, Piece_usGetPitchTick(G_STRING, pxPiece->xGoal.xGString.ucFingerOffset));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ece:	339a      	adds	r3, #154	; 0x9a
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	461c      	mov	r4, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002eda:	339a      	adds	r3, #154	; 0x9a
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	4619      	mov	r1, r3
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	f7ff ff65 	bl	8002db0 <Piece_usGetPitchTick>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4621      	mov	r1, r4
 8002eec:	4878      	ldr	r0, [pc, #480]	; (80030d0 <Piece_Debug_vPrintGoal+0x224>)
 8002eee:	f00a fe65 	bl	800dbbc <iprintf>

		G_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(G_STRING, pxPiece->xGoal.xGString.ucFingerOffset);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ef8:	339a      	adds	r3, #154	; 0x9a
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	4619      	mov	r1, r3
 8002efe:	2000      	movs	r0, #0
 8002f00:	f7ff ff56 	bl	8002db0 <Piece_usGetPitchTick>
 8002f04:	4603      	mov	r3, r0
 8002f06:	461a      	mov	r2, r3
 8002f08:	4b72      	ldr	r3, [pc, #456]	; (80030d4 <Piece_Debug_vPrintGoal+0x228>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	62da      	str	r2, [r3, #44]	; 0x2c
		G_TIMER_HANDLE.Instance->CCR1 = G_TIMER_HANDLE.Instance->ARR/2;
 8002f0e:	4b71      	ldr	r3, [pc, #452]	; (80030d4 <Piece_Debug_vPrintGoal+0x228>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f14:	4b6f      	ldr	r3, [pc, #444]	; (80030d4 <Piece_Debug_vPrintGoal+0x228>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	0852      	lsrs	r2, r2, #1
 8002f1a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	486d      	ldr	r0, [pc, #436]	; (80030d4 <Piece_Debug_vPrintGoal+0x228>)
 8002f20:	f005 fad8 	bl	80084d4 <HAL_TIM_PWM_Start_IT>


		uint8_t ucGFingeringOffset = Piece_ucGetFingeringIndex(G_STRING, pxPiece->xGoal.xGString.ucFingerOffset);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f2a:	339a      	adds	r3, #154	; 0x9a
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	4619      	mov	r1, r3
 8002f30:	2000      	movs	r0, #0
 8002f32:	f7ff ff77 	bl	8002e24 <Piece_ucGetFingeringIndex>
 8002f36:	4603      	mov	r3, r0
 8002f38:	73fb      	strb	r3, [r7, #15]
		WS2812B_vSetLED(&xWS2812B, ucGFingeringOffset, 255, 0, 0);
 8002f3a:	7bf9      	ldrb	r1, [r7, #15]
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	2300      	movs	r3, #0
 8002f42:	22ff      	movs	r2, #255	; 0xff
 8002f44:	4864      	ldr	r0, [pc, #400]	; (80030d8 <Piece_Debug_vPrintGoal+0x22c>)
 8002f46:	f000 fe94 	bl	8003c72 <WS2812B_vSetLED>
    WS2812B_vSetBrightness(&xWS2812B, 1);
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	4862      	ldr	r0, [pc, #392]	; (80030d8 <Piece_Debug_vPrintGoal+0x22c>)
 8002f4e:	f000 ff0b 	bl	8003d68 <WS2812B_vSetBrightness>
    WS2812B_vSend(&xWS2812B);
 8002f52:	4861      	ldr	r0, [pc, #388]	; (80030d8 <Piece_Debug_vPrintGoal+0x22c>)
 8002f54:	f000 ffda 	bl	8003f0c <WS2812B_vSend>
    WS2812B_vResetLEDs(&xWS2812B);
 8002f58:	485f      	ldr	r0, [pc, #380]	; (80030d8 <Piece_Debug_vPrintGoal+0x22c>)
 8002f5a:	f000 fee9 	bl	8003d30 <WS2812B_vResetLEDs>
 8002f5e:	e003      	b.n	8002f68 <Piece_Debug_vPrintGoal+0xbc>

	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 8002f60:	2100      	movs	r1, #0
 8002f62:	485c      	ldr	r0, [pc, #368]	; (80030d4 <Piece_Debug_vPrintGoal+0x228>)
 8002f64:	f005 fc02 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xDString.bActive)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f6e:	339b      	adds	r3, #155	; 0x9b
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d02e      	beq.n	8002fd4 <Piece_Debug_vPrintGoal+0x128>
	{
		printf("	D: %u, %u\r\n", pxPiece->xGoal.xDString.ucFingerOffset, Piece_usGetPitchTick(D_STRING, pxPiece->xGoal.xDString.ucFingerOffset));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f7c:	339d      	adds	r3, #157	; 0x9d
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	461c      	mov	r4, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f88:	339d      	adds	r3, #157	; 0x9d
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	2001      	movs	r0, #1
 8002f90:	f7ff ff0e 	bl	8002db0 <Piece_usGetPitchTick>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	4621      	mov	r1, r4
 8002f9a:	4850      	ldr	r0, [pc, #320]	; (80030dc <Piece_Debug_vPrintGoal+0x230>)
 8002f9c:	f00a fe0e 	bl	800dbbc <iprintf>

		D_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(D_STRING, pxPiece->xGoal.xDString.ucFingerOffset);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002fa6:	339d      	adds	r3, #157	; 0x9d
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	4619      	mov	r1, r3
 8002fac:	2001      	movs	r0, #1
 8002fae:	f7ff feff 	bl	8002db0 <Piece_usGetPitchTick>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b4a      	ldr	r3, [pc, #296]	; (80030e0 <Piece_Debug_vPrintGoal+0x234>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	62da      	str	r2, [r3, #44]	; 0x2c
		D_TIMER_HANDLE.Instance->CCR1 = D_TIMER_HANDLE.Instance->ARR/2;
 8002fbc:	4b48      	ldr	r3, [pc, #288]	; (80030e0 <Piece_Debug_vPrintGoal+0x234>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc2:	4b47      	ldr	r3, [pc, #284]	; (80030e0 <Piece_Debug_vPrintGoal+0x234>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	0852      	lsrs	r2, r2, #1
 8002fc8:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4844      	ldr	r0, [pc, #272]	; (80030e0 <Piece_Debug_vPrintGoal+0x234>)
 8002fce:	f005 fa81 	bl	80084d4 <HAL_TIM_PWM_Start_IT>
 8002fd2:	e003      	b.n	8002fdc <Piece_Debug_vPrintGoal+0x130>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	4842      	ldr	r0, [pc, #264]	; (80030e0 <Piece_Debug_vPrintGoal+0x234>)
 8002fd8:	f005 fbc8 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xAString.bActive)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002fe2:	339e      	adds	r3, #158	; 0x9e
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d02e      	beq.n	8003048 <Piece_Debug_vPrintGoal+0x19c>
	{
		printf("	A: %u, %u\r\n", pxPiece->xGoal.xAString.ucFingerOffset, Piece_usGetPitchTick(A_STRING, pxPiece->xGoal.xAString.ucFingerOffset));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ff0:	33a0      	adds	r3, #160	; 0xa0
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	461c      	mov	r4, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ffc:	33a0      	adds	r3, #160	; 0xa0
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	2002      	movs	r0, #2
 8003004:	f7ff fed4 	bl	8002db0 <Piece_usGetPitchTick>
 8003008:	4603      	mov	r3, r0
 800300a:	461a      	mov	r2, r3
 800300c:	4621      	mov	r1, r4
 800300e:	4835      	ldr	r0, [pc, #212]	; (80030e4 <Piece_Debug_vPrintGoal+0x238>)
 8003010:	f00a fdd4 	bl	800dbbc <iprintf>

		A_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(A_STRING, pxPiece->xGoal.xAString.ucFingerOffset);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800301a:	33a0      	adds	r3, #160	; 0xa0
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	4619      	mov	r1, r3
 8003020:	2002      	movs	r0, #2
 8003022:	f7ff fec5 	bl	8002db0 <Piece_usGetPitchTick>
 8003026:	4603      	mov	r3, r0
 8003028:	461a      	mov	r2, r3
 800302a:	4b2f      	ldr	r3, [pc, #188]	; (80030e8 <Piece_Debug_vPrintGoal+0x23c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	62da      	str	r2, [r3, #44]	; 0x2c
		A_TIMER_HANDLE.Instance->CCR1 = A_TIMER_HANDLE.Instance->ARR/2;
 8003030:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <Piece_Debug_vPrintGoal+0x23c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003036:	4b2c      	ldr	r3, [pc, #176]	; (80030e8 <Piece_Debug_vPrintGoal+0x23c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	0852      	lsrs	r2, r2, #1
 800303c:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 800303e:	2100      	movs	r1, #0
 8003040:	4829      	ldr	r0, [pc, #164]	; (80030e8 <Piece_Debug_vPrintGoal+0x23c>)
 8003042:	f005 fa47 	bl	80084d4 <HAL_TIM_PWM_Start_IT>
 8003046:	e003      	b.n	8003050 <Piece_Debug_vPrintGoal+0x1a4>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 8003048:	2100      	movs	r1, #0
 800304a:	4827      	ldr	r0, [pc, #156]	; (80030e8 <Piece_Debug_vPrintGoal+0x23c>)
 800304c:	f005 fb8e 	bl	800876c <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xEString.bActive)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003056:	33a1      	adds	r3, #161	; 0xa1
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d02e      	beq.n	80030bc <Piece_Debug_vPrintGoal+0x210>
	{
		printf("	E: %u, %u\r\n", pxPiece->xGoal.xEString.ucFingerOffset, Piece_usGetPitchTick(E_STRING, pxPiece->xGoal.xEString.ucFingerOffset));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003064:	33a3      	adds	r3, #163	; 0xa3
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	461c      	mov	r4, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003070:	33a3      	adds	r3, #163	; 0xa3
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	2003      	movs	r0, #3
 8003078:	f7ff fe9a 	bl	8002db0 <Piece_usGetPitchTick>
 800307c:	4603      	mov	r3, r0
 800307e:	461a      	mov	r2, r3
 8003080:	4621      	mov	r1, r4
 8003082:	481a      	ldr	r0, [pc, #104]	; (80030ec <Piece_Debug_vPrintGoal+0x240>)
 8003084:	f00a fd9a 	bl	800dbbc <iprintf>

		E_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(E_STRING, pxPiece->xGoal.xEString.ucFingerOffset);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800308e:	33a3      	adds	r3, #163	; 0xa3
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	4619      	mov	r1, r3
 8003094:	2003      	movs	r0, #3
 8003096:	f7ff fe8b 	bl	8002db0 <Piece_usGetPitchTick>
 800309a:	4603      	mov	r3, r0
 800309c:	461a      	mov	r2, r3
 800309e:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <Piece_Debug_vPrintGoal+0x244>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	62da      	str	r2, [r3, #44]	; 0x2c
		E_TIMER_HANDLE.Instance->CCR1 = E_TIMER_HANDLE.Instance->ARR/2;
 80030a4:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <Piece_Debug_vPrintGoal+0x244>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030aa:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <Piece_Debug_vPrintGoal+0x244>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	0852      	lsrs	r2, r2, #1
 80030b0:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 80030b2:	2100      	movs	r1, #0
 80030b4:	480e      	ldr	r0, [pc, #56]	; (80030f0 <Piece_Debug_vPrintGoal+0x244>)
 80030b6:	f005 fa0d 	bl	80084d4 <HAL_TIM_PWM_Start_IT>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
	}
}
 80030ba:	e003      	b.n	80030c4 <Piece_Debug_vPrintGoal+0x218>
		HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 80030bc:	2100      	movs	r1, #0
 80030be:	480c      	ldr	r0, [pc, #48]	; (80030f0 <Piece_Debug_vPrintGoal+0x244>)
 80030c0:	f005 fb54 	bl	800876c <HAL_TIM_PWM_Stop_IT>
}
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd90      	pop	{r4, r7, pc}
 80030cc:	0800fdd0 	.word	0x0800fdd0
 80030d0:	0800fdd8 	.word	0x0800fdd8
 80030d4:	2000d200 	.word	0x2000d200
 80030d8:	200047a0 	.word	0x200047a0
 80030dc:	0800fde8 	.word	0x0800fde8
 80030e0:	20004750 	.word	0x20004750
 80030e4:	0800fdf8 	.word	0x0800fdf8
 80030e8:	2000e3cc 	.word	0x2000e3cc
 80030ec:	0800fe08 	.word	0x0800fe08
 80030f0:	20004f20 	.word	0x20004f20

080030f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fa:	4b11      	ldr	r3, [pc, #68]	; (8003140 <HAL_MspInit+0x4c>)
 80030fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fe:	4a10      	ldr	r2, [pc, #64]	; (8003140 <HAL_MspInit+0x4c>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6613      	str	r3, [r2, #96]	; 0x60
 8003106:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <HAL_MspInit+0x4c>)
 8003108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	607b      	str	r3, [r7, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <HAL_MspInit+0x4c>)
 8003114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003116:	4a0a      	ldr	r2, [pc, #40]	; (8003140 <HAL_MspInit+0x4c>)
 8003118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800311c:	6593      	str	r3, [r2, #88]	; 0x58
 800311e:	4b08      	ldr	r3, [pc, #32]	; (8003140 <HAL_MspInit+0x4c>)
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800312a:	2200      	movs	r2, #0
 800312c:	210f      	movs	r1, #15
 800312e:	f06f 0001 	mvn.w	r0, #1
 8003132:	f002 fa7f 	bl	8005634 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40021000 	.word	0x40021000

08003144 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08a      	sub	sp, #40	; 0x28
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800314c:	f107 0314 	add.w	r3, r7, #20
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	609a      	str	r2, [r3, #8]
 8003158:	60da      	str	r2, [r3, #12]
 800315a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a2a      	ldr	r2, [pc, #168]	; (800320c <HAL_ADC_MspInit+0xc8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d14e      	bne.n	8003204 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003166:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	4a29      	ldr	r2, [pc, #164]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 800316c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003172:	4b27      	ldr	r3, [pc, #156]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 8003174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003176:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800317e:	4b24      	ldr	r3, [pc, #144]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 8003180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003182:	4a23      	ldr	r2, [pc, #140]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800318a:	4b21      	ldr	r3, [pc, #132]	; (8003210 <HAL_ADC_MspInit+0xcc>)
 800318c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003196:	230f      	movs	r3, #15
 8003198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800319a:	230b      	movs	r3, #11
 800319c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	481a      	ldr	r0, [pc, #104]	; (8003214 <HAL_ADC_MspInit+0xd0>)
 80031aa:	f002 fcb3 	bl	8005b14 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80031ae:	4b1a      	ldr	r3, [pc, #104]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031b0:	4a1a      	ldr	r2, [pc, #104]	; (800321c <HAL_ADC_MspInit+0xd8>)
 80031b2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80031b4:	4b18      	ldr	r3, [pc, #96]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031ba:	4b17      	ldr	r3, [pc, #92]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80031c0:	4b15      	ldr	r3, [pc, #84]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80031c6:	4b14      	ldr	r3, [pc, #80]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031c8:	2280      	movs	r2, #128	; 0x80
 80031ca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031cc:	4b12      	ldr	r3, [pc, #72]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031d2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031d4:	4b10      	ldr	r3, [pc, #64]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031da:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80031dc:	4b0e      	ldr	r3, [pc, #56]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031de:	2220      	movs	r2, #32
 80031e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80031e2:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80031e8:	480b      	ldr	r0, [pc, #44]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031ea:	f002 fa5b 	bl	80056a4 <HAL_DMA_Init>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80031f4:	f7ff fa2c 	bl	8002650 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a07      	ldr	r2, [pc, #28]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 80031fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80031fe:	4a06      	ldr	r2, [pc, #24]	; (8003218 <HAL_ADC_MspInit+0xd4>)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003204:	bf00      	nop
 8003206:	3728      	adds	r7, #40	; 0x28
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	50040000 	.word	0x50040000
 8003210:	40021000 	.word	0x40021000
 8003214:	48000800 	.word	0x48000800
 8003218:	200050cc 	.word	0x200050cc
 800321c:	40020008 	.word	0x40020008

08003220 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	; 0x28
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003228:	f107 0314 	add.w	r3, r7, #20
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	609a      	str	r2, [r3, #8]
 8003234:	60da      	str	r2, [r3, #12]
 8003236:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a17      	ldr	r2, [pc, #92]	; (800329c <HAL_I2C_MspInit+0x7c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d128      	bne.n	8003294 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003242:	4b17      	ldr	r3, [pc, #92]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 8003244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003246:	4a16      	ldr	r2, [pc, #88]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 8003248:	f043 0302 	orr.w	r3, r3, #2
 800324c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800324e:	4b14      	ldr	r3, [pc, #80]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 8003250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800325a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800325e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003260:	2312      	movs	r3, #18
 8003262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003264:	2301      	movs	r3, #1
 8003266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003268:	2303      	movs	r3, #3
 800326a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800326c:	2304      	movs	r3, #4
 800326e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003270:	f107 0314 	add.w	r3, r7, #20
 8003274:	4619      	mov	r1, r3
 8003276:	480b      	ldr	r0, [pc, #44]	; (80032a4 <HAL_I2C_MspInit+0x84>)
 8003278:	f002 fc4c 	bl	8005b14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800327c:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 800327e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003280:	4a07      	ldr	r2, [pc, #28]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 8003282:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003286:	6593      	str	r3, [r2, #88]	; 0x58
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <HAL_I2C_MspInit+0x80>)
 800328a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003294:	bf00      	nop
 8003296:	3728      	adds	r7, #40	; 0x28
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40005400 	.word	0x40005400
 80032a0:	40021000 	.word	0x40021000
 80032a4:	48000400 	.word	0x48000400

080032a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	; 0x28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b0:	f107 0314 	add.w	r3, r7, #20
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	605a      	str	r2, [r3, #4]
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	60da      	str	r2, [r3, #12]
 80032be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a25      	ldr	r2, [pc, #148]	; (800335c <HAL_SPI_MspInit+0xb4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d144      	bne.n	8003354 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ce:	4a24      	ldr	r2, [pc, #144]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032d4:	6613      	str	r3, [r2, #96]	; 0x60
 80032d6:	4b22      	ldr	r3, [pc, #136]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e2:	4b1f      	ldr	r3, [pc, #124]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e6:	4a1e      	ldr	r2, [pc, #120]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032e8:	f043 0301 	orr.w	r3, r3, #1
 80032ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032ee:	4b1c      	ldr	r3, [pc, #112]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032fa:	4b19      	ldr	r3, [pc, #100]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 80032fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fe:	4a18      	ldr	r2, [pc, #96]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 8003300:	f043 0302 	orr.w	r3, r3, #2
 8003304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003306:	4b16      	ldr	r3, [pc, #88]	; (8003360 <HAL_SPI_MspInit+0xb8>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003312:	2320      	movs	r3, #32
 8003314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003316:	2302      	movs	r3, #2
 8003318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331e:	2303      	movs	r3, #3
 8003320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003322:	2305      	movs	r3, #5
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003326:	f107 0314 	add.w	r3, r7, #20
 800332a:	4619      	mov	r1, r3
 800332c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003330:	f002 fbf0 	bl	8005b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003334:	2330      	movs	r3, #48	; 0x30
 8003336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003338:	2302      	movs	r3, #2
 800333a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333c:	2300      	movs	r3, #0
 800333e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003340:	2303      	movs	r3, #3
 8003342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003344:	2305      	movs	r3, #5
 8003346:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003348:	f107 0314 	add.w	r3, r7, #20
 800334c:	4619      	mov	r1, r3
 800334e:	4805      	ldr	r0, [pc, #20]	; (8003364 <HAL_SPI_MspInit+0xbc>)
 8003350:	f002 fbe0 	bl	8005b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003354:	bf00      	nop
 8003356:	3728      	adds	r7, #40	; 0x28
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40013000 	.word	0x40013000
 8003360:	40021000 	.word	0x40021000
 8003364:	48000400 	.word	0x48000400

08003368 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a80      	ldr	r2, [pc, #512]	; (8003578 <HAL_TIM_PWM_MspInit+0x210>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d10c      	bne.n	8003394 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800337a:	4b80      	ldr	r3, [pc, #512]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 800337c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800337e:	4a7f      	ldr	r2, [pc, #508]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 8003380:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003384:	6613      	str	r3, [r2, #96]	; 0x60
 8003386:	4b7d      	ldr	r3, [pc, #500]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 8003388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003392:	e0ed      	b.n	8003570 <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM3)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a79      	ldr	r2, [pc, #484]	; (8003580 <HAL_TIM_PWM_MspInit+0x218>)
 800339a:	4293      	cmp	r3, r2
 800339c:	f040 809a 	bne.w	80034d4 <HAL_TIM_PWM_MspInit+0x16c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033a0:	4b76      	ldr	r3, [pc, #472]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80033a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a4:	4a75      	ldr	r2, [pc, #468]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80033a6:	f043 0302 	orr.w	r3, r3, #2
 80033aa:	6593      	str	r3, [r2, #88]	; 0x58
 80033ac:	4b73      	ldr	r3, [pc, #460]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80033ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 80033b8:	4b72      	ldr	r3, [pc, #456]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033ba:	4a73      	ldr	r2, [pc, #460]	; (8003588 <HAL_TIM_PWM_MspInit+0x220>)
 80033bc:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Request = DMA_REQUEST_5;
 80033be:	4b71      	ldr	r3, [pc, #452]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033c0:	2205      	movs	r2, #5
 80033c2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033c4:	4b6f      	ldr	r3, [pc, #444]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033c6:	2210      	movs	r2, #16
 80033c8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80033ca:	4b6e      	ldr	r3, [pc, #440]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80033d0:	4b6c      	ldr	r3, [pc, #432]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033d2:	2280      	movs	r2, #128	; 0x80
 80033d4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033d6:	4b6b      	ldr	r3, [pc, #428]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033dc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033de:	4b69      	ldr	r3, [pc, #420]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033e4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80033e6:	4b67      	ldr	r3, [pc, #412]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80033ec:	4b65      	ldr	r3, [pc, #404]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80033f2:	4864      	ldr	r0, [pc, #400]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 80033f4:	f002 f956 	bl	80056a4 <HAL_DMA_Init>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_TIM_PWM_MspInit+0x9a>
      Error_Handler();
 80033fe:	f7ff f927 	bl	8002650 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a5f      	ldr	r2, [pc, #380]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 8003406:	625a      	str	r2, [r3, #36]	; 0x24
 8003408:	4a5e      	ldr	r2, [pc, #376]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a5c      	ldr	r2, [pc, #368]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 8003412:	639a      	str	r2, [r3, #56]	; 0x38
 8003414:	4a5b      	ldr	r2, [pc, #364]	; (8003584 <HAL_TIM_PWM_MspInit+0x21c>)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 800341a:	4b5c      	ldr	r3, [pc, #368]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 800341c:	4a5c      	ldr	r2, [pc, #368]	; (8003590 <HAL_TIM_PWM_MspInit+0x228>)
 800341e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_5;
 8003420:	4b5a      	ldr	r3, [pc, #360]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003422:	2205      	movs	r2, #5
 8003424:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003426:	4b59      	ldr	r3, [pc, #356]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003428:	2210      	movs	r2, #16
 800342a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800342c:	4b57      	ldr	r3, [pc, #348]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 800342e:	2200      	movs	r2, #0
 8003430:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003432:	4b56      	ldr	r3, [pc, #344]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003438:	4b54      	ldr	r3, [pc, #336]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 800343a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800343e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003440:	4b52      	ldr	r3, [pc, #328]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003442:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003446:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 8003448:	4b50      	ldr	r3, [pc, #320]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 800344a:	2200      	movs	r2, #0
 800344c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800344e:	4b4f      	ldr	r3, [pc, #316]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003450:	2200      	movs	r2, #0
 8003452:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8003454:	484d      	ldr	r0, [pc, #308]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003456:	f002 f925 	bl	80056a4 <HAL_DMA_Init>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <HAL_TIM_PWM_MspInit+0xfc>
      Error_Handler();
 8003460:	f7ff f8f6 	bl	8002650 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a49      	ldr	r2, [pc, #292]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 8003468:	62da      	str	r2, [r3, #44]	; 0x2c
 800346a:	4a48      	ldr	r2, [pc, #288]	; (800358c <HAL_TIM_PWM_MspInit+0x224>)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8003470:	4b48      	ldr	r3, [pc, #288]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 8003472:	4a49      	ldr	r2, [pc, #292]	; (8003598 <HAL_TIM_PWM_MspInit+0x230>)
 8003474:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Request = DMA_REQUEST_5;
 8003476:	4b47      	ldr	r3, [pc, #284]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 8003478:	2205      	movs	r2, #5
 800347a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800347c:	4b45      	ldr	r3, [pc, #276]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 800347e:	2210      	movs	r2, #16
 8003480:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003482:	4b44      	ldr	r3, [pc, #272]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 8003484:	2200      	movs	r2, #0
 8003486:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8003488:	4b42      	ldr	r3, [pc, #264]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 800348a:	2280      	movs	r2, #128	; 0x80
 800348c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800348e:	4b41      	ldr	r3, [pc, #260]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 8003490:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003494:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003496:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 8003498:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800349c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 800349e:	4b3d      	ldr	r3, [pc, #244]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 80034a4:	4b3b      	ldr	r3, [pc, #236]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80034aa:	483a      	ldr	r0, [pc, #232]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034ac:	f002 f8fa 	bl	80056a4 <HAL_DMA_Init>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <HAL_TIM_PWM_MspInit+0x152>
      Error_Handler();
 80034b6:	f7ff f8cb 	bl	8002650 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a35      	ldr	r2, [pc, #212]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
 80034c0:	4a34      	ldr	r2, [pc, #208]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a32      	ldr	r2, [pc, #200]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034ca:	621a      	str	r2, [r3, #32]
 80034cc:	4a31      	ldr	r2, [pc, #196]	; (8003594 <HAL_TIM_PWM_MspInit+0x22c>)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6293      	str	r3, [r2, #40]	; 0x28
}
 80034d2:	e04d      	b.n	8003570 <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM8)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a30      	ldr	r2, [pc, #192]	; (800359c <HAL_TIM_PWM_MspInit+0x234>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d137      	bne.n	800354e <HAL_TIM_PWM_MspInit+0x1e6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80034de:	4b27      	ldr	r3, [pc, #156]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80034e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034e2:	4a26      	ldr	r2, [pc, #152]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80034e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80034e8:	6613      	str	r3, [r2, #96]	; 0x60
 80034ea:	4b24      	ldr	r3, [pc, #144]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 80034ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034f2:	60fb      	str	r3, [r7, #12]
 80034f4:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch2.Instance = DMA2_Channel7;
 80034f6:	4b2a      	ldr	r3, [pc, #168]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 80034f8:	4a2a      	ldr	r2, [pc, #168]	; (80035a4 <HAL_TIM_PWM_MspInit+0x23c>)
 80034fa:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Request = DMA_REQUEST_7;
 80034fc:	4b28      	ldr	r3, [pc, #160]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 80034fe:	2207      	movs	r2, #7
 8003500:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003502:	4b27      	ldr	r3, [pc, #156]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003504:	2210      	movs	r2, #16
 8003506:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003508:	4b25      	ldr	r3, [pc, #148]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 800350a:	2200      	movs	r2, #0
 800350c:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003510:	2280      	movs	r2, #128	; 0x80
 8003512:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003514:	4b22      	ldr	r3, [pc, #136]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003516:	f44f 7280 	mov.w	r2, #256	; 0x100
 800351a:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800351c:	4b20      	ldr	r3, [pc, #128]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 800351e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003522:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8003524:	4b1e      	ldr	r3, [pc, #120]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003526:	2200      	movs	r2, #0
 8003528:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800352a:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 800352c:	2200      	movs	r2, #0
 800352e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8003530:	481b      	ldr	r0, [pc, #108]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003532:	f002 f8b7 	bl	80056a4 <HAL_DMA_Init>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_TIM_PWM_MspInit+0x1d8>
      Error_Handler();
 800353c:	f7ff f888 	bl	8002650 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a17      	ldr	r2, [pc, #92]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003544:	629a      	str	r2, [r3, #40]	; 0x28
 8003546:	4a16      	ldr	r2, [pc, #88]	; (80035a0 <HAL_TIM_PWM_MspInit+0x238>)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6293      	str	r3, [r2, #40]	; 0x28
}
 800354c:	e010      	b.n	8003570 <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM15)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a15      	ldr	r2, [pc, #84]	; (80035a8 <HAL_TIM_PWM_MspInit+0x240>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d10b      	bne.n	8003570 <HAL_TIM_PWM_MspInit+0x208>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003558:	4b08      	ldr	r3, [pc, #32]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 800355a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355c:	4a07      	ldr	r2, [pc, #28]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 800355e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003562:	6613      	str	r3, [r2, #96]	; 0x60
 8003564:	4b05      	ldr	r3, [pc, #20]	; (800357c <HAL_TIM_PWM_MspInit+0x214>)
 8003566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356c:	60bb      	str	r3, [r7, #8]
 800356e:	68bb      	ldr	r3, [r7, #8]
}
 8003570:	bf00      	nop
 8003572:	3718      	adds	r7, #24
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40012c00 	.word	0x40012c00
 800357c:	40021000 	.word	0x40021000
 8003580:	40000400 	.word	0x40000400
 8003584:	20005114 	.word	0x20005114
 8003588:	4002006c 	.word	0x4002006c
 800358c:	20004f6c 	.word	0x20004f6c
 8003590:	4002001c 	.word	0x4002001c
 8003594:	2000d250 	.word	0x2000d250
 8003598:	40020030 	.word	0x40020030
 800359c:	40013400 	.word	0x40013400
 80035a0:	2000362c 	.word	0x2000362c
 80035a4:	40020480 	.word	0x40020480
 80035a8:	40014000 	.word	0x40014000

080035ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a13      	ldr	r2, [pc, #76]	; (8003608 <HAL_TIM_Base_MspInit+0x5c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d10c      	bne.n	80035d8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80035be:	4b13      	ldr	r3, [pc, #76]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c2:	4a12      	ldr	r2, [pc, #72]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035c8:	6613      	str	r3, [r2, #96]	; 0x60
 80035ca:	4b10      	ldr	r3, [pc, #64]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80035d6:	e010      	b.n	80035fa <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a0c      	ldr	r2, [pc, #48]	; (8003610 <HAL_TIM_Base_MspInit+0x64>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d10b      	bne.n	80035fa <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80035e2:	4b0a      	ldr	r3, [pc, #40]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e6:	4a09      	ldr	r2, [pc, #36]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035ec:	6613      	str	r3, [r2, #96]	; 0x60
 80035ee:	4b07      	ldr	r3, [pc, #28]	; (800360c <HAL_TIM_Base_MspInit+0x60>)
 80035f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035f6:	60bb      	str	r3, [r7, #8]
 80035f8:	68bb      	ldr	r3, [r7, #8]
}
 80035fa:	bf00      	nop
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40014400 	.word	0x40014400
 800360c:	40021000 	.word	0x40021000
 8003610:	40014800 	.word	0x40014800

08003614 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08e      	sub	sp, #56	; 0x38
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a76      	ldr	r2, [pc, #472]	; (800380c <HAL_TIM_MspPostInit+0x1f8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d11e      	bne.n	8003674 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003636:	4b76      	ldr	r3, [pc, #472]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800363a:	4a75      	ldr	r2, [pc, #468]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003642:	4b73      	ldr	r3, [pc, #460]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	623b      	str	r3, [r7, #32]
 800364c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800364e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003652:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003654:	2302      	movs	r3, #2
 8003656:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003660:	2301      	movs	r3, #1
 8003662:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003668:	4619      	mov	r1, r3
 800366a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800366e:	f002 fa51 	bl	8005b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003672:	e0c7      	b.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM3)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a66      	ldr	r2, [pc, #408]	; (8003814 <HAL_TIM_MspPostInit+0x200>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d138      	bne.n	80036f0 <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800367e:	4b64      	ldr	r3, [pc, #400]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003682:	4a63      	ldr	r2, [pc, #396]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800368a:	4b61      	ldr	r3, [pc, #388]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 800368c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	61fb      	str	r3, [r7, #28]
 8003694:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003696:	4b5e      	ldr	r3, [pc, #376]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800369a:	4a5d      	ldr	r2, [pc, #372]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 800369c:	f043 0304 	orr.w	r3, r3, #4
 80036a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036a2:	4b5b      	ldr	r3, [pc, #364]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 80036a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	61bb      	str	r3, [r7, #24]
 80036ac:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036ae:	2303      	movs	r3, #3
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b2:	2302      	movs	r3, #2
 80036b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ba:	2300      	movs	r3, #0
 80036bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036be:	2302      	movs	r3, #2
 80036c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036c6:	4619      	mov	r1, r3
 80036c8:	4853      	ldr	r0, [pc, #332]	; (8003818 <HAL_TIM_MspPostInit+0x204>)
 80036ca:	f002 fa23 	bl	8005b14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80036ce:	2340      	movs	r3, #64	; 0x40
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d2:	2302      	movs	r3, #2
 80036d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036da:	2300      	movs	r3, #0
 80036dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036de:	2302      	movs	r3, #2
 80036e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036e6:	4619      	mov	r1, r3
 80036e8:	484c      	ldr	r0, [pc, #304]	; (800381c <HAL_TIM_MspPostInit+0x208>)
 80036ea:	f002 fa13 	bl	8005b14 <HAL_GPIO_Init>
}
 80036ee:	e089      	b.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM8)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a4a      	ldr	r2, [pc, #296]	; (8003820 <HAL_TIM_MspPostInit+0x20c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d11c      	bne.n	8003734 <HAL_TIM_MspPostInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036fa:	4b45      	ldr	r3, [pc, #276]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 80036fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fe:	4a44      	ldr	r2, [pc, #272]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003700:	f043 0304 	orr.w	r3, r3, #4
 8003704:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003706:	4b42      	ldr	r3, [pc, #264]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003712:	2380      	movs	r3, #128	; 0x80
 8003714:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003716:	2302      	movs	r3, #2
 8003718:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371e:	2300      	movs	r3, #0
 8003720:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003722:	2303      	movs	r3, #3
 8003724:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003726:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800372a:	4619      	mov	r1, r3
 800372c:	483b      	ldr	r0, [pc, #236]	; (800381c <HAL_TIM_MspPostInit+0x208>)
 800372e:	f002 f9f1 	bl	8005b14 <HAL_GPIO_Init>
}
 8003732:	e067      	b.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM15)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a3a      	ldr	r2, [pc, #232]	; (8003824 <HAL_TIM_MspPostInit+0x210>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d11d      	bne.n	800377a <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800373e:	4b34      	ldr	r3, [pc, #208]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003742:	4a33      	ldr	r2, [pc, #204]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003744:	f043 0302 	orr.w	r3, r3, #2
 8003748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800374a:	4b31      	ldr	r3, [pc, #196]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 800374c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003756:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375c:	2302      	movs	r3, #2
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003760:	2300      	movs	r3, #0
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003764:	2300      	movs	r3, #0
 8003766:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8003768:	230e      	movs	r3, #14
 800376a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800376c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003770:	4619      	mov	r1, r3
 8003772:	4829      	ldr	r0, [pc, #164]	; (8003818 <HAL_TIM_MspPostInit+0x204>)
 8003774:	f002 f9ce 	bl	8005b14 <HAL_GPIO_Init>
}
 8003778:	e044      	b.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM16)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2a      	ldr	r2, [pc, #168]	; (8003828 <HAL_TIM_MspPostInit+0x214>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d11d      	bne.n	80037c0 <HAL_TIM_MspPostInit+0x1ac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003784:	4b22      	ldr	r3, [pc, #136]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003788:	4a21      	ldr	r2, [pc, #132]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 800378a:	f043 0301 	orr.w	r3, r3, #1
 800378e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003790:	4b1f      	ldr	r3, [pc, #124]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800379c:	2340      	movs	r3, #64	; 0x40
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a0:	2302      	movs	r3, #2
 80037a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a4:	2300      	movs	r3, #0
 80037a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a8:	2300      	movs	r3, #0
 80037aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80037ac:	230e      	movs	r3, #14
 80037ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037b4:	4619      	mov	r1, r3
 80037b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ba:	f002 f9ab 	bl	8005b14 <HAL_GPIO_Init>
}
 80037be:	e021      	b.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM17)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a19      	ldr	r2, [pc, #100]	; (800382c <HAL_TIM_MspPostInit+0x218>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d11c      	bne.n	8003804 <HAL_TIM_MspPostInit+0x1f0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ca:	4b11      	ldr	r3, [pc, #68]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 80037cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ce:	4a10      	ldr	r2, [pc, #64]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <HAL_TIM_MspPostInit+0x1fc>)
 80037d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	60bb      	str	r3, [r7, #8]
 80037e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e6:	2302      	movs	r3, #2
 80037e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ea:	2300      	movs	r3, #0
 80037ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ee:	2300      	movs	r3, #0
 80037f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM17;
 80037f2:	230e      	movs	r3, #14
 80037f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037fa:	4619      	mov	r1, r3
 80037fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003800:	f002 f988 	bl	8005b14 <HAL_GPIO_Init>
}
 8003804:	bf00      	nop
 8003806:	3738      	adds	r7, #56	; 0x38
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40012c00 	.word	0x40012c00
 8003810:	40021000 	.word	0x40021000
 8003814:	40000400 	.word	0x40000400
 8003818:	48000400 	.word	0x48000400
 800381c:	48000800 	.word	0x48000800
 8003820:	40013400 	.word	0x40013400
 8003824:	40014000 	.word	0x40014000
 8003828:	40014400 	.word	0x40014400
 800382c:	40014800 	.word	0x40014800

08003830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08a      	sub	sp, #40	; 0x28
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003838:	f107 0314 	add.w	r3, r7, #20
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	609a      	str	r2, [r3, #8]
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a17      	ldr	r2, [pc, #92]	; (80038ac <HAL_UART_MspInit+0x7c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d128      	bne.n	80038a4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003852:	4b17      	ldr	r3, [pc, #92]	; (80038b0 <HAL_UART_MspInit+0x80>)
 8003854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003856:	4a16      	ldr	r2, [pc, #88]	; (80038b0 <HAL_UART_MspInit+0x80>)
 8003858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800385c:	6593      	str	r3, [r2, #88]	; 0x58
 800385e:	4b14      	ldr	r3, [pc, #80]	; (80038b0 <HAL_UART_MspInit+0x80>)
 8003860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003866:	613b      	str	r3, [r7, #16]
 8003868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800386a:	4b11      	ldr	r3, [pc, #68]	; (80038b0 <HAL_UART_MspInit+0x80>)
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386e:	4a10      	ldr	r2, [pc, #64]	; (80038b0 <HAL_UART_MspInit+0x80>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003876:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <HAL_UART_MspInit+0x80>)
 8003878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003882:	230c      	movs	r3, #12
 8003884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	2302      	movs	r3, #2
 8003888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800388e:	2303      	movs	r3, #3
 8003890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003892:	2307      	movs	r3, #7
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003896:	f107 0314 	add.w	r3, r7, #20
 800389a:	4619      	mov	r1, r3
 800389c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038a0:	f002 f938 	bl	8005b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80038a4:	bf00      	nop
 80038a6:	3728      	adds	r7, #40	; 0x28
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40004400 	.word	0x40004400
 80038b0:	40021000 	.word	0x40021000

080038b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08c      	sub	sp, #48	; 0x30
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80038bc:	2300      	movs	r3, #0
 80038be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80038c4:	2200      	movs	r2, #0
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	2036      	movs	r0, #54	; 0x36
 80038ca:	f001 feb3 	bl	8005634 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80038ce:	2036      	movs	r0, #54	; 0x36
 80038d0:	f001 fecc 	bl	800566c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80038d4:	4b1e      	ldr	r3, [pc, #120]	; (8003950 <HAL_InitTick+0x9c>)
 80038d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d8:	4a1d      	ldr	r2, [pc, #116]	; (8003950 <HAL_InitTick+0x9c>)
 80038da:	f043 0310 	orr.w	r3, r3, #16
 80038de:	6593      	str	r3, [r2, #88]	; 0x58
 80038e0:	4b1b      	ldr	r3, [pc, #108]	; (8003950 <HAL_InitTick+0x9c>)
 80038e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e4:	f003 0310 	and.w	r3, r3, #16
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038ec:	f107 0210 	add.w	r2, r7, #16
 80038f0:	f107 0314 	add.w	r3, r7, #20
 80038f4:	4611      	mov	r1, r2
 80038f6:	4618      	mov	r0, r3
 80038f8:	f003 f9fa 	bl	8006cf0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80038fc:	f003 f9cc 	bl	8006c98 <HAL_RCC_GetPCLK1Freq>
 8003900:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003904:	4a13      	ldr	r2, [pc, #76]	; (8003954 <HAL_InitTick+0xa0>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	0c9b      	lsrs	r3, r3, #18
 800390c:	3b01      	subs	r3, #1
 800390e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003910:	4b11      	ldr	r3, [pc, #68]	; (8003958 <HAL_InitTick+0xa4>)
 8003912:	4a12      	ldr	r2, [pc, #72]	; (800395c <HAL_InitTick+0xa8>)
 8003914:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003916:	4b10      	ldr	r3, [pc, #64]	; (8003958 <HAL_InitTick+0xa4>)
 8003918:	f240 32e7 	movw	r2, #999	; 0x3e7
 800391c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800391e:	4a0e      	ldr	r2, [pc, #56]	; (8003958 <HAL_InitTick+0xa4>)
 8003920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003922:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <HAL_InitTick+0xa4>)
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392a:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <HAL_InitTick+0xa4>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003930:	4809      	ldr	r0, [pc, #36]	; (8003958 <HAL_InitTick+0xa4>)
 8003932:	f004 fcaf 	bl	8008294 <HAL_TIM_Base_Init>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d104      	bne.n	8003946 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800393c:	4806      	ldr	r0, [pc, #24]	; (8003958 <HAL_InitTick+0xa4>)
 800393e:	f004 fd01 	bl	8008344 <HAL_TIM_Base_Start_IT>
 8003942:	4603      	mov	r3, r0
 8003944:	e000      	b.n	8003948 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
}
 8003948:	4618      	mov	r0, r3
 800394a:	3730      	adds	r7, #48	; 0x30
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40021000 	.word	0x40021000
 8003954:	431bde83 	.word	0x431bde83
 8003958:	2000e418 	.word	0x2000e418
 800395c:	40001000 	.word	0x40001000

08003960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003964:	e7fe      	b.n	8003964 <NMI_Handler+0x4>

08003966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003966:	b480      	push	{r7}
 8003968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800396a:	e7fe      	b.n	800396a <HardFault_Handler+0x4>

0800396c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003970:	e7fe      	b.n	8003970 <MemManage_Handler+0x4>

08003972 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003972:	b480      	push	{r7}
 8003974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003976:	e7fe      	b.n	8003976 <BusFault_Handler+0x4>

08003978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800397c:	e7fe      	b.n	800397c <UsageFault_Handler+0x4>

0800397e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800397e:	b480      	push	{r7}
 8003980:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003982:	bf00      	nop
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003990:	2001      	movs	r0, #1
 8003992:	f002 fa81 	bl	8005e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003996:	bf00      	nop
 8003998:	bd80      	pop	{r7, pc}

0800399a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800399e:	2002      	movs	r0, #2
 80039a0:	f002 fa7a 	bl	8005e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80039a4:	bf00      	nop
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80039ac:	4802      	ldr	r0, [pc, #8]	; (80039b8 <DMA1_Channel1_IRQHandler+0x10>)
 80039ae:	f001 ffd2 	bl	8005956 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	200050cc 	.word	0x200050cc

080039bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80039c0:	4802      	ldr	r0, [pc, #8]	; (80039cc <DMA1_Channel2_IRQHandler+0x10>)
 80039c2:	f001 ffc8 	bl	8005956 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20004f6c 	.word	0x20004f6c

080039d0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80039d4:	4802      	ldr	r0, [pc, #8]	; (80039e0 <DMA1_Channel3_IRQHandler+0x10>)
 80039d6:	f001 ffbe 	bl	8005956 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	2000d250 	.word	0x2000d250

080039e4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80039e8:	4802      	ldr	r0, [pc, #8]	; (80039f4 <DMA1_Channel6_IRQHandler+0x10>)
 80039ea:	f001 ffb4 	bl	8005956 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20005114 	.word	0x20005114

080039f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if (Timer1 > 0)
 80039fc:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <TIM6_DAC_IRQHandler+0x38>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <TIM6_DAC_IRQHandler+0x18>
	{
		Timer1--;
 8003a04:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <TIM6_DAC_IRQHandler+0x38>)
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <TIM6_DAC_IRQHandler+0x38>)
 8003a0e:	801a      	strh	r2, [r3, #0]
	}

	if (Timer2 > 0)
 8003a10:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <TIM6_DAC_IRQHandler+0x3c>)
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <TIM6_DAC_IRQHandler+0x2c>
	{
		Timer2--;
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <TIM6_DAC_IRQHandler+0x3c>)
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	4b04      	ldr	r3, [pc, #16]	; (8003a34 <TIM6_DAC_IRQHandler+0x3c>)
 8003a22:	801a      	strh	r2, [r3, #0]
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a24:	4804      	ldr	r0, [pc, #16]	; (8003a38 <TIM6_DAC_IRQHandler+0x40>)
 8003a26:	f005 fa85 	bl	8008f34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	20003626 	.word	0x20003626
 8003a34:	20003624 	.word	0x20003624
 8003a38:	2000e418 	.word	0x2000e418

08003a3c <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8003a40:	4802      	ldr	r0, [pc, #8]	; (8003a4c <DMA2_Channel7_IRQHandler+0x10>)
 8003a42:	f001 ff88 	bl	8005956 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8003a46:	bf00      	nop
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	2000362c 	.word	0x2000362c

08003a50 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	e00a      	b.n	8003a78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a62:	f3af 8000 	nop.w
 8003a66:	4601      	mov	r1, r0
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	60ba      	str	r2, [r7, #8]
 8003a6e:	b2ca      	uxtb	r2, r1
 8003a70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3301      	adds	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	dbf0      	blt.n	8003a62 <_read+0x12>
	}

return len;
 8003a80:	687b      	ldr	r3, [r7, #4]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3718      	adds	r7, #24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b086      	sub	sp, #24
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	e009      	b.n	8003ab0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	60ba      	str	r2, [r7, #8]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fd ff17 	bl	80018d8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	3301      	adds	r3, #1
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	dbf1      	blt.n	8003a9c <_write+0x12>
	}
	return len;
 8003ab8:	687b      	ldr	r3, [r7, #4]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <_close>:

int _close(int file)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8003aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aea:	605a      	str	r2, [r3, #4]
	return 0;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <_isatty>:

int _isatty(int file)
{
 8003afa:	b480      	push	{r7}
 8003afc:	b083      	sub	sp, #12
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
	return 1;
 8003b02:	2301      	movs	r3, #1
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b34:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <_sbrk+0x5c>)
 8003b36:	4b15      	ldr	r3, [pc, #84]	; (8003b8c <_sbrk+0x60>)
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b40:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <_sbrk+0x64>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d102      	bne.n	8003b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b48:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <_sbrk+0x64>)
 8003b4a:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <_sbrk+0x68>)
 8003b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b4e:	4b10      	ldr	r3, [pc, #64]	; (8003b90 <_sbrk+0x64>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4413      	add	r3, r2
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d207      	bcs.n	8003b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b5c:	f009 ffee 	bl	800db3c <__errno>
 8003b60:	4603      	mov	r3, r0
 8003b62:	220c      	movs	r2, #12
 8003b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b6a:	e009      	b.n	8003b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b6c:	4b08      	ldr	r3, [pc, #32]	; (8003b90 <_sbrk+0x64>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b72:	4b07      	ldr	r3, [pc, #28]	; (8003b90 <_sbrk+0x64>)
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	4a05      	ldr	r2, [pc, #20]	; (8003b90 <_sbrk+0x64>)
 8003b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20018000 	.word	0x20018000
 8003b8c:	00000400 	.word	0x00000400
 8003b90:	200001e8 	.word	0x200001e8
 8003b94:	20010530 	.word	0x20010530

08003b98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003b9c:	4b15      	ldr	r3, [pc, #84]	; (8003bf4 <SystemInit+0x5c>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba2:	4a14      	ldr	r2, [pc, #80]	; (8003bf4 <SystemInit+0x5c>)
 8003ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003bac:	4b12      	ldr	r3, [pc, #72]	; (8003bf8 <SystemInit+0x60>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a11      	ldr	r2, [pc, #68]	; (8003bf8 <SystemInit+0x60>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003bb8:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <SystemInit+0x60>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003bbe:	4b0e      	ldr	r3, [pc, #56]	; (8003bf8 <SystemInit+0x60>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <SystemInit+0x60>)
 8003bc4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003bc8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003bcc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003bce:	4b0a      	ldr	r3, [pc, #40]	; (8003bf8 <SystemInit+0x60>)
 8003bd0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003bd4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003bd6:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <SystemInit+0x60>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a07      	ldr	r2, [pc, #28]	; (8003bf8 <SystemInit+0x60>)
 8003bdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003be0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003be2:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <SystemInit+0x60>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	619a      	str	r2, [r3, #24]
}
 8003be8:	bf00      	nop
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000ed00 	.word	0xe000ed00
 8003bf8:	40021000 	.word	0x40021000

08003bfc <HAL_TIM_PWM_PulseFinishedCallback>:
extern TIM_HandleTypeDef htim3;

volatile uint8_t ucDataSentFlag = 0;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a05      	ldr	r2, [pc, #20]	; (8003c1c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d103      	bne.n	8003c14 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
	{
		HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f005 f8a0 	bl	8008d54 <HAL_TIM_PWM_Stop_DMA>
	}
}
 8003c14:	bf00      	nop
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	20004fb4 	.word	0x20004fb4

08003c20 <WS2812B_vInit>:
		DMA_HandleTypeDef *pxDMA1Channel1,
		DMA_HandleTypeDef *pxDMA1Channel2,
		DMA_HandleTypeDef *pxDMA1Channel3,
		DMA_HandleTypeDef *pxDMA2Channel1
	)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
	pxWS28182B->pxTimer1 = pxTimer1;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	601a      	str	r2, [r3, #0]
	pxWS28182B->pxTimer2 = pxTimer2;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	605a      	str	r2, [r3, #4]
	pxWS28182B->pxTimer1->Instance->ARR = WS2812B_ARR;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2264      	movs	r2, #100	; 0x64
 8003c42:	62da      	str	r2, [r3, #44]	; 0x2c
	pxWS28182B->pxTimer2->Instance->ARR = WS2812B_ARR;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2264      	movs	r2, #100	; 0x64
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c

	pxWS28182B->pxDMA1Channel1 = pxDMA1Channel1;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	609a      	str	r2, [r3, #8]
	pxWS28182B->pxDMA1Channel2 = pxDMA1Channel2;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	60da      	str	r2, [r3, #12]
	pxWS28182B->pxDMA1Channel3 = pxDMA1Channel3;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	69fa      	ldr	r2, [r7, #28]
 8003c5e:	611a      	str	r2, [r3, #16]
	pxWS28182B->pxDMA2Channel1 = pxDMA2Channel1;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a3a      	ldr	r2, [r7, #32]
 8003c64:	615a      	str	r2, [r3, #20]
}
 8003c66:	bf00      	nop
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <WS2812B_vSetLED>:



void WS2812B_vSetLED(WS2812BHandle_t *pxWS28182B, uint8_t ucLEDIndex, uint8_t ucRed, uint8_t ucGreen, uint8_t ucBlue)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	4608      	mov	r0, r1
 8003c7c:	4611      	mov	r1, r2
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4603      	mov	r3, r0
 8003c82:	70fb      	strb	r3, [r7, #3]
 8003c84:	460b      	mov	r3, r1
 8003c86:	70bb      	strb	r3, [r7, #2]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	707b      	strb	r3, [r7, #1]
	pxWS28182B->pxLEDData[ucLEDIndex].ucIndex = ucLEDIndex;
 8003c8c:	78fb      	ldrb	r3, [r7, #3]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	78fa      	ldrb	r2, [r7, #3]
 8003c9a:	711a      	strb	r2, [r3, #4]
	pxWS28182B->pxLEDData[ucLEDIndex].ucGreen = ucGreen;
 8003c9c:	78fb      	ldrb	r3, [r7, #3]
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	787a      	ldrb	r2, [r7, #1]
 8003caa:	715a      	strb	r2, [r3, #5]
	pxWS28182B->pxLEDData[ucLEDIndex].ucRed = ucRed;
 8003cac:	78fb      	ldrb	r3, [r7, #3]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	4413      	add	r3, r2
 8003cb8:	78ba      	ldrb	r2, [r7, #2]
 8003cba:	719a      	strb	r2, [r3, #6]
	pxWS28182B->pxLEDData[ucLEDIndex].ucBlue = ucBlue;
 8003cbc:	78fb      	ldrb	r3, [r7, #3]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	7c3a      	ldrb	r2, [r7, #16]
 8003cca:	71da      	strb	r2, [r3, #7]
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <WS2812B_vResetLED>:


void WS2812B_vResetLED(WS2812BHandle_t *pxWS28182B, uint8_t ucLEDIndex)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	70fb      	strb	r3, [r7, #3]
	pxWS28182B->pxLEDData[ucLEDIndex].ucIndex = ucLEDIndex;
 8003ce4:	78fb      	ldrb	r3, [r7, #3]
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	78fa      	ldrb	r2, [r7, #3]
 8003cf2:	711a      	strb	r2, [r3, #4]
	pxWS28182B->pxLEDData[ucLEDIndex].ucGreen = 0;
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	2200      	movs	r2, #0
 8003d02:	715a      	strb	r2, [r3, #5]
	pxWS28182B->pxLEDData[ucLEDIndex].ucRed = 0;
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	2200      	movs	r2, #0
 8003d12:	719a      	strb	r2, [r3, #6]
	pxWS28182B->pxLEDData[ucLEDIndex].ucBlue = 0;
 8003d14:	78fb      	ldrb	r3, [r7, #3]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	2200      	movs	r2, #0
 8003d22:	71da      	strb	r2, [r3, #7]
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <WS2812B_vResetLEDs>:


void WS2812B_vResetLEDs(WS2812BHandle_t *pxWS28182B)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	// [!] faster way to reset with memclr
	for (int8_t i = 0; i < LED_COUNT; i++)
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]
 8003d3c:	e00a      	b.n	8003d54 <WS2812B_vResetLEDs+0x24>
	{
		WS2812B_vResetLED(pxWS28182B, i);
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
 8003d40:	4619      	mov	r1, r3
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff ffc8 	bl	8003cd8 <WS2812B_vResetLED>
	for (int8_t i = 0; i < LED_COUNT; i++)
 8003d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	73fb      	strb	r3, [r7, #15]
 8003d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d58:	2b1f      	cmp	r3, #31
 8003d5a:	ddf0      	ble.n	8003d3e <WS2812B_vResetLEDs+0xe>
	}
}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
	...

08003d68 <WS2812B_vSetBrightness>:


// Credits to Controllers Tech
void WS2812B_vSetBrightness(WS2812BHandle_t *pxWS28182B, int brightness)
{
 8003d68:	b5b0      	push	{r4, r5, r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
#if USE_BRIGHTNESS
	if (brightness > 45) brightness = 45;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b2d      	cmp	r3, #45	; 0x2d
 8003d76:	dd01      	ble.n	8003d7c <WS2812B_vSetBrightness+0x14>
 8003d78:	232d      	movs	r3, #45	; 0x2d
 8003d7a:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < LED_COUNT; i++)
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	e0b4      	b.n	8003eec <WS2812B_vSetBrightness+0x184>
	{
		pxWS28182B->pxLEDBrightness[i].ucIndex = pxWS28182B->pxLEDData[i].ucIndex;
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	7919      	ldrb	r1, [r3, #4]
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	4413      	add	r3, r2
 8003d9c:	460a      	mov	r2, r1
 8003d9e:	711a      	strb	r2, [r3, #4]

		float angle = 90 - brightness;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8003da6:	ee07 3a90 	vmov	s15, r3
 8003daa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dae:	edc7 7a02 	vstr	s15, [r7, #8]
		angle = angle*M_PI / 180;
 8003db2:	68b8      	ldr	r0, [r7, #8]
 8003db4:	f7fc fbc0 	bl	8000538 <__aeabi_f2d>
 8003db8:	a352      	add	r3, pc, #328	; (adr r3, 8003f04 <WS2812B_vSetBrightness+0x19c>)
 8003dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbe:	f7fc fc13 	bl	80005e8 <__aeabi_dmul>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4619      	mov	r1, r3
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	4b4c      	ldr	r3, [pc, #304]	; (8003f00 <WS2812B_vSetBrightness+0x198>)
 8003dd0:	f7fc fd34 	bl	800083c <__aeabi_ddiv>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4610      	mov	r0, r2
 8003dda:	4619      	mov	r1, r3
 8003ddc:	f7fc fee6 	bl	8000bac <__aeabi_d2f>
 8003de0:	4603      	mov	r3, r0
 8003de2:	60bb      	str	r3, [r7, #8]
		pxWS28182B->pxLEDBrightness[i].ucGreen = (pxWS28182B->pxLEDData[i].ucGreen)/(tan(angle));
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	4413      	add	r3, r2
 8003df0:	795b      	ldrb	r3, [r3, #5]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fc fb8e 	bl	8000514 <__aeabi_i2d>
 8003df8:	4604      	mov	r4, r0
 8003dfa:	460d      	mov	r5, r1
 8003dfc:	68b8      	ldr	r0, [r7, #8]
 8003dfe:	f7fc fb9b 	bl	8000538 <__aeabi_f2d>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	ec43 2b10 	vmov	d0, r2, r3
 8003e0a:	f00a fea5 	bl	800eb58 <tan>
 8003e0e:	ec53 2b10 	vmov	r2, r3, d0
 8003e12:	4620      	mov	r0, r4
 8003e14:	4629      	mov	r1, r5
 8003e16:	f7fc fd11 	bl	800083c <__aeabi_ddiv>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	4610      	mov	r0, r2
 8003e20:	4619      	mov	r1, r3
 8003e22:	f7fc fea3 	bl	8000b6c <__aeabi_d2uiz>
 8003e26:	4603      	mov	r3, r0
 8003e28:	b2d9      	uxtb	r1, r3
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	460a      	mov	r2, r1
 8003e38:	715a      	strb	r2, [r3, #5]
		pxWS28182B->pxLEDBrightness[i].ucRed = (pxWS28182B->pxLEDData[i].ucRed)/(tan(angle));
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	799b      	ldrb	r3, [r3, #6]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fc fb63 	bl	8000514 <__aeabi_i2d>
 8003e4e:	4604      	mov	r4, r0
 8003e50:	460d      	mov	r5, r1
 8003e52:	68b8      	ldr	r0, [r7, #8]
 8003e54:	f7fc fb70 	bl	8000538 <__aeabi_f2d>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	ec43 2b10 	vmov	d0, r2, r3
 8003e60:	f00a fe7a 	bl	800eb58 <tan>
 8003e64:	ec53 2b10 	vmov	r2, r3, d0
 8003e68:	4620      	mov	r0, r4
 8003e6a:	4629      	mov	r1, r5
 8003e6c:	f7fc fce6 	bl	800083c <__aeabi_ddiv>
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	4610      	mov	r0, r2
 8003e76:	4619      	mov	r1, r3
 8003e78:	f7fc fe78 	bl	8000b6c <__aeabi_d2uiz>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	b2d9      	uxtb	r1, r3
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4413      	add	r3, r2
 8003e8c:	460a      	mov	r2, r1
 8003e8e:	719a      	strb	r2, [r3, #6]
		pxWS28182B->pxLEDBrightness[i].ucBlue = (pxWS28182B->pxLEDData[i].ucBlue)/(tan(angle));
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	79db      	ldrb	r3, [r3, #7]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fc fb38 	bl	8000514 <__aeabi_i2d>
 8003ea4:	4604      	mov	r4, r0
 8003ea6:	460d      	mov	r5, r1
 8003ea8:	68b8      	ldr	r0, [r7, #8]
 8003eaa:	f7fc fb45 	bl	8000538 <__aeabi_f2d>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	ec43 2b10 	vmov	d0, r2, r3
 8003eb6:	f00a fe4f 	bl	800eb58 <tan>
 8003eba:	ec53 2b10 	vmov	r2, r3, d0
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	f7fc fcbb 	bl	800083c <__aeabi_ddiv>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f7fc fe4d 	bl	8000b6c <__aeabi_d2uiz>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	b2d9      	uxtb	r1, r3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	460a      	mov	r2, r1
 8003ee4:	71da      	strb	r2, [r3, #7]
	for (int i = 0; i < LED_COUNT; i++)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b1f      	cmp	r3, #31
 8003ef0:	f77f af47 	ble.w	8003d82 <WS2812B_vSetBrightness+0x1a>
	}
#endif
}
 8003ef4:	bf00      	nop
 8003ef6:	bf00      	nop
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bdb0      	pop	{r4, r5, r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40668000 	.word	0x40668000
 8003f04:	54442d18 	.word	0x54442d18
 8003f08:	400921fb 	.word	0x400921fb

08003f0c <WS2812B_vSend>:




void WS2812B_vSend(WS2812BHandle_t *pxWS28182B)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
	uint32_t indx = 0;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
	uint32_t color;

	for (int i = 0; i < LED_COUNT; i++)
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61bb      	str	r3, [r7, #24]
 8003f1c:	e03e      	b.n	8003f9c <WS2812B_vSend+0x90>
	{
		color = ((pxWS28182B->pxLEDBrightness[i].ucGreen<<16) | (pxWS28182B->pxLEDBrightness[i].ucRed<<8) | (pxWS28182B->pxLEDBrightness[i].ucBlue));
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	795b      	ldrb	r3, [r3, #5]
 8003f2c:	041a      	lsls	r2, r3, #16
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	799b      	ldrb	r3, [r3, #6]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	79db      	ldrb	r3, [r3, #7]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

		for (int i = 23; i >= 0; i--)
 8003f52:	2317      	movs	r3, #23
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e01b      	b.n	8003f90 <WS2812B_vSend+0x84>
		{
			if (color & (1 << i))
 8003f58:	2201      	movs	r2, #1
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4013      	ands	r3, r2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d006      	beq.n	8003f78 <WS2812B_vSend+0x6c>
			{
				pxWS28182B->pwmData[indx] = WS2812B_T1H_TICKS;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	320c      	adds	r2, #12
 8003f70:	2140      	movs	r1, #64	; 0x40
 8003f72:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003f76:	e005      	b.n	8003f84 <WS2812B_vSend+0x78>
			}
			else
			{
				pxWS28182B->pwmData[indx] = WS2812B_T0H_TICKS;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	320c      	adds	r2, #12
 8003f7e:	2120      	movs	r1, #32
 8003f80:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
			indx++;
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	3301      	adds	r3, #1
 8003f88:	61fb      	str	r3, [r7, #28]
		for (int i = 23; i >= 0; i--)
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	dae0      	bge.n	8003f58 <WS2812B_vSend+0x4c>
	for (int i = 0; i < LED_COUNT; i++)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	2b1f      	cmp	r3, #31
 8003fa0:	ddbd      	ble.n	8003f1e <WS2812B_vSend+0x12>
		}
	}

	for (int i = 0; i < 50; i++)
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	e00b      	b.n	8003fc0 <WS2812B_vSend+0xb4>
	{
		pxWS28182B->pwmData[indx] = 0;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69fa      	ldr	r2, [r7, #28]
 8003fac:	320c      	adds	r2, #12
 8003fae:	2100      	movs	r1, #0
 8003fb0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indx++;
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 50; i++)
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	613b      	str	r3, [r7, #16]
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b31      	cmp	r3, #49	; 0x31
 8003fc4:	ddf0      	ble.n	8003fa8 <WS2812B_vSend+0x9c>
	}

	HAL_TIM_PWM_Start_DMA(pxWS28182B->pxTimer1, TIM_CHANNEL_1, (uint32_t *)pxWS28182B->pwmData, indx);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f103 0218 	add.w	r2, r3, #24
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	f004 fca5 	bl	8008924 <HAL_TIM_PWM_Start_DMA>
	// [!] semaphore wait or osdelay
	//while (!ucDataSentFlag) {};
	ucDataSentFlag = 0;
 8003fda:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <WS2812B_vSend+0xdc>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	3720      	adds	r7, #32
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	200001ec 	.word	0x200001ec

08003fec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004024 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ff0:	f7ff fdd2 	bl	8003b98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003ff4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003ff6:	e003      	b.n	8004000 <LoopCopyDataInit>

08003ff8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003ff8:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003ffa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003ffc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003ffe:	3104      	adds	r1, #4

08004000 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004000:	480a      	ldr	r0, [pc, #40]	; (800402c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004004:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004006:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004008:	d3f6      	bcc.n	8003ff8 <CopyDataInit>
	ldr	r2, =_sbss
 800400a:	4a0a      	ldr	r2, [pc, #40]	; (8004034 <LoopForever+0x12>)
	b	LoopFillZerobss
 800400c:	e002      	b.n	8004014 <LoopFillZerobss>

0800400e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800400e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004010:	f842 3b04 	str.w	r3, [r2], #4

08004014 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004014:	4b08      	ldr	r3, [pc, #32]	; (8004038 <LoopForever+0x16>)
	cmp	r2, r3
 8004016:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004018:	d3f9      	bcc.n	800400e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800401a:	f009 fd95 	bl	800db48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800401e:	f7fd fc6d 	bl	80018fc <main>

08004022 <LoopForever>:

LoopForever:
    b LoopForever
 8004022:	e7fe      	b.n	8004022 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004024:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004028:	08010180 	.word	0x08010180
	ldr	r0, =_sdata
 800402c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004030:	200001c4 	.word	0x200001c4
	ldr	r2, =_sbss
 8004034:	200001c4 	.word	0x200001c4
	ldr	r3, = _ebss
 8004038:	2001052c 	.word	0x2001052c

0800403c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800403c:	e7fe      	b.n	800403c <ADC1_2_IRQHandler>
	...

08004040 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800404a:	4b0c      	ldr	r3, [pc, #48]	; (800407c <HAL_Init+0x3c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a0b      	ldr	r2, [pc, #44]	; (800407c <HAL_Init+0x3c>)
 8004050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004054:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004056:	2003      	movs	r0, #3
 8004058:	f001 fae1 	bl	800561e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800405c:	2000      	movs	r0, #0
 800405e:	f7ff fc29 	bl	80038b4 <HAL_InitTick>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	71fb      	strb	r3, [r7, #7]
 800406c:	e001      	b.n	8004072 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800406e:	f7ff f841 	bl	80030f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004072:	79fb      	ldrb	r3, [r7, #7]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40022000 	.word	0x40022000

08004080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004084:	4b06      	ldr	r3, [pc, #24]	; (80040a0 <HAL_IncTick+0x20>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	4b06      	ldr	r3, [pc, #24]	; (80040a4 <HAL_IncTick+0x24>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4413      	add	r3, r2
 8004090:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <HAL_IncTick+0x24>)
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	bf00      	nop
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000144 	.word	0x20000144
 80040a4:	2000e464 	.word	0x2000e464

080040a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  return uwTick;
 80040ac:	4b03      	ldr	r3, [pc, #12]	; (80040bc <HAL_GetTick+0x14>)
 80040ae:	681b      	ldr	r3, [r3, #0]
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	2000e464 	.word	0x2000e464

080040c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040c8:	f7ff ffee 	bl	80040a8 <HAL_GetTick>
 80040cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040d8:	d005      	beq.n	80040e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80040da:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <HAL_Delay+0x44>)
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4413      	add	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040e6:	bf00      	nop
 80040e8:	f7ff ffde 	bl	80040a8 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d8f7      	bhi.n	80040e8 <HAL_Delay+0x28>
  {
  }
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20000144 	.word	0x20000144

08004108 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	431a      	orrs	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	609a      	str	r2, [r3, #8]
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800412e:	b480      	push	{r7}
 8004130:	b083      	sub	sp, #12
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	609a      	str	r2, [r3, #8]
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004170:	b480      	push	{r7}
 8004172:	b087      	sub	sp, #28
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	3360      	adds	r3, #96	; 0x60
 8004182:	461a      	mov	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <LL_ADC_SetOffset+0x44>)
 8004192:	4013      	ands	r3, r2
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	4313      	orrs	r3, r2
 80041a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80041a8:	bf00      	nop
 80041aa:	371c      	adds	r7, #28
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	03fff000 	.word	0x03fff000

080041b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3360      	adds	r3, #96	; 0x60
 80041c6:	461a      	mov	r2, r3
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	3360      	adds	r3, #96	; 0x60
 80041f4:	461a      	mov	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	431a      	orrs	r2, r3
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800420e:	bf00      	nop
 8004210:	371c      	adds	r7, #28
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr

0800421a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800422e:	2301      	movs	r3, #1
 8004230:	e000      	b.n	8004234 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	3330      	adds	r3, #48	; 0x30
 8004250:	461a      	mov	r2, r3
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	0a1b      	lsrs	r3, r3, #8
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	f003 030c 	and.w	r3, r3, #12
 800425c:	4413      	add	r3, r2
 800425e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	f003 031f 	and.w	r3, r3, #31
 800426a:	211f      	movs	r1, #31
 800426c:	fa01 f303 	lsl.w	r3, r1, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	401a      	ands	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	0e9b      	lsrs	r3, r3, #26
 8004278:	f003 011f 	and.w	r1, r3, #31
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 031f 	and.w	r3, r3, #31
 8004282:	fa01 f303 	lsl.w	r3, r1, r3
 8004286:	431a      	orrs	r2, r3
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800428c:	bf00      	nop
 800428e:	371c      	adds	r7, #28
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3314      	adds	r3, #20
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	0e5b      	lsrs	r3, r3, #25
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	4413      	add	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	0d1b      	lsrs	r3, r3, #20
 80042c0:	f003 031f 	and.w	r3, r3, #31
 80042c4:	2107      	movs	r1, #7
 80042c6:	fa01 f303 	lsl.w	r3, r1, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	401a      	ands	r2, r3
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	0d1b      	lsrs	r3, r3, #20
 80042d2:	f003 031f 	and.w	r3, r3, #31
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	fa01 f303 	lsl.w	r3, r1, r3
 80042dc:	431a      	orrs	r2, r3
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80042e2:	bf00      	nop
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
	...

080042f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004308:	43db      	mvns	r3, r3
 800430a:	401a      	ands	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f003 0318 	and.w	r3, r3, #24
 8004312:	4908      	ldr	r1, [pc, #32]	; (8004334 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004314:	40d9      	lsrs	r1, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	400b      	ands	r3, r1
 800431a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800431e:	431a      	orrs	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	0007ffff 	.word	0x0007ffff

08004338 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 031f 	and.w	r3, r3, #31
}
 8004348:	4618      	mov	r0, r3
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004364:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6093      	str	r3, [r2, #8]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800438c:	d101      	bne.n	8004392 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80043b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80043b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043dc:	d101      	bne.n	80043e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004400:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004404:	f043 0201 	orr.w	r2, r3, #1
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b01      	cmp	r3, #1
 800442a:	d101      	bne.n	8004430 <LL_ADC_IsEnabled+0x18>
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <LL_ADC_IsEnabled+0x1a>
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800444e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004452:	f043 0204 	orr.w	r2, r3, #4
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	2b04      	cmp	r3, #4
 8004478:	d101      	bne.n	800447e <LL_ADC_REG_IsConversionOngoing+0x18>
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b08      	cmp	r3, #8
 800449e:	d101      	bne.n	80044a4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80044a0:	2301      	movs	r3, #1
 80044a2:	e000      	b.n	80044a6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80044b4:	b590      	push	{r4, r7, lr}
 80044b6:	b089      	sub	sp, #36	; 0x24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044bc:	2300      	movs	r3, #0
 80044be:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80044c0:	2300      	movs	r3, #0
 80044c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e136      	b.n	800473c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d109      	bne.n	80044f0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f7fe fe31 	bl	8003144 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff ff3f 	bl	8004378 <LL_ADC_IsDeepPowerDownEnabled>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d004      	beq.n	800450a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff ff25 	bl	8004354 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f7ff ff5a 	bl	80043c8 <LL_ADC_IsInternalRegulatorEnabled>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d115      	bne.n	8004546 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff ff3e 	bl	80043a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004524:	4b87      	ldr	r3, [pc, #540]	; (8004744 <HAL_ADC_Init+0x290>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	099b      	lsrs	r3, r3, #6
 800452a:	4a87      	ldr	r2, [pc, #540]	; (8004748 <HAL_ADC_Init+0x294>)
 800452c:	fba2 2303 	umull	r2, r3, r2, r3
 8004530:	099b      	lsrs	r3, r3, #6
 8004532:	3301      	adds	r3, #1
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004538:	e002      	b.n	8004540 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	3b01      	subs	r3, #1
 800453e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f9      	bne.n	800453a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ff3c 	bl	80043c8 <LL_ADC_IsInternalRegulatorEnabled>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10d      	bne.n	8004572 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455a:	f043 0210 	orr.w	r2, r3, #16
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004566:	f043 0201 	orr.w	r2, r3, #1
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff ff75 	bl	8004466 <LL_ADC_REG_IsConversionOngoing>
 800457c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004582:	f003 0310 	and.w	r3, r3, #16
 8004586:	2b00      	cmp	r3, #0
 8004588:	f040 80cf 	bne.w	800472a <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f040 80cb 	bne.w	800472a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004598:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800459c:	f043 0202 	orr.w	r2, r3, #2
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff ff35 	bl	8004418 <LL_ADC_IsEnabled>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d115      	bne.n	80045e0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045b4:	4865      	ldr	r0, [pc, #404]	; (800474c <HAL_ADC_Init+0x298>)
 80045b6:	f7ff ff2f 	bl	8004418 <LL_ADC_IsEnabled>
 80045ba:	4604      	mov	r4, r0
 80045bc:	4864      	ldr	r0, [pc, #400]	; (8004750 <HAL_ADC_Init+0x29c>)
 80045be:	f7ff ff2b 	bl	8004418 <LL_ADC_IsEnabled>
 80045c2:	4603      	mov	r3, r0
 80045c4:	431c      	orrs	r4, r3
 80045c6:	4863      	ldr	r0, [pc, #396]	; (8004754 <HAL_ADC_Init+0x2a0>)
 80045c8:	f7ff ff26 	bl	8004418 <LL_ADC_IsEnabled>
 80045cc:	4603      	mov	r3, r0
 80045ce:	4323      	orrs	r3, r4
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d105      	bne.n	80045e0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4619      	mov	r1, r3
 80045da:	485f      	ldr	r0, [pc, #380]	; (8004758 <HAL_ADC_Init+0x2a4>)
 80045dc:	f7ff fd94 	bl	8004108 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	7e5b      	ldrb	r3, [r3, #25]
 80045e4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80045ea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80045f0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80045f6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045fe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004600:	4313      	orrs	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d106      	bne.n	800461c <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	3b01      	subs	r3, #1
 8004614:	045b      	lsls	r3, r3, #17
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4313      	orrs	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004620:	2b00      	cmp	r3, #0
 8004622:	d009      	beq.n	8004638 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004628:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004630:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	4313      	orrs	r3, r2
 8004636:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68da      	ldr	r2, [r3, #12]
 800463e:	4b47      	ldr	r3, [pc, #284]	; (800475c <HAL_ADC_Init+0x2a8>)
 8004640:	4013      	ands	r3, r2
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6812      	ldr	r2, [r2, #0]
 8004646:	69b9      	ldr	r1, [r7, #24]
 8004648:	430b      	orrs	r3, r1
 800464a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff ff08 	bl	8004466 <LL_ADC_REG_IsConversionOngoing>
 8004656:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f7ff ff15 	bl	800448c <LL_ADC_INJ_IsConversionOngoing>
 8004662:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d13d      	bne.n	80046e6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d13a      	bne.n	80046e6 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004674:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800467c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800467e:	4313      	orrs	r3, r2
 8004680:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800468c:	f023 0302 	bic.w	r3, r3, #2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	69b9      	ldr	r1, [r7, #24]
 8004696:	430b      	orrs	r3, r1
 8004698:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d118      	bne.n	80046d6 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80046ae:	f023 0304 	bic.w	r3, r3, #4
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046ba:	4311      	orrs	r1, r2
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80046c0:	4311      	orrs	r1, r2
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80046c6:	430a      	orrs	r2, r1
 80046c8:	431a      	orrs	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	611a      	str	r2, [r3, #16]
 80046d4:	e007      	b.n	80046e6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	691a      	ldr	r2, [r3, #16]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0201 	bic.w	r2, r2, #1
 80046e4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d10c      	bne.n	8004708 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f4:	f023 010f 	bic.w	r1, r3, #15
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	1e5a      	subs	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	631a      	str	r2, [r3, #48]	; 0x30
 8004706:	e007      	b.n	8004718 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 020f 	bic.w	r2, r2, #15
 8004716:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471c:	f023 0303 	bic.w	r3, r3, #3
 8004720:	f043 0201 	orr.w	r2, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	655a      	str	r2, [r3, #84]	; 0x54
 8004728:	e007      	b.n	800473a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472e:	f043 0210 	orr.w	r2, r3, #16
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800473a:	7ffb      	ldrb	r3, [r7, #31]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3724      	adds	r7, #36	; 0x24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd90      	pop	{r4, r7, pc}
 8004744:	2000013c 	.word	0x2000013c
 8004748:	053e2d63 	.word	0x053e2d63
 800474c:	50040000 	.word	0x50040000
 8004750:	50040100 	.word	0x50040100
 8004754:	50040200 	.word	0x50040200
 8004758:	50040300 	.word	0x50040300
 800475c:	fff0c007 	.word	0xfff0c007

08004760 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800476c:	4850      	ldr	r0, [pc, #320]	; (80048b0 <HAL_ADC_Start_DMA+0x150>)
 800476e:	f7ff fde3 	bl	8004338 <LL_ADC_GetMultimode>
 8004772:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff fe74 	bl	8004466 <LL_ADC_REG_IsConversionOngoing>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	f040 808e 	bne.w	80048a2 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800478c:	2b01      	cmp	r3, #1
 800478e:	d101      	bne.n	8004794 <HAL_ADC_Start_DMA+0x34>
 8004790:	2302      	movs	r3, #2
 8004792:	e089      	b.n	80048a8 <HAL_ADC_Start_DMA+0x148>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d005      	beq.n	80047ae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b05      	cmp	r3, #5
 80047a6:	d002      	beq.n	80047ae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b09      	cmp	r3, #9
 80047ac:	d172      	bne.n	8004894 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fc98 	bl	80050e4 <ADC_Enable>
 80047b4:	4603      	mov	r3, r0
 80047b6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80047b8:	7dfb      	ldrb	r3, [r7, #23]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d165      	bne.n	800488a <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80047c6:	f023 0301 	bic.w	r3, r3, #1
 80047ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a37      	ldr	r2, [pc, #220]	; (80048b4 <HAL_ADC_Start_DMA+0x154>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d002      	beq.n	80047e2 <HAL_ADC_Start_DMA+0x82>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	e000      	b.n	80047e4 <HAL_ADC_Start_DMA+0x84>
 80047e2:	4b35      	ldr	r3, [pc, #212]	; (80048b8 <HAL_ADC_Start_DMA+0x158>)
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	6812      	ldr	r2, [r2, #0]
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d002      	beq.n	80047f2 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d105      	bne.n	80047fe <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004802:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d006      	beq.n	8004818 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480e:	f023 0206 	bic.w	r2, r3, #6
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	659a      	str	r2, [r3, #88]	; 0x58
 8004816:	e002      	b.n	800481e <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004822:	4a26      	ldr	r2, [pc, #152]	; (80048bc <HAL_ADC_Start_DMA+0x15c>)
 8004824:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800482a:	4a25      	ldr	r2, [pc, #148]	; (80048c0 <HAL_ADC_Start_DMA+0x160>)
 800482c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004832:	4a24      	ldr	r2, [pc, #144]	; (80048c4 <HAL_ADC_Start_DMA+0x164>)
 8004834:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	221c      	movs	r2, #28
 800483c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0210 	orr.w	r2, r2, #16
 8004854:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0201 	orr.w	r2, r2, #1
 8004864:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3340      	adds	r3, #64	; 0x40
 8004870:	4619      	mov	r1, r3
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f000 ffcd 	bl	8005814 <HAL_DMA_Start_IT>
 800487a:	4603      	mov	r3, r0
 800487c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff fddb 	bl	800443e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004888:	e00d      	b.n	80048a6 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004892:	e008      	b.n	80048a6 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80048a0:	e001      	b.n	80048a6 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80048a2:	2302      	movs	r3, #2
 80048a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80048a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3718      	adds	r7, #24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	50040300 	.word	0x50040300
 80048b4:	50040100 	.word	0x50040100
 80048b8:	50040000 	.word	0x50040000
 80048bc:	080051a9 	.word	0x080051a9
 80048c0:	08005281 	.word	0x08005281
 80048c4:	0800529d 	.word	0x0800529d

080048c8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b0b6      	sub	sp, #216	; 0xd8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800490e:	2300      	movs	r3, #0
 8004910:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004914:	2300      	movs	r3, #0
 8004916:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x22>
 8004922:	2302      	movs	r3, #2
 8004924:	e3c7      	b.n	80050b6 <HAL_ADC_ConfigChannel+0x7b2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7ff fd97 	bl	8004466 <LL_ADC_REG_IsConversionOngoing>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	f040 83a8 	bne.w	8005090 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b05      	cmp	r3, #5
 8004946:	d824      	bhi.n	8004992 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	3b02      	subs	r3, #2
 800494e:	2b03      	cmp	r3, #3
 8004950:	d81b      	bhi.n	800498a <HAL_ADC_ConfigChannel+0x86>
 8004952:	a201      	add	r2, pc, #4	; (adr r2, 8004958 <HAL_ADC_ConfigChannel+0x54>)
 8004954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004958:	08004969 	.word	0x08004969
 800495c:	08004971 	.word	0x08004971
 8004960:	08004979 	.word	0x08004979
 8004964:	08004981 	.word	0x08004981
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	220c      	movs	r2, #12
 800496c:	605a      	str	r2, [r3, #4]
          break;
 800496e:	e011      	b.n	8004994 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2212      	movs	r2, #18
 8004974:	605a      	str	r2, [r3, #4]
          break;
 8004976:	e00d      	b.n	8004994 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2218      	movs	r2, #24
 800497c:	605a      	str	r2, [r3, #4]
          break;
 800497e:	e009      	b.n	8004994 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004986:	605a      	str	r2, [r3, #4]
          break;
 8004988:	e004      	b.n	8004994 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2206      	movs	r2, #6
 800498e:	605a      	str	r2, [r3, #4]
          break;
 8004990:	e000      	b.n	8004994 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004992:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6818      	ldr	r0, [r3, #0]
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	6859      	ldr	r1, [r3, #4]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	461a      	mov	r2, r3
 80049a2:	f7ff fc4d 	bl	8004240 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7ff fd5b 	bl	8004466 <LL_ADC_REG_IsConversionOngoing>
 80049b0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff fd67 	bl	800448c <LL_ADC_INJ_IsConversionOngoing>
 80049be:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 81a6 	bne.w	8004d18 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f040 81a1 	bne.w	8004d18 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	6819      	ldr	r1, [r3, #0]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	461a      	mov	r2, r3
 80049e4:	f7ff fc58 	bl	8004298 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	695a      	ldr	r2, [r3, #20]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	08db      	lsrs	r3, r3, #3
 80049f4:	f003 0303 	and.w	r3, r3, #3
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	fa02 f303 	lsl.w	r3, r2, r3
 80049fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2b04      	cmp	r3, #4
 8004a08:	d00a      	beq.n	8004a20 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6818      	ldr	r0, [r3, #0]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6919      	ldr	r1, [r3, #16]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a1a:	f7ff fba9 	bl	8004170 <LL_ADC_SetOffset>
 8004a1e:	e17b      	b.n	8004d18 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2100      	movs	r1, #0
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7ff fbc6 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10a      	bne.n	8004a4c <HAL_ADC_ConfigChannel+0x148>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff fbbb 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004a42:	4603      	mov	r3, r0
 8004a44:	0e9b      	lsrs	r3, r3, #26
 8004a46:	f003 021f 	and.w	r2, r3, #31
 8004a4a:	e01e      	b.n	8004a8a <HAL_ADC_ConfigChannel+0x186>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2100      	movs	r1, #0
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff fbb0 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004a62:	fa93 f3a3 	rbit	r3, r3
 8004a66:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004a72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8004a7a:	2320      	movs	r3, #32
 8004a7c:	e004      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8004a7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a82:	fab3 f383 	clz	r3, r3
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d105      	bne.n	8004aa2 <HAL_ADC_ConfigChannel+0x19e>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	0e9b      	lsrs	r3, r3, #26
 8004a9c:	f003 031f 	and.w	r3, r3, #31
 8004aa0:	e018      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x1d0>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004aae:	fa93 f3a3 	rbit	r3, r3
 8004ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004aba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8004ac6:	2320      	movs	r3, #32
 8004ac8:	e004      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8004aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ace:	fab3 f383 	clz	r3, r3
 8004ad2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d106      	bne.n	8004ae6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2200      	movs	r2, #0
 8004ade:	2100      	movs	r1, #0
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff fb7f 	bl	80041e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2101      	movs	r1, #1
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff fb63 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004af2:	4603      	mov	r3, r0
 8004af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10a      	bne.n	8004b12 <HAL_ADC_ConfigChannel+0x20e>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2101      	movs	r1, #1
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff fb58 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	0e9b      	lsrs	r3, r3, #26
 8004b0c:	f003 021f 	and.w	r2, r3, #31
 8004b10:	e01e      	b.n	8004b50 <HAL_ADC_ConfigChannel+0x24c>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2101      	movs	r1, #1
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7ff fb4d 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004b28:	fa93 f3a3 	rbit	r3, r3
 8004b2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004b30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004b38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8004b40:	2320      	movs	r3, #32
 8004b42:	e004      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8004b44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b48:	fab3 f383 	clz	r3, r3
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d105      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x264>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	0e9b      	lsrs	r3, r3, #26
 8004b62:	f003 031f 	and.w	r3, r3, #31
 8004b66:	e018      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x296>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b74:	fa93 f3a3 	rbit	r3, r3
 8004b78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004b7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8004b8c:	2320      	movs	r3, #32
 8004b8e:	e004      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8004b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b94:	fab3 f383 	clz	r3, r3
 8004b98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d106      	bne.n	8004bac <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7ff fb1c 	bl	80041e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7ff fb00 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <HAL_ADC_ConfigChannel+0x2d4>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2102      	movs	r1, #2
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7ff faf5 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	f003 021f 	and.w	r2, r3, #31
 8004bd6:	e01e      	b.n	8004c16 <HAL_ADC_ConfigChannel+0x312>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2102      	movs	r1, #2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7ff faea 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bee:	fa93 f3a3 	rbit	r3, r3
 8004bf2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004bf6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004bfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004c06:	2320      	movs	r3, #32
 8004c08:	e004      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004c0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c0e:	fab3 f383 	clz	r3, r3
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d105      	bne.n	8004c2e <HAL_ADC_ConfigChannel+0x32a>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	0e9b      	lsrs	r3, r3, #26
 8004c28:	f003 031f 	and.w	r3, r3, #31
 8004c2c:	e016      	b.n	8004c5c <HAL_ADC_ConfigChannel+0x358>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c3a:	fa93 f3a3 	rbit	r3, r3
 8004c3e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004c40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004c46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8004c4e:	2320      	movs	r3, #32
 8004c50:	e004      	b.n	8004c5c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004c52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c56:	fab3 f383 	clz	r3, r3
 8004c5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d106      	bne.n	8004c6e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2102      	movs	r1, #2
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fabb 	bl	80041e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2103      	movs	r1, #3
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7ff fa9f 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10a      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x396>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2103      	movs	r1, #3
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff fa94 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004c90:	4603      	mov	r3, r0
 8004c92:	0e9b      	lsrs	r3, r3, #26
 8004c94:	f003 021f 	and.w	r2, r3, #31
 8004c98:	e017      	b.n	8004cca <HAL_ADC_ConfigChannel+0x3c6>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2103      	movs	r1, #3
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff fa89 	bl	80041b8 <LL_ADC_GetOffsetChannel>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004caa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cac:	fa93 f3a3 	rbit	r3, r3
 8004cb0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004cb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004cb4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004cbc:	2320      	movs	r3, #32
 8004cbe:	e003      	b.n	8004cc8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004cc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cc2:	fab3 f383 	clz	r3, r3
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d105      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x3de>
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	0e9b      	lsrs	r3, r3, #26
 8004cdc:	f003 031f 	and.w	r3, r3, #31
 8004ce0:	e011      	b.n	8004d06 <HAL_ADC_ConfigChannel+0x402>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cea:	fa93 f3a3 	rbit	r3, r3
 8004cee:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004cf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004cf2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004cfa:	2320      	movs	r3, #32
 8004cfc:	e003      	b.n	8004d06 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d00:	fab3 f383 	clz	r3, r3
 8004d04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d106      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	2103      	movs	r1, #3
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff fa66 	bl	80041e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7ff fb7b 	bl	8004418 <LL_ADC_IsEnabled>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f040 813f 	bne.w	8004fa8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6818      	ldr	r0, [r3, #0]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	6819      	ldr	r1, [r3, #0]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	461a      	mov	r2, r3
 8004d38:	f7ff fada 	bl	80042f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4a8e      	ldr	r2, [pc, #568]	; (8004f7c <HAL_ADC_ConfigChannel+0x678>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	f040 8130 	bne.w	8004fa8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10b      	bne.n	8004d70 <HAL_ADC_ConfigChannel+0x46c>
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	0e9b      	lsrs	r3, r3, #26
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f003 031f 	and.w	r3, r3, #31
 8004d64:	2b09      	cmp	r3, #9
 8004d66:	bf94      	ite	ls
 8004d68:	2301      	movls	r3, #1
 8004d6a:	2300      	movhi	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	e019      	b.n	8004da4 <HAL_ADC_ConfigChannel+0x4a0>
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d78:	fa93 f3a3 	rbit	r3, r3
 8004d7c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004d7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d80:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004d82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004d88:	2320      	movs	r3, #32
 8004d8a:	e003      	b.n	8004d94 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004d8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d8e:	fab3 f383 	clz	r3, r3
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	3301      	adds	r3, #1
 8004d96:	f003 031f 	and.w	r3, r3, #31
 8004d9a:	2b09      	cmp	r3, #9
 8004d9c:	bf94      	ite	ls
 8004d9e:	2301      	movls	r3, #1
 8004da0:	2300      	movhi	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d079      	beq.n	8004e9c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d107      	bne.n	8004dc4 <HAL_ADC_ConfigChannel+0x4c0>
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	0e9b      	lsrs	r3, r3, #26
 8004dba:	3301      	adds	r3, #1
 8004dbc:	069b      	lsls	r3, r3, #26
 8004dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004dc2:	e015      	b.n	8004df0 <HAL_ADC_ConfigChannel+0x4ec>
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dcc:	fa93 f3a3 	rbit	r3, r3
 8004dd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004dd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dd4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d101      	bne.n	8004de0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004ddc:	2320      	movs	r3, #32
 8004dde:	e003      	b.n	8004de8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004de0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004de2:	fab3 f383 	clz	r3, r3
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	3301      	adds	r3, #1
 8004dea:	069b      	lsls	r3, r3, #26
 8004dec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d109      	bne.n	8004e10 <HAL_ADC_ConfigChannel+0x50c>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	0e9b      	lsrs	r3, r3, #26
 8004e02:	3301      	adds	r3, #1
 8004e04:	f003 031f 	and.w	r3, r3, #31
 8004e08:	2101      	movs	r1, #1
 8004e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e0e:	e017      	b.n	8004e40 <HAL_ADC_ConfigChannel+0x53c>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e18:	fa93 f3a3 	rbit	r3, r3
 8004e1c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004e1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e20:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004e22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004e28:	2320      	movs	r3, #32
 8004e2a:	e003      	b.n	8004e34 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e2e:	fab3 f383 	clz	r3, r3
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	3301      	adds	r3, #1
 8004e36:	f003 031f 	and.w	r3, r3, #31
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e40:	ea42 0103 	orr.w	r1, r2, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10a      	bne.n	8004e66 <HAL_ADC_ConfigChannel+0x562>
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	0e9b      	lsrs	r3, r3, #26
 8004e56:	3301      	adds	r3, #1
 8004e58:	f003 021f 	and.w	r2, r3, #31
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	4413      	add	r3, r2
 8004e62:	051b      	lsls	r3, r3, #20
 8004e64:	e018      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x594>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e6e:	fa93 f3a3 	rbit	r3, r3
 8004e72:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004e7e:	2320      	movs	r3, #32
 8004e80:	e003      	b.n	8004e8a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004e82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e84:	fab3 f383 	clz	r3, r3
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	f003 021f 	and.w	r2, r3, #31
 8004e90:	4613      	mov	r3, r2
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	4413      	add	r3, r2
 8004e96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	e080      	b.n	8004f9e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d107      	bne.n	8004eb8 <HAL_ADC_ConfigChannel+0x5b4>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	0e9b      	lsrs	r3, r3, #26
 8004eae:	3301      	adds	r3, #1
 8004eb0:	069b      	lsls	r3, r3, #26
 8004eb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004eb6:	e015      	b.n	8004ee4 <HAL_ADC_ConfigChannel+0x5e0>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec0:	fa93 f3a3 	rbit	r3, r3
 8004ec4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004ed0:	2320      	movs	r3, #32
 8004ed2:	e003      	b.n	8004edc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed6:	fab3 f383 	clz	r3, r3
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	3301      	adds	r3, #1
 8004ede:	069b      	lsls	r3, r3, #26
 8004ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d109      	bne.n	8004f04 <HAL_ADC_ConfigChannel+0x600>
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	0e9b      	lsrs	r3, r3, #26
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	f003 031f 	and.w	r3, r3, #31
 8004efc:	2101      	movs	r1, #1
 8004efe:	fa01 f303 	lsl.w	r3, r1, r3
 8004f02:	e017      	b.n	8004f34 <HAL_ADC_ConfigChannel+0x630>
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	fa93 f3a3 	rbit	r3, r3
 8004f10:	61fb      	str	r3, [r7, #28]
  return result;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	e003      	b.n	8004f28 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f22:	fab3 f383 	clz	r3, r3
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	3301      	adds	r3, #1
 8004f2a:	f003 031f 	and.w	r3, r3, #31
 8004f2e:	2101      	movs	r1, #1
 8004f30:	fa01 f303 	lsl.w	r3, r1, r3
 8004f34:	ea42 0103 	orr.w	r1, r2, r3
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10d      	bne.n	8004f60 <HAL_ADC_ConfigChannel+0x65c>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	0e9b      	lsrs	r3, r3, #26
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	f003 021f 	and.w	r2, r3, #31
 8004f50:	4613      	mov	r3, r2
 8004f52:	005b      	lsls	r3, r3, #1
 8004f54:	4413      	add	r3, r2
 8004f56:	3b1e      	subs	r3, #30
 8004f58:	051b      	lsls	r3, r3, #20
 8004f5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f5e:	e01d      	b.n	8004f9c <HAL_ADC_ConfigChannel+0x698>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	fa93 f3a3 	rbit	r3, r3
 8004f6c:	613b      	str	r3, [r7, #16]
  return result;
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d103      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004f78:	2320      	movs	r3, #32
 8004f7a:	e005      	b.n	8004f88 <HAL_ADC_ConfigChannel+0x684>
 8004f7c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	fab3 f383 	clz	r3, r3
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	3301      	adds	r3, #1
 8004f8a:	f003 021f 	and.w	r2, r3, #31
 8004f8e:	4613      	mov	r3, r2
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	4413      	add	r3, r2
 8004f94:	3b1e      	subs	r3, #30
 8004f96:	051b      	lsls	r3, r3, #20
 8004f98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	6892      	ldr	r2, [r2, #8]
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	f7ff f978 	bl	8004298 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	4b44      	ldr	r3, [pc, #272]	; (80050c0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004fae:	4013      	ands	r3, r2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d07a      	beq.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fb4:	4843      	ldr	r0, [pc, #268]	; (80050c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004fb6:	f7ff f8cd 	bl	8004154 <LL_ADC_GetCommonPathInternalCh>
 8004fba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a41      	ldr	r2, [pc, #260]	; (80050c8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d12c      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d126      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a3c      	ldr	r2, [pc, #240]	; (80050cc <HAL_ADC_ConfigChannel+0x7c8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <HAL_ADC_ConfigChannel+0x6e4>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a3b      	ldr	r2, [pc, #236]	; (80050d0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d15d      	bne.n	80050a4 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fe8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4834      	ldr	r0, [pc, #208]	; (80050c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004ff4:	f7ff f89b 	bl	800412e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ff8:	4b36      	ldr	r3, [pc, #216]	; (80050d4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	099b      	lsrs	r3, r3, #6
 8004ffe:	4a36      	ldr	r2, [pc, #216]	; (80050d8 <HAL_ADC_ConfigChannel+0x7d4>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	099b      	lsrs	r3, r3, #6
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	4613      	mov	r3, r2
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005012:	e002      	b.n	800501a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	3b01      	subs	r3, #1
 8005018:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1f9      	bne.n	8005014 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005020:	e040      	b.n	80050a4 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a2d      	ldr	r2, [pc, #180]	; (80050dc <HAL_ADC_ConfigChannel+0x7d8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d118      	bne.n	800505e <HAL_ADC_ConfigChannel+0x75a>
 800502c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005030:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d112      	bne.n	800505e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a23      	ldr	r2, [pc, #140]	; (80050cc <HAL_ADC_ConfigChannel+0x7c8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <HAL_ADC_ConfigChannel+0x748>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a22      	ldr	r2, [pc, #136]	; (80050d0 <HAL_ADC_ConfigChannel+0x7cc>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d12d      	bne.n	80050a8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800504c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005050:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005054:	4619      	mov	r1, r3
 8005056:	481b      	ldr	r0, [pc, #108]	; (80050c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005058:	f7ff f869 	bl	800412e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800505c:	e024      	b.n	80050a8 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a1f      	ldr	r2, [pc, #124]	; (80050e0 <HAL_ADC_ConfigChannel+0x7dc>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d120      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005068:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800506c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d11a      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a14      	ldr	r2, [pc, #80]	; (80050cc <HAL_ADC_ConfigChannel+0x7c8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d115      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800507e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005082:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005086:	4619      	mov	r1, r3
 8005088:	480e      	ldr	r0, [pc, #56]	; (80050c4 <HAL_ADC_ConfigChannel+0x7c0>)
 800508a:	f7ff f850 	bl	800412e <LL_ADC_SetCommonPathInternalCh>
 800508e:	e00c      	b.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005094:	f043 0220 	orr.w	r2, r3, #32
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80050a2:	e002      	b.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050a4:	bf00      	nop
 80050a6:	e000      	b.n	80050aa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80050b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	37d8      	adds	r7, #216	; 0xd8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	80080000 	.word	0x80080000
 80050c4:	50040300 	.word	0x50040300
 80050c8:	c7520000 	.word	0xc7520000
 80050cc:	50040000 	.word	0x50040000
 80050d0:	50040200 	.word	0x50040200
 80050d4:	2000013c 	.word	0x2000013c
 80050d8:	053e2d63 	.word	0x053e2d63
 80050dc:	cb840000 	.word	0xcb840000
 80050e0:	80000001 	.word	0x80000001

080050e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f7ff f991 	bl	8004418 <LL_ADC_IsEnabled>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d14d      	bne.n	8005198 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	4b28      	ldr	r3, [pc, #160]	; (80051a4 <ADC_Enable+0xc0>)
 8005104:	4013      	ands	r3, r2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00d      	beq.n	8005126 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510e:	f043 0210 	orr.w	r2, r3, #16
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e039      	b.n	800519a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4618      	mov	r0, r3
 800512c:	f7ff f960 	bl	80043f0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005130:	f7fe ffba 	bl	80040a8 <HAL_GetTick>
 8005134:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005136:	e028      	b.n	800518a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff f96b 	bl	8004418 <LL_ADC_IsEnabled>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d104      	bne.n	8005152 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff f94f 	bl	80043f0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005152:	f7fe ffa9 	bl	80040a8 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d914      	bls.n	800518a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b01      	cmp	r3, #1
 800516c:	d00d      	beq.n	800518a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005172:	f043 0210 	orr.w	r2, r3, #16
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517e:	f043 0201 	orr.w	r2, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e007      	b.n	800519a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b01      	cmp	r3, #1
 8005196:	d1cf      	bne.n	8005138 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	8000003f 	.word	0x8000003f

080051a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d14b      	bne.n	800525a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d021      	beq.n	8005220 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7ff f81a 	bl	800421a <LL_ADC_REG_IsTriggerSourceSWStart>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d032      	beq.n	8005252 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d12b      	bne.n	8005252 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800520a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d11f      	bne.n	8005252 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005216:	f043 0201 	orr.w	r2, r3, #1
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	655a      	str	r2, [r3, #84]	; 0x54
 800521e:	e018      	b.n	8005252 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d111      	bne.n	8005252 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005232:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800523e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d105      	bne.n	8005252 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800524a:	f043 0201 	orr.w	r2, r3, #1
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f7ff fb38 	bl	80048c8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005258:	e00e      	b.n	8005278 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800525e:	f003 0310 	and.w	r3, r3, #16
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f7ff fb42 	bl	80048f0 <HAL_ADC_ErrorCallback>
}
 800526c:	e004      	b.n	8005278 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	4798      	blx	r3
}
 8005278:	bf00      	nop
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff fb24 	bl	80048dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005294:	bf00      	nop
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ba:	f043 0204 	orr.w	r2, r3, #4
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f7ff fb14 	bl	80048f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80052c8:	bf00      	nop
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <LL_ADC_IsEnabled>:
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <LL_ADC_IsEnabled+0x18>
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <LL_ADC_IsEnabled+0x1a>
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b04      	cmp	r3, #4
 8005308:	d101      	bne.n	800530e <LL_ADC_REG_IsConversionOngoing+0x18>
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800531c:	b590      	push	{r4, r7, lr}
 800531e:	b09f      	sub	sp, #124	; 0x7c
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005326:	2300      	movs	r3, #0
 8005328:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005336:	2302      	movs	r3, #2
 8005338:	e093      	b.n	8005462 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005342:	2300      	movs	r3, #0
 8005344:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005346:	2300      	movs	r3, #0
 8005348:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a47      	ldr	r2, [pc, #284]	; (800546c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d102      	bne.n	800535a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005354:	4b46      	ldr	r3, [pc, #280]	; (8005470 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005356:	60bb      	str	r3, [r7, #8]
 8005358:	e001      	b.n	800535e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800535a:	2300      	movs	r3, #0
 800535c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005368:	f043 0220 	orr.w	r2, r3, #32
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e072      	b.n	8005462 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff ffb9 	bl	80052f6 <LL_ADC_REG_IsConversionOngoing>
 8005384:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff ffb3 	bl	80052f6 <LL_ADC_REG_IsConversionOngoing>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d154      	bne.n	8005440 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005396:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005398:	2b00      	cmp	r3, #0
 800539a:	d151      	bne.n	8005440 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800539c:	4b35      	ldr	r3, [pc, #212]	; (8005474 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800539e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d02c      	beq.n	8005402 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80053a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	6859      	ldr	r1, [r3, #4]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80053ba:	035b      	lsls	r3, r3, #13
 80053bc:	430b      	orrs	r3, r1
 80053be:	431a      	orrs	r2, r3
 80053c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053c4:	4829      	ldr	r0, [pc, #164]	; (800546c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80053c6:	f7ff ff83 	bl	80052d0 <LL_ADC_IsEnabled>
 80053ca:	4604      	mov	r4, r0
 80053cc:	4828      	ldr	r0, [pc, #160]	; (8005470 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80053ce:	f7ff ff7f 	bl	80052d0 <LL_ADC_IsEnabled>
 80053d2:	4603      	mov	r3, r0
 80053d4:	431c      	orrs	r4, r3
 80053d6:	4828      	ldr	r0, [pc, #160]	; (8005478 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80053d8:	f7ff ff7a 	bl	80052d0 <LL_ADC_IsEnabled>
 80053dc:	4603      	mov	r3, r0
 80053de:	4323      	orrs	r3, r4
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d137      	bne.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80053e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80053ec:	f023 030f 	bic.w	r3, r3, #15
 80053f0:	683a      	ldr	r2, [r7, #0]
 80053f2:	6811      	ldr	r1, [r2, #0]
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	6892      	ldr	r2, [r2, #8]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	431a      	orrs	r2, r3
 80053fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053fe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005400:	e028      	b.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005402:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800540a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800540c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800540e:	4817      	ldr	r0, [pc, #92]	; (800546c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005410:	f7ff ff5e 	bl	80052d0 <LL_ADC_IsEnabled>
 8005414:	4604      	mov	r4, r0
 8005416:	4816      	ldr	r0, [pc, #88]	; (8005470 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005418:	f7ff ff5a 	bl	80052d0 <LL_ADC_IsEnabled>
 800541c:	4603      	mov	r3, r0
 800541e:	431c      	orrs	r4, r3
 8005420:	4815      	ldr	r0, [pc, #84]	; (8005478 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005422:	f7ff ff55 	bl	80052d0 <LL_ADC_IsEnabled>
 8005426:	4603      	mov	r3, r0
 8005428:	4323      	orrs	r3, r4
 800542a:	2b00      	cmp	r3, #0
 800542c:	d112      	bne.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800542e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005436:	f023 030f 	bic.w	r3, r3, #15
 800543a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800543c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800543e:	e009      	b.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005444:	f043 0220 	orr.w	r2, r3, #32
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005452:	e000      	b.n	8005456 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005454:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800545e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005462:	4618      	mov	r0, r3
 8005464:	377c      	adds	r7, #124	; 0x7c
 8005466:	46bd      	mov	sp, r7
 8005468:	bd90      	pop	{r4, r7, pc}
 800546a:	bf00      	nop
 800546c:	50040000 	.word	0x50040000
 8005470:	50040100 	.word	0x50040100
 8005474:	50040300 	.word	0x50040300
 8005478:	50040200 	.word	0x50040200

0800547c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f003 0307 	and.w	r3, r3, #7
 800548a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800548c:	4b0c      	ldr	r3, [pc, #48]	; (80054c0 <__NVIC_SetPriorityGrouping+0x44>)
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005492:	68ba      	ldr	r2, [r7, #8]
 8005494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005498:	4013      	ands	r3, r2
 800549a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054ae:	4a04      	ldr	r2, [pc, #16]	; (80054c0 <__NVIC_SetPriorityGrouping+0x44>)
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	60d3      	str	r3, [r2, #12]
}
 80054b4:	bf00      	nop
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	e000ed00 	.word	0xe000ed00

080054c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054c8:	4b04      	ldr	r3, [pc, #16]	; (80054dc <__NVIC_GetPriorityGrouping+0x18>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	0a1b      	lsrs	r3, r3, #8
 80054ce:	f003 0307 	and.w	r3, r3, #7
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr
 80054dc:	e000ed00 	.word	0xe000ed00

080054e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	db0b      	blt.n	800550a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054f2:	79fb      	ldrb	r3, [r7, #7]
 80054f4:	f003 021f 	and.w	r2, r3, #31
 80054f8:	4907      	ldr	r1, [pc, #28]	; (8005518 <__NVIC_EnableIRQ+0x38>)
 80054fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fe:	095b      	lsrs	r3, r3, #5
 8005500:	2001      	movs	r0, #1
 8005502:	fa00 f202 	lsl.w	r2, r0, r2
 8005506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800550a:	bf00      	nop
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	e000e100 	.word	0xe000e100

0800551c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	4603      	mov	r3, r0
 8005524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552a:	2b00      	cmp	r3, #0
 800552c:	db12      	blt.n	8005554 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800552e:	79fb      	ldrb	r3, [r7, #7]
 8005530:	f003 021f 	and.w	r2, r3, #31
 8005534:	490a      	ldr	r1, [pc, #40]	; (8005560 <__NVIC_DisableIRQ+0x44>)
 8005536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800553a:	095b      	lsrs	r3, r3, #5
 800553c:	2001      	movs	r0, #1
 800553e:	fa00 f202 	lsl.w	r2, r0, r2
 8005542:	3320      	adds	r3, #32
 8005544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005548:	f3bf 8f4f 	dsb	sy
}
 800554c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800554e:	f3bf 8f6f 	isb	sy
}
 8005552:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	e000e100 	.word	0xe000e100

08005564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	4603      	mov	r3, r0
 800556c:	6039      	str	r1, [r7, #0]
 800556e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005574:	2b00      	cmp	r3, #0
 8005576:	db0a      	blt.n	800558e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	b2da      	uxtb	r2, r3
 800557c:	490c      	ldr	r1, [pc, #48]	; (80055b0 <__NVIC_SetPriority+0x4c>)
 800557e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005582:	0112      	lsls	r2, r2, #4
 8005584:	b2d2      	uxtb	r2, r2
 8005586:	440b      	add	r3, r1
 8005588:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800558c:	e00a      	b.n	80055a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	b2da      	uxtb	r2, r3
 8005592:	4908      	ldr	r1, [pc, #32]	; (80055b4 <__NVIC_SetPriority+0x50>)
 8005594:	79fb      	ldrb	r3, [r7, #7]
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	3b04      	subs	r3, #4
 800559c:	0112      	lsls	r2, r2, #4
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	440b      	add	r3, r1
 80055a2:	761a      	strb	r2, [r3, #24]
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr
 80055b0:	e000e100 	.word	0xe000e100
 80055b4:	e000ed00 	.word	0xe000ed00

080055b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b089      	sub	sp, #36	; 0x24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f1c3 0307 	rsb	r3, r3, #7
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	bf28      	it	cs
 80055d6:	2304      	movcs	r3, #4
 80055d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	3304      	adds	r3, #4
 80055de:	2b06      	cmp	r3, #6
 80055e0:	d902      	bls.n	80055e8 <NVIC_EncodePriority+0x30>
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	3b03      	subs	r3, #3
 80055e6:	e000      	b.n	80055ea <NVIC_EncodePriority+0x32>
 80055e8:	2300      	movs	r3, #0
 80055ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	fa02 f303 	lsl.w	r3, r2, r3
 80055f6:	43da      	mvns	r2, r3
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	401a      	ands	r2, r3
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005600:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	fa01 f303 	lsl.w	r3, r1, r3
 800560a:	43d9      	mvns	r1, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005610:	4313      	orrs	r3, r2
         );
}
 8005612:	4618      	mov	r0, r3
 8005614:	3724      	adds	r7, #36	; 0x24
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b082      	sub	sp, #8
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7ff ff28 	bl	800547c <__NVIC_SetPriorityGrouping>
}
 800562c:	bf00      	nop
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	4603      	mov	r3, r0
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
 8005640:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005642:	2300      	movs	r3, #0
 8005644:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005646:	f7ff ff3d 	bl	80054c4 <__NVIC_GetPriorityGrouping>
 800564a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	6978      	ldr	r0, [r7, #20]
 8005652:	f7ff ffb1 	bl	80055b8 <NVIC_EncodePriority>
 8005656:	4602      	mov	r2, r0
 8005658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800565c:	4611      	mov	r1, r2
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff80 	bl	8005564 <__NVIC_SetPriority>
}
 8005664:	bf00      	nop
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff ff30 	bl	80054e0 <__NVIC_EnableIRQ>
}
 8005680:	bf00      	nop
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005696:	4618      	mov	r0, r3
 8005698:	f7ff ff40 	bl	800551c <__NVIC_DisableIRQ>
}
 800569c:	bf00      	nop
 800569e:	3708      	adds	r7, #8
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e098      	b.n	80057e8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	461a      	mov	r2, r3
 80056bc:	4b4d      	ldr	r3, [pc, #308]	; (80057f4 <HAL_DMA_Init+0x150>)
 80056be:	429a      	cmp	r2, r3
 80056c0:	d80f      	bhi.n	80056e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	461a      	mov	r2, r3
 80056c8:	4b4b      	ldr	r3, [pc, #300]	; (80057f8 <HAL_DMA_Init+0x154>)
 80056ca:	4413      	add	r3, r2
 80056cc:	4a4b      	ldr	r2, [pc, #300]	; (80057fc <HAL_DMA_Init+0x158>)
 80056ce:	fba2 2303 	umull	r2, r3, r2, r3
 80056d2:	091b      	lsrs	r3, r3, #4
 80056d4:	009a      	lsls	r2, r3, #2
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a48      	ldr	r2, [pc, #288]	; (8005800 <HAL_DMA_Init+0x15c>)
 80056de:	641a      	str	r2, [r3, #64]	; 0x40
 80056e0:	e00e      	b.n	8005700 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	4b46      	ldr	r3, [pc, #280]	; (8005804 <HAL_DMA_Init+0x160>)
 80056ea:	4413      	add	r3, r2
 80056ec:	4a43      	ldr	r2, [pc, #268]	; (80057fc <HAL_DMA_Init+0x158>)
 80056ee:	fba2 2303 	umull	r2, r3, r2, r3
 80056f2:	091b      	lsrs	r3, r3, #4
 80056f4:	009a      	lsls	r2, r3, #2
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a42      	ldr	r2, [pc, #264]	; (8005808 <HAL_DMA_Init+0x164>)
 80056fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800571a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005724:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005730:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800573c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800575a:	d039      	beq.n	80057d0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005760:	4a27      	ldr	r2, [pc, #156]	; (8005800 <HAL_DMA_Init+0x15c>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d11a      	bne.n	800579c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005766:	4b29      	ldr	r3, [pc, #164]	; (800580c <HAL_DMA_Init+0x168>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800576e:	f003 031c 	and.w	r3, r3, #28
 8005772:	210f      	movs	r1, #15
 8005774:	fa01 f303 	lsl.w	r3, r1, r3
 8005778:	43db      	mvns	r3, r3
 800577a:	4924      	ldr	r1, [pc, #144]	; (800580c <HAL_DMA_Init+0x168>)
 800577c:	4013      	ands	r3, r2
 800577e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005780:	4b22      	ldr	r3, [pc, #136]	; (800580c <HAL_DMA_Init+0x168>)
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6859      	ldr	r1, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578c:	f003 031c 	and.w	r3, r3, #28
 8005790:	fa01 f303 	lsl.w	r3, r1, r3
 8005794:	491d      	ldr	r1, [pc, #116]	; (800580c <HAL_DMA_Init+0x168>)
 8005796:	4313      	orrs	r3, r2
 8005798:	600b      	str	r3, [r1, #0]
 800579a:	e019      	b.n	80057d0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800579c:	4b1c      	ldr	r3, [pc, #112]	; (8005810 <HAL_DMA_Init+0x16c>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a4:	f003 031c 	and.w	r3, r3, #28
 80057a8:	210f      	movs	r1, #15
 80057aa:	fa01 f303 	lsl.w	r3, r1, r3
 80057ae:	43db      	mvns	r3, r3
 80057b0:	4917      	ldr	r1, [pc, #92]	; (8005810 <HAL_DMA_Init+0x16c>)
 80057b2:	4013      	ands	r3, r2
 80057b4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80057b6:	4b16      	ldr	r3, [pc, #88]	; (8005810 <HAL_DMA_Init+0x16c>)
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6859      	ldr	r1, [r3, #4]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c2:	f003 031c 	and.w	r3, r3, #28
 80057c6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ca:	4911      	ldr	r1, [pc, #68]	; (8005810 <HAL_DMA_Init+0x16c>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3714      	adds	r7, #20
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	40020407 	.word	0x40020407
 80057f8:	bffdfff8 	.word	0xbffdfff8
 80057fc:	cccccccd 	.word	0xcccccccd
 8005800:	40020000 	.word	0x40020000
 8005804:	bffdfbf8 	.word	0xbffdfbf8
 8005808:	40020400 	.word	0x40020400
 800580c:	400200a8 	.word	0x400200a8
 8005810:	400204a8 	.word	0x400204a8

08005814 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_DMA_Start_IT+0x20>
 8005830:	2302      	movs	r3, #2
 8005832:	e04b      	b.n	80058cc <HAL_DMA_Start_IT+0xb8>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b01      	cmp	r3, #1
 8005846:	d13a      	bne.n	80058be <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0201 	bic.w	r2, r2, #1
 8005864:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	68b9      	ldr	r1, [r7, #8]
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f921 	bl	8005ab4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005876:	2b00      	cmp	r3, #0
 8005878:	d008      	beq.n	800588c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 020e 	orr.w	r2, r2, #14
 8005888:	601a      	str	r2, [r3, #0]
 800588a:	e00f      	b.n	80058ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 0204 	bic.w	r2, r2, #4
 800589a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 020a 	orr.w	r2, r2, #10
 80058aa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f042 0201 	orr.w	r2, r2, #1
 80058ba:	601a      	str	r2, [r3, #0]
 80058bc:	e005      	b.n	80058ca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80058c6:	2302      	movs	r3, #2
 80058c8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80058ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d005      	beq.n	80058f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2204      	movs	r2, #4
 80058f0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	73fb      	strb	r3, [r7, #15]
 80058f6:	e029      	b.n	800594c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 020e 	bic.w	r2, r2, #14
 8005906:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0201 	bic.w	r2, r2, #1
 8005916:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591c:	f003 021c 	and.w	r2, r3, #28
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005924:	2101      	movs	r1, #1
 8005926:	fa01 f202 	lsl.w	r2, r1, r2
 800592a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005940:	2b00      	cmp	r3, #0
 8005942:	d003      	beq.n	800594c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	4798      	blx	r3
    }
  }
  return status;
 800594c:	7bfb      	ldrb	r3, [r7, #15]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b084      	sub	sp, #16
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005972:	f003 031c 	and.w	r3, r3, #28
 8005976:	2204      	movs	r2, #4
 8005978:	409a      	lsls	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	4013      	ands	r3, r2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d026      	beq.n	80059d0 <HAL_DMA_IRQHandler+0x7a>
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d021      	beq.n	80059d0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b00      	cmp	r3, #0
 8005998:	d107      	bne.n	80059aa <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0204 	bic.w	r2, r2, #4
 80059a8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ae:	f003 021c 	and.w	r2, r3, #28
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b6:	2104      	movs	r1, #4
 80059b8:	fa01 f202 	lsl.w	r2, r1, r2
 80059bc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d071      	beq.n	8005aaa <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80059ce:	e06c      	b.n	8005aaa <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d4:	f003 031c 	and.w	r3, r3, #28
 80059d8:	2202      	movs	r2, #2
 80059da:	409a      	lsls	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	4013      	ands	r3, r2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d02e      	beq.n	8005a42 <HAL_DMA_IRQHandler+0xec>
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d029      	beq.n	8005a42 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0320 	and.w	r3, r3, #32
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10b      	bne.n	8005a14 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 020a 	bic.w	r2, r2, #10
 8005a0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a18:	f003 021c 	and.w	r2, r3, #28
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a20:	2102      	movs	r1, #2
 8005a22:	fa01 f202 	lsl.w	r2, r1, r2
 8005a26:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d038      	beq.n	8005aaa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005a40:	e033      	b.n	8005aaa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a46:	f003 031c 	and.w	r3, r3, #28
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	409a      	lsls	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	4013      	ands	r3, r2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d02a      	beq.n	8005aac <HAL_DMA_IRQHandler+0x156>
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d025      	beq.n	8005aac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 020e 	bic.w	r2, r2, #14
 8005a6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a74:	f003 021c 	and.w	r2, r3, #28
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7c:	2101      	movs	r1, #1
 8005a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d004      	beq.n	8005aac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005aaa:	bf00      	nop
 8005aac:	bf00      	nop
}
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	f003 021c 	and.w	r2, r3, #28
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ace:	2101      	movs	r1, #1
 8005ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	683a      	ldr	r2, [r7, #0]
 8005adc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b10      	cmp	r3, #16
 8005ae4:	d108      	bne.n	8005af8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005af6:	e007      	b.n	8005b08 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	60da      	str	r2, [r3, #12]
}
 8005b08:	bf00      	nop
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b087      	sub	sp, #28
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b22:	e17f      	b.n	8005e24 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	2101      	movs	r1, #1
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b30:	4013      	ands	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 8171 	beq.w	8005e1e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d00b      	beq.n	8005b5c <HAL_GPIO_Init+0x48>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d007      	beq.n	8005b5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b50:	2b11      	cmp	r3, #17
 8005b52:	d003      	beq.n	8005b5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2b12      	cmp	r3, #18
 8005b5a:	d130      	bne.n	8005bbe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	2203      	movs	r2, #3
 8005b68:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6c:	43db      	mvns	r3, r3
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	4013      	ands	r3, r2
 8005b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b92:	2201      	movs	r2, #1
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	091b      	lsrs	r3, r3, #4
 8005ba8:	f003 0201 	and.w	r2, r3, #1
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	d118      	bne.n	8005bfc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	08db      	lsrs	r3, r3, #3
 8005be6:	f003 0201 	and.w	r2, r3, #1
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	2203      	movs	r2, #3
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	43db      	mvns	r3, r3
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4013      	ands	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	005b      	lsls	r3, r3, #1
 8005c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d003      	beq.n	8005c3c <HAL_GPIO_Init+0x128>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2b12      	cmp	r3, #18
 8005c3a:	d123      	bne.n	8005c84 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	08da      	lsrs	r2, r3, #3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3208      	adds	r2, #8
 8005c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c48:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	220f      	movs	r2, #15
 8005c54:	fa02 f303 	lsl.w	r3, r2, r3
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f003 0307 	and.w	r3, r3, #7
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	08da      	lsrs	r2, r3, #3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	3208      	adds	r2, #8
 8005c7e:	6939      	ldr	r1, [r7, #16]
 8005c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	005b      	lsls	r3, r3, #1
 8005c8e:	2203      	movs	r2, #3
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	43db      	mvns	r3, r3
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	4013      	ands	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f003 0203 	and.w	r2, r3, #3
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80ac 	beq.w	8005e1e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cc6:	4b5f      	ldr	r3, [pc, #380]	; (8005e44 <HAL_GPIO_Init+0x330>)
 8005cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cca:	4a5e      	ldr	r2, [pc, #376]	; (8005e44 <HAL_GPIO_Init+0x330>)
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	6613      	str	r3, [r2, #96]	; 0x60
 8005cd2:	4b5c      	ldr	r3, [pc, #368]	; (8005e44 <HAL_GPIO_Init+0x330>)
 8005cd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	60bb      	str	r3, [r7, #8]
 8005cdc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005cde:	4a5a      	ldr	r2, [pc, #360]	; (8005e48 <HAL_GPIO_Init+0x334>)
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	089b      	lsrs	r3, r3, #2
 8005ce4:	3302      	adds	r3, #2
 8005ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f003 0303 	and.w	r3, r3, #3
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	220f      	movs	r2, #15
 8005cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfa:	43db      	mvns	r3, r3
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4013      	ands	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005d08:	d025      	beq.n	8005d56 <HAL_GPIO_Init+0x242>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a4f      	ldr	r2, [pc, #316]	; (8005e4c <HAL_GPIO_Init+0x338>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d01f      	beq.n	8005d52 <HAL_GPIO_Init+0x23e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a4e      	ldr	r2, [pc, #312]	; (8005e50 <HAL_GPIO_Init+0x33c>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d019      	beq.n	8005d4e <HAL_GPIO_Init+0x23a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a4d      	ldr	r2, [pc, #308]	; (8005e54 <HAL_GPIO_Init+0x340>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d013      	beq.n	8005d4a <HAL_GPIO_Init+0x236>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a4c      	ldr	r2, [pc, #304]	; (8005e58 <HAL_GPIO_Init+0x344>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00d      	beq.n	8005d46 <HAL_GPIO_Init+0x232>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a4b      	ldr	r2, [pc, #300]	; (8005e5c <HAL_GPIO_Init+0x348>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d007      	beq.n	8005d42 <HAL_GPIO_Init+0x22e>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a4a      	ldr	r2, [pc, #296]	; (8005e60 <HAL_GPIO_Init+0x34c>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d101      	bne.n	8005d3e <HAL_GPIO_Init+0x22a>
 8005d3a:	2306      	movs	r3, #6
 8005d3c:	e00c      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d3e:	2307      	movs	r3, #7
 8005d40:	e00a      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d42:	2305      	movs	r3, #5
 8005d44:	e008      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d46:	2304      	movs	r3, #4
 8005d48:	e006      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e004      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e002      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <HAL_GPIO_Init+0x244>
 8005d56:	2300      	movs	r3, #0
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	f002 0203 	and.w	r2, r2, #3
 8005d5e:	0092      	lsls	r2, r2, #2
 8005d60:	4093      	lsls	r3, r2
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d68:	4937      	ldr	r1, [pc, #220]	; (8005e48 <HAL_GPIO_Init+0x334>)
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	089b      	lsrs	r3, r3, #2
 8005d6e:	3302      	adds	r3, #2
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005d76:	4b3b      	ldr	r3, [pc, #236]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	43db      	mvns	r3, r3
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4013      	ands	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d9a:	4a32      	ldr	r2, [pc, #200]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005da0:	4b30      	ldr	r3, [pc, #192]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	43db      	mvns	r3, r3
 8005daa:	693a      	ldr	r2, [r7, #16]
 8005dac:	4013      	ands	r3, r2
 8005dae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d003      	beq.n	8005dc4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005dc4:	4a27      	ldr	r2, [pc, #156]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005dca:	4b26      	ldr	r3, [pc, #152]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	43db      	mvns	r3, r3
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dee:	4a1d      	ldr	r2, [pc, #116]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005df4:	4b1b      	ldr	r3, [pc, #108]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4013      	ands	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d003      	beq.n	8005e18 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e18:	4a12      	ldr	r2, [pc, #72]	; (8005e64 <HAL_GPIO_Init+0x350>)
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	3301      	adds	r3, #1
 8005e22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f47f ae78 	bne.w	8005b24 <HAL_GPIO_Init+0x10>
  }
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	40021000 	.word	0x40021000
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	48000400 	.word	0x48000400
 8005e50:	48000800 	.word	0x48000800
 8005e54:	48000c00 	.word	0x48000c00
 8005e58:	48001000 	.word	0x48001000
 8005e5c:	48001400 	.word	0x48001400
 8005e60:	48001800 	.word	0x48001800
 8005e64:	40010400 	.word	0x40010400

08005e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	807b      	strh	r3, [r7, #2]
 8005e74:	4613      	mov	r3, r2
 8005e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e78:	787b      	ldrb	r3, [r7, #1]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e7e:	887a      	ldrh	r2, [r7, #2]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e84:	e002      	b.n	8005e8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e86:	887a      	ldrh	r2, [r7, #2]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ea4:	695a      	ldr	r2, [r3, #20]
 8005ea6:	88fb      	ldrh	r3, [r7, #6]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d006      	beq.n	8005ebc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eae:	4a05      	ldr	r2, [pc, #20]	; (8005ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005eb0:	88fb      	ldrh	r3, [r7, #6]
 8005eb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005eb4:	88fb      	ldrh	r3, [r7, #6]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fc fb3e 	bl	8002538 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ebc:	bf00      	nop
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40010400 	.word	0x40010400

08005ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e081      	b.n	8005fde <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7fd f996 	bl	8003220 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2224      	movs	r2, #36	; 0x24
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0201 	bic.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689a      	ldr	r2, [r3, #8]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d107      	bne.n	8005f42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	689a      	ldr	r2, [r3, #8]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f3e:	609a      	str	r2, [r3, #8]
 8005f40:	e006      	b.n	8005f50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d104      	bne.n	8005f62 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	6812      	ldr	r2, [r2, #0]
 8005f6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	ea42 0103 	orr.w	r1, r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	021a      	lsls	r2, r3, #8
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	69d9      	ldr	r1, [r3, #28]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a1a      	ldr	r2, [r3, #32]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b083      	sub	sp, #12
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b20      	cmp	r3, #32
 8005ffa:	d138      	bne.n	800606e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006002:	2b01      	cmp	r3, #1
 8006004:	d101      	bne.n	800600a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006006:	2302      	movs	r3, #2
 8006008:	e032      	b.n	8006070 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2224      	movs	r2, #36	; 0x24
 8006016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0201 	bic.w	r2, r2, #1
 8006028:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006038:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6819      	ldr	r1, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0201 	orr.w	r2, r2, #1
 8006058:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2220      	movs	r2, #32
 800605e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800606a:	2300      	movs	r3, #0
 800606c:	e000      	b.n	8006070 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800606e:	2302      	movs	r3, #2
  }
}
 8006070:	4618      	mov	r0, r3
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b20      	cmp	r3, #32
 8006090:	d139      	bne.n	8006106 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800609c:	2302      	movs	r3, #2
 800609e:	e033      	b.n	8006108 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2224      	movs	r2, #36	; 0x24
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f022 0201 	bic.w	r2, r2, #1
 80060be:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80060ce:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0201 	orr.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2220      	movs	r2, #32
 80060f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	e000      	b.n	8006108 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006106:	2302      	movs	r3, #2
  }
}
 8006108:	4618      	mov	r0, r3
 800610a:	3714      	adds	r7, #20
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006114:	b480      	push	{r7}
 8006116:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006118:	4b04      	ldr	r3, [pc, #16]	; (800612c <HAL_PWREx_GetVoltageRange+0x18>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006120:	4618      	mov	r0, r3
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40007000 	.word	0x40007000

08006130 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613e:	d130      	bne.n	80061a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006140:	4b23      	ldr	r3, [pc, #140]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800614c:	d038      	beq.n	80061c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800614e:	4b20      	ldr	r3, [pc, #128]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006156:	4a1e      	ldr	r2, [pc, #120]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006158:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800615c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800615e:	4b1d      	ldr	r3, [pc, #116]	; (80061d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2232      	movs	r2, #50	; 0x32
 8006164:	fb02 f303 	mul.w	r3, r2, r3
 8006168:	4a1b      	ldr	r2, [pc, #108]	; (80061d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800616a:	fba2 2303 	umull	r2, r3, r2, r3
 800616e:	0c9b      	lsrs	r3, r3, #18
 8006170:	3301      	adds	r3, #1
 8006172:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006174:	e002      	b.n	800617c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	3b01      	subs	r3, #1
 800617a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800617c:	4b14      	ldr	r3, [pc, #80]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006188:	d102      	bne.n	8006190 <HAL_PWREx_ControlVoltageScaling+0x60>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1f2      	bne.n	8006176 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006190:	4b0f      	ldr	r3, [pc, #60]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006192:	695b      	ldr	r3, [r3, #20]
 8006194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800619c:	d110      	bne.n	80061c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e00f      	b.n	80061c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80061a2:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80061aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ae:	d007      	beq.n	80061c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80061b0:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80061b8:	4a05      	ldr	r2, [pc, #20]	; (80061d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40007000 	.word	0x40007000
 80061d4:	2000013c 	.word	0x2000013c
 80061d8:	431bde83 	.word	0x431bde83

080061dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b088      	sub	sp, #32
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d101      	bne.n	80061ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e3d4      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ee:	4ba1      	ldr	r3, [pc, #644]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f003 030c 	and.w	r3, r3, #12
 80061f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061f8:	4b9e      	ldr	r3, [pc, #632]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	f003 0303 	and.w	r3, r3, #3
 8006200:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0310 	and.w	r3, r3, #16
 800620a:	2b00      	cmp	r3, #0
 800620c:	f000 80e4 	beq.w	80063d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d007      	beq.n	8006226 <HAL_RCC_OscConfig+0x4a>
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	2b0c      	cmp	r3, #12
 800621a:	f040 808b 	bne.w	8006334 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	2b01      	cmp	r3, #1
 8006222:	f040 8087 	bne.w	8006334 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006226:	4b93      	ldr	r3, [pc, #588]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0302 	and.w	r3, r3, #2
 800622e:	2b00      	cmp	r3, #0
 8006230:	d005      	beq.n	800623e <HAL_RCC_OscConfig+0x62>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e3ac      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a1a      	ldr	r2, [r3, #32]
 8006242:	4b8c      	ldr	r3, [pc, #560]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d004      	beq.n	8006258 <HAL_RCC_OscConfig+0x7c>
 800624e:	4b89      	ldr	r3, [pc, #548]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006256:	e005      	b.n	8006264 <HAL_RCC_OscConfig+0x88>
 8006258:	4b86      	ldr	r3, [pc, #536]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800625a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800625e:	091b      	lsrs	r3, r3, #4
 8006260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006264:	4293      	cmp	r3, r2
 8006266:	d223      	bcs.n	80062b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fd71 	bl	8006d54 <RCC_SetFlashLatencyFromMSIRange>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e38d      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800627c:	4b7d      	ldr	r3, [pc, #500]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a7c      	ldr	r2, [pc, #496]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006282:	f043 0308 	orr.w	r3, r3, #8
 8006286:	6013      	str	r3, [r2, #0]
 8006288:	4b7a      	ldr	r3, [pc, #488]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	4977      	ldr	r1, [pc, #476]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006296:	4313      	orrs	r3, r2
 8006298:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800629a:	4b76      	ldr	r3, [pc, #472]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	021b      	lsls	r3, r3, #8
 80062a8:	4972      	ldr	r1, [pc, #456]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	604b      	str	r3, [r1, #4]
 80062ae:	e025      	b.n	80062fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062b0:	4b70      	ldr	r3, [pc, #448]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a6f      	ldr	r2, [pc, #444]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062b6:	f043 0308 	orr.w	r3, r3, #8
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	4b6d      	ldr	r3, [pc, #436]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a1b      	ldr	r3, [r3, #32]
 80062c8:	496a      	ldr	r1, [pc, #424]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062ce:	4b69      	ldr	r3, [pc, #420]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	69db      	ldr	r3, [r3, #28]
 80062da:	021b      	lsls	r3, r3, #8
 80062dc:	4965      	ldr	r1, [pc, #404]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d109      	bne.n	80062fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fd31 	bl	8006d54 <RCC_SetFlashLatencyFromMSIRange>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e34d      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80062fc:	f000 fc36 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8006300:	4602      	mov	r2, r0
 8006302:	4b5c      	ldr	r3, [pc, #368]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	091b      	lsrs	r3, r3, #4
 8006308:	f003 030f 	and.w	r3, r3, #15
 800630c:	495a      	ldr	r1, [pc, #360]	; (8006478 <HAL_RCC_OscConfig+0x29c>)
 800630e:	5ccb      	ldrb	r3, [r1, r3]
 8006310:	f003 031f 	and.w	r3, r3, #31
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
 8006318:	4a58      	ldr	r2, [pc, #352]	; (800647c <HAL_RCC_OscConfig+0x2a0>)
 800631a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800631c:	4b58      	ldr	r3, [pc, #352]	; (8006480 <HAL_RCC_OscConfig+0x2a4>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4618      	mov	r0, r3
 8006322:	f7fd fac7 	bl	80038b4 <HAL_InitTick>
 8006326:	4603      	mov	r3, r0
 8006328:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800632a:	7bfb      	ldrb	r3, [r7, #15]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d052      	beq.n	80063d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	e331      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	699b      	ldr	r3, [r3, #24]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d032      	beq.n	80063a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800633c:	4b4d      	ldr	r3, [pc, #308]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a4c      	ldr	r2, [pc, #304]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006342:	f043 0301 	orr.w	r3, r3, #1
 8006346:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006348:	f7fd feae 	bl	80040a8 <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006350:	f7fd feaa 	bl	80040a8 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e31a      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006362:	4b44      	ldr	r3, [pc, #272]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800636e:	4b41      	ldr	r3, [pc, #260]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a40      	ldr	r2, [pc, #256]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006374:	f043 0308 	orr.w	r3, r3, #8
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	4b3e      	ldr	r3, [pc, #248]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	493b      	ldr	r1, [pc, #236]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006388:	4313      	orrs	r3, r2
 800638a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800638c:	4b39      	ldr	r3, [pc, #228]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	4936      	ldr	r1, [pc, #216]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800639c:	4313      	orrs	r3, r2
 800639e:	604b      	str	r3, [r1, #4]
 80063a0:	e01a      	b.n	80063d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80063a2:	4b34      	ldr	r3, [pc, #208]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a33      	ldr	r2, [pc, #204]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80063a8:	f023 0301 	bic.w	r3, r3, #1
 80063ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063ae:	f7fd fe7b 	bl	80040a8 <HAL_GetTick>
 80063b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80063b4:	e008      	b.n	80063c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063b6:	f7fd fe77 	bl	80040a8 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d901      	bls.n	80063c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	e2e7      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80063c8:	4b2a      	ldr	r3, [pc, #168]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1f0      	bne.n	80063b6 <HAL_RCC_OscConfig+0x1da>
 80063d4:	e000      	b.n	80063d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80063d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d074      	beq.n	80064ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	d005      	beq.n	80063f6 <HAL_RCC_OscConfig+0x21a>
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	2b0c      	cmp	r3, #12
 80063ee:	d10e      	bne.n	800640e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	2b03      	cmp	r3, #3
 80063f4:	d10b      	bne.n	800640e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063f6:	4b1f      	ldr	r3, [pc, #124]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d064      	beq.n	80064cc <HAL_RCC_OscConfig+0x2f0>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d160      	bne.n	80064cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e2c4      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006416:	d106      	bne.n	8006426 <HAL_RCC_OscConfig+0x24a>
 8006418:	4b16      	ldr	r3, [pc, #88]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a15      	ldr	r2, [pc, #84]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800641e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006422:	6013      	str	r3, [r2, #0]
 8006424:	e01d      	b.n	8006462 <HAL_RCC_OscConfig+0x286>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800642e:	d10c      	bne.n	800644a <HAL_RCC_OscConfig+0x26e>
 8006430:	4b10      	ldr	r3, [pc, #64]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a0f      	ldr	r2, [pc, #60]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006436:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	4b0d      	ldr	r3, [pc, #52]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a0c      	ldr	r2, [pc, #48]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006442:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	e00b      	b.n	8006462 <HAL_RCC_OscConfig+0x286>
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a09      	ldr	r2, [pc, #36]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006454:	6013      	str	r3, [r2, #0]
 8006456:	4b07      	ldr	r3, [pc, #28]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a06      	ldr	r2, [pc, #24]	; (8006474 <HAL_RCC_OscConfig+0x298>)
 800645c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006460:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d01c      	beq.n	80064a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646a:	f7fd fe1d 	bl	80040a8 <HAL_GetTick>
 800646e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006470:	e011      	b.n	8006496 <HAL_RCC_OscConfig+0x2ba>
 8006472:	bf00      	nop
 8006474:	40021000 	.word	0x40021000
 8006478:	0800feb8 	.word	0x0800feb8
 800647c:	2000013c 	.word	0x2000013c
 8006480:	20000140 	.word	0x20000140
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006484:	f7fd fe10 	bl	80040a8 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b64      	cmp	r3, #100	; 0x64
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e280      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006496:	4baf      	ldr	r3, [pc, #700]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0f0      	beq.n	8006484 <HAL_RCC_OscConfig+0x2a8>
 80064a2:	e014      	b.n	80064ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a4:	f7fd fe00 	bl	80040a8 <HAL_GetTick>
 80064a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80064aa:	e008      	b.n	80064be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064ac:	f7fd fdfc 	bl	80040a8 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	2b64      	cmp	r3, #100	; 0x64
 80064b8:	d901      	bls.n	80064be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e26c      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80064be:	4ba5      	ldr	r3, [pc, #660]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1f0      	bne.n	80064ac <HAL_RCC_OscConfig+0x2d0>
 80064ca:	e000      	b.n	80064ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d060      	beq.n	800659c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d005      	beq.n	80064ec <HAL_RCC_OscConfig+0x310>
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b0c      	cmp	r3, #12
 80064e4:	d119      	bne.n	800651a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d116      	bne.n	800651a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064ec:	4b99      	ldr	r3, [pc, #612]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d005      	beq.n	8006504 <HAL_RCC_OscConfig+0x328>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e249      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006504:	4b93      	ldr	r3, [pc, #588]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	061b      	lsls	r3, r3, #24
 8006512:	4990      	ldr	r1, [pc, #576]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006514:	4313      	orrs	r3, r2
 8006516:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006518:	e040      	b.n	800659c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d023      	beq.n	800656a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006522:	4b8c      	ldr	r3, [pc, #560]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a8b      	ldr	r2, [pc, #556]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800652c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652e:	f7fd fdbb 	bl	80040a8 <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006534:	e008      	b.n	8006548 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006536:	f7fd fdb7 	bl	80040a8 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	2b02      	cmp	r3, #2
 8006542:	d901      	bls.n	8006548 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e227      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006548:	4b82      	ldr	r3, [pc, #520]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0f0      	beq.n	8006536 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006554:	4b7f      	ldr	r3, [pc, #508]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	061b      	lsls	r3, r3, #24
 8006562:	497c      	ldr	r1, [pc, #496]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006564:	4313      	orrs	r3, r2
 8006566:	604b      	str	r3, [r1, #4]
 8006568:	e018      	b.n	800659c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800656a:	4b7a      	ldr	r3, [pc, #488]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a79      	ldr	r2, [pc, #484]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006576:	f7fd fd97 	bl	80040a8 <HAL_GetTick>
 800657a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800657c:	e008      	b.n	8006590 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800657e:	f7fd fd93 	bl	80040a8 <HAL_GetTick>
 8006582:	4602      	mov	r2, r0
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	2b02      	cmp	r3, #2
 800658a:	d901      	bls.n	8006590 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	e203      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006590:	4b70      	ldr	r3, [pc, #448]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1f0      	bne.n	800657e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d03c      	beq.n	8006622 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d01c      	beq.n	80065ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065b0:	4b68      	ldr	r3, [pc, #416]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80065b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065b6:	4a67      	ldr	r2, [pc, #412]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c0:	f7fd fd72 	bl	80040a8 <HAL_GetTick>
 80065c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065c8:	f7fd fd6e 	bl	80040a8 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e1de      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80065da:	4b5e      	ldr	r3, [pc, #376]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80065dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0ef      	beq.n	80065c8 <HAL_RCC_OscConfig+0x3ec>
 80065e8:	e01b      	b.n	8006622 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065ea:	4b5a      	ldr	r3, [pc, #360]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80065ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065f0:	4a58      	ldr	r2, [pc, #352]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80065f2:	f023 0301 	bic.w	r3, r3, #1
 80065f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065fa:	f7fd fd55 	bl	80040a8 <HAL_GetTick>
 80065fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006600:	e008      	b.n	8006614 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006602:	f7fd fd51 	bl	80040a8 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d901      	bls.n	8006614 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e1c1      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006614:	4b4f      	ldr	r3, [pc, #316]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006616:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1ef      	bne.n	8006602 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0304 	and.w	r3, r3, #4
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80a6 	beq.w	800677c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006630:	2300      	movs	r3, #0
 8006632:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006634:	4b47      	ldr	r3, [pc, #284]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10d      	bne.n	800665c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006640:	4b44      	ldr	r3, [pc, #272]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006644:	4a43      	ldr	r2, [pc, #268]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800664a:	6593      	str	r3, [r2, #88]	; 0x58
 800664c:	4b41      	ldr	r3, [pc, #260]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 800664e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006654:	60bb      	str	r3, [r7, #8]
 8006656:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006658:	2301      	movs	r3, #1
 800665a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800665c:	4b3e      	ldr	r3, [pc, #248]	; (8006758 <HAL_RCC_OscConfig+0x57c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006664:	2b00      	cmp	r3, #0
 8006666:	d118      	bne.n	800669a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006668:	4b3b      	ldr	r3, [pc, #236]	; (8006758 <HAL_RCC_OscConfig+0x57c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a3a      	ldr	r2, [pc, #232]	; (8006758 <HAL_RCC_OscConfig+0x57c>)
 800666e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006672:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006674:	f7fd fd18 	bl	80040a8 <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800667c:	f7fd fd14 	bl	80040a8 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b02      	cmp	r3, #2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e184      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800668e:	4b32      	ldr	r3, [pc, #200]	; (8006758 <HAL_RCC_OscConfig+0x57c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0f0      	beq.n	800667c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d108      	bne.n	80066b4 <HAL_RCC_OscConfig+0x4d8>
 80066a2:	4b2c      	ldr	r3, [pc, #176]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066a8:	4a2a      	ldr	r2, [pc, #168]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80066b2:	e024      	b.n	80066fe <HAL_RCC_OscConfig+0x522>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2b05      	cmp	r3, #5
 80066ba:	d110      	bne.n	80066de <HAL_RCC_OscConfig+0x502>
 80066bc:	4b25      	ldr	r3, [pc, #148]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c2:	4a24      	ldr	r2, [pc, #144]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066c4:	f043 0304 	orr.w	r3, r3, #4
 80066c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80066cc:	4b21      	ldr	r3, [pc, #132]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066d2:	4a20      	ldr	r2, [pc, #128]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066d4:	f043 0301 	orr.w	r3, r3, #1
 80066d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80066dc:	e00f      	b.n	80066fe <HAL_RCC_OscConfig+0x522>
 80066de:	4b1d      	ldr	r3, [pc, #116]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066e4:	4a1b      	ldr	r2, [pc, #108]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066e6:	f023 0301 	bic.w	r3, r3, #1
 80066ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80066ee:	4b19      	ldr	r3, [pc, #100]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066f4:	4a17      	ldr	r2, [pc, #92]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 80066f6:	f023 0304 	bic.w	r3, r3, #4
 80066fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d016      	beq.n	8006734 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006706:	f7fd fccf 	bl	80040a8 <HAL_GetTick>
 800670a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800670c:	e00a      	b.n	8006724 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800670e:	f7fd fccb 	bl	80040a8 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	f241 3288 	movw	r2, #5000	; 0x1388
 800671c:	4293      	cmp	r3, r2
 800671e:	d901      	bls.n	8006724 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e139      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006724:	4b0b      	ldr	r3, [pc, #44]	; (8006754 <HAL_RCC_OscConfig+0x578>)
 8006726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d0ed      	beq.n	800670e <HAL_RCC_OscConfig+0x532>
 8006732:	e01a      	b.n	800676a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006734:	f7fd fcb8 	bl	80040a8 <HAL_GetTick>
 8006738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800673a:	e00f      	b.n	800675c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800673c:	f7fd fcb4 	bl	80040a8 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	f241 3288 	movw	r2, #5000	; 0x1388
 800674a:	4293      	cmp	r3, r2
 800674c:	d906      	bls.n	800675c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e122      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
 8006752:	bf00      	nop
 8006754:	40021000 	.word	0x40021000
 8006758:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800675c:	4b90      	ldr	r3, [pc, #576]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1e8      	bne.n	800673c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800676a:	7ffb      	ldrb	r3, [r7, #31]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d105      	bne.n	800677c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006770:	4b8b      	ldr	r3, [pc, #556]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006774:	4a8a      	ldr	r2, [pc, #552]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800677a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8108 	beq.w	8006996 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678a:	2b02      	cmp	r3, #2
 800678c:	f040 80d0 	bne.w	8006930 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006790:	4b83      	ldr	r3, [pc, #524]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f003 0203 	and.w	r2, r3, #3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d130      	bne.n	8006806 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ae:	3b01      	subs	r3, #1
 80067b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d127      	bne.n	8006806 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d11f      	bne.n	8006806 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067d0:	2a07      	cmp	r2, #7
 80067d2:	bf14      	ite	ne
 80067d4:	2201      	movne	r2, #1
 80067d6:	2200      	moveq	r2, #0
 80067d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067da:	4293      	cmp	r3, r2
 80067dc:	d113      	bne.n	8006806 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e8:	085b      	lsrs	r3, r3, #1
 80067ea:	3b01      	subs	r3, #1
 80067ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d109      	bne.n	8006806 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fc:	085b      	lsrs	r3, r3, #1
 80067fe:	3b01      	subs	r3, #1
 8006800:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006802:	429a      	cmp	r2, r3
 8006804:	d06e      	beq.n	80068e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	2b0c      	cmp	r3, #12
 800680a:	d069      	beq.n	80068e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800680c:	4b64      	ldr	r3, [pc, #400]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d105      	bne.n	8006824 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006818:	4b61      	ldr	r3, [pc, #388]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e0b7      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006828:	4b5d      	ldr	r3, [pc, #372]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a5c      	ldr	r2, [pc, #368]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800682e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006832:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006834:	f7fd fc38 	bl	80040a8 <HAL_GetTick>
 8006838:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800683a:	e008      	b.n	800684e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800683c:	f7fd fc34 	bl	80040a8 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b02      	cmp	r3, #2
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e0a4      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800684e:	4b54      	ldr	r3, [pc, #336]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1f0      	bne.n	800683c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800685a:	4b51      	ldr	r3, [pc, #324]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800685c:	68da      	ldr	r2, [r3, #12]
 800685e:	4b51      	ldr	r3, [pc, #324]	; (80069a4 <HAL_RCC_OscConfig+0x7c8>)
 8006860:	4013      	ands	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800686a:	3a01      	subs	r2, #1
 800686c:	0112      	lsls	r2, r2, #4
 800686e:	4311      	orrs	r1, r2
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006874:	0212      	lsls	r2, r2, #8
 8006876:	4311      	orrs	r1, r2
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800687c:	0852      	lsrs	r2, r2, #1
 800687e:	3a01      	subs	r2, #1
 8006880:	0552      	lsls	r2, r2, #21
 8006882:	4311      	orrs	r1, r2
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006888:	0852      	lsrs	r2, r2, #1
 800688a:	3a01      	subs	r2, #1
 800688c:	0652      	lsls	r2, r2, #25
 800688e:	4311      	orrs	r1, r2
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006894:	0912      	lsrs	r2, r2, #4
 8006896:	0452      	lsls	r2, r2, #17
 8006898:	430a      	orrs	r2, r1
 800689a:	4941      	ldr	r1, [pc, #260]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800689c:	4313      	orrs	r3, r2
 800689e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80068a0:	4b3f      	ldr	r3, [pc, #252]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a3e      	ldr	r2, [pc, #248]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068ac:	4b3c      	ldr	r3, [pc, #240]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	4a3b      	ldr	r2, [pc, #236]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80068b8:	f7fd fbf6 	bl	80040a8 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c0:	f7fd fbf2 	bl	80040a8 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e062      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068d2:	4b33      	ldr	r3, [pc, #204]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f0      	beq.n	80068c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068de:	e05a      	b.n	8006996 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e059      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068e4:	4b2e      	ldr	r3, [pc, #184]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d152      	bne.n	8006996 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80068f0:	4b2b      	ldr	r3, [pc, #172]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a2a      	ldr	r2, [pc, #168]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068fc:	4b28      	ldr	r3, [pc, #160]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	4a27      	ldr	r2, [pc, #156]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006906:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006908:	f7fd fbce 	bl	80040a8 <HAL_GetTick>
 800690c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800690e:	e008      	b.n	8006922 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006910:	f7fd fbca 	bl	80040a8 <HAL_GetTick>
 8006914:	4602      	mov	r2, r0
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	2b02      	cmp	r3, #2
 800691c:	d901      	bls.n	8006922 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e03a      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006922:	4b1f      	ldr	r3, [pc, #124]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d0f0      	beq.n	8006910 <HAL_RCC_OscConfig+0x734>
 800692e:	e032      	b.n	8006996 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	2b0c      	cmp	r3, #12
 8006934:	d02d      	beq.n	8006992 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006936:	4b1a      	ldr	r3, [pc, #104]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a19      	ldr	r2, [pc, #100]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800693c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006940:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006942:	4b17      	ldr	r3, [pc, #92]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d105      	bne.n	800695a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800694e:	4b14      	ldr	r3, [pc, #80]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	4a13      	ldr	r2, [pc, #76]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006954:	f023 0303 	bic.w	r3, r3, #3
 8006958:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800695a:	4b11      	ldr	r3, [pc, #68]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	4a10      	ldr	r2, [pc, #64]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006960:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006968:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696a:	f7fd fb9d 	bl	80040a8 <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006972:	f7fd fb99 	bl	80040a8 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e009      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006984:	4b06      	ldr	r3, [pc, #24]	; (80069a0 <HAL_RCC_OscConfig+0x7c4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f0      	bne.n	8006972 <HAL_RCC_OscConfig+0x796>
 8006990:	e001      	b.n	8006996 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e000      	b.n	8006998 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3720      	adds	r7, #32
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	40021000 	.word	0x40021000
 80069a4:	f99d808c 	.word	0xf99d808c

080069a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e0c8      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069bc:	4b66      	ldr	r3, [pc, #408]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	683a      	ldr	r2, [r7, #0]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d910      	bls.n	80069ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ca:	4b63      	ldr	r3, [pc, #396]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f023 0207 	bic.w	r2, r3, #7
 80069d2:	4961      	ldr	r1, [pc, #388]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069da:	4b5f      	ldr	r3, [pc, #380]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0307 	and.w	r3, r3, #7
 80069e2:	683a      	ldr	r2, [r7, #0]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d001      	beq.n	80069ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e0b0      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d04c      	beq.n	8006a92 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	2b03      	cmp	r3, #3
 80069fe:	d107      	bne.n	8006a10 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a00:	4b56      	ldr	r3, [pc, #344]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d121      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e09e      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d107      	bne.n	8006a28 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a18:	4b50      	ldr	r3, [pc, #320]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d115      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e092      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d107      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a30:	4b4a      	ldr	r3, [pc, #296]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d109      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e086      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a40:	4b46      	ldr	r3, [pc, #280]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d101      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e07e      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a50:	4b42      	ldr	r3, [pc, #264]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f023 0203 	bic.w	r2, r3, #3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	493f      	ldr	r1, [pc, #252]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a62:	f7fd fb21 	bl	80040a8 <HAL_GetTick>
 8006a66:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a68:	e00a      	b.n	8006a80 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a6a:	f7fd fb1d 	bl	80040a8 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e066      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a80:	4b36      	ldr	r3, [pc, #216]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f003 020c 	and.w	r2, r3, #12
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d1eb      	bne.n	8006a6a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d008      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a9e:	4b2f      	ldr	r3, [pc, #188]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	492c      	ldr	r1, [pc, #176]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ab0:	4b29      	ldr	r3, [pc, #164]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0307 	and.w	r3, r3, #7
 8006ab8:	683a      	ldr	r2, [r7, #0]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d210      	bcs.n	8006ae0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006abe:	4b26      	ldr	r3, [pc, #152]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f023 0207 	bic.w	r2, r3, #7
 8006ac6:	4924      	ldr	r1, [pc, #144]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ace:	4b22      	ldr	r3, [pc, #136]	; (8006b58 <HAL_RCC_ClockConfig+0x1b0>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0307 	and.w	r3, r3, #7
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d001      	beq.n	8006ae0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e036      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d008      	beq.n	8006afe <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aec:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	4918      	ldr	r1, [pc, #96]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006afa:	4313      	orrs	r3, r2
 8006afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0308 	and.w	r3, r3, #8
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d009      	beq.n	8006b1e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b0a:	4b14      	ldr	r3, [pc, #80]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	00db      	lsls	r3, r3, #3
 8006b18:	4910      	ldr	r1, [pc, #64]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006b1e:	f000 f825 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8006b22:	4602      	mov	r2, r0
 8006b24:	4b0d      	ldr	r3, [pc, #52]	; (8006b5c <HAL_RCC_ClockConfig+0x1b4>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	091b      	lsrs	r3, r3, #4
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	490c      	ldr	r1, [pc, #48]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 8006b30:	5ccb      	ldrb	r3, [r1, r3]
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3a:	4a0a      	ldr	r2, [pc, #40]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006b3e:	4b0a      	ldr	r3, [pc, #40]	; (8006b68 <HAL_RCC_ClockConfig+0x1c0>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fc feb6 	bl	80038b4 <HAL_InitTick>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	72fb      	strb	r3, [r7, #11]

  return status;
 8006b4c:	7afb      	ldrb	r3, [r7, #11]
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3710      	adds	r7, #16
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	40022000 	.word	0x40022000
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	0800feb8 	.word	0x0800feb8
 8006b64:	2000013c 	.word	0x2000013c
 8006b68:	20000140 	.word	0x20000140

08006b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b089      	sub	sp, #36	; 0x24
 8006b70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	61fb      	str	r3, [r7, #28]
 8006b76:	2300      	movs	r3, #0
 8006b78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b7a:	4b3e      	ldr	r3, [pc, #248]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 030c 	and.w	r3, r3, #12
 8006b82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b84:	4b3b      	ldr	r3, [pc, #236]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	f003 0303 	and.w	r3, r3, #3
 8006b8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d005      	beq.n	8006ba0 <HAL_RCC_GetSysClockFreq+0x34>
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	2b0c      	cmp	r3, #12
 8006b98:	d121      	bne.n	8006bde <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d11e      	bne.n	8006bde <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ba0:	4b34      	ldr	r3, [pc, #208]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0308 	and.w	r3, r3, #8
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d107      	bne.n	8006bbc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006bac:	4b31      	ldr	r3, [pc, #196]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bb2:	0a1b      	lsrs	r3, r3, #8
 8006bb4:	f003 030f 	and.w	r3, r3, #15
 8006bb8:	61fb      	str	r3, [r7, #28]
 8006bba:	e005      	b.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006bbc:	4b2d      	ldr	r3, [pc, #180]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	091b      	lsrs	r3, r3, #4
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006bc8:	4a2b      	ldr	r2, [pc, #172]	; (8006c78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10d      	bne.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006bdc:	e00a      	b.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	2b04      	cmp	r3, #4
 8006be2:	d102      	bne.n	8006bea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006be4:	4b25      	ldr	r3, [pc, #148]	; (8006c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8006be6:	61bb      	str	r3, [r7, #24]
 8006be8:	e004      	b.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	d101      	bne.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006bf0:	4b22      	ldr	r3, [pc, #136]	; (8006c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8006bf2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	2b0c      	cmp	r3, #12
 8006bf8:	d134      	bne.n	8006c64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006bfa:	4b1e      	ldr	r3, [pc, #120]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	f003 0303 	and.w	r3, r3, #3
 8006c02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d003      	beq.n	8006c12 <HAL_RCC_GetSysClockFreq+0xa6>
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b03      	cmp	r3, #3
 8006c0e:	d003      	beq.n	8006c18 <HAL_RCC_GetSysClockFreq+0xac>
 8006c10:	e005      	b.n	8006c1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006c12:	4b1a      	ldr	r3, [pc, #104]	; (8006c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8006c14:	617b      	str	r3, [r7, #20]
      break;
 8006c16:	e005      	b.n	8006c24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006c18:	4b18      	ldr	r3, [pc, #96]	; (8006c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8006c1a:	617b      	str	r3, [r7, #20]
      break;
 8006c1c:	e002      	b.n	8006c24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	617b      	str	r3, [r7, #20]
      break;
 8006c22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c24:	4b13      	ldr	r3, [pc, #76]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	091b      	lsrs	r3, r3, #4
 8006c2a:	f003 0307 	and.w	r3, r3, #7
 8006c2e:	3301      	adds	r3, #1
 8006c30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006c32:	4b10      	ldr	r3, [pc, #64]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	0a1b      	lsrs	r3, r3, #8
 8006c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	fb02 f203 	mul.w	r2, r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006c4a:	4b0a      	ldr	r3, [pc, #40]	; (8006c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	0e5b      	lsrs	r3, r3, #25
 8006c50:	f003 0303 	and.w	r3, r3, #3
 8006c54:	3301      	adds	r3, #1
 8006c56:	005b      	lsls	r3, r3, #1
 8006c58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006c64:	69bb      	ldr	r3, [r7, #24]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3724      	adds	r7, #36	; 0x24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40021000 	.word	0x40021000
 8006c78:	0800fed0 	.word	0x0800fed0
 8006c7c:	00f42400 	.word	0x00f42400

08006c80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c80:	b480      	push	{r7}
 8006c82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c84:	4b03      	ldr	r3, [pc, #12]	; (8006c94 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c86:	681b      	ldr	r3, [r3, #0]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	2000013c 	.word	0x2000013c

08006c98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006c9c:	f7ff fff0 	bl	8006c80 <HAL_RCC_GetHCLKFreq>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	4b06      	ldr	r3, [pc, #24]	; (8006cbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	0a1b      	lsrs	r3, r3, #8
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	4904      	ldr	r1, [pc, #16]	; (8006cc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006cae:	5ccb      	ldrb	r3, [r1, r3]
 8006cb0:	f003 031f 	and.w	r3, r3, #31
 8006cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	40021000 	.word	0x40021000
 8006cc0:	0800fec8 	.word	0x0800fec8

08006cc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006cc8:	f7ff ffda 	bl	8006c80 <HAL_RCC_GetHCLKFreq>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	0adb      	lsrs	r3, r3, #11
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	4904      	ldr	r1, [pc, #16]	; (8006cec <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cda:	5ccb      	ldrb	r3, [r1, r3]
 8006cdc:	f003 031f 	and.w	r3, r3, #31
 8006ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	40021000 	.word	0x40021000
 8006cec:	0800fec8 	.word	0x0800fec8

08006cf0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	220f      	movs	r2, #15
 8006cfe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006d00:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <HAL_RCC_GetClockConfig+0x5c>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f003 0203 	and.w	r2, r3, #3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006d0c:	4b0f      	ldr	r3, [pc, #60]	; (8006d4c <HAL_RCC_GetClockConfig+0x5c>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006d18:	4b0c      	ldr	r3, [pc, #48]	; (8006d4c <HAL_RCC_GetClockConfig+0x5c>)
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006d24:	4b09      	ldr	r3, [pc, #36]	; (8006d4c <HAL_RCC_GetClockConfig+0x5c>)
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	08db      	lsrs	r3, r3, #3
 8006d2a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006d32:	4b07      	ldr	r3, [pc, #28]	; (8006d50 <HAL_RCC_GetClockConfig+0x60>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0207 	and.w	r2, r3, #7
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	601a      	str	r2, [r3, #0]
}
 8006d3e:	bf00      	nop
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	40022000 	.word	0x40022000

08006d54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b086      	sub	sp, #24
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006d60:	4b2a      	ldr	r3, [pc, #168]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d003      	beq.n	8006d74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006d6c:	f7ff f9d2 	bl	8006114 <HAL_PWREx_GetVoltageRange>
 8006d70:	6178      	str	r0, [r7, #20]
 8006d72:	e014      	b.n	8006d9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d74:	4b25      	ldr	r3, [pc, #148]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d78:	4a24      	ldr	r2, [pc, #144]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d7e:	6593      	str	r3, [r2, #88]	; 0x58
 8006d80:	4b22      	ldr	r3, [pc, #136]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d88:	60fb      	str	r3, [r7, #12]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006d8c:	f7ff f9c2 	bl	8006114 <HAL_PWREx_GetVoltageRange>
 8006d90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006d92:	4b1e      	ldr	r3, [pc, #120]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d96:	4a1d      	ldr	r2, [pc, #116]	; (8006e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006d98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006da4:	d10b      	bne.n	8006dbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2b80      	cmp	r3, #128	; 0x80
 8006daa:	d919      	bls.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2ba0      	cmp	r3, #160	; 0xa0
 8006db0:	d902      	bls.n	8006db8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006db2:	2302      	movs	r3, #2
 8006db4:	613b      	str	r3, [r7, #16]
 8006db6:	e013      	b.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006db8:	2301      	movs	r3, #1
 8006dba:	613b      	str	r3, [r7, #16]
 8006dbc:	e010      	b.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2b80      	cmp	r3, #128	; 0x80
 8006dc2:	d902      	bls.n	8006dca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	613b      	str	r3, [r7, #16]
 8006dc8:	e00a      	b.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2b80      	cmp	r3, #128	; 0x80
 8006dce:	d102      	bne.n	8006dd6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	613b      	str	r3, [r7, #16]
 8006dd4:	e004      	b.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2b70      	cmp	r3, #112	; 0x70
 8006dda:	d101      	bne.n	8006de0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006ddc:	2301      	movs	r3, #1
 8006dde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f023 0207 	bic.w	r2, r3, #7
 8006de8:	4909      	ldr	r1, [pc, #36]	; (8006e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0307 	and.w	r3, r3, #7
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d001      	beq.n	8006e02 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e000      	b.n	8006e04 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	40022000 	.word	0x40022000

08006e14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e20:	2300      	movs	r3, #0
 8006e22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d041      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e38:	d02a      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006e3a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e3e:	d824      	bhi.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006e40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e44:	d008      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006e46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e4a:	d81e      	bhi.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00a      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006e50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e54:	d010      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006e56:	e018      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006e58:	4b86      	ldr	r3, [pc, #536]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	4a85      	ldr	r2, [pc, #532]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e62:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006e64:	e015      	b.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	3304      	adds	r3, #4
 8006e6a:	2100      	movs	r1, #0
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 fabb 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 8006e72:	4603      	mov	r3, r0
 8006e74:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006e76:	e00c      	b.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	3320      	adds	r3, #32
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 fba6 	bl	80075d0 <RCCEx_PLLSAI2_Config>
 8006e84:	4603      	mov	r3, r0
 8006e86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006e88:	e003      	b.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	74fb      	strb	r3, [r7, #19]
      break;
 8006e8e:	e000      	b.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006e90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e92:	7cfb      	ldrb	r3, [r7, #19]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d10b      	bne.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e98:	4b76      	ldr	r3, [pc, #472]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e9e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ea6:	4973      	ldr	r1, [pc, #460]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006eae:	e001      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb0:	7cfb      	ldrb	r3, [r7, #19]
 8006eb2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d041      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ec4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ec8:	d02a      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006eca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ece:	d824      	bhi.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006ed0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ed4:	d008      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006ed6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006eda:	d81e      	bhi.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00a      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ee4:	d010      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006ee6:	e018      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ee8:	4b62      	ldr	r3, [pc, #392]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	4a61      	ldr	r2, [pc, #388]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ef2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006ef4:	e015      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	3304      	adds	r3, #4
 8006efa:	2100      	movs	r1, #0
 8006efc:	4618      	mov	r0, r3
 8006efe:	f000 fa73 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 8006f02:	4603      	mov	r3, r0
 8006f04:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006f06:	e00c      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	3320      	adds	r3, #32
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fb5e 	bl	80075d0 <RCCEx_PLLSAI2_Config>
 8006f14:	4603      	mov	r3, r0
 8006f16:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006f18:	e003      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	74fb      	strb	r3, [r7, #19]
      break;
 8006f1e:	e000      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006f20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f22:	7cfb      	ldrb	r3, [r7, #19]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10b      	bne.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006f28:	4b52      	ldr	r3, [pc, #328]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f2e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f36:	494f      	ldr	r1, [pc, #316]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006f3e:	e001      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f40:	7cfb      	ldrb	r3, [r7, #19]
 8006f42:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 80a0 	beq.w	8007092 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f52:	2300      	movs	r3, #0
 8006f54:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006f56:	4b47      	ldr	r3, [pc, #284]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d101      	bne.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006f62:	2301      	movs	r3, #1
 8006f64:	e000      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006f66:	2300      	movs	r3, #0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00d      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f6c:	4b41      	ldr	r3, [pc, #260]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f70:	4a40      	ldr	r2, [pc, #256]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f76:	6593      	str	r3, [r2, #88]	; 0x58
 8006f78:	4b3e      	ldr	r3, [pc, #248]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f80:	60bb      	str	r3, [r7, #8]
 8006f82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f84:	2301      	movs	r3, #1
 8006f86:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f88:	4b3b      	ldr	r3, [pc, #236]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a3a      	ldr	r2, [pc, #232]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f94:	f7fd f888 	bl	80040a8 <HAL_GetTick>
 8006f98:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006f9a:	e009      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f9c:	f7fd f884 	bl	80040a8 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d902      	bls.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	74fb      	strb	r3, [r7, #19]
        break;
 8006fae:	e005      	b.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006fb0:	4b31      	ldr	r3, [pc, #196]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d0ef      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006fbc:	7cfb      	ldrb	r3, [r7, #19]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d15c      	bne.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006fc2:	4b2c      	ldr	r3, [pc, #176]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fcc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01f      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fda:	697a      	ldr	r2, [r7, #20]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d019      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fe0:	4b24      	ldr	r3, [pc, #144]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fe6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fec:	4b21      	ldr	r3, [pc, #132]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff2:	4a20      	ldr	r2, [pc, #128]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ff8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ffc:	4b1d      	ldr	r3, [pc, #116]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007002:	4a1c      	ldr	r2, [pc, #112]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007004:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007008:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800700c:	4a19      	ldr	r2, [pc, #100]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d016      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800701e:	f7fd f843 	bl	80040a8 <HAL_GetTick>
 8007022:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007024:	e00b      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007026:	f7fd f83f 	bl	80040a8 <HAL_GetTick>
 800702a:	4602      	mov	r2, r0
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	1ad3      	subs	r3, r2, r3
 8007030:	f241 3288 	movw	r2, #5000	; 0x1388
 8007034:	4293      	cmp	r3, r2
 8007036:	d902      	bls.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007038:	2303      	movs	r3, #3
 800703a:	74fb      	strb	r3, [r7, #19]
            break;
 800703c:	e006      	b.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800703e:	4b0d      	ldr	r3, [pc, #52]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0ec      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800704c:	7cfb      	ldrb	r3, [r7, #19]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10c      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007052:	4b08      	ldr	r3, [pc, #32]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007058:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007062:	4904      	ldr	r1, [pc, #16]	; (8007074 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007064:	4313      	orrs	r3, r2
 8007066:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800706a:	e009      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800706c:	7cfb      	ldrb	r3, [r7, #19]
 800706e:	74bb      	strb	r3, [r7, #18]
 8007070:	e006      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007072:	bf00      	nop
 8007074:	40021000 	.word	0x40021000
 8007078:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800707c:	7cfb      	ldrb	r3, [r7, #19]
 800707e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007080:	7c7b      	ldrb	r3, [r7, #17]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d105      	bne.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007086:	4b9e      	ldr	r3, [pc, #632]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800708a:	4a9d      	ldr	r2, [pc, #628]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800708c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007090:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800709e:	4b98      	ldr	r3, [pc, #608]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a4:	f023 0203 	bic.w	r2, r3, #3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ac:	4994      	ldr	r1, [pc, #592]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80070c0:	4b8f      	ldr	r3, [pc, #572]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c6:	f023 020c 	bic.w	r2, r3, #12
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ce:	498c      	ldr	r1, [pc, #560]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0304 	and.w	r3, r3, #4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070e2:	4b87      	ldr	r3, [pc, #540]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f0:	4983      	ldr	r1, [pc, #524]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0308 	and.w	r3, r3, #8
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00a      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007104:	4b7e      	ldr	r3, [pc, #504]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007112:	497b      	ldr	r1, [pc, #492]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007114:	4313      	orrs	r3, r2
 8007116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0310 	and.w	r3, r3, #16
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007126:	4b76      	ldr	r3, [pc, #472]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800712c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007134:	4972      	ldr	r1, [pc, #456]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0320 	and.w	r3, r3, #32
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00a      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007148:	4b6d      	ldr	r3, [pc, #436]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800714e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007156:	496a      	ldr	r1, [pc, #424]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007158:	4313      	orrs	r3, r2
 800715a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800716a:	4b65      	ldr	r3, [pc, #404]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007170:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007178:	4961      	ldr	r1, [pc, #388]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800718c:	4b5c      	ldr	r3, [pc, #368]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007192:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800719a:	4959      	ldr	r1, [pc, #356]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800719c:	4313      	orrs	r3, r2
 800719e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071ae:	4b54      	ldr	r3, [pc, #336]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071bc:	4950      	ldr	r1, [pc, #320]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80071d0:	4b4b      	ldr	r3, [pc, #300]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071de:	4948      	ldr	r1, [pc, #288]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071f2:	4b43      	ldr	r3, [pc, #268]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007200:	493f      	ldr	r1, [pc, #252]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007202:	4313      	orrs	r3, r2
 8007204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d028      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007214:	4b3a      	ldr	r3, [pc, #232]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800721a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007222:	4937      	ldr	r1, [pc, #220]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007224:	4313      	orrs	r3, r2
 8007226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800722e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007232:	d106      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007234:	4b32      	ldr	r3, [pc, #200]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	4a31      	ldr	r2, [pc, #196]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800723a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800723e:	60d3      	str	r3, [r2, #12]
 8007240:	e011      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007246:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800724a:	d10c      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	3304      	adds	r3, #4
 8007250:	2101      	movs	r1, #1
 8007252:	4618      	mov	r0, r3
 8007254:	f000 f8c8 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 8007258:	4603      	mov	r3, r0
 800725a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800725c:	7cfb      	ldrb	r3, [r7, #19]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007262:	7cfb      	ldrb	r3, [r7, #19]
 8007264:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d028      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007272:	4b23      	ldr	r3, [pc, #140]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007278:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007280:	491f      	ldr	r1, [pc, #124]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007282:	4313      	orrs	r3, r2
 8007284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800728c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007290:	d106      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007292:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	4a1a      	ldr	r2, [pc, #104]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800729c:	60d3      	str	r3, [r2, #12]
 800729e:	e011      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80072a8:	d10c      	bne.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	3304      	adds	r3, #4
 80072ae:	2101      	movs	r1, #1
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 f899 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 80072b6:	4603      	mov	r3, r0
 80072b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80072ba:	7cfb      	ldrb	r3, [r7, #19]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d001      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80072c0:	7cfb      	ldrb	r3, [r7, #19]
 80072c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d02b      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072d0:	4b0b      	ldr	r3, [pc, #44]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072de:	4908      	ldr	r1, [pc, #32]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072e0:	4313      	orrs	r3, r2
 80072e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072ee:	d109      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072f0:	4b03      	ldr	r3, [pc, #12]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	4a02      	ldr	r2, [pc, #8]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072fa:	60d3      	str	r3, [r2, #12]
 80072fc:	e014      	b.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80072fe:	bf00      	nop
 8007300:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007308:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800730c:	d10c      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	3304      	adds	r3, #4
 8007312:	2101      	movs	r1, #1
 8007314:	4618      	mov	r0, r3
 8007316:	f000 f867 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 800731a:	4603      	mov	r3, r0
 800731c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800731e:	7cfb      	ldrb	r3, [r7, #19]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007324:	7cfb      	ldrb	r3, [r7, #19]
 8007326:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d02f      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007334:	4b2b      	ldr	r3, [pc, #172]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800733a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007342:	4928      	ldr	r1, [pc, #160]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007344:	4313      	orrs	r3, r2
 8007346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800734e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007352:	d10d      	bne.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3304      	adds	r3, #4
 8007358:	2102      	movs	r1, #2
 800735a:	4618      	mov	r0, r3
 800735c:	f000 f844 	bl	80073e8 <RCCEx_PLLSAI1_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007364:	7cfb      	ldrb	r3, [r7, #19]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d014      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800736a:	7cfb      	ldrb	r3, [r7, #19]
 800736c:	74bb      	strb	r3, [r7, #18]
 800736e:	e011      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007374:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007378:	d10c      	bne.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	3320      	adds	r3, #32
 800737e:	2102      	movs	r1, #2
 8007380:	4618      	mov	r0, r3
 8007382:	f000 f925 	bl	80075d0 <RCCEx_PLLSAI2_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800738a:	7cfb      	ldrb	r3, [r7, #19]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d001      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007390:	7cfb      	ldrb	r3, [r7, #19]
 8007392:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00a      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80073a0:	4b10      	ldr	r3, [pc, #64]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073a6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073ae:	490d      	ldr	r1, [pc, #52]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073b0:	4313      	orrs	r3, r2
 80073b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00b      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80073c2:	4b08      	ldr	r3, [pc, #32]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073d2:	4904      	ldr	r1, [pc, #16]	; (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80073da:	7cbb      	ldrb	r3, [r7, #18]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	40021000 	.word	0x40021000

080073e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80073f6:	4b75      	ldr	r3, [pc, #468]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	f003 0303 	and.w	r3, r3, #3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d018      	beq.n	8007434 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007402:	4b72      	ldr	r3, [pc, #456]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f003 0203 	and.w	r2, r3, #3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d10d      	bne.n	800742e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
       ||
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800741a:	4b6c      	ldr	r3, [pc, #432]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	091b      	lsrs	r3, r3, #4
 8007420:	f003 0307 	and.w	r3, r3, #7
 8007424:	1c5a      	adds	r2, r3, #1
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
       ||
 800742a:	429a      	cmp	r2, r3
 800742c:	d047      	beq.n	80074be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	73fb      	strb	r3, [r7, #15]
 8007432:	e044      	b.n	80074be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b03      	cmp	r3, #3
 800743a:	d018      	beq.n	800746e <RCCEx_PLLSAI1_Config+0x86>
 800743c:	2b03      	cmp	r3, #3
 800743e:	d825      	bhi.n	800748c <RCCEx_PLLSAI1_Config+0xa4>
 8007440:	2b01      	cmp	r3, #1
 8007442:	d002      	beq.n	800744a <RCCEx_PLLSAI1_Config+0x62>
 8007444:	2b02      	cmp	r3, #2
 8007446:	d009      	beq.n	800745c <RCCEx_PLLSAI1_Config+0x74>
 8007448:	e020      	b.n	800748c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800744a:	4b60      	ldr	r3, [pc, #384]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b00      	cmp	r3, #0
 8007454:	d11d      	bne.n	8007492 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800745a:	e01a      	b.n	8007492 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800745c:	4b5b      	ldr	r3, [pc, #364]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007464:	2b00      	cmp	r3, #0
 8007466:	d116      	bne.n	8007496 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800746c:	e013      	b.n	8007496 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800746e:	4b57      	ldr	r3, [pc, #348]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10f      	bne.n	800749a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800747a:	4b54      	ldr	r3, [pc, #336]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d109      	bne.n	800749a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800748a:	e006      	b.n	800749a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	73fb      	strb	r3, [r7, #15]
      break;
 8007490:	e004      	b.n	800749c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007492:	bf00      	nop
 8007494:	e002      	b.n	800749c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007496:	bf00      	nop
 8007498:	e000      	b.n	800749c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800749a:	bf00      	nop
    }

    if(status == HAL_OK)
 800749c:	7bfb      	ldrb	r3, [r7, #15]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10d      	bne.n	80074be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80074a2:	4b4a      	ldr	r3, [pc, #296]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6819      	ldr	r1, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	3b01      	subs	r3, #1
 80074b4:	011b      	lsls	r3, r3, #4
 80074b6:	430b      	orrs	r3, r1
 80074b8:	4944      	ldr	r1, [pc, #272]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80074ba:	4313      	orrs	r3, r2
 80074bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80074be:	7bfb      	ldrb	r3, [r7, #15]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d17d      	bne.n	80075c0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80074c4:	4b41      	ldr	r3, [pc, #260]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a40      	ldr	r2, [pc, #256]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80074ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80074ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d0:	f7fc fdea 	bl	80040a8 <HAL_GetTick>
 80074d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80074d6:	e009      	b.n	80074ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074d8:	f7fc fde6 	bl	80040a8 <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d902      	bls.n	80074ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	73fb      	strb	r3, [r7, #15]
        break;
 80074ea:	e005      	b.n	80074f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80074ec:	4b37      	ldr	r3, [pc, #220]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1ef      	bne.n	80074d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80074f8:	7bfb      	ldrb	r3, [r7, #15]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d160      	bne.n	80075c0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d111      	bne.n	8007528 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007504:	4b31      	ldr	r3, [pc, #196]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800750c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6892      	ldr	r2, [r2, #8]
 8007514:	0211      	lsls	r1, r2, #8
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	68d2      	ldr	r2, [r2, #12]
 800751a:	0912      	lsrs	r2, r2, #4
 800751c:	0452      	lsls	r2, r2, #17
 800751e:	430a      	orrs	r2, r1
 8007520:	492a      	ldr	r1, [pc, #168]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007522:	4313      	orrs	r3, r2
 8007524:	610b      	str	r3, [r1, #16]
 8007526:	e027      	b.n	8007578 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d112      	bne.n	8007554 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800752e:	4b27      	ldr	r3, [pc, #156]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007536:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	6892      	ldr	r2, [r2, #8]
 800753e:	0211      	lsls	r1, r2, #8
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	6912      	ldr	r2, [r2, #16]
 8007544:	0852      	lsrs	r2, r2, #1
 8007546:	3a01      	subs	r2, #1
 8007548:	0552      	lsls	r2, r2, #21
 800754a:	430a      	orrs	r2, r1
 800754c:	491f      	ldr	r1, [pc, #124]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800754e:	4313      	orrs	r3, r2
 8007550:	610b      	str	r3, [r1, #16]
 8007552:	e011      	b.n	8007578 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007554:	4b1d      	ldr	r3, [pc, #116]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800755c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6892      	ldr	r2, [r2, #8]
 8007564:	0211      	lsls	r1, r2, #8
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	6952      	ldr	r2, [r2, #20]
 800756a:	0852      	lsrs	r2, r2, #1
 800756c:	3a01      	subs	r2, #1
 800756e:	0652      	lsls	r2, r2, #25
 8007570:	430a      	orrs	r2, r1
 8007572:	4916      	ldr	r1, [pc, #88]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007574:	4313      	orrs	r3, r2
 8007576:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007578:	4b14      	ldr	r3, [pc, #80]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a13      	ldr	r2, [pc, #76]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800757e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007582:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007584:	f7fc fd90 	bl	80040a8 <HAL_GetTick>
 8007588:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800758a:	e009      	b.n	80075a0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800758c:	f7fc fd8c 	bl	80040a8 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	2b02      	cmp	r3, #2
 8007598:	d902      	bls.n	80075a0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	73fb      	strb	r3, [r7, #15]
          break;
 800759e:	e005      	b.n	80075ac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80075a0:	4b0a      	ldr	r3, [pc, #40]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0ef      	beq.n	800758c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d106      	bne.n	80075c0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80075b2:	4b06      	ldr	r3, [pc, #24]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80075b4:	691a      	ldr	r2, [r3, #16]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	4904      	ldr	r1, [pc, #16]	; (80075cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80075c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	40021000 	.word	0x40021000

080075d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075da:	2300      	movs	r3, #0
 80075dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80075de:	4b6a      	ldr	r3, [pc, #424]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f003 0303 	and.w	r3, r3, #3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d018      	beq.n	800761c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80075ea:	4b67      	ldr	r3, [pc, #412]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f003 0203 	and.w	r2, r3, #3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d10d      	bne.n	8007616 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
       ||
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d009      	beq.n	8007616 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007602:	4b61      	ldr	r3, [pc, #388]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	091b      	lsrs	r3, r3, #4
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	1c5a      	adds	r2, r3, #1
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	685b      	ldr	r3, [r3, #4]
       ||
 8007612:	429a      	cmp	r2, r3
 8007614:	d047      	beq.n	80076a6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	73fb      	strb	r3, [r7, #15]
 800761a:	e044      	b.n	80076a6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b03      	cmp	r3, #3
 8007622:	d018      	beq.n	8007656 <RCCEx_PLLSAI2_Config+0x86>
 8007624:	2b03      	cmp	r3, #3
 8007626:	d825      	bhi.n	8007674 <RCCEx_PLLSAI2_Config+0xa4>
 8007628:	2b01      	cmp	r3, #1
 800762a:	d002      	beq.n	8007632 <RCCEx_PLLSAI2_Config+0x62>
 800762c:	2b02      	cmp	r3, #2
 800762e:	d009      	beq.n	8007644 <RCCEx_PLLSAI2_Config+0x74>
 8007630:	e020      	b.n	8007674 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007632:	4b55      	ldr	r3, [pc, #340]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d11d      	bne.n	800767a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007642:	e01a      	b.n	800767a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007644:	4b50      	ldr	r3, [pc, #320]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800764c:	2b00      	cmp	r3, #0
 800764e:	d116      	bne.n	800767e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007654:	e013      	b.n	800767e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007656:	4b4c      	ldr	r3, [pc, #304]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10f      	bne.n	8007682 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007662:	4b49      	ldr	r3, [pc, #292]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d109      	bne.n	8007682 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007672:	e006      	b.n	8007682 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	73fb      	strb	r3, [r7, #15]
      break;
 8007678:	e004      	b.n	8007684 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800767a:	bf00      	nop
 800767c:	e002      	b.n	8007684 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800767e:	bf00      	nop
 8007680:	e000      	b.n	8007684 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007682:	bf00      	nop
    }

    if(status == HAL_OK)
 8007684:	7bfb      	ldrb	r3, [r7, #15]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10d      	bne.n	80076a6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800768a:	4b3f      	ldr	r3, [pc, #252]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6819      	ldr	r1, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	3b01      	subs	r3, #1
 800769c:	011b      	lsls	r3, r3, #4
 800769e:	430b      	orrs	r3, r1
 80076a0:	4939      	ldr	r1, [pc, #228]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d167      	bne.n	800777c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80076ac:	4b36      	ldr	r3, [pc, #216]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a35      	ldr	r2, [pc, #212]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076b8:	f7fc fcf6 	bl	80040a8 <HAL_GetTick>
 80076bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80076be:	e009      	b.n	80076d4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80076c0:	f7fc fcf2 	bl	80040a8 <HAL_GetTick>
 80076c4:	4602      	mov	r2, r0
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d902      	bls.n	80076d4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	73fb      	strb	r3, [r7, #15]
        break;
 80076d2:	e005      	b.n	80076e0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80076d4:	4b2c      	ldr	r3, [pc, #176]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1ef      	bne.n	80076c0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d14a      	bne.n	800777c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d111      	bne.n	8007710 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80076ec:	4b26      	ldr	r3, [pc, #152]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80076f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	6892      	ldr	r2, [r2, #8]
 80076fc:	0211      	lsls	r1, r2, #8
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	68d2      	ldr	r2, [r2, #12]
 8007702:	0912      	lsrs	r2, r2, #4
 8007704:	0452      	lsls	r2, r2, #17
 8007706:	430a      	orrs	r2, r1
 8007708:	491f      	ldr	r1, [pc, #124]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 800770a:	4313      	orrs	r3, r2
 800770c:	614b      	str	r3, [r1, #20]
 800770e:	e011      	b.n	8007734 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007710:	4b1d      	ldr	r3, [pc, #116]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007712:	695b      	ldr	r3, [r3, #20]
 8007714:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007718:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	6892      	ldr	r2, [r2, #8]
 8007720:	0211      	lsls	r1, r2, #8
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6912      	ldr	r2, [r2, #16]
 8007726:	0852      	lsrs	r2, r2, #1
 8007728:	3a01      	subs	r2, #1
 800772a:	0652      	lsls	r2, r2, #25
 800772c:	430a      	orrs	r2, r1
 800772e:	4916      	ldr	r1, [pc, #88]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007730:	4313      	orrs	r3, r2
 8007732:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007734:	4b14      	ldr	r3, [pc, #80]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a13      	ldr	r2, [pc, #76]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 800773a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800773e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007740:	f7fc fcb2 	bl	80040a8 <HAL_GetTick>
 8007744:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007746:	e009      	b.n	800775c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007748:	f7fc fcae 	bl	80040a8 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	2b02      	cmp	r3, #2
 8007754:	d902      	bls.n	800775c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	73fb      	strb	r3, [r7, #15]
          break;
 800775a:	e005      	b.n	8007768 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800775c:	4b0a      	ldr	r3, [pc, #40]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007764:	2b00      	cmp	r3, #0
 8007766:	d0ef      	beq.n	8007748 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007768:	7bfb      	ldrb	r3, [r7, #15]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d106      	bne.n	800777c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800776e:	4b06      	ldr	r3, [pc, #24]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007770:	695a      	ldr	r2, [r3, #20]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	4904      	ldr	r1, [pc, #16]	; (8007788 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007778:	4313      	orrs	r3, r2
 800777a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800777c:	7bfb      	ldrb	r3, [r7, #15]
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	40021000 	.word	0x40021000

0800778c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e095      	b.n	80078ca <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d108      	bne.n	80077b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077ae:	d009      	beq.n	80077c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	61da      	str	r2, [r3, #28]
 80077b6:	e005      	b.n	80077c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d106      	bne.n	80077e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7fb fd62 	bl	80032a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2202      	movs	r2, #2
 80077e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077fa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007804:	d902      	bls.n	800780c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007806:	2300      	movs	r3, #0
 8007808:	60fb      	str	r3, [r7, #12]
 800780a:	e002      	b.n	8007812 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800780c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007810:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800781a:	d007      	beq.n	800782c <HAL_SPI_Init+0xa0>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007824:	d002      	beq.n	800782c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800783c:	431a      	orrs	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	431a      	orrs	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	695b      	ldr	r3, [r3, #20]
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	69db      	ldr	r3, [r3, #28]
 8007860:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007864:	431a      	orrs	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800786e:	ea42 0103 	orr.w	r1, r2, r3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007876:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	0c1b      	lsrs	r3, r3, #16
 8007888:	f003 0204 	and.w	r2, r3, #4
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007890:	f003 0310 	and.w	r3, r3, #16
 8007894:	431a      	orrs	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800789a:	f003 0308 	and.w	r3, r3, #8
 800789e:	431a      	orrs	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80078a8:	ea42 0103 	orr.w	r1, r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b088      	sub	sp, #32
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	60f8      	str	r0, [r7, #12]
 80078da:	60b9      	str	r1, [r7, #8]
 80078dc:	603b      	str	r3, [r7, #0]
 80078de:	4613      	mov	r3, r2
 80078e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d101      	bne.n	80078f4 <HAL_SPI_Transmit+0x22>
 80078f0:	2302      	movs	r3, #2
 80078f2:	e158      	b.n	8007ba6 <HAL_SPI_Transmit+0x2d4>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078fc:	f7fc fbd4 	bl	80040a8 <HAL_GetTick>
 8007900:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007902:	88fb      	ldrh	r3, [r7, #6]
 8007904:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b01      	cmp	r3, #1
 8007910:	d002      	beq.n	8007918 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007912:	2302      	movs	r3, #2
 8007914:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007916:	e13d      	b.n	8007b94 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d002      	beq.n	8007924 <HAL_SPI_Transmit+0x52>
 800791e:	88fb      	ldrh	r3, [r7, #6]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d102      	bne.n	800792a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007928:	e134      	b.n	8007b94 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2203      	movs	r2, #3
 800792e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	88fa      	ldrh	r2, [r7, #6]
 8007942:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	88fa      	ldrh	r2, [r7, #6]
 8007948:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007974:	d10f      	bne.n	8007996 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007984:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007994:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a0:	2b40      	cmp	r3, #64	; 0x40
 80079a2:	d007      	beq.n	80079b4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079bc:	d94b      	bls.n	8007a56 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d002      	beq.n	80079cc <HAL_SPI_Transmit+0xfa>
 80079c6:	8afb      	ldrh	r3, [r7, #22]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d13e      	bne.n	8007a4a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d0:	881a      	ldrh	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079dc:	1c9a      	adds	r2, r3, #2
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	3b01      	subs	r3, #1
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079f0:	e02b      	b.n	8007a4a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f003 0302 	and.w	r3, r3, #2
 80079fc:	2b02      	cmp	r3, #2
 80079fe:	d112      	bne.n	8007a26 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a04:	881a      	ldrh	r2, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a10:	1c9a      	adds	r2, r3, #2
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	3b01      	subs	r3, #1
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a24:	e011      	b.n	8007a4a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a26:	f7fc fb3f 	bl	80040a8 <HAL_GetTick>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	1ad3      	subs	r3, r2, r3
 8007a30:	683a      	ldr	r2, [r7, #0]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d803      	bhi.n	8007a3e <HAL_SPI_Transmit+0x16c>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a3c:	d102      	bne.n	8007a44 <HAL_SPI_Transmit+0x172>
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007a44:	2303      	movs	r3, #3
 8007a46:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a48:	e0a4      	b.n	8007b94 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1ce      	bne.n	80079f2 <HAL_SPI_Transmit+0x120>
 8007a54:	e07c      	b.n	8007b50 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <HAL_SPI_Transmit+0x192>
 8007a5e:	8afb      	ldrh	r3, [r7, #22]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d170      	bne.n	8007b46 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d912      	bls.n	8007a94 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a72:	881a      	ldrh	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7e:	1c9a      	adds	r2, r3, #2
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	3b02      	subs	r3, #2
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a92:	e058      	b.n	8007b46 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	330c      	adds	r3, #12
 8007a9e:	7812      	ldrb	r2, [r2, #0]
 8007aa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa6:	1c5a      	adds	r2, r3, #1
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007aba:	e044      	b.n	8007b46 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b02      	cmp	r3, #2
 8007ac8:	d12b      	bne.n	8007b22 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d912      	bls.n	8007afa <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad8:	881a      	ldrh	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae4:	1c9a      	adds	r2, r3, #2
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	3b02      	subs	r3, #2
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007af8:	e025      	b.n	8007b46 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	330c      	adds	r3, #12
 8007b04:	7812      	ldrb	r2, [r2, #0]
 8007b06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0c:	1c5a      	adds	r2, r3, #1
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b20:	e011      	b.n	8007b46 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b22:	f7fc fac1 	bl	80040a8 <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d803      	bhi.n	8007b3a <HAL_SPI_Transmit+0x268>
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b38:	d102      	bne.n	8007b40 <HAL_SPI_Transmit+0x26e>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d102      	bne.n	8007b46 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007b40:	2303      	movs	r3, #3
 8007b42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b44:	e026      	b.n	8007b94 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1b5      	bne.n	8007abc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b50:	69ba      	ldr	r2, [r7, #24]
 8007b52:	6839      	ldr	r1, [r7, #0]
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 fb57 	bl	8008208 <SPI_EndRxTxTransaction>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2220      	movs	r2, #32
 8007b64:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10a      	bne.n	8007b84 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b6e:	2300      	movs	r3, #0
 8007b70:	613b      	str	r3, [r7, #16]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	613b      	str	r3, [r7, #16]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	613b      	str	r3, [r7, #16]
 8007b82:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	77fb      	strb	r3, [r7, #31]
 8007b90:	e000      	b.n	8007b94 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007b92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007ba4:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3720      	adds	r7, #32
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b08a      	sub	sp, #40	; 0x28
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	607a      	str	r2, [r7, #4]
 8007bba:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d101      	bne.n	8007bd4 <HAL_SPI_TransmitReceive+0x26>
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	e1fb      	b.n	8007fcc <HAL_SPI_TransmitReceive+0x41e>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bdc:	f7fc fa64 	bl	80040a8 <HAL_GetTick>
 8007be0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007be8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007bf0:	887b      	ldrh	r3, [r7, #2]
 8007bf2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007bf4:	887b      	ldrh	r3, [r7, #2]
 8007bf6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007bf8:	7efb      	ldrb	r3, [r7, #27]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d00e      	beq.n	8007c1c <HAL_SPI_TransmitReceive+0x6e>
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c04:	d106      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d102      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x66>
 8007c0e:	7efb      	ldrb	r3, [r7, #27]
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d003      	beq.n	8007c1c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007c14:	2302      	movs	r3, #2
 8007c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007c1a:	e1cd      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d005      	beq.n	8007c2e <HAL_SPI_TransmitReceive+0x80>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d002      	beq.n	8007c2e <HAL_SPI_TransmitReceive+0x80>
 8007c28:	887b      	ldrh	r3, [r7, #2]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d103      	bne.n	8007c36 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007c34:	e1c0      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b04      	cmp	r3, #4
 8007c40:	d003      	beq.n	8007c4a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2205      	movs	r2, #5
 8007c46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	887a      	ldrh	r2, [r7, #2]
 8007c5a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	887a      	ldrh	r2, [r7, #2]
 8007c62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	887a      	ldrh	r2, [r7, #2]
 8007c70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	887a      	ldrh	r2, [r7, #2]
 8007c76:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c8c:	d802      	bhi.n	8007c94 <HAL_SPI_TransmitReceive+0xe6>
 8007c8e:	8a3b      	ldrh	r3, [r7, #16]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d908      	bls.n	8007ca6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ca2:	605a      	str	r2, [r3, #4]
 8007ca4:	e007      	b.n	8007cb6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007cb4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc0:	2b40      	cmp	r3, #64	; 0x40
 8007cc2:	d007      	beq.n	8007cd4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cdc:	d97c      	bls.n	8007dd8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d002      	beq.n	8007cec <HAL_SPI_TransmitReceive+0x13e>
 8007ce6:	8a7b      	ldrh	r3, [r7, #18]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d169      	bne.n	8007dc0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf0:	881a      	ldrh	r2, [r3, #0]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cfc:	1c9a      	adds	r2, r3, #2
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d10:	e056      	b.n	8007dc0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f003 0302 	and.w	r3, r3, #2
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d11b      	bne.n	8007d58 <HAL_SPI_TransmitReceive+0x1aa>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d016      	beq.n	8007d58 <HAL_SPI_TransmitReceive+0x1aa>
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d113      	bne.n	8007d58 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d34:	881a      	ldrh	r2, [r3, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d40:	1c9a      	adds	r2, r3, #2
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d11c      	bne.n	8007da0 <HAL_SPI_TransmitReceive+0x1f2>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d016      	beq.n	8007da0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68da      	ldr	r2, [r3, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7c:	b292      	uxth	r2, r2
 8007d7e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d84:	1c9a      	adds	r2, r3, #2
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	3b01      	subs	r3, #1
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007da0:	f7fc f982 	bl	80040a8 <HAL_GetTick>
 8007da4:	4602      	mov	r2, r0
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d807      	bhi.n	8007dc0 <HAL_SPI_TransmitReceive+0x212>
 8007db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007db6:	d003      	beq.n	8007dc0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007dbe:	e0fb      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1a3      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x164>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d19d      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x164>
 8007dd6:	e0df      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d003      	beq.n	8007de8 <HAL_SPI_TransmitReceive+0x23a>
 8007de0:	8a7b      	ldrh	r3, [r7, #18]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	f040 80cb 	bne.w	8007f7e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d912      	bls.n	8007e18 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df6:	881a      	ldrh	r2, [r3, #0]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e02:	1c9a      	adds	r2, r3, #2
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	3b02      	subs	r3, #2
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e16:	e0b2      	b.n	8007f7e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	330c      	adds	r3, #12
 8007e22:	7812      	ldrb	r2, [r2, #0]
 8007e24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2a:	1c5a      	adds	r2, r3, #1
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	3b01      	subs	r3, #1
 8007e38:	b29a      	uxth	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e3e:	e09e      	b.n	8007f7e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d134      	bne.n	8007eb8 <HAL_SPI_TransmitReceive+0x30a>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d02f      	beq.n	8007eb8 <HAL_SPI_TransmitReceive+0x30a>
 8007e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d12c      	bne.n	8007eb8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d912      	bls.n	8007e8e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e6c:	881a      	ldrh	r2, [r3, #0]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e78:	1c9a      	adds	r2, r3, #2
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	3b02      	subs	r3, #2
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e8c:	e012      	b.n	8007eb4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	330c      	adds	r3, #12
 8007e98:	7812      	ldrb	r2, [r2, #0]
 8007e9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea0:	1c5a      	adds	r2, r3, #1
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	3b01      	subs	r3, #1
 8007eae:	b29a      	uxth	r2, r3
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d148      	bne.n	8007f58 <HAL_SPI_TransmitReceive+0x3aa>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d042      	beq.n	8007f58 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d923      	bls.n	8007f26 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68da      	ldr	r2, [r3, #12]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef0:	1c9a      	adds	r2, r3, #2
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	3b02      	subs	r3, #2
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d81f      	bhi.n	8007f54 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	685a      	ldr	r2, [r3, #4]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f22:	605a      	str	r2, [r3, #4]
 8007f24:	e016      	b.n	8007f54 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f103 020c 	add.w	r2, r3, #12
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f32:	7812      	ldrb	r2, [r2, #0]
 8007f34:	b2d2      	uxtb	r2, r2
 8007f36:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3c:	1c5a      	adds	r2, r3, #1
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f54:	2301      	movs	r3, #1
 8007f56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f58:	f7fc f8a6 	bl	80040a8 <HAL_GetTick>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d803      	bhi.n	8007f70 <HAL_SPI_TransmitReceive+0x3c2>
 8007f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f6e:	d102      	bne.n	8007f76 <HAL_SPI_TransmitReceive+0x3c8>
 8007f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d103      	bne.n	8007f7e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8007f76:	2303      	movs	r3, #3
 8007f78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007f7c:	e01c      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f47f af5b 	bne.w	8007e40 <HAL_SPI_TransmitReceive+0x292>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f47f af54 	bne.w	8007e40 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f98:	69fa      	ldr	r2, [r7, #28]
 8007f9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 f933 	bl	8008208 <SPI_EndRxTxTransaction>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d006      	beq.n	8007fb6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2220      	movs	r2, #32
 8007fb2:	661a      	str	r2, [r3, #96]	; 0x60
 8007fb4:	e000      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007fb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007fc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3728      	adds	r7, #40	; 0x28
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b088      	sub	sp, #32
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fe4:	f7fc f860 	bl	80040a8 <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fec:	1a9b      	subs	r3, r3, r2
 8007fee:	683a      	ldr	r2, [r7, #0]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ff4:	f7fc f858 	bl	80040a8 <HAL_GetTick>
 8007ff8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ffa:	4b39      	ldr	r3, [pc, #228]	; (80080e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	015b      	lsls	r3, r3, #5
 8008000:	0d1b      	lsrs	r3, r3, #20
 8008002:	69fa      	ldr	r2, [r7, #28]
 8008004:	fb02 f303 	mul.w	r3, r2, r3
 8008008:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800800a:	e054      	b.n	80080b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008012:	d050      	beq.n	80080b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008014:	f7fc f848 	bl	80040a8 <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	69fa      	ldr	r2, [r7, #28]
 8008020:	429a      	cmp	r2, r3
 8008022:	d902      	bls.n	800802a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d13d      	bne.n	80080a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	685a      	ldr	r2, [r3, #4]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008038:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008042:	d111      	bne.n	8008068 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804c:	d004      	beq.n	8008058 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008056:	d107      	bne.n	8008068 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008066:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800806c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008070:	d10f      	bne.n	8008092 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008090:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e017      	b.n	80080d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d101      	bne.n	80080b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	3b01      	subs	r3, #1
 80080b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689a      	ldr	r2, [r3, #8]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	4013      	ands	r3, r2
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	bf0c      	ite	eq
 80080c6:	2301      	moveq	r3, #1
 80080c8:	2300      	movne	r3, #0
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	461a      	mov	r2, r3
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d19b      	bne.n	800800c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3720      	adds	r7, #32
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	2000013c 	.word	0x2000013c

080080e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
 80080f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80080f2:	f7fb ffd9 	bl	80040a8 <HAL_GetTick>
 80080f6:	4602      	mov	r2, r0
 80080f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fa:	1a9b      	subs	r3, r3, r2
 80080fc:	683a      	ldr	r2, [r7, #0]
 80080fe:	4413      	add	r3, r2
 8008100:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008102:	f7fb ffd1 	bl	80040a8 <HAL_GetTick>
 8008106:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008108:	4b3e      	ldr	r3, [pc, #248]	; (8008204 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	4613      	mov	r3, r2
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4413      	add	r3, r2
 8008112:	00da      	lsls	r2, r3, #3
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	0d1b      	lsrs	r3, r3, #20
 8008118:	69fa      	ldr	r2, [r7, #28]
 800811a:	fb02 f303 	mul.w	r3, r2, r3
 800811e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8008120:	e062      	b.n	80081e8 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008128:	d109      	bne.n	800813e <SPI_WaitFifoStateUntilTimeout+0x5a>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d106      	bne.n	800813e <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	330c      	adds	r3, #12
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	b2db      	uxtb	r3, r3
 800813a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800813c:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008144:	d050      	beq.n	80081e8 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008146:	f7fb ffaf 	bl	80040a8 <HAL_GetTick>
 800814a:	4602      	mov	r2, r0
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	69fa      	ldr	r2, [r7, #28]
 8008152:	429a      	cmp	r2, r3
 8008154:	d902      	bls.n	800815c <SPI_WaitFifoStateUntilTimeout+0x78>
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d13d      	bne.n	80081d8 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685a      	ldr	r2, [r3, #4]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800816a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008174:	d111      	bne.n	800819a <SPI_WaitFifoStateUntilTimeout+0xb6>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800817e:	d004      	beq.n	800818a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008188:	d107      	bne.n	800819a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008198:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081a2:	d10f      	bne.n	80081c4 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80081c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e010      	b.n	80081fa <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 80081de:	2300      	movs	r3, #0
 80081e0:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	3b01      	subs	r3, #1
 80081e6:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689a      	ldr	r2, [r3, #8]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4013      	ands	r3, r2
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d194      	bne.n	8008122 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3720      	adds	r7, #32
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	2000013c 	.word	0x2000013c

08008208 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af02      	add	r7, sp, #8
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	2200      	movs	r2, #0
 800821c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f7ff ff5f 	bl	80080e4 <SPI_WaitFifoStateUntilTimeout>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d007      	beq.n	800823c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008230:	f043 0220 	orr.w	r2, r3, #32
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e027      	b.n	800828c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	2200      	movs	r2, #0
 8008244:	2180      	movs	r1, #128	; 0x80
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f7ff fec4 	bl	8007fd4 <SPI_WaitFlagStateUntilTimeout>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d007      	beq.n	8008262 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008256:	f043 0220 	orr.w	r2, r3, #32
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e014      	b.n	800828c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	2200      	movs	r2, #0
 800826a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f7ff ff38 	bl	80080e4 <SPI_WaitFifoStateUntilTimeout>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d007      	beq.n	800828a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800827e:	f043 0220 	orr.w	r2, r3, #32
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e000      	b.n	800828c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d101      	bne.n	80082a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e049      	b.n	800833a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d106      	bne.n	80082c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f7fb f976 	bl	80035ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	3304      	adds	r3, #4
 80082d0:	4619      	mov	r1, r3
 80082d2:	4610      	mov	r0, r2
 80082d4:	f001 f962 	bl	800959c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008352:	b2db      	uxtb	r3, r3
 8008354:	2b01      	cmp	r3, #1
 8008356:	d001      	beq.n	800835c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e04f      	b.n	80083fc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2202      	movs	r2, #2
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68da      	ldr	r2, [r3, #12]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f042 0201 	orr.w	r2, r2, #1
 8008372:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a23      	ldr	r2, [pc, #140]	; (8008408 <HAL_TIM_Base_Start_IT+0xc4>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d01d      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008386:	d018      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a1f      	ldr	r2, [pc, #124]	; (800840c <HAL_TIM_Base_Start_IT+0xc8>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d013      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a1e      	ldr	r2, [pc, #120]	; (8008410 <HAL_TIM_Base_Start_IT+0xcc>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d00e      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a1c      	ldr	r2, [pc, #112]	; (8008414 <HAL_TIM_Base_Start_IT+0xd0>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d009      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a1b      	ldr	r2, [pc, #108]	; (8008418 <HAL_TIM_Base_Start_IT+0xd4>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d004      	beq.n	80083ba <HAL_TIM_Base_Start_IT+0x76>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a19      	ldr	r2, [pc, #100]	; (800841c <HAL_TIM_Base_Start_IT+0xd8>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d115      	bne.n	80083e6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	4b17      	ldr	r3, [pc, #92]	; (8008420 <HAL_TIM_Base_Start_IT+0xdc>)
 80083c2:	4013      	ands	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2b06      	cmp	r3, #6
 80083ca:	d015      	beq.n	80083f8 <HAL_TIM_Base_Start_IT+0xb4>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083d2:	d011      	beq.n	80083f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f042 0201 	orr.w	r2, r2, #1
 80083e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083e4:	e008      	b.n	80083f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f042 0201 	orr.w	r2, r2, #1
 80083f4:	601a      	str	r2, [r3, #0]
 80083f6:	e000      	b.n	80083fa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3714      	adds	r7, #20
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr
 8008408:	40012c00 	.word	0x40012c00
 800840c:	40000400 	.word	0x40000400
 8008410:	40000800 	.word	0x40000800
 8008414:	40000c00 	.word	0x40000c00
 8008418:	40013400 	.word	0x40013400
 800841c:	40014000 	.word	0x40014000
 8008420:	00010007 	.word	0x00010007

08008424 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e049      	b.n	80084ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800843c:	b2db      	uxtb	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d106      	bne.n	8008450 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7fa ff8c 	bl	8003368 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2202      	movs	r2, #2
 8008454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	3304      	adds	r3, #4
 8008460:	4619      	mov	r1, r3
 8008462:	4610      	mov	r0, r2
 8008464:	f001 f89a 	bl	800959c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3708      	adds	r7, #8
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
	...

080084d4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d109      	bne.n	80084f8 <HAL_TIM_PWM_Start_IT+0x24>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	bf14      	ite	ne
 80084f0:	2301      	movne	r3, #1
 80084f2:	2300      	moveq	r3, #0
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	e03c      	b.n	8008572 <HAL_TIM_PWM_Start_IT+0x9e>
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	2b04      	cmp	r3, #4
 80084fc:	d109      	bne.n	8008512 <HAL_TIM_PWM_Start_IT+0x3e>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b01      	cmp	r3, #1
 8008508:	bf14      	ite	ne
 800850a:	2301      	movne	r3, #1
 800850c:	2300      	moveq	r3, #0
 800850e:	b2db      	uxtb	r3, r3
 8008510:	e02f      	b.n	8008572 <HAL_TIM_PWM_Start_IT+0x9e>
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	2b08      	cmp	r3, #8
 8008516:	d109      	bne.n	800852c <HAL_TIM_PWM_Start_IT+0x58>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800851e:	b2db      	uxtb	r3, r3
 8008520:	2b01      	cmp	r3, #1
 8008522:	bf14      	ite	ne
 8008524:	2301      	movne	r3, #1
 8008526:	2300      	moveq	r3, #0
 8008528:	b2db      	uxtb	r3, r3
 800852a:	e022      	b.n	8008572 <HAL_TIM_PWM_Start_IT+0x9e>
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	2b0c      	cmp	r3, #12
 8008530:	d109      	bne.n	8008546 <HAL_TIM_PWM_Start_IT+0x72>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b01      	cmp	r3, #1
 800853c:	bf14      	ite	ne
 800853e:	2301      	movne	r3, #1
 8008540:	2300      	moveq	r3, #0
 8008542:	b2db      	uxtb	r3, r3
 8008544:	e015      	b.n	8008572 <HAL_TIM_PWM_Start_IT+0x9e>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b10      	cmp	r3, #16
 800854a:	d109      	bne.n	8008560 <HAL_TIM_PWM_Start_IT+0x8c>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008552:	b2db      	uxtb	r3, r3
 8008554:	2b01      	cmp	r3, #1
 8008556:	bf14      	ite	ne
 8008558:	2301      	movne	r3, #1
 800855a:	2300      	moveq	r3, #0
 800855c:	b2db      	uxtb	r3, r3
 800855e:	e008      	b.n	8008572 <HAL_TIM_PWM_Start_IT+0x9e>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008566:	b2db      	uxtb	r3, r3
 8008568:	2b01      	cmp	r3, #1
 800856a:	bf14      	ite	ne
 800856c:	2301      	movne	r3, #1
 800856e:	2300      	moveq	r3, #0
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d001      	beq.n	800857a <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e0e2      	b.n	8008740 <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d104      	bne.n	800858a <HAL_TIM_PWM_Start_IT+0xb6>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2202      	movs	r2, #2
 8008584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008588:	e023      	b.n	80085d2 <HAL_TIM_PWM_Start_IT+0xfe>
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	2b04      	cmp	r3, #4
 800858e:	d104      	bne.n	800859a <HAL_TIM_PWM_Start_IT+0xc6>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2202      	movs	r2, #2
 8008594:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008598:	e01b      	b.n	80085d2 <HAL_TIM_PWM_Start_IT+0xfe>
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	2b08      	cmp	r3, #8
 800859e:	d104      	bne.n	80085aa <HAL_TIM_PWM_Start_IT+0xd6>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2202      	movs	r2, #2
 80085a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085a8:	e013      	b.n	80085d2 <HAL_TIM_PWM_Start_IT+0xfe>
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b0c      	cmp	r3, #12
 80085ae:	d104      	bne.n	80085ba <HAL_TIM_PWM_Start_IT+0xe6>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2202      	movs	r2, #2
 80085b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085b8:	e00b      	b.n	80085d2 <HAL_TIM_PWM_Start_IT+0xfe>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b10      	cmp	r3, #16
 80085be:	d104      	bne.n	80085ca <HAL_TIM_PWM_Start_IT+0xf6>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085c8:	e003      	b.n	80085d2 <HAL_TIM_PWM_Start_IT+0xfe>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2202      	movs	r2, #2
 80085ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b0c      	cmp	r3, #12
 80085d6:	d841      	bhi.n	800865c <HAL_TIM_PWM_Start_IT+0x188>
 80085d8:	a201      	add	r2, pc, #4	; (adr r2, 80085e0 <HAL_TIM_PWM_Start_IT+0x10c>)
 80085da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085de:	bf00      	nop
 80085e0:	08008615 	.word	0x08008615
 80085e4:	0800865d 	.word	0x0800865d
 80085e8:	0800865d 	.word	0x0800865d
 80085ec:	0800865d 	.word	0x0800865d
 80085f0:	08008627 	.word	0x08008627
 80085f4:	0800865d 	.word	0x0800865d
 80085f8:	0800865d 	.word	0x0800865d
 80085fc:	0800865d 	.word	0x0800865d
 8008600:	08008639 	.word	0x08008639
 8008604:	0800865d 	.word	0x0800865d
 8008608:	0800865d 	.word	0x0800865d
 800860c:	0800865d 	.word	0x0800865d
 8008610:	0800864b 	.word	0x0800864b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	68da      	ldr	r2, [r3, #12]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f042 0202 	orr.w	r2, r2, #2
 8008622:	60da      	str	r2, [r3, #12]
      break;
 8008624:	e01b      	b.n	800865e <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68da      	ldr	r2, [r3, #12]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f042 0204 	orr.w	r2, r2, #4
 8008634:	60da      	str	r2, [r3, #12]
      break;
 8008636:	e012      	b.n	800865e <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68da      	ldr	r2, [r3, #12]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f042 0208 	orr.w	r2, r2, #8
 8008646:	60da      	str	r2, [r3, #12]
      break;
 8008648:	e009      	b.n	800865e <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	68da      	ldr	r2, [r3, #12]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f042 0210 	orr.w	r2, r2, #16
 8008658:	60da      	str	r2, [r3, #12]
      break;
 800865a:	e000      	b.n	800865e <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 800865c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2201      	movs	r2, #1
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	4618      	mov	r0, r3
 8008668:	f001 fb08 	bl	8009c7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a35      	ldr	r2, [pc, #212]	; (8008748 <HAL_TIM_PWM_Start_IT+0x274>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d013      	beq.n	800869e <HAL_TIM_PWM_Start_IT+0x1ca>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a34      	ldr	r2, [pc, #208]	; (800874c <HAL_TIM_PWM_Start_IT+0x278>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d00e      	beq.n	800869e <HAL_TIM_PWM_Start_IT+0x1ca>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a32      	ldr	r2, [pc, #200]	; (8008750 <HAL_TIM_PWM_Start_IT+0x27c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d009      	beq.n	800869e <HAL_TIM_PWM_Start_IT+0x1ca>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a31      	ldr	r2, [pc, #196]	; (8008754 <HAL_TIM_PWM_Start_IT+0x280>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d004      	beq.n	800869e <HAL_TIM_PWM_Start_IT+0x1ca>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a2f      	ldr	r2, [pc, #188]	; (8008758 <HAL_TIM_PWM_Start_IT+0x284>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d101      	bne.n	80086a2 <HAL_TIM_PWM_Start_IT+0x1ce>
 800869e:	2301      	movs	r3, #1
 80086a0:	e000      	b.n	80086a4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80086a2:	2300      	movs	r3, #0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d007      	beq.n	80086b8 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a22      	ldr	r2, [pc, #136]	; (8008748 <HAL_TIM_PWM_Start_IT+0x274>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d01d      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086ca:	d018      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a22      	ldr	r2, [pc, #136]	; (800875c <HAL_TIM_PWM_Start_IT+0x288>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d013      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a21      	ldr	r2, [pc, #132]	; (8008760 <HAL_TIM_PWM_Start_IT+0x28c>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d00e      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a1f      	ldr	r2, [pc, #124]	; (8008764 <HAL_TIM_PWM_Start_IT+0x290>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d009      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a17      	ldr	r2, [pc, #92]	; (800874c <HAL_TIM_PWM_Start_IT+0x278>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d004      	beq.n	80086fe <HAL_TIM_PWM_Start_IT+0x22a>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a15      	ldr	r2, [pc, #84]	; (8008750 <HAL_TIM_PWM_Start_IT+0x27c>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d115      	bne.n	800872a <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	4b18      	ldr	r3, [pc, #96]	; (8008768 <HAL_TIM_PWM_Start_IT+0x294>)
 8008706:	4013      	ands	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2b06      	cmp	r3, #6
 800870e:	d015      	beq.n	800873c <HAL_TIM_PWM_Start_IT+0x268>
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008716:	d011      	beq.n	800873c <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f042 0201 	orr.w	r2, r2, #1
 8008726:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008728:	e008      	b.n	800873c <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f042 0201 	orr.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]
 800873a:	e000      	b.n	800873e <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3710      	adds	r7, #16
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}
 8008748:	40012c00 	.word	0x40012c00
 800874c:	40013400 	.word	0x40013400
 8008750:	40014000 	.word	0x40014000
 8008754:	40014400 	.word	0x40014400
 8008758:	40014800 	.word	0x40014800
 800875c:	40000400 	.word	0x40000400
 8008760:	40000800 	.word	0x40000800
 8008764:	40000c00 	.word	0x40000c00
 8008768:	00010007 	.word	0x00010007

0800876c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	6039      	str	r1, [r7, #0]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	2b0c      	cmp	r3, #12
 800877a:	d841      	bhi.n	8008800 <HAL_TIM_PWM_Stop_IT+0x94>
 800877c:	a201      	add	r2, pc, #4	; (adr r2, 8008784 <HAL_TIM_PWM_Stop_IT+0x18>)
 800877e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008782:	bf00      	nop
 8008784:	080087b9 	.word	0x080087b9
 8008788:	08008801 	.word	0x08008801
 800878c:	08008801 	.word	0x08008801
 8008790:	08008801 	.word	0x08008801
 8008794:	080087cb 	.word	0x080087cb
 8008798:	08008801 	.word	0x08008801
 800879c:	08008801 	.word	0x08008801
 80087a0:	08008801 	.word	0x08008801
 80087a4:	080087dd 	.word	0x080087dd
 80087a8:	08008801 	.word	0x08008801
 80087ac:	08008801 	.word	0x08008801
 80087b0:	08008801 	.word	0x08008801
 80087b4:	080087ef 	.word	0x080087ef
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f022 0202 	bic.w	r2, r2, #2
 80087c6:	60da      	str	r2, [r3, #12]
      break;
 80087c8:	e01b      	b.n	8008802 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f022 0204 	bic.w	r2, r2, #4
 80087d8:	60da      	str	r2, [r3, #12]
      break;
 80087da:	e012      	b.n	8008802 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f022 0208 	bic.w	r2, r2, #8
 80087ea:	60da      	str	r2, [r3, #12]
      break;
 80087ec:	e009      	b.n	8008802 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68da      	ldr	r2, [r3, #12]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0210 	bic.w	r2, r2, #16
 80087fc:	60da      	str	r2, [r3, #12]
      break;
 80087fe:	e000      	b.n	8008802 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8008800:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2200      	movs	r2, #0
 8008808:	6839      	ldr	r1, [r7, #0]
 800880a:	4618      	mov	r0, r3
 800880c:	f001 fa36 	bl	8009c7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a3e      	ldr	r2, [pc, #248]	; (8008910 <HAL_TIM_PWM_Stop_IT+0x1a4>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d013      	beq.n	8008842 <HAL_TIM_PWM_Stop_IT+0xd6>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a3d      	ldr	r2, [pc, #244]	; (8008914 <HAL_TIM_PWM_Stop_IT+0x1a8>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d00e      	beq.n	8008842 <HAL_TIM_PWM_Stop_IT+0xd6>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a3b      	ldr	r2, [pc, #236]	; (8008918 <HAL_TIM_PWM_Stop_IT+0x1ac>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d009      	beq.n	8008842 <HAL_TIM_PWM_Stop_IT+0xd6>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a3a      	ldr	r2, [pc, #232]	; (800891c <HAL_TIM_PWM_Stop_IT+0x1b0>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d004      	beq.n	8008842 <HAL_TIM_PWM_Stop_IT+0xd6>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a38      	ldr	r2, [pc, #224]	; (8008920 <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d101      	bne.n	8008846 <HAL_TIM_PWM_Stop_IT+0xda>
 8008842:	2301      	movs	r3, #1
 8008844:	e000      	b.n	8008848 <HAL_TIM_PWM_Stop_IT+0xdc>
 8008846:	2300      	movs	r3, #0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d017      	beq.n	800887c <HAL_TIM_PWM_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6a1a      	ldr	r2, [r3, #32]
 8008852:	f241 1311 	movw	r3, #4369	; 0x1111
 8008856:	4013      	ands	r3, r2
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10f      	bne.n	800887c <HAL_TIM_PWM_Stop_IT+0x110>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6a1a      	ldr	r2, [r3, #32]
 8008862:	f240 4344 	movw	r3, #1092	; 0x444
 8008866:	4013      	ands	r3, r2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d107      	bne.n	800887c <HAL_TIM_PWM_Stop_IT+0x110>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800887a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	6a1a      	ldr	r2, [r3, #32]
 8008882:	f241 1311 	movw	r3, #4369	; 0x1111
 8008886:	4013      	ands	r3, r2
 8008888:	2b00      	cmp	r3, #0
 800888a:	d10f      	bne.n	80088ac <HAL_TIM_PWM_Stop_IT+0x140>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	6a1a      	ldr	r2, [r3, #32]
 8008892:	f240 4344 	movw	r3, #1092	; 0x444
 8008896:	4013      	ands	r3, r2
 8008898:	2b00      	cmp	r3, #0
 800889a:	d107      	bne.n	80088ac <HAL_TIM_PWM_Stop_IT+0x140>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f022 0201 	bic.w	r2, r2, #1
 80088aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d104      	bne.n	80088bc <HAL_TIM_PWM_Stop_IT+0x150>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088ba:	e023      	b.n	8008904 <HAL_TIM_PWM_Stop_IT+0x198>
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	2b04      	cmp	r3, #4
 80088c0:	d104      	bne.n	80088cc <HAL_TIM_PWM_Stop_IT+0x160>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088ca:	e01b      	b.n	8008904 <HAL_TIM_PWM_Stop_IT+0x198>
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	2b08      	cmp	r3, #8
 80088d0:	d104      	bne.n	80088dc <HAL_TIM_PWM_Stop_IT+0x170>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088da:	e013      	b.n	8008904 <HAL_TIM_PWM_Stop_IT+0x198>
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2b0c      	cmp	r3, #12
 80088e0:	d104      	bne.n	80088ec <HAL_TIM_PWM_Stop_IT+0x180>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2201      	movs	r2, #1
 80088e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80088ea:	e00b      	b.n	8008904 <HAL_TIM_PWM_Stop_IT+0x198>
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	2b10      	cmp	r3, #16
 80088f0:	d104      	bne.n	80088fc <HAL_TIM_PWM_Stop_IT+0x190>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088fa:	e003      	b.n	8008904 <HAL_TIM_PWM_Stop_IT+0x198>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	40012c00 	.word	0x40012c00
 8008914:	40013400 	.word	0x40013400
 8008918:	40014000 	.word	0x40014000
 800891c:	40014400 	.word	0x40014400
 8008920:	40014800 	.word	0x40014800

08008924 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b086      	sub	sp, #24
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
 8008930:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d109      	bne.n	800894c <HAL_TIM_PWM_Start_DMA+0x28>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b02      	cmp	r3, #2
 8008942:	bf0c      	ite	eq
 8008944:	2301      	moveq	r3, #1
 8008946:	2300      	movne	r3, #0
 8008948:	b2db      	uxtb	r3, r3
 800894a:	e03c      	b.n	80089c6 <HAL_TIM_PWM_Start_DMA+0xa2>
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b04      	cmp	r3, #4
 8008950:	d109      	bne.n	8008966 <HAL_TIM_PWM_Start_DMA+0x42>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	bf0c      	ite	eq
 800895e:	2301      	moveq	r3, #1
 8008960:	2300      	movne	r3, #0
 8008962:	b2db      	uxtb	r3, r3
 8008964:	e02f      	b.n	80089c6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	2b08      	cmp	r3, #8
 800896a:	d109      	bne.n	8008980 <HAL_TIM_PWM_Start_DMA+0x5c>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b02      	cmp	r3, #2
 8008976:	bf0c      	ite	eq
 8008978:	2301      	moveq	r3, #1
 800897a:	2300      	movne	r3, #0
 800897c:	b2db      	uxtb	r3, r3
 800897e:	e022      	b.n	80089c6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	2b0c      	cmp	r3, #12
 8008984:	d109      	bne.n	800899a <HAL_TIM_PWM_Start_DMA+0x76>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b02      	cmp	r3, #2
 8008990:	bf0c      	ite	eq
 8008992:	2301      	moveq	r3, #1
 8008994:	2300      	movne	r3, #0
 8008996:	b2db      	uxtb	r3, r3
 8008998:	e015      	b.n	80089c6 <HAL_TIM_PWM_Start_DMA+0xa2>
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2b10      	cmp	r3, #16
 800899e:	d109      	bne.n	80089b4 <HAL_TIM_PWM_Start_DMA+0x90>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	bf0c      	ite	eq
 80089ac:	2301      	moveq	r3, #1
 80089ae:	2300      	movne	r3, #0
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	e008      	b.n	80089c6 <HAL_TIM_PWM_Start_DMA+0xa2>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	2b02      	cmp	r3, #2
 80089be:	bf0c      	ite	eq
 80089c0:	2301      	moveq	r3, #1
 80089c2:	2300      	movne	r3, #0
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d001      	beq.n	80089ce <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 80089ca:	2302      	movs	r3, #2
 80089cc:	e1a6      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d109      	bne.n	80089e8 <HAL_TIM_PWM_Start_DMA+0xc4>
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b01      	cmp	r3, #1
 80089de:	bf0c      	ite	eq
 80089e0:	2301      	moveq	r3, #1
 80089e2:	2300      	movne	r3, #0
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	e03c      	b.n	8008a62 <HAL_TIM_PWM_Start_DMA+0x13e>
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	2b04      	cmp	r3, #4
 80089ec:	d109      	bne.n	8008a02 <HAL_TIM_PWM_Start_DMA+0xde>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	bf0c      	ite	eq
 80089fa:	2301      	moveq	r3, #1
 80089fc:	2300      	movne	r3, #0
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	e02f      	b.n	8008a62 <HAL_TIM_PWM_Start_DMA+0x13e>
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b08      	cmp	r3, #8
 8008a06:	d109      	bne.n	8008a1c <HAL_TIM_PWM_Start_DMA+0xf8>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	bf0c      	ite	eq
 8008a14:	2301      	moveq	r3, #1
 8008a16:	2300      	movne	r3, #0
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	e022      	b.n	8008a62 <HAL_TIM_PWM_Start_DMA+0x13e>
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b0c      	cmp	r3, #12
 8008a20:	d109      	bne.n	8008a36 <HAL_TIM_PWM_Start_DMA+0x112>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	bf0c      	ite	eq
 8008a2e:	2301      	moveq	r3, #1
 8008a30:	2300      	movne	r3, #0
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	e015      	b.n	8008a62 <HAL_TIM_PWM_Start_DMA+0x13e>
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	2b10      	cmp	r3, #16
 8008a3a:	d109      	bne.n	8008a50 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	bf0c      	ite	eq
 8008a48:	2301      	moveq	r3, #1
 8008a4a:	2300      	movne	r3, #0
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	e008      	b.n	8008a62 <HAL_TIM_PWM_Start_DMA+0x13e>
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	bf0c      	ite	eq
 8008a5c:	2301      	moveq	r3, #1
 8008a5e:	2300      	movne	r3, #0
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d034      	beq.n	8008ad0 <HAL_TIM_PWM_Start_DMA+0x1ac>
  {
    if ((pData == NULL) && (Length > 0U))
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d104      	bne.n	8008a76 <HAL_TIM_PWM_Start_DMA+0x152>
 8008a6c:	887b      	ldrh	r3, [r7, #2]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <HAL_TIM_PWM_Start_DMA+0x152>
    {
      return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e152      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d104      	bne.n	8008a86 <HAL_TIM_PWM_Start_DMA+0x162>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a84:	e026      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2b04      	cmp	r3, #4
 8008a8a:	d104      	bne.n	8008a96 <HAL_TIM_PWM_Start_DMA+0x172>
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2202      	movs	r2, #2
 8008a90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a94:	e01e      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2b08      	cmp	r3, #8
 8008a9a:	d104      	bne.n	8008aa6 <HAL_TIM_PWM_Start_DMA+0x182>
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008aa4:	e016      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	2b0c      	cmp	r3, #12
 8008aaa:	d104      	bne.n	8008ab6 <HAL_TIM_PWM_Start_DMA+0x192>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008ab4:	e00e      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	2b10      	cmp	r3, #16
 8008aba:	d104      	bne.n	8008ac6 <HAL_TIM_PWM_Start_DMA+0x1a2>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2202      	movs	r2, #2
 8008ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ac4:	e006      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2202      	movs	r2, #2
 8008aca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ace:	e001      	b.n	8008ad4 <HAL_TIM_PWM_Start_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_ERROR;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e123      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	2b0c      	cmp	r3, #12
 8008ad8:	f200 80ae 	bhi.w	8008c38 <HAL_TIM_PWM_Start_DMA+0x314>
 8008adc:	a201      	add	r2, pc, #4	; (adr r2, 8008ae4 <HAL_TIM_PWM_Start_DMA+0x1c0>)
 8008ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae2:	bf00      	nop
 8008ae4:	08008b19 	.word	0x08008b19
 8008ae8:	08008c39 	.word	0x08008c39
 8008aec:	08008c39 	.word	0x08008c39
 8008af0:	08008c39 	.word	0x08008c39
 8008af4:	08008b61 	.word	0x08008b61
 8008af8:	08008c39 	.word	0x08008c39
 8008afc:	08008c39 	.word	0x08008c39
 8008b00:	08008c39 	.word	0x08008c39
 8008b04:	08008ba9 	.word	0x08008ba9
 8008b08:	08008c39 	.word	0x08008c39
 8008b0c:	08008c39 	.word	0x08008c39
 8008b10:	08008c39 	.word	0x08008c39
 8008b14:	08008bf1 	.word	0x08008bf1
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1c:	4a81      	ldr	r2, [pc, #516]	; (8008d24 <HAL_TIM_PWM_Start_DMA+0x400>)
 8008b1e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	4a80      	ldr	r2, [pc, #512]	; (8008d28 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008b26:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2c:	4a7f      	ldr	r2, [pc, #508]	; (8008d2c <HAL_TIM_PWM_Start_DMA+0x408>)
 8008b2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008b34:	6879      	ldr	r1, [r7, #4]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3334      	adds	r3, #52	; 0x34
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	887b      	ldrh	r3, [r7, #2]
 8008b40:	f7fc fe68 	bl	8005814 <HAL_DMA_Start_IT>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d001      	beq.n	8008b4e <HAL_TIM_PWM_Start_DMA+0x22a>
      {
        /* Return error status */
        return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e0e6      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68da      	ldr	r2, [r3, #12]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b5c:	60da      	str	r2, [r3, #12]
      break;
 8008b5e:	e06c      	b.n	8008c3a <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b64:	4a6f      	ldr	r2, [pc, #444]	; (8008d24 <HAL_TIM_PWM_Start_DMA+0x400>)
 8008b66:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b6c:	4a6e      	ldr	r2, [pc, #440]	; (8008d28 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008b6e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b74:	4a6d      	ldr	r2, [pc, #436]	; (8008d2c <HAL_TIM_PWM_Start_DMA+0x408>)
 8008b76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008b7c:	6879      	ldr	r1, [r7, #4]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	3338      	adds	r3, #56	; 0x38
 8008b84:	461a      	mov	r2, r3
 8008b86:	887b      	ldrh	r3, [r7, #2]
 8008b88:	f7fc fe44 	bl	8005814 <HAL_DMA_Start_IT>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <HAL_TIM_PWM_Start_DMA+0x272>
      {
        /* Return error status */
        return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e0c2      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68da      	ldr	r2, [r3, #12]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ba4:	60da      	str	r2, [r3, #12]
      break;
 8008ba6:	e048      	b.n	8008c3a <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bac:	4a5d      	ldr	r2, [pc, #372]	; (8008d24 <HAL_TIM_PWM_Start_DMA+0x400>)
 8008bae:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb4:	4a5c      	ldr	r2, [pc, #368]	; (8008d28 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008bb6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bbc:	4a5b      	ldr	r2, [pc, #364]	; (8008d2c <HAL_TIM_PWM_Start_DMA+0x408>)
 8008bbe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008bc4:	6879      	ldr	r1, [r7, #4]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	333c      	adds	r3, #60	; 0x3c
 8008bcc:	461a      	mov	r2, r3
 8008bce:	887b      	ldrh	r3, [r7, #2]
 8008bd0:	f7fc fe20 	bl	8005814 <HAL_DMA_Start_IT>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d001      	beq.n	8008bde <HAL_TIM_PWM_Start_DMA+0x2ba>
      {
        /* Return error status */
        return HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e09e      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68da      	ldr	r2, [r3, #12]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bec:	60da      	str	r2, [r3, #12]
      break;
 8008bee:	e024      	b.n	8008c3a <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf4:	4a4b      	ldr	r2, [pc, #300]	; (8008d24 <HAL_TIM_PWM_Start_DMA+0x400>)
 8008bf6:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfc:	4a4a      	ldr	r2, [pc, #296]	; (8008d28 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008bfe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c04:	4a49      	ldr	r2, [pc, #292]	; (8008d2c <HAL_TIM_PWM_Start_DMA+0x408>)
 8008c06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3340      	adds	r3, #64	; 0x40
 8008c14:	461a      	mov	r2, r3
 8008c16:	887b      	ldrh	r3, [r7, #2]
 8008c18:	f7fc fdfc 	bl	8005814 <HAL_DMA_Start_IT>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <HAL_TIM_PWM_Start_DMA+0x302>
      {
        /* Return error status */
        return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e07a      	b.n	8008d1c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68da      	ldr	r2, [r3, #12]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c34:	60da      	str	r2, [r3, #12]
      break;
 8008c36:	e000      	b.n	8008c3a <HAL_TIM_PWM_Start_DMA+0x316>
    }

    default:
      break;
 8008c38:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	68b9      	ldr	r1, [r7, #8]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f001 f81a 	bl	8009c7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a38      	ldr	r2, [pc, #224]	; (8008d30 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d013      	beq.n	8008c7a <HAL_TIM_PWM_Start_DMA+0x356>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a37      	ldr	r2, [pc, #220]	; (8008d34 <HAL_TIM_PWM_Start_DMA+0x410>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d00e      	beq.n	8008c7a <HAL_TIM_PWM_Start_DMA+0x356>
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a35      	ldr	r2, [pc, #212]	; (8008d38 <HAL_TIM_PWM_Start_DMA+0x414>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d009      	beq.n	8008c7a <HAL_TIM_PWM_Start_DMA+0x356>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a34      	ldr	r2, [pc, #208]	; (8008d3c <HAL_TIM_PWM_Start_DMA+0x418>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d004      	beq.n	8008c7a <HAL_TIM_PWM_Start_DMA+0x356>
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a32      	ldr	r2, [pc, #200]	; (8008d40 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d101      	bne.n	8008c7e <HAL_TIM_PWM_Start_DMA+0x35a>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	e000      	b.n	8008c80 <HAL_TIM_PWM_Start_DMA+0x35c>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d007      	beq.n	8008c94 <HAL_TIM_PWM_Start_DMA+0x370>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a25      	ldr	r2, [pc, #148]	; (8008d30 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d01d      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca6:	d018      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a25      	ldr	r2, [pc, #148]	; (8008d44 <HAL_TIM_PWM_Start_DMA+0x420>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d013      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a24      	ldr	r2, [pc, #144]	; (8008d48 <HAL_TIM_PWM_Start_DMA+0x424>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d00e      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a22      	ldr	r2, [pc, #136]	; (8008d4c <HAL_TIM_PWM_Start_DMA+0x428>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d009      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a1a      	ldr	r2, [pc, #104]	; (8008d34 <HAL_TIM_PWM_Start_DMA+0x410>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d004      	beq.n	8008cda <HAL_TIM_PWM_Start_DMA+0x3b6>
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a18      	ldr	r2, [pc, #96]	; (8008d38 <HAL_TIM_PWM_Start_DMA+0x414>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d115      	bne.n	8008d06 <HAL_TIM_PWM_Start_DMA+0x3e2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	4b1b      	ldr	r3, [pc, #108]	; (8008d50 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	2b06      	cmp	r3, #6
 8008cea:	d015      	beq.n	8008d18 <HAL_TIM_PWM_Start_DMA+0x3f4>
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cf2:	d011      	beq.n	8008d18 <HAL_TIM_PWM_Start_DMA+0x3f4>
    {
      __HAL_TIM_ENABLE(htim);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f042 0201 	orr.w	r2, r2, #1
 8008d02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d04:	e008      	b.n	8008d18 <HAL_TIM_PWM_Start_DMA+0x3f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f042 0201 	orr.w	r2, r2, #1
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	e000      	b.n	8008d1a <HAL_TIM_PWM_Start_DMA+0x3f6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3718      	adds	r7, #24
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	0800948b 	.word	0x0800948b
 8008d28:	08009533 	.word	0x08009533
 8008d2c:	080093f9 	.word	0x080093f9
 8008d30:	40012c00 	.word	0x40012c00
 8008d34:	40013400 	.word	0x40013400
 8008d38:	40014000 	.word	0x40014000
 8008d3c:	40014400 	.word	0x40014400
 8008d40:	40014800 	.word	0x40014800
 8008d44:	40000400 	.word	0x40000400
 8008d48:	40000800 	.word	0x40000800
 8008d4c:	40000c00 	.word	0x40000c00
 8008d50:	00010007 	.word	0x00010007

08008d54 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	2b0c      	cmp	r3, #12
 8008d62:	d855      	bhi.n	8008e10 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8008d64:	a201      	add	r2, pc, #4	; (adr r2, 8008d6c <HAL_TIM_PWM_Stop_DMA+0x18>)
 8008d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6a:	bf00      	nop
 8008d6c:	08008da1 	.word	0x08008da1
 8008d70:	08008e11 	.word	0x08008e11
 8008d74:	08008e11 	.word	0x08008e11
 8008d78:	08008e11 	.word	0x08008e11
 8008d7c:	08008dbd 	.word	0x08008dbd
 8008d80:	08008e11 	.word	0x08008e11
 8008d84:	08008e11 	.word	0x08008e11
 8008d88:	08008e11 	.word	0x08008e11
 8008d8c:	08008dd9 	.word	0x08008dd9
 8008d90:	08008e11 	.word	0x08008e11
 8008d94:	08008e11 	.word	0x08008e11
 8008d98:	08008e11 	.word	0x08008e11
 8008d9c:	08008df5 	.word	0x08008df5
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68da      	ldr	r2, [r3, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008dae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7fc fd8d 	bl	80058d4 <HAL_DMA_Abort_IT>
      break;
 8008dba:	e02a      	b.n	8008e12 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68da      	ldr	r2, [r3, #12]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7fc fd7f 	bl	80058d4 <HAL_DMA_Abort_IT>
      break;
 8008dd6:	e01c      	b.n	8008e12 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008de6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fc fd71 	bl	80058d4 <HAL_DMA_Abort_IT>
      break;
 8008df2:	e00e      	b.n	8008e12 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68da      	ldr	r2, [r3, #12]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e02:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7fc fd63 	bl	80058d4 <HAL_DMA_Abort_IT>
      break;
 8008e0e:	e000      	b.n	8008e12 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8008e10:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2200      	movs	r2, #0
 8008e18:	6839      	ldr	r1, [r7, #0]
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f000 ff2e 	bl	8009c7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a3e      	ldr	r2, [pc, #248]	; (8008f20 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d013      	beq.n	8008e52 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a3d      	ldr	r2, [pc, #244]	; (8008f24 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d00e      	beq.n	8008e52 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a3b      	ldr	r2, [pc, #236]	; (8008f28 <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d009      	beq.n	8008e52 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a3a      	ldr	r2, [pc, #232]	; (8008f2c <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d004      	beq.n	8008e52 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a38      	ldr	r2, [pc, #224]	; (8008f30 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d101      	bne.n	8008e56 <HAL_TIM_PWM_Stop_DMA+0x102>
 8008e52:	2301      	movs	r3, #1
 8008e54:	e000      	b.n	8008e58 <HAL_TIM_PWM_Stop_DMA+0x104>
 8008e56:	2300      	movs	r3, #0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d017      	beq.n	8008e8c <HAL_TIM_PWM_Stop_DMA+0x138>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	6a1a      	ldr	r2, [r3, #32]
 8008e62:	f241 1311 	movw	r3, #4369	; 0x1111
 8008e66:	4013      	ands	r3, r2
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10f      	bne.n	8008e8c <HAL_TIM_PWM_Stop_DMA+0x138>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	6a1a      	ldr	r2, [r3, #32]
 8008e72:	f240 4344 	movw	r3, #1092	; 0x444
 8008e76:	4013      	ands	r3, r2
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d107      	bne.n	8008e8c <HAL_TIM_PWM_Stop_DMA+0x138>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e8a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	6a1a      	ldr	r2, [r3, #32]
 8008e92:	f241 1311 	movw	r3, #4369	; 0x1111
 8008e96:	4013      	ands	r3, r2
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d10f      	bne.n	8008ebc <HAL_TIM_PWM_Stop_DMA+0x168>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6a1a      	ldr	r2, [r3, #32]
 8008ea2:	f240 4344 	movw	r3, #1092	; 0x444
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d107      	bne.n	8008ebc <HAL_TIM_PWM_Stop_DMA+0x168>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 0201 	bic.w	r2, r2, #1
 8008eba:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d104      	bne.n	8008ecc <HAL_TIM_PWM_Stop_DMA+0x178>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008eca:	e023      	b.n	8008f14 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2b04      	cmp	r3, #4
 8008ed0:	d104      	bne.n	8008edc <HAL_TIM_PWM_Stop_DMA+0x188>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008eda:	e01b      	b.n	8008f14 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	2b08      	cmp	r3, #8
 8008ee0:	d104      	bne.n	8008eec <HAL_TIM_PWM_Stop_DMA+0x198>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008eea:	e013      	b.n	8008f14 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	2b0c      	cmp	r3, #12
 8008ef0:	d104      	bne.n	8008efc <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008efa:	e00b      	b.n	8008f14 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b10      	cmp	r3, #16
 8008f00:	d104      	bne.n	8008f0c <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2201      	movs	r2, #1
 8008f06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f0a:	e003      	b.n	8008f14 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	40012c00 	.word	0x40012c00
 8008f24:	40013400 	.word	0x40013400
 8008f28:	40014000 	.word	0x40014000
 8008f2c:	40014400 	.word	0x40014400
 8008f30:	40014800 	.word	0x40014800

08008f34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d122      	bne.n	8008f90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	f003 0302 	and.w	r3, r3, #2
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d11b      	bne.n	8008f90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f06f 0202 	mvn.w	r2, #2
 8008f60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	f003 0303 	and.w	r3, r3, #3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d003      	beq.n	8008f7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 fa16 	bl	80093a8 <HAL_TIM_IC_CaptureCallback>
 8008f7c:	e005      	b.n	8008f8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 fa08 	bl	8009394 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f7fa fe39 	bl	8003bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	f003 0304 	and.w	r3, r3, #4
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	d122      	bne.n	8008fe4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f003 0304 	and.w	r3, r3, #4
 8008fa8:	2b04      	cmp	r3, #4
 8008faa:	d11b      	bne.n	8008fe4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f06f 0204 	mvn.w	r2, #4
 8008fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2202      	movs	r2, #2
 8008fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d003      	beq.n	8008fd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f9ec 	bl	80093a8 <HAL_TIM_IC_CaptureCallback>
 8008fd0:	e005      	b.n	8008fde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f9de 	bl	8009394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f7fa fe0f 	bl	8003bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	f003 0308 	and.w	r3, r3, #8
 8008fee:	2b08      	cmp	r3, #8
 8008ff0:	d122      	bne.n	8009038 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	f003 0308 	and.w	r3, r3, #8
 8008ffc:	2b08      	cmp	r3, #8
 8008ffe:	d11b      	bne.n	8009038 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f06f 0208 	mvn.w	r2, #8
 8009008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2204      	movs	r2, #4
 800900e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	69db      	ldr	r3, [r3, #28]
 8009016:	f003 0303 	and.w	r3, r3, #3
 800901a:	2b00      	cmp	r3, #0
 800901c:	d003      	beq.n	8009026 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f9c2 	bl	80093a8 <HAL_TIM_IC_CaptureCallback>
 8009024:	e005      	b.n	8009032 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f9b4 	bl	8009394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f7fa fde5 	bl	8003bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	f003 0310 	and.w	r3, r3, #16
 8009042:	2b10      	cmp	r3, #16
 8009044:	d122      	bne.n	800908c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f003 0310 	and.w	r3, r3, #16
 8009050:	2b10      	cmp	r3, #16
 8009052:	d11b      	bne.n	800908c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f06f 0210 	mvn.w	r2, #16
 800905c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2208      	movs	r2, #8
 8009062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	69db      	ldr	r3, [r3, #28]
 800906a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800906e:	2b00      	cmp	r3, #0
 8009070:	d003      	beq.n	800907a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f998 	bl	80093a8 <HAL_TIM_IC_CaptureCallback>
 8009078:	e005      	b.n	8009086 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f98a 	bl	8009394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f7fa fdbb 	bl	8003bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	f003 0301 	and.w	r3, r3, #1
 8009096:	2b01      	cmp	r3, #1
 8009098:	d10e      	bne.n	80090b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f003 0301 	and.w	r3, r3, #1
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d107      	bne.n	80090b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f06f 0201 	mvn.w	r2, #1
 80090b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f7f9 faba 	bl	800262c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	691b      	ldr	r3, [r3, #16]
 80090be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090c2:	2b80      	cmp	r3, #128	; 0x80
 80090c4:	d10e      	bne.n	80090e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090d0:	2b80      	cmp	r3, #128	; 0x80
 80090d2:	d107      	bne.n	80090e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80090dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 ff02 	bl	8009ee8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090f2:	d10e      	bne.n	8009112 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090fe:	2b80      	cmp	r3, #128	; 0x80
 8009100:	d107      	bne.n	8009112 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800910a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fef5 	bl	8009efc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	691b      	ldr	r3, [r3, #16]
 8009118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800911c:	2b40      	cmp	r3, #64	; 0x40
 800911e:	d10e      	bne.n	800913e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800912a:	2b40      	cmp	r3, #64	; 0x40
 800912c:	d107      	bne.n	800913e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 f949 	bl	80093d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	f003 0320 	and.w	r3, r3, #32
 8009148:	2b20      	cmp	r3, #32
 800914a:	d10e      	bne.n	800916a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	f003 0320 	and.w	r3, r3, #32
 8009156:	2b20      	cmp	r3, #32
 8009158:	d107      	bne.n	800916a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f06f 0220 	mvn.w	r2, #32
 8009162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 feb5 	bl	8009ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800916a:	bf00      	nop
 800916c:	3708      	adds	r7, #8
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
	...

08009174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009186:	2b01      	cmp	r3, #1
 8009188:	d101      	bne.n	800918e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800918a:	2302      	movs	r3, #2
 800918c:	e0fd      	b.n	800938a <HAL_TIM_PWM_ConfigChannel+0x216>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2b14      	cmp	r3, #20
 800919a:	f200 80f0 	bhi.w	800937e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800919e:	a201      	add	r2, pc, #4	; (adr r2, 80091a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80091a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091a4:	080091f9 	.word	0x080091f9
 80091a8:	0800937f 	.word	0x0800937f
 80091ac:	0800937f 	.word	0x0800937f
 80091b0:	0800937f 	.word	0x0800937f
 80091b4:	08009239 	.word	0x08009239
 80091b8:	0800937f 	.word	0x0800937f
 80091bc:	0800937f 	.word	0x0800937f
 80091c0:	0800937f 	.word	0x0800937f
 80091c4:	0800927b 	.word	0x0800927b
 80091c8:	0800937f 	.word	0x0800937f
 80091cc:	0800937f 	.word	0x0800937f
 80091d0:	0800937f 	.word	0x0800937f
 80091d4:	080092bb 	.word	0x080092bb
 80091d8:	0800937f 	.word	0x0800937f
 80091dc:	0800937f 	.word	0x0800937f
 80091e0:	0800937f 	.word	0x0800937f
 80091e4:	080092fd 	.word	0x080092fd
 80091e8:	0800937f 	.word	0x0800937f
 80091ec:	0800937f 	.word	0x0800937f
 80091f0:	0800937f 	.word	0x0800937f
 80091f4:	0800933d 	.word	0x0800933d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68b9      	ldr	r1, [r7, #8]
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fa66 	bl	80096d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	699a      	ldr	r2, [r3, #24]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f042 0208 	orr.w	r2, r2, #8
 8009212:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	699a      	ldr	r2, [r3, #24]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f022 0204 	bic.w	r2, r2, #4
 8009222:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6999      	ldr	r1, [r3, #24]
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	691a      	ldr	r2, [r3, #16]
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	430a      	orrs	r2, r1
 8009234:	619a      	str	r2, [r3, #24]
      break;
 8009236:	e0a3      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68b9      	ldr	r1, [r7, #8]
 800923e:	4618      	mov	r0, r3
 8009240:	f000 fad6 	bl	80097f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	699a      	ldr	r2, [r3, #24]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	699a      	ldr	r2, [r3, #24]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6999      	ldr	r1, [r3, #24]
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	021a      	lsls	r2, r3, #8
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	430a      	orrs	r2, r1
 8009276:	619a      	str	r2, [r3, #24]
      break;
 8009278:	e082      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68b9      	ldr	r1, [r7, #8]
 8009280:	4618      	mov	r0, r3
 8009282:	f000 fb3f 	bl	8009904 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	69da      	ldr	r2, [r3, #28]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f042 0208 	orr.w	r2, r2, #8
 8009294:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	69da      	ldr	r2, [r3, #28]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f022 0204 	bic.w	r2, r2, #4
 80092a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	69d9      	ldr	r1, [r3, #28]
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	691a      	ldr	r2, [r3, #16]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	430a      	orrs	r2, r1
 80092b6:	61da      	str	r2, [r3, #28]
      break;
 80092b8:	e062      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68b9      	ldr	r1, [r7, #8]
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fba7 	bl	8009a14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	69da      	ldr	r2, [r3, #28]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	69da      	ldr	r2, [r3, #28]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	69d9      	ldr	r1, [r3, #28]
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	021a      	lsls	r2, r3, #8
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	430a      	orrs	r2, r1
 80092f8:	61da      	str	r2, [r3, #28]
      break;
 80092fa:	e041      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	68b9      	ldr	r1, [r7, #8]
 8009302:	4618      	mov	r0, r3
 8009304:	f000 fbf0 	bl	8009ae8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f042 0208 	orr.w	r2, r2, #8
 8009316:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f022 0204 	bic.w	r2, r2, #4
 8009326:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	691a      	ldr	r2, [r3, #16]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	430a      	orrs	r2, r1
 8009338:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800933a:	e021      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68b9      	ldr	r1, [r7, #8]
 8009342:	4618      	mov	r0, r3
 8009344:	f000 fc34 	bl	8009bb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009356:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009366:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	021a      	lsls	r2, r3, #8
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	430a      	orrs	r2, r1
 800937a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800937c:	e000      	b.n	8009380 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800937e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop

08009394 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800939c:	bf00      	nop
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093b0:	bf00      	nop
 80093b2:	370c      	adds	r7, #12
 80093b4:	46bd      	mov	sp, r7
 80093b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ba:	4770      	bx	lr

080093bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80093c4:	bf00      	nop
 80093c6:	370c      	adds	r7, #12
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009404:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	429a      	cmp	r2, r3
 800940e:	d107      	bne.n	8009420 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2201      	movs	r2, #1
 8009414:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2201      	movs	r2, #1
 800941a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800941e:	e02a      	b.n	8009476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	429a      	cmp	r2, r3
 8009428:	d107      	bne.n	800943a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2202      	movs	r2, #2
 800942e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009438:	e01d      	b.n	8009476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943e:	687a      	ldr	r2, [r7, #4]
 8009440:	429a      	cmp	r2, r3
 8009442:	d107      	bne.n	8009454 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2204      	movs	r2, #4
 8009448:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2201      	movs	r2, #1
 800944e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009452:	e010      	b.n	8009476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	429a      	cmp	r2, r3
 800945c:	d107      	bne.n	800946e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2208      	movs	r2, #8
 8009462:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800946c:	e003      	b.n	8009476 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2201      	movs	r2, #1
 8009472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f7ff ffb4 	bl	80093e4 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2200      	movs	r2, #0
 8009480:	771a      	strb	r2, [r3, #28]
}
 8009482:	bf00      	nop
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b084      	sub	sp, #16
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009496:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d10b      	bne.n	80094ba <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2201      	movs	r2, #1
 80094a6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	69db      	ldr	r3, [r3, #28]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d136      	bne.n	800951e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094b8:	e031      	b.n	800951e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d10b      	bne.n	80094dc <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2202      	movs	r2, #2
 80094c8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	69db      	ldr	r3, [r3, #28]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d125      	bne.n	800951e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2201      	movs	r2, #1
 80094d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094da:	e020      	b.n	800951e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d10b      	bne.n	80094fe <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2204      	movs	r2, #4
 80094ea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	69db      	ldr	r3, [r3, #28]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d114      	bne.n	800951e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094fc:	e00f      	b.n	800951e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	429a      	cmp	r2, r3
 8009506:	d10a      	bne.n	800951e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2208      	movs	r2, #8
 800950c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	69db      	ldr	r3, [r3, #28]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d103      	bne.n	800951e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2201      	movs	r2, #1
 800951a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800951e:	68f8      	ldr	r0, [r7, #12]
 8009520:	f7fa fb6c 	bl	8003bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	771a      	strb	r2, [r3, #28]
}
 800952a:	bf00      	nop
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b084      	sub	sp, #16
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800953e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	429a      	cmp	r2, r3
 8009548:	d103      	bne.n	8009552 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2201      	movs	r2, #1
 800954e:	771a      	strb	r2, [r3, #28]
 8009550:	e019      	b.n	8009586 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	429a      	cmp	r2, r3
 800955a:	d103      	bne.n	8009564 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2202      	movs	r2, #2
 8009560:	771a      	strb	r2, [r3, #28]
 8009562:	e010      	b.n	8009586 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009568:	687a      	ldr	r2, [r7, #4]
 800956a:	429a      	cmp	r2, r3
 800956c:	d103      	bne.n	8009576 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2204      	movs	r2, #4
 8009572:	771a      	strb	r2, [r3, #28]
 8009574:	e007      	b.n	8009586 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	429a      	cmp	r2, r3
 800957e:	d102      	bne.n	8009586 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2208      	movs	r2, #8
 8009584:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f7ff ff18 	bl	80093bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	771a      	strb	r2, [r3, #28]
}
 8009592:	bf00      	nop
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
	...

0800959c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	4a40      	ldr	r2, [pc, #256]	; (80096b0 <TIM_Base_SetConfig+0x114>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d013      	beq.n	80095dc <TIM_Base_SetConfig+0x40>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095ba:	d00f      	beq.n	80095dc <TIM_Base_SetConfig+0x40>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	4a3d      	ldr	r2, [pc, #244]	; (80096b4 <TIM_Base_SetConfig+0x118>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d00b      	beq.n	80095dc <TIM_Base_SetConfig+0x40>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a3c      	ldr	r2, [pc, #240]	; (80096b8 <TIM_Base_SetConfig+0x11c>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d007      	beq.n	80095dc <TIM_Base_SetConfig+0x40>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a3b      	ldr	r2, [pc, #236]	; (80096bc <TIM_Base_SetConfig+0x120>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d003      	beq.n	80095dc <TIM_Base_SetConfig+0x40>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a3a      	ldr	r2, [pc, #232]	; (80096c0 <TIM_Base_SetConfig+0x124>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d108      	bne.n	80095ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a2f      	ldr	r2, [pc, #188]	; (80096b0 <TIM_Base_SetConfig+0x114>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d01f      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095fc:	d01b      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a2c      	ldr	r2, [pc, #176]	; (80096b4 <TIM_Base_SetConfig+0x118>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d017      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	4a2b      	ldr	r2, [pc, #172]	; (80096b8 <TIM_Base_SetConfig+0x11c>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d013      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a2a      	ldr	r2, [pc, #168]	; (80096bc <TIM_Base_SetConfig+0x120>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d00f      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a29      	ldr	r2, [pc, #164]	; (80096c0 <TIM_Base_SetConfig+0x124>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d00b      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a28      	ldr	r2, [pc, #160]	; (80096c4 <TIM_Base_SetConfig+0x128>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d007      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a27      	ldr	r2, [pc, #156]	; (80096c8 <TIM_Base_SetConfig+0x12c>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d003      	beq.n	8009636 <TIM_Base_SetConfig+0x9a>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a26      	ldr	r2, [pc, #152]	; (80096cc <TIM_Base_SetConfig+0x130>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d108      	bne.n	8009648 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800963c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	4313      	orrs	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	4313      	orrs	r3, r2
 8009654:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	68fa      	ldr	r2, [r7, #12]
 800965a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	689a      	ldr	r2, [r3, #8]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681a      	ldr	r2, [r3, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a10      	ldr	r2, [pc, #64]	; (80096b0 <TIM_Base_SetConfig+0x114>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d00f      	beq.n	8009694 <TIM_Base_SetConfig+0xf8>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a12      	ldr	r2, [pc, #72]	; (80096c0 <TIM_Base_SetConfig+0x124>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d00b      	beq.n	8009694 <TIM_Base_SetConfig+0xf8>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a11      	ldr	r2, [pc, #68]	; (80096c4 <TIM_Base_SetConfig+0x128>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d007      	beq.n	8009694 <TIM_Base_SetConfig+0xf8>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a10      	ldr	r2, [pc, #64]	; (80096c8 <TIM_Base_SetConfig+0x12c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d003      	beq.n	8009694 <TIM_Base_SetConfig+0xf8>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a0f      	ldr	r2, [pc, #60]	; (80096cc <TIM_Base_SetConfig+0x130>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d103      	bne.n	800969c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	691a      	ldr	r2, [r3, #16]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2201      	movs	r2, #1
 80096a0:	615a      	str	r2, [r3, #20]
}
 80096a2:	bf00      	nop
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	40012c00 	.word	0x40012c00
 80096b4:	40000400 	.word	0x40000400
 80096b8:	40000800 	.word	0x40000800
 80096bc:	40000c00 	.word	0x40000c00
 80096c0:	40013400 	.word	0x40013400
 80096c4:	40014000 	.word	0x40014000
 80096c8:	40014400 	.word	0x40014400
 80096cc:	40014800 	.word	0x40014800

080096d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6a1b      	ldr	r3, [r3, #32]
 80096de:	f023 0201 	bic.w	r2, r3, #1
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80096fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f023 0303 	bic.w	r3, r3, #3
 800970a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	4313      	orrs	r3, r2
 8009714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	f023 0302 	bic.w	r3, r3, #2
 800971c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	4313      	orrs	r3, r2
 8009726:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4a2c      	ldr	r2, [pc, #176]	; (80097dc <TIM_OC1_SetConfig+0x10c>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d00f      	beq.n	8009750 <TIM_OC1_SetConfig+0x80>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4a2b      	ldr	r2, [pc, #172]	; (80097e0 <TIM_OC1_SetConfig+0x110>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d00b      	beq.n	8009750 <TIM_OC1_SetConfig+0x80>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a2a      	ldr	r2, [pc, #168]	; (80097e4 <TIM_OC1_SetConfig+0x114>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d007      	beq.n	8009750 <TIM_OC1_SetConfig+0x80>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a29      	ldr	r2, [pc, #164]	; (80097e8 <TIM_OC1_SetConfig+0x118>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d003      	beq.n	8009750 <TIM_OC1_SetConfig+0x80>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a28      	ldr	r2, [pc, #160]	; (80097ec <TIM_OC1_SetConfig+0x11c>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d10c      	bne.n	800976a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f023 0308 	bic.w	r3, r3, #8
 8009756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	697a      	ldr	r2, [r7, #20]
 800975e:	4313      	orrs	r3, r2
 8009760:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	f023 0304 	bic.w	r3, r3, #4
 8009768:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	4a1b      	ldr	r2, [pc, #108]	; (80097dc <TIM_OC1_SetConfig+0x10c>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d00f      	beq.n	8009792 <TIM_OC1_SetConfig+0xc2>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	4a1a      	ldr	r2, [pc, #104]	; (80097e0 <TIM_OC1_SetConfig+0x110>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d00b      	beq.n	8009792 <TIM_OC1_SetConfig+0xc2>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	4a19      	ldr	r2, [pc, #100]	; (80097e4 <TIM_OC1_SetConfig+0x114>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d007      	beq.n	8009792 <TIM_OC1_SetConfig+0xc2>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	4a18      	ldr	r2, [pc, #96]	; (80097e8 <TIM_OC1_SetConfig+0x118>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d003      	beq.n	8009792 <TIM_OC1_SetConfig+0xc2>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a17      	ldr	r2, [pc, #92]	; (80097ec <TIM_OC1_SetConfig+0x11c>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d111      	bne.n	80097b6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	695b      	ldr	r3, [r3, #20]
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	699b      	ldr	r3, [r3, #24]
 80097b0:	693a      	ldr	r2, [r7, #16]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	685a      	ldr	r2, [r3, #4]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	697a      	ldr	r2, [r7, #20]
 80097ce:	621a      	str	r2, [r3, #32]
}
 80097d0:	bf00      	nop
 80097d2:	371c      	adds	r7, #28
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr
 80097dc:	40012c00 	.word	0x40012c00
 80097e0:	40013400 	.word	0x40013400
 80097e4:	40014000 	.word	0x40014000
 80097e8:	40014400 	.word	0x40014400
 80097ec:	40014800 	.word	0x40014800

080097f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b087      	sub	sp, #28
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	f023 0210 	bic.w	r2, r3, #16
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6a1b      	ldr	r3, [r3, #32]
 800980a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800981e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800982a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	021b      	lsls	r3, r3, #8
 8009832:	68fa      	ldr	r2, [r7, #12]
 8009834:	4313      	orrs	r3, r2
 8009836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	f023 0320 	bic.w	r3, r3, #32
 800983e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	011b      	lsls	r3, r3, #4
 8009846:	697a      	ldr	r2, [r7, #20]
 8009848:	4313      	orrs	r3, r2
 800984a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a28      	ldr	r2, [pc, #160]	; (80098f0 <TIM_OC2_SetConfig+0x100>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d003      	beq.n	800985c <TIM_OC2_SetConfig+0x6c>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a27      	ldr	r2, [pc, #156]	; (80098f4 <TIM_OC2_SetConfig+0x104>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d10d      	bne.n	8009878 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009862:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	011b      	lsls	r3, r3, #4
 800986a:	697a      	ldr	r2, [r7, #20]
 800986c:	4313      	orrs	r3, r2
 800986e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009876:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	4a1d      	ldr	r2, [pc, #116]	; (80098f0 <TIM_OC2_SetConfig+0x100>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d00f      	beq.n	80098a0 <TIM_OC2_SetConfig+0xb0>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a1c      	ldr	r2, [pc, #112]	; (80098f4 <TIM_OC2_SetConfig+0x104>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d00b      	beq.n	80098a0 <TIM_OC2_SetConfig+0xb0>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a1b      	ldr	r2, [pc, #108]	; (80098f8 <TIM_OC2_SetConfig+0x108>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d007      	beq.n	80098a0 <TIM_OC2_SetConfig+0xb0>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a1a      	ldr	r2, [pc, #104]	; (80098fc <TIM_OC2_SetConfig+0x10c>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d003      	beq.n	80098a0 <TIM_OC2_SetConfig+0xb0>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a19      	ldr	r2, [pc, #100]	; (8009900 <TIM_OC2_SetConfig+0x110>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d113      	bne.n	80098c8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80098a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	4313      	orrs	r3, r2
 80098ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	699b      	ldr	r3, [r3, #24]
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	693a      	ldr	r2, [r7, #16]
 80098cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	685a      	ldr	r2, [r3, #4]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	621a      	str	r2, [r3, #32]
}
 80098e2:	bf00      	nop
 80098e4:	371c      	adds	r7, #28
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	40012c00 	.word	0x40012c00
 80098f4:	40013400 	.word	0x40013400
 80098f8:	40014000 	.word	0x40014000
 80098fc:	40014400 	.word	0x40014400
 8009900:	40014800 	.word	0x40014800

08009904 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009904:	b480      	push	{r7}
 8009906:	b087      	sub	sp, #28
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a1b      	ldr	r3, [r3, #32]
 8009912:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a1b      	ldr	r3, [r3, #32]
 800991e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	69db      	ldr	r3, [r3, #28]
 800992a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f023 0303 	bic.w	r3, r3, #3
 800993e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	4313      	orrs	r3, r2
 8009948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	021b      	lsls	r3, r3, #8
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	4313      	orrs	r3, r2
 800995c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a27      	ldr	r2, [pc, #156]	; (8009a00 <TIM_OC3_SetConfig+0xfc>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d003      	beq.n	800996e <TIM_OC3_SetConfig+0x6a>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a26      	ldr	r2, [pc, #152]	; (8009a04 <TIM_OC3_SetConfig+0x100>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d10d      	bne.n	800998a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009974:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	021b      	lsls	r3, r3, #8
 800997c:	697a      	ldr	r2, [r7, #20]
 800997e:	4313      	orrs	r3, r2
 8009980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a1c      	ldr	r2, [pc, #112]	; (8009a00 <TIM_OC3_SetConfig+0xfc>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d00f      	beq.n	80099b2 <TIM_OC3_SetConfig+0xae>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a1b      	ldr	r2, [pc, #108]	; (8009a04 <TIM_OC3_SetConfig+0x100>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d00b      	beq.n	80099b2 <TIM_OC3_SetConfig+0xae>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4a1a      	ldr	r2, [pc, #104]	; (8009a08 <TIM_OC3_SetConfig+0x104>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d007      	beq.n	80099b2 <TIM_OC3_SetConfig+0xae>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	4a19      	ldr	r2, [pc, #100]	; (8009a0c <TIM_OC3_SetConfig+0x108>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d003      	beq.n	80099b2 <TIM_OC3_SetConfig+0xae>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	4a18      	ldr	r2, [pc, #96]	; (8009a10 <TIM_OC3_SetConfig+0x10c>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d113      	bne.n	80099da <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	695b      	ldr	r3, [r3, #20]
 80099c6:	011b      	lsls	r3, r3, #4
 80099c8:	693a      	ldr	r2, [r7, #16]
 80099ca:	4313      	orrs	r3, r2
 80099cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	011b      	lsls	r3, r3, #4
 80099d4:	693a      	ldr	r2, [r7, #16]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	693a      	ldr	r2, [r7, #16]
 80099de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	68fa      	ldr	r2, [r7, #12]
 80099e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	685a      	ldr	r2, [r3, #4]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	697a      	ldr	r2, [r7, #20]
 80099f2:	621a      	str	r2, [r3, #32]
}
 80099f4:	bf00      	nop
 80099f6:	371c      	adds	r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	40012c00 	.word	0x40012c00
 8009a04:	40013400 	.word	0x40013400
 8009a08:	40014000 	.word	0x40014000
 8009a0c:	40014400 	.word	0x40014400
 8009a10:	40014800 	.word	0x40014800

08009a14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	69db      	ldr	r3, [r3, #28]
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	021b      	lsls	r3, r3, #8
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	031b      	lsls	r3, r3, #12
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a18      	ldr	r2, [pc, #96]	; (8009ad4 <TIM_OC4_SetConfig+0xc0>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d00f      	beq.n	8009a98 <TIM_OC4_SetConfig+0x84>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a17      	ldr	r2, [pc, #92]	; (8009ad8 <TIM_OC4_SetConfig+0xc4>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d00b      	beq.n	8009a98 <TIM_OC4_SetConfig+0x84>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a16      	ldr	r2, [pc, #88]	; (8009adc <TIM_OC4_SetConfig+0xc8>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d007      	beq.n	8009a98 <TIM_OC4_SetConfig+0x84>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a15      	ldr	r2, [pc, #84]	; (8009ae0 <TIM_OC4_SetConfig+0xcc>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d003      	beq.n	8009a98 <TIM_OC4_SetConfig+0x84>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a14      	ldr	r2, [pc, #80]	; (8009ae4 <TIM_OC4_SetConfig+0xd0>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d109      	bne.n	8009aac <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	695b      	ldr	r3, [r3, #20]
 8009aa4:	019b      	lsls	r3, r3, #6
 8009aa6:	697a      	ldr	r2, [r7, #20]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	685a      	ldr	r2, [r3, #4]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	693a      	ldr	r2, [r7, #16]
 8009ac4:	621a      	str	r2, [r3, #32]
}
 8009ac6:	bf00      	nop
 8009ac8:	371c      	adds	r7, #28
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	40012c00 	.word	0x40012c00
 8009ad8:	40013400 	.word	0x40013400
 8009adc:	40014000 	.word	0x40014000
 8009ae0:	40014400 	.word	0x40014400
 8009ae4:	40014800 	.word	0x40014800

08009ae8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b087      	sub	sp, #28
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6a1b      	ldr	r3, [r3, #32]
 8009af6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a1b      	ldr	r3, [r3, #32]
 8009b02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009b2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	041b      	lsls	r3, r3, #16
 8009b34:	693a      	ldr	r2, [r7, #16]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a17      	ldr	r2, [pc, #92]	; (8009b9c <TIM_OC5_SetConfig+0xb4>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d00f      	beq.n	8009b62 <TIM_OC5_SetConfig+0x7a>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a16      	ldr	r2, [pc, #88]	; (8009ba0 <TIM_OC5_SetConfig+0xb8>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d00b      	beq.n	8009b62 <TIM_OC5_SetConfig+0x7a>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a15      	ldr	r2, [pc, #84]	; (8009ba4 <TIM_OC5_SetConfig+0xbc>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d007      	beq.n	8009b62 <TIM_OC5_SetConfig+0x7a>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4a14      	ldr	r2, [pc, #80]	; (8009ba8 <TIM_OC5_SetConfig+0xc0>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d003      	beq.n	8009b62 <TIM_OC5_SetConfig+0x7a>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4a13      	ldr	r2, [pc, #76]	; (8009bac <TIM_OC5_SetConfig+0xc4>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d109      	bne.n	8009b76 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	695b      	ldr	r3, [r3, #20]
 8009b6e:	021b      	lsls	r3, r3, #8
 8009b70:	697a      	ldr	r2, [r7, #20]
 8009b72:	4313      	orrs	r3, r2
 8009b74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	697a      	ldr	r2, [r7, #20]
 8009b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68fa      	ldr	r2, [r7, #12]
 8009b80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	685a      	ldr	r2, [r3, #4]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	693a      	ldr	r2, [r7, #16]
 8009b8e:	621a      	str	r2, [r3, #32]
}
 8009b90:	bf00      	nop
 8009b92:	371c      	adds	r7, #28
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr
 8009b9c:	40012c00 	.word	0x40012c00
 8009ba0:	40013400 	.word	0x40013400
 8009ba4:	40014000 	.word	0x40014000
 8009ba8:	40014400 	.word	0x40014400
 8009bac:	40014800 	.word	0x40014800

08009bb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b087      	sub	sp, #28
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6a1b      	ldr	r3, [r3, #32]
 8009bbe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a1b      	ldr	r3, [r3, #32]
 8009bca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009be2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	021b      	lsls	r3, r3, #8
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009bf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	051b      	lsls	r3, r3, #20
 8009bfe:	693a      	ldr	r2, [r7, #16]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4a18      	ldr	r2, [pc, #96]	; (8009c68 <TIM_OC6_SetConfig+0xb8>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d00f      	beq.n	8009c2c <TIM_OC6_SetConfig+0x7c>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a17      	ldr	r2, [pc, #92]	; (8009c6c <TIM_OC6_SetConfig+0xbc>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d00b      	beq.n	8009c2c <TIM_OC6_SetConfig+0x7c>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a16      	ldr	r2, [pc, #88]	; (8009c70 <TIM_OC6_SetConfig+0xc0>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d007      	beq.n	8009c2c <TIM_OC6_SetConfig+0x7c>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a15      	ldr	r2, [pc, #84]	; (8009c74 <TIM_OC6_SetConfig+0xc4>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d003      	beq.n	8009c2c <TIM_OC6_SetConfig+0x7c>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a14      	ldr	r2, [pc, #80]	; (8009c78 <TIM_OC6_SetConfig+0xc8>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d109      	bne.n	8009c40 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	695b      	ldr	r3, [r3, #20]
 8009c38:	029b      	lsls	r3, r3, #10
 8009c3a:	697a      	ldr	r2, [r7, #20]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	697a      	ldr	r2, [r7, #20]
 8009c44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	685a      	ldr	r2, [r3, #4]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	693a      	ldr	r2, [r7, #16]
 8009c58:	621a      	str	r2, [r3, #32]
}
 8009c5a:	bf00      	nop
 8009c5c:	371c      	adds	r7, #28
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
 8009c66:	bf00      	nop
 8009c68:	40012c00 	.word	0x40012c00
 8009c6c:	40013400 	.word	0x40013400
 8009c70:	40014000 	.word	0x40014000
 8009c74:	40014400 	.word	0x40014400
 8009c78:	40014800 	.word	0x40014800

08009c7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b087      	sub	sp, #28
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	f003 031f 	and.w	r3, r3, #31
 8009c8e:	2201      	movs	r2, #1
 8009c90:	fa02 f303 	lsl.w	r3, r2, r3
 8009c94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6a1a      	ldr	r2, [r3, #32]
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	43db      	mvns	r3, r3
 8009c9e:	401a      	ands	r2, r3
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6a1a      	ldr	r2, [r3, #32]
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f003 031f 	and.w	r3, r3, #31
 8009cae:	6879      	ldr	r1, [r7, #4]
 8009cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8009cb4:	431a      	orrs	r2, r3
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	621a      	str	r2, [r3, #32]
}
 8009cba:	bf00      	nop
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
	...

08009cc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e068      	b.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a2e      	ldr	r2, [pc, #184]	; (8009dc0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d004      	beq.n	8009d14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a2d      	ldr	r2, [pc, #180]	; (8009dc4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d108      	bne.n	8009d26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d1a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68fa      	ldr	r2, [r7, #12]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a1e      	ldr	r2, [pc, #120]	; (8009dc0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d01d      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d52:	d018      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a1b      	ldr	r2, [pc, #108]	; (8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d013      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a1a      	ldr	r2, [pc, #104]	; (8009dcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d00e      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a18      	ldr	r2, [pc, #96]	; (8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d009      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a13      	ldr	r2, [pc, #76]	; (8009dc4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d004      	beq.n	8009d86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a14      	ldr	r2, [pc, #80]	; (8009dd4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d10c      	bne.n	8009da0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68ba      	ldr	r2, [r7, #8]
 8009d9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2201      	movs	r2, #1
 8009da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2200      	movs	r2, #0
 8009dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	40012c00 	.word	0x40012c00
 8009dc4:	40013400 	.word	0x40013400
 8009dc8:	40000400 	.word	0x40000400
 8009dcc:	40000800 	.word	0x40000800
 8009dd0:	40000c00 	.word	0x40000c00
 8009dd4:	40014000 	.word	0x40014000

08009dd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009de2:	2300      	movs	r3, #0
 8009de4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d101      	bne.n	8009df4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009df0:	2302      	movs	r3, #2
 8009df2:	e065      	b.n	8009ec0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4313      	orrs	r3, r2
 8009e32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	695b      	ldr	r3, [r3, #20]
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	041b      	lsls	r3, r3, #16
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a16      	ldr	r2, [pc, #88]	; (8009ecc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d004      	beq.n	8009e82 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a14      	ldr	r2, [pc, #80]	; (8009ed0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d115      	bne.n	8009eae <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e8c:	051b      	lsls	r3, r3, #20
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	69db      	ldr	r3, [r3, #28]
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	6a1b      	ldr	r3, [r3, #32]
 8009eaa:	4313      	orrs	r3, r2
 8009eac:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3714      	adds	r7, #20
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr
 8009ecc:	40012c00 	.word	0x40012c00
 8009ed0:	40013400 	.word	0x40013400

08009ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009edc:	bf00      	nop
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ef0:	bf00      	nop
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009f04:	bf00      	nop
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d101      	bne.n	8009f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e040      	b.n	8009fa4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d106      	bne.n	8009f38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7f9 fc7c 	bl	8003830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2224      	movs	r2, #36	; 0x24
 8009f3c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f022 0201 	bic.w	r2, r2, #1
 8009f4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f8c0 	bl	800a0d4 <UART_SetConfig>
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	d101      	bne.n	8009f5e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e022      	b.n	8009fa4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d002      	beq.n	8009f6c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fb3e 	bl	800a5e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	685a      	ldr	r2, [r3, #4]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	689a      	ldr	r2, [r3, #8]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f042 0201 	orr.w	r2, r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fbc5 	bl	800a72c <UART_CheckIdleState>
 8009fa2:	4603      	mov	r3, r0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b08a      	sub	sp, #40	; 0x28
 8009fb0:	af02      	add	r7, sp, #8
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	603b      	str	r3, [r7, #0]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009fc0:	2b20      	cmp	r3, #32
 8009fc2:	f040 8082 	bne.w	800a0ca <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d002      	beq.n	8009fd2 <HAL_UART_Transmit+0x26>
 8009fcc:	88fb      	ldrh	r3, [r7, #6]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d101      	bne.n	8009fd6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e07a      	b.n	800a0cc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d101      	bne.n	8009fe4 <HAL_UART_Transmit+0x38>
 8009fe0:	2302      	movs	r3, #2
 8009fe2:	e073      	b.n	800a0cc <HAL_UART_Transmit+0x120>
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2221      	movs	r2, #33	; 0x21
 8009ff8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ffa:	f7fa f855 	bl	80040a8 <HAL_GetTick>
 8009ffe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	88fa      	ldrh	r2, [r7, #6]
 800a004:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	88fa      	ldrh	r2, [r7, #6]
 800a00c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a018:	d108      	bne.n	800a02c <HAL_UART_Transmit+0x80>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	691b      	ldr	r3, [r3, #16]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d104      	bne.n	800a02c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800a022:	2300      	movs	r3, #0
 800a024:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	61bb      	str	r3, [r7, #24]
 800a02a:	e003      	b.n	800a034 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a030:	2300      	movs	r3, #0
 800a032:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800a03c:	e02d      	b.n	800a09a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	9300      	str	r3, [sp, #0]
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	2200      	movs	r2, #0
 800a046:	2180      	movs	r1, #128	; 0x80
 800a048:	68f8      	ldr	r0, [r7, #12]
 800a04a:	f000 fbb8 	bl	800a7be <UART_WaitOnFlagUntilTimeout>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800a054:	2303      	movs	r3, #3
 800a056:	e039      	b.n	800a0cc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800a058:	69fb      	ldr	r3, [r7, #28]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d10b      	bne.n	800a076 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	881a      	ldrh	r2, [r3, #0]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a06a:	b292      	uxth	r2, r2
 800a06c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	3302      	adds	r3, #2
 800a072:	61bb      	str	r3, [r7, #24]
 800a074:	e008      	b.n	800a088 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a076:	69fb      	ldr	r3, [r7, #28]
 800a078:	781a      	ldrb	r2, [r3, #0]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	b292      	uxth	r2, r2
 800a080:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	3301      	adds	r3, #1
 800a086:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a08e:	b29b      	uxth	r3, r3
 800a090:	3b01      	subs	r3, #1
 800a092:	b29a      	uxth	r2, r3
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1cb      	bne.n	800a03e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	9300      	str	r3, [sp, #0]
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	2140      	movs	r1, #64	; 0x40
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	f000 fb84 	bl	800a7be <UART_WaitOnFlagUntilTimeout>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d001      	beq.n	800a0c0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e005      	b.n	800a0cc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2220      	movs	r2, #32
 800a0c4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	e000      	b.n	800a0cc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800a0ca:	2302      	movs	r3, #2
  }
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	3720      	adds	r7, #32
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0d4:	b5b0      	push	{r4, r5, r7, lr}
 800a0d6:	b088      	sub	sp, #32
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	689a      	ldr	r2, [r3, #8]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	691b      	ldr	r3, [r3, #16]
 800a0e8:	431a      	orrs	r2, r3
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	431a      	orrs	r2, r3
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	69db      	ldr	r3, [r3, #28]
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	4bad      	ldr	r3, [pc, #692]	; (800a3b4 <UART_SetConfig+0x2e0>)
 800a100:	4013      	ands	r3, r2
 800a102:	687a      	ldr	r2, [r7, #4]
 800a104:	6812      	ldr	r2, [r2, #0]
 800a106:	69f9      	ldr	r1, [r7, #28]
 800a108:	430b      	orrs	r3, r1
 800a10a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	68da      	ldr	r2, [r3, #12]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	430a      	orrs	r2, r1
 800a120:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	699b      	ldr	r3, [r3, #24]
 800a126:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4aa2      	ldr	r2, [pc, #648]	; (800a3b8 <UART_SetConfig+0x2e4>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d004      	beq.n	800a13c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6a1b      	ldr	r3, [r3, #32]
 800a136:	69fa      	ldr	r2, [r7, #28]
 800a138:	4313      	orrs	r3, r2
 800a13a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69fa      	ldr	r2, [r7, #28]
 800a14c:	430a      	orrs	r2, r1
 800a14e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a99      	ldr	r2, [pc, #612]	; (800a3bc <UART_SetConfig+0x2e8>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d121      	bne.n	800a19e <UART_SetConfig+0xca>
 800a15a:	4b99      	ldr	r3, [pc, #612]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a15c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a160:	f003 0303 	and.w	r3, r3, #3
 800a164:	2b03      	cmp	r3, #3
 800a166:	d817      	bhi.n	800a198 <UART_SetConfig+0xc4>
 800a168:	a201      	add	r2, pc, #4	; (adr r2, 800a170 <UART_SetConfig+0x9c>)
 800a16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a16e:	bf00      	nop
 800a170:	0800a181 	.word	0x0800a181
 800a174:	0800a18d 	.word	0x0800a18d
 800a178:	0800a187 	.word	0x0800a187
 800a17c:	0800a193 	.word	0x0800a193
 800a180:	2301      	movs	r3, #1
 800a182:	76fb      	strb	r3, [r7, #27]
 800a184:	e0e7      	b.n	800a356 <UART_SetConfig+0x282>
 800a186:	2302      	movs	r3, #2
 800a188:	76fb      	strb	r3, [r7, #27]
 800a18a:	e0e4      	b.n	800a356 <UART_SetConfig+0x282>
 800a18c:	2304      	movs	r3, #4
 800a18e:	76fb      	strb	r3, [r7, #27]
 800a190:	e0e1      	b.n	800a356 <UART_SetConfig+0x282>
 800a192:	2308      	movs	r3, #8
 800a194:	76fb      	strb	r3, [r7, #27]
 800a196:	e0de      	b.n	800a356 <UART_SetConfig+0x282>
 800a198:	2310      	movs	r3, #16
 800a19a:	76fb      	strb	r3, [r7, #27]
 800a19c:	e0db      	b.n	800a356 <UART_SetConfig+0x282>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4a88      	ldr	r2, [pc, #544]	; (800a3c4 <UART_SetConfig+0x2f0>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d132      	bne.n	800a20e <UART_SetConfig+0x13a>
 800a1a8:	4b85      	ldr	r3, [pc, #532]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1ae:	f003 030c 	and.w	r3, r3, #12
 800a1b2:	2b0c      	cmp	r3, #12
 800a1b4:	d828      	bhi.n	800a208 <UART_SetConfig+0x134>
 800a1b6:	a201      	add	r2, pc, #4	; (adr r2, 800a1bc <UART_SetConfig+0xe8>)
 800a1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1bc:	0800a1f1 	.word	0x0800a1f1
 800a1c0:	0800a209 	.word	0x0800a209
 800a1c4:	0800a209 	.word	0x0800a209
 800a1c8:	0800a209 	.word	0x0800a209
 800a1cc:	0800a1fd 	.word	0x0800a1fd
 800a1d0:	0800a209 	.word	0x0800a209
 800a1d4:	0800a209 	.word	0x0800a209
 800a1d8:	0800a209 	.word	0x0800a209
 800a1dc:	0800a1f7 	.word	0x0800a1f7
 800a1e0:	0800a209 	.word	0x0800a209
 800a1e4:	0800a209 	.word	0x0800a209
 800a1e8:	0800a209 	.word	0x0800a209
 800a1ec:	0800a203 	.word	0x0800a203
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	76fb      	strb	r3, [r7, #27]
 800a1f4:	e0af      	b.n	800a356 <UART_SetConfig+0x282>
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	76fb      	strb	r3, [r7, #27]
 800a1fa:	e0ac      	b.n	800a356 <UART_SetConfig+0x282>
 800a1fc:	2304      	movs	r3, #4
 800a1fe:	76fb      	strb	r3, [r7, #27]
 800a200:	e0a9      	b.n	800a356 <UART_SetConfig+0x282>
 800a202:	2308      	movs	r3, #8
 800a204:	76fb      	strb	r3, [r7, #27]
 800a206:	e0a6      	b.n	800a356 <UART_SetConfig+0x282>
 800a208:	2310      	movs	r3, #16
 800a20a:	76fb      	strb	r3, [r7, #27]
 800a20c:	e0a3      	b.n	800a356 <UART_SetConfig+0x282>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a6d      	ldr	r2, [pc, #436]	; (800a3c8 <UART_SetConfig+0x2f4>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d120      	bne.n	800a25a <UART_SetConfig+0x186>
 800a218:	4b69      	ldr	r3, [pc, #420]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a21a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a21e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a222:	2b30      	cmp	r3, #48	; 0x30
 800a224:	d013      	beq.n	800a24e <UART_SetConfig+0x17a>
 800a226:	2b30      	cmp	r3, #48	; 0x30
 800a228:	d814      	bhi.n	800a254 <UART_SetConfig+0x180>
 800a22a:	2b20      	cmp	r3, #32
 800a22c:	d009      	beq.n	800a242 <UART_SetConfig+0x16e>
 800a22e:	2b20      	cmp	r3, #32
 800a230:	d810      	bhi.n	800a254 <UART_SetConfig+0x180>
 800a232:	2b00      	cmp	r3, #0
 800a234:	d002      	beq.n	800a23c <UART_SetConfig+0x168>
 800a236:	2b10      	cmp	r3, #16
 800a238:	d006      	beq.n	800a248 <UART_SetConfig+0x174>
 800a23a:	e00b      	b.n	800a254 <UART_SetConfig+0x180>
 800a23c:	2300      	movs	r3, #0
 800a23e:	76fb      	strb	r3, [r7, #27]
 800a240:	e089      	b.n	800a356 <UART_SetConfig+0x282>
 800a242:	2302      	movs	r3, #2
 800a244:	76fb      	strb	r3, [r7, #27]
 800a246:	e086      	b.n	800a356 <UART_SetConfig+0x282>
 800a248:	2304      	movs	r3, #4
 800a24a:	76fb      	strb	r3, [r7, #27]
 800a24c:	e083      	b.n	800a356 <UART_SetConfig+0x282>
 800a24e:	2308      	movs	r3, #8
 800a250:	76fb      	strb	r3, [r7, #27]
 800a252:	e080      	b.n	800a356 <UART_SetConfig+0x282>
 800a254:	2310      	movs	r3, #16
 800a256:	76fb      	strb	r3, [r7, #27]
 800a258:	e07d      	b.n	800a356 <UART_SetConfig+0x282>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a5b      	ldr	r2, [pc, #364]	; (800a3cc <UART_SetConfig+0x2f8>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d120      	bne.n	800a2a6 <UART_SetConfig+0x1d2>
 800a264:	4b56      	ldr	r3, [pc, #344]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a26a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a26e:	2bc0      	cmp	r3, #192	; 0xc0
 800a270:	d013      	beq.n	800a29a <UART_SetConfig+0x1c6>
 800a272:	2bc0      	cmp	r3, #192	; 0xc0
 800a274:	d814      	bhi.n	800a2a0 <UART_SetConfig+0x1cc>
 800a276:	2b80      	cmp	r3, #128	; 0x80
 800a278:	d009      	beq.n	800a28e <UART_SetConfig+0x1ba>
 800a27a:	2b80      	cmp	r3, #128	; 0x80
 800a27c:	d810      	bhi.n	800a2a0 <UART_SetConfig+0x1cc>
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d002      	beq.n	800a288 <UART_SetConfig+0x1b4>
 800a282:	2b40      	cmp	r3, #64	; 0x40
 800a284:	d006      	beq.n	800a294 <UART_SetConfig+0x1c0>
 800a286:	e00b      	b.n	800a2a0 <UART_SetConfig+0x1cc>
 800a288:	2300      	movs	r3, #0
 800a28a:	76fb      	strb	r3, [r7, #27]
 800a28c:	e063      	b.n	800a356 <UART_SetConfig+0x282>
 800a28e:	2302      	movs	r3, #2
 800a290:	76fb      	strb	r3, [r7, #27]
 800a292:	e060      	b.n	800a356 <UART_SetConfig+0x282>
 800a294:	2304      	movs	r3, #4
 800a296:	76fb      	strb	r3, [r7, #27]
 800a298:	e05d      	b.n	800a356 <UART_SetConfig+0x282>
 800a29a:	2308      	movs	r3, #8
 800a29c:	76fb      	strb	r3, [r7, #27]
 800a29e:	e05a      	b.n	800a356 <UART_SetConfig+0x282>
 800a2a0:	2310      	movs	r3, #16
 800a2a2:	76fb      	strb	r3, [r7, #27]
 800a2a4:	e057      	b.n	800a356 <UART_SetConfig+0x282>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4a49      	ldr	r2, [pc, #292]	; (800a3d0 <UART_SetConfig+0x2fc>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d125      	bne.n	800a2fc <UART_SetConfig+0x228>
 800a2b0:	4b43      	ldr	r3, [pc, #268]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a2b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2be:	d017      	beq.n	800a2f0 <UART_SetConfig+0x21c>
 800a2c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2c4:	d817      	bhi.n	800a2f6 <UART_SetConfig+0x222>
 800a2c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2ca:	d00b      	beq.n	800a2e4 <UART_SetConfig+0x210>
 800a2cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2d0:	d811      	bhi.n	800a2f6 <UART_SetConfig+0x222>
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d003      	beq.n	800a2de <UART_SetConfig+0x20a>
 800a2d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2da:	d006      	beq.n	800a2ea <UART_SetConfig+0x216>
 800a2dc:	e00b      	b.n	800a2f6 <UART_SetConfig+0x222>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	76fb      	strb	r3, [r7, #27]
 800a2e2:	e038      	b.n	800a356 <UART_SetConfig+0x282>
 800a2e4:	2302      	movs	r3, #2
 800a2e6:	76fb      	strb	r3, [r7, #27]
 800a2e8:	e035      	b.n	800a356 <UART_SetConfig+0x282>
 800a2ea:	2304      	movs	r3, #4
 800a2ec:	76fb      	strb	r3, [r7, #27]
 800a2ee:	e032      	b.n	800a356 <UART_SetConfig+0x282>
 800a2f0:	2308      	movs	r3, #8
 800a2f2:	76fb      	strb	r3, [r7, #27]
 800a2f4:	e02f      	b.n	800a356 <UART_SetConfig+0x282>
 800a2f6:	2310      	movs	r3, #16
 800a2f8:	76fb      	strb	r3, [r7, #27]
 800a2fa:	e02c      	b.n	800a356 <UART_SetConfig+0x282>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a2d      	ldr	r2, [pc, #180]	; (800a3b8 <UART_SetConfig+0x2e4>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d125      	bne.n	800a352 <UART_SetConfig+0x27e>
 800a306:	4b2e      	ldr	r3, [pc, #184]	; (800a3c0 <UART_SetConfig+0x2ec>)
 800a308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a30c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a310:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a314:	d017      	beq.n	800a346 <UART_SetConfig+0x272>
 800a316:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a31a:	d817      	bhi.n	800a34c <UART_SetConfig+0x278>
 800a31c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a320:	d00b      	beq.n	800a33a <UART_SetConfig+0x266>
 800a322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a326:	d811      	bhi.n	800a34c <UART_SetConfig+0x278>
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d003      	beq.n	800a334 <UART_SetConfig+0x260>
 800a32c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a330:	d006      	beq.n	800a340 <UART_SetConfig+0x26c>
 800a332:	e00b      	b.n	800a34c <UART_SetConfig+0x278>
 800a334:	2300      	movs	r3, #0
 800a336:	76fb      	strb	r3, [r7, #27]
 800a338:	e00d      	b.n	800a356 <UART_SetConfig+0x282>
 800a33a:	2302      	movs	r3, #2
 800a33c:	76fb      	strb	r3, [r7, #27]
 800a33e:	e00a      	b.n	800a356 <UART_SetConfig+0x282>
 800a340:	2304      	movs	r3, #4
 800a342:	76fb      	strb	r3, [r7, #27]
 800a344:	e007      	b.n	800a356 <UART_SetConfig+0x282>
 800a346:	2308      	movs	r3, #8
 800a348:	76fb      	strb	r3, [r7, #27]
 800a34a:	e004      	b.n	800a356 <UART_SetConfig+0x282>
 800a34c:	2310      	movs	r3, #16
 800a34e:	76fb      	strb	r3, [r7, #27]
 800a350:	e001      	b.n	800a356 <UART_SetConfig+0x282>
 800a352:	2310      	movs	r3, #16
 800a354:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a17      	ldr	r2, [pc, #92]	; (800a3b8 <UART_SetConfig+0x2e4>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	f040 8087 	bne.w	800a470 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a362:	7efb      	ldrb	r3, [r7, #27]
 800a364:	2b08      	cmp	r3, #8
 800a366:	d837      	bhi.n	800a3d8 <UART_SetConfig+0x304>
 800a368:	a201      	add	r2, pc, #4	; (adr r2, 800a370 <UART_SetConfig+0x29c>)
 800a36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a36e:	bf00      	nop
 800a370:	0800a395 	.word	0x0800a395
 800a374:	0800a3d9 	.word	0x0800a3d9
 800a378:	0800a39d 	.word	0x0800a39d
 800a37c:	0800a3d9 	.word	0x0800a3d9
 800a380:	0800a3a3 	.word	0x0800a3a3
 800a384:	0800a3d9 	.word	0x0800a3d9
 800a388:	0800a3d9 	.word	0x0800a3d9
 800a38c:	0800a3d9 	.word	0x0800a3d9
 800a390:	0800a3ab 	.word	0x0800a3ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a394:	f7fc fc80 	bl	8006c98 <HAL_RCC_GetPCLK1Freq>
 800a398:	6178      	str	r0, [r7, #20]
        break;
 800a39a:	e022      	b.n	800a3e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a39c:	4b0d      	ldr	r3, [pc, #52]	; (800a3d4 <UART_SetConfig+0x300>)
 800a39e:	617b      	str	r3, [r7, #20]
        break;
 800a3a0:	e01f      	b.n	800a3e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3a2:	f7fc fbe3 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 800a3a6:	6178      	str	r0, [r7, #20]
        break;
 800a3a8:	e01b      	b.n	800a3e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3ae:	617b      	str	r3, [r7, #20]
        break;
 800a3b0:	e017      	b.n	800a3e2 <UART_SetConfig+0x30e>
 800a3b2:	bf00      	nop
 800a3b4:	efff69f3 	.word	0xefff69f3
 800a3b8:	40008000 	.word	0x40008000
 800a3bc:	40013800 	.word	0x40013800
 800a3c0:	40021000 	.word	0x40021000
 800a3c4:	40004400 	.word	0x40004400
 800a3c8:	40004800 	.word	0x40004800
 800a3cc:	40004c00 	.word	0x40004c00
 800a3d0:	40005000 	.word	0x40005000
 800a3d4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a3dc:	2301      	movs	r3, #1
 800a3de:	76bb      	strb	r3, [r7, #26]
        break;
 800a3e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 80f1 	beq.w	800a5cc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	685a      	ldr	r2, [r3, #4]
 800a3ee:	4613      	mov	r3, r2
 800a3f0:	005b      	lsls	r3, r3, #1
 800a3f2:	4413      	add	r3, r2
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d305      	bcc.n	800a406 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a400:	697a      	ldr	r2, [r7, #20]
 800a402:	429a      	cmp	r2, r3
 800a404:	d902      	bls.n	800a40c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	76bb      	strb	r3, [r7, #26]
 800a40a:	e0df      	b.n	800a5cc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	4618      	mov	r0, r3
 800a410:	f04f 0100 	mov.w	r1, #0
 800a414:	f04f 0200 	mov.w	r2, #0
 800a418:	f04f 0300 	mov.w	r3, #0
 800a41c:	020b      	lsls	r3, r1, #8
 800a41e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a422:	0202      	lsls	r2, r0, #8
 800a424:	6879      	ldr	r1, [r7, #4]
 800a426:	6849      	ldr	r1, [r1, #4]
 800a428:	0849      	lsrs	r1, r1, #1
 800a42a:	4608      	mov	r0, r1
 800a42c:	f04f 0100 	mov.w	r1, #0
 800a430:	1814      	adds	r4, r2, r0
 800a432:	eb43 0501 	adc.w	r5, r3, r1
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	461a      	mov	r2, r3
 800a43c:	f04f 0300 	mov.w	r3, #0
 800a440:	4620      	mov	r0, r4
 800a442:	4629      	mov	r1, r5
 800a444:	f7f6 fc02 	bl	8000c4c <__aeabi_uldivmod>
 800a448:	4602      	mov	r2, r0
 800a44a:	460b      	mov	r3, r1
 800a44c:	4613      	mov	r3, r2
 800a44e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a456:	d308      	bcc.n	800a46a <UART_SetConfig+0x396>
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a45e:	d204      	bcs.n	800a46a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	693a      	ldr	r2, [r7, #16]
 800a466:	60da      	str	r2, [r3, #12]
 800a468:	e0b0      	b.n	800a5cc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	76bb      	strb	r3, [r7, #26]
 800a46e:	e0ad      	b.n	800a5cc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	69db      	ldr	r3, [r3, #28]
 800a474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a478:	d15c      	bne.n	800a534 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800a47a:	7efb      	ldrb	r3, [r7, #27]
 800a47c:	2b08      	cmp	r3, #8
 800a47e:	d828      	bhi.n	800a4d2 <UART_SetConfig+0x3fe>
 800a480:	a201      	add	r2, pc, #4	; (adr r2, 800a488 <UART_SetConfig+0x3b4>)
 800a482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a486:	bf00      	nop
 800a488:	0800a4ad 	.word	0x0800a4ad
 800a48c:	0800a4b5 	.word	0x0800a4b5
 800a490:	0800a4bd 	.word	0x0800a4bd
 800a494:	0800a4d3 	.word	0x0800a4d3
 800a498:	0800a4c3 	.word	0x0800a4c3
 800a49c:	0800a4d3 	.word	0x0800a4d3
 800a4a0:	0800a4d3 	.word	0x0800a4d3
 800a4a4:	0800a4d3 	.word	0x0800a4d3
 800a4a8:	0800a4cb 	.word	0x0800a4cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4ac:	f7fc fbf4 	bl	8006c98 <HAL_RCC_GetPCLK1Freq>
 800a4b0:	6178      	str	r0, [r7, #20]
        break;
 800a4b2:	e013      	b.n	800a4dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4b4:	f7fc fc06 	bl	8006cc4 <HAL_RCC_GetPCLK2Freq>
 800a4b8:	6178      	str	r0, [r7, #20]
        break;
 800a4ba:	e00f      	b.n	800a4dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4bc:	4b49      	ldr	r3, [pc, #292]	; (800a5e4 <UART_SetConfig+0x510>)
 800a4be:	617b      	str	r3, [r7, #20]
        break;
 800a4c0:	e00c      	b.n	800a4dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4c2:	f7fc fb53 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 800a4c6:	6178      	str	r0, [r7, #20]
        break;
 800a4c8:	e008      	b.n	800a4dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4ce:	617b      	str	r3, [r7, #20]
        break;
 800a4d0:	e004      	b.n	800a4dc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	76bb      	strb	r3, [r7, #26]
        break;
 800a4da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d074      	beq.n	800a5cc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	005a      	lsls	r2, r3, #1
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	085b      	lsrs	r3, r3, #1
 800a4ec:	441a      	add	r2, r3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	2b0f      	cmp	r3, #15
 800a4fe:	d916      	bls.n	800a52e <UART_SetConfig+0x45a>
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a506:	d212      	bcs.n	800a52e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	f023 030f 	bic.w	r3, r3, #15
 800a510:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	085b      	lsrs	r3, r3, #1
 800a516:	b29b      	uxth	r3, r3
 800a518:	f003 0307 	and.w	r3, r3, #7
 800a51c:	b29a      	uxth	r2, r3
 800a51e:	89fb      	ldrh	r3, [r7, #14]
 800a520:	4313      	orrs	r3, r2
 800a522:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	89fa      	ldrh	r2, [r7, #14]
 800a52a:	60da      	str	r2, [r3, #12]
 800a52c:	e04e      	b.n	800a5cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	76bb      	strb	r3, [r7, #26]
 800a532:	e04b      	b.n	800a5cc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a534:	7efb      	ldrb	r3, [r7, #27]
 800a536:	2b08      	cmp	r3, #8
 800a538:	d827      	bhi.n	800a58a <UART_SetConfig+0x4b6>
 800a53a:	a201      	add	r2, pc, #4	; (adr r2, 800a540 <UART_SetConfig+0x46c>)
 800a53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a540:	0800a565 	.word	0x0800a565
 800a544:	0800a56d 	.word	0x0800a56d
 800a548:	0800a575 	.word	0x0800a575
 800a54c:	0800a58b 	.word	0x0800a58b
 800a550:	0800a57b 	.word	0x0800a57b
 800a554:	0800a58b 	.word	0x0800a58b
 800a558:	0800a58b 	.word	0x0800a58b
 800a55c:	0800a58b 	.word	0x0800a58b
 800a560:	0800a583 	.word	0x0800a583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a564:	f7fc fb98 	bl	8006c98 <HAL_RCC_GetPCLK1Freq>
 800a568:	6178      	str	r0, [r7, #20]
        break;
 800a56a:	e013      	b.n	800a594 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a56c:	f7fc fbaa 	bl	8006cc4 <HAL_RCC_GetPCLK2Freq>
 800a570:	6178      	str	r0, [r7, #20]
        break;
 800a572:	e00f      	b.n	800a594 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a574:	4b1b      	ldr	r3, [pc, #108]	; (800a5e4 <UART_SetConfig+0x510>)
 800a576:	617b      	str	r3, [r7, #20]
        break;
 800a578:	e00c      	b.n	800a594 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a57a:	f7fc faf7 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 800a57e:	6178      	str	r0, [r7, #20]
        break;
 800a580:	e008      	b.n	800a594 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a586:	617b      	str	r3, [r7, #20]
        break;
 800a588:	e004      	b.n	800a594 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800a58a:	2300      	movs	r3, #0
 800a58c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	76bb      	strb	r3, [r7, #26]
        break;
 800a592:	bf00      	nop
    }

    if (pclk != 0U)
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d018      	beq.n	800a5cc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	085a      	lsrs	r2, r3, #1
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	441a      	add	r2, r3
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	2b0f      	cmp	r3, #15
 800a5b4:	d908      	bls.n	800a5c8 <UART_SetConfig+0x4f4>
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5bc:	d204      	bcs.n	800a5c8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	693a      	ldr	r2, [r7, #16]
 800a5c4:	60da      	str	r2, [r3, #12]
 800a5c6:	e001      	b.n	800a5cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a5d8:	7ebb      	ldrb	r3, [r7, #26]
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3720      	adds	r7, #32
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bdb0      	pop	{r4, r5, r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	00f42400 	.word	0x00f42400

0800a5e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00a      	beq.n	800a612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	430a      	orrs	r2, r1
 800a610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a616:	f003 0302 	and.w	r3, r3, #2
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00a      	beq.n	800a634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	430a      	orrs	r2, r1
 800a632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a638:	f003 0304 	and.w	r3, r3, #4
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00a      	beq.n	800a656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	430a      	orrs	r2, r1
 800a654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a65a:	f003 0308 	and.w	r3, r3, #8
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00a      	beq.n	800a678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	430a      	orrs	r2, r1
 800a676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a67c:	f003 0310 	and.w	r3, r3, #16
 800a680:	2b00      	cmp	r3, #0
 800a682:	d00a      	beq.n	800a69a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	430a      	orrs	r2, r1
 800a698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a69e:	f003 0320 	and.w	r3, r3, #32
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00a      	beq.n	800a6bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d01a      	beq.n	800a6fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6e6:	d10a      	bne.n	800a6fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	430a      	orrs	r2, r1
 800a6fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	605a      	str	r2, [r3, #4]
  }
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af02      	add	r7, sp, #8
 800a732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a73c:	f7f9 fcb4 	bl	80040a8 <HAL_GetTick>
 800a740:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0308 	and.w	r3, r3, #8
 800a74c:	2b08      	cmp	r3, #8
 800a74e:	d10e      	bne.n	800a76e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a750:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a754:	9300      	str	r3, [sp, #0]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2200      	movs	r2, #0
 800a75a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f82d 	bl	800a7be <UART_WaitOnFlagUntilTimeout>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a76a:	2303      	movs	r3, #3
 800a76c:	e023      	b.n	800a7b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 0304 	and.w	r3, r3, #4
 800a778:	2b04      	cmp	r3, #4
 800a77a:	d10e      	bne.n	800a79a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a77c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2200      	movs	r2, #0
 800a786:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f000 f817 	bl	800a7be <UART_WaitOnFlagUntilTimeout>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d001      	beq.n	800a79a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e00d      	b.n	800a7b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2220      	movs	r2, #32
 800a79e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2220      	movs	r2, #32
 800a7a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b084      	sub	sp, #16
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	60f8      	str	r0, [r7, #12]
 800a7c6:	60b9      	str	r1, [r7, #8]
 800a7c8:	603b      	str	r3, [r7, #0]
 800a7ca:	4613      	mov	r3, r2
 800a7cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7ce:	e05e      	b.n	800a88e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7d6:	d05a      	beq.n	800a88e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7d8:	f7f9 fc66 	bl	80040a8 <HAL_GetTick>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	1ad3      	subs	r3, r2, r3
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d302      	bcc.n	800a7ee <UART_WaitOnFlagUntilTimeout+0x30>
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d11b      	bne.n	800a826 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a7fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	689a      	ldr	r2, [r3, #8]
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f022 0201 	bic.w	r2, r2, #1
 800a80c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2220      	movs	r2, #32
 800a812:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2220      	movs	r2, #32
 800a818:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	2200      	movs	r2, #0
 800a81e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a822:	2303      	movs	r3, #3
 800a824:	e043      	b.n	800a8ae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 0304 	and.w	r3, r3, #4
 800a830:	2b00      	cmp	r3, #0
 800a832:	d02c      	beq.n	800a88e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	69db      	ldr	r3, [r3, #28]
 800a83a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a83e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a842:	d124      	bne.n	800a88e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a84c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a85c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689a      	ldr	r2, [r3, #8]
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f022 0201 	bic.w	r2, r2, #1
 800a86c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2220      	movs	r2, #32
 800a872:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2220      	movs	r2, #32
 800a878:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2220      	movs	r2, #32
 800a87e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2200      	movs	r2, #0
 800a886:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a88a:	2303      	movs	r3, #3
 800a88c:	e00f      	b.n	800a8ae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	69da      	ldr	r2, [r3, #28]
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	4013      	ands	r3, r2
 800a898:	68ba      	ldr	r2, [r7, #8]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	bf0c      	ite	eq
 800a89e:	2301      	moveq	r3, #1
 800a8a0:	2300      	movne	r3, #0
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	79fb      	ldrb	r3, [r7, #7]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d091      	beq.n	800a7d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a8ac:	2300      	movs	r3, #0
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3710      	adds	r7, #16
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
	...

0800a8b8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a8bc:	4904      	ldr	r1, [pc, #16]	; (800a8d0 <MX_FATFS_Init+0x18>)
 800a8be:	4805      	ldr	r0, [pc, #20]	; (800a8d4 <MX_FATFS_Init+0x1c>)
 800a8c0:	f000 f8ae 	bl	800aa20 <FATFS_LinkDriver>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	4b03      	ldr	r3, [pc, #12]	; (800a8d8 <MX_FATFS_Init+0x20>)
 800a8ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a8cc:	bf00      	nop
 800a8ce:	bd80      	pop	{r7, pc}
 800a8d0:	2000e468 	.word	0x2000e468
 800a8d4:	20000148 	.word	0x20000148
 800a8d8:	2000e46c 	.word	0x2000e46c

0800a8dc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b082      	sub	sp, #8
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_initialize (pdrv);
 800a8e6:	79fb      	ldrb	r3, [r7, #7]
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f7f6 fcdf 	bl	80012ac <SD_disk_initialize>
  /* USER CODE END INIT */
}
 800a8ee:	bf00      	nop
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3708      	adds	r7, #8
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	4603      	mov	r3, r0
 800a900:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_status (pdrv);
 800a902:	79fb      	ldrb	r3, [r7, #7]
 800a904:	4618      	mov	r0, r3
 800a906:	f7f6 fdb7 	bl	8001478 <SD_disk_status>
  /* USER CODE END STATUS */
}
 800a90a:	bf00      	nop
 800a90c:	4618      	mov	r0, r3
 800a90e:	3708      	adds	r7, #8
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60b9      	str	r1, [r7, #8]
 800a91c:	607a      	str	r2, [r7, #4]
 800a91e:	603b      	str	r3, [r7, #0]
 800a920:	4603      	mov	r3, r0
 800a922:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
		SD_disk_read (pdrv, buff, sector, count);
 800a924:	7bf8      	ldrb	r0, [r7, #15]
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	68b9      	ldr	r1, [r7, #8]
 800a92c:	f7f6 fdba 	bl	80014a4 <SD_disk_read>
  /* USER CODE END READ */
}
 800a930:	bf00      	nop
 800a932:	4618      	mov	r0, r3
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}

0800a93a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a93a:	b580      	push	{r7, lr}
 800a93c:	b084      	sub	sp, #16
 800a93e:	af00      	add	r7, sp, #0
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	607a      	str	r2, [r7, #4]
 800a944:	603b      	str	r3, [r7, #0]
 800a946:	4603      	mov	r3, r0
 800a948:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
		SD_disk_write (pdrv, buff, sector, count);
 800a94a:	7bf8      	ldrb	r0, [r7, #15]
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	68b9      	ldr	r1, [r7, #8]
 800a952:	f7f6 fe11 	bl	8001578 <SD_disk_write>
  /* USER CODE END WRITE */
}
 800a956:	bf00      	nop
 800a958:	4618      	mov	r0, r3
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b082      	sub	sp, #8
 800a964:	af00      	add	r7, sp, #0
 800a966:	4603      	mov	r3, r0
 800a968:	603a      	str	r2, [r7, #0]
 800a96a:	71fb      	strb	r3, [r7, #7]
 800a96c:	460b      	mov	r3, r1
 800a96e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
		SD_disk_ioctl (pdrv, cmd, buff);
 800a970:	79fb      	ldrb	r3, [r7, #7]
 800a972:	79b9      	ldrb	r1, [r7, #6]
 800a974:	683a      	ldr	r2, [r7, #0]
 800a976:	4618      	mov	r0, r3
 800a978:	f7f6 fe82 	bl	8001680 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 800a97c:	bf00      	nop
 800a97e:	4618      	mov	r0, r3
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
	...

0800a988 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a988:	b480      	push	{r7}
 800a98a:	b087      	sub	sp, #28
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	4613      	mov	r3, r2
 800a994:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a996:	2301      	movs	r3, #1
 800a998:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a99a:	2300      	movs	r3, #0
 800a99c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a99e:	4b1f      	ldr	r3, [pc, #124]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9a0:	7a5b      	ldrb	r3, [r3, #9]
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d131      	bne.n	800aa0c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a9a8:	4b1c      	ldr	r3, [pc, #112]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9aa:	7a5b      	ldrb	r3, [r3, #9]
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	4b1a      	ldr	r3, [pc, #104]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a9b6:	4b19      	ldr	r3, [pc, #100]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9b8:	7a5b      	ldrb	r3, [r3, #9]
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	4a17      	ldr	r2, [pc, #92]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9be:	009b      	lsls	r3, r3, #2
 800a9c0:	4413      	add	r3, r2
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a9c6:	4b15      	ldr	r3, [pc, #84]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9c8:	7a5b      	ldrb	r3, [r3, #9]
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	4b13      	ldr	r3, [pc, #76]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9d0:	4413      	add	r3, r2
 800a9d2:	79fa      	ldrb	r2, [r7, #7]
 800a9d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a9d6:	4b11      	ldr	r3, [pc, #68]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9d8:	7a5b      	ldrb	r3, [r3, #9]
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	1c5a      	adds	r2, r3, #1
 800a9de:	b2d1      	uxtb	r1, r2
 800a9e0:	4a0e      	ldr	r2, [pc, #56]	; (800aa1c <FATFS_LinkDriverEx+0x94>)
 800a9e2:	7251      	strb	r1, [r2, #9]
 800a9e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a9e6:	7dbb      	ldrb	r3, [r7, #22]
 800a9e8:	3330      	adds	r3, #48	; 0x30
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	223a      	movs	r2, #58	; 0x3a
 800a9f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	3302      	adds	r3, #2
 800a9fc:	222f      	movs	r2, #47	; 0x2f
 800a9fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	3303      	adds	r3, #3
 800aa04:	2200      	movs	r2, #0
 800aa06:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800aa0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	371c      	adds	r7, #28
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	200001f0 	.word	0x200001f0

0800aa20 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b082      	sub	sp, #8
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	6839      	ldr	r1, [r7, #0]
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f7ff ffaa 	bl	800a988 <FATFS_LinkDriverEx>
 800aa34:	4603      	mov	r3, r0
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3708      	adds	r7, #8
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
	...

0800aa40 <__NVIC_SetPriority>:
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	4603      	mov	r3, r0
 800aa48:	6039      	str	r1, [r7, #0]
 800aa4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	db0a      	blt.n	800aa6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	b2da      	uxtb	r2, r3
 800aa58:	490c      	ldr	r1, [pc, #48]	; (800aa8c <__NVIC_SetPriority+0x4c>)
 800aa5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa5e:	0112      	lsls	r2, r2, #4
 800aa60:	b2d2      	uxtb	r2, r2
 800aa62:	440b      	add	r3, r1
 800aa64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aa68:	e00a      	b.n	800aa80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	b2da      	uxtb	r2, r3
 800aa6e:	4908      	ldr	r1, [pc, #32]	; (800aa90 <__NVIC_SetPriority+0x50>)
 800aa70:	79fb      	ldrb	r3, [r7, #7]
 800aa72:	f003 030f 	and.w	r3, r3, #15
 800aa76:	3b04      	subs	r3, #4
 800aa78:	0112      	lsls	r2, r2, #4
 800aa7a:	b2d2      	uxtb	r2, r2
 800aa7c:	440b      	add	r3, r1
 800aa7e:	761a      	strb	r2, [r3, #24]
}
 800aa80:	bf00      	nop
 800aa82:	370c      	adds	r7, #12
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr
 800aa8c:	e000e100 	.word	0xe000e100
 800aa90:	e000ed00 	.word	0xe000ed00

0800aa94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aa94:	b580      	push	{r7, lr}
 800aa96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aa98:	4b05      	ldr	r3, [pc, #20]	; (800aab0 <SysTick_Handler+0x1c>)
 800aa9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aa9c:	f001 ffcc 	bl	800ca38 <xTaskGetSchedulerState>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	2b01      	cmp	r3, #1
 800aaa4:	d001      	beq.n	800aaaa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800aaa6:	f002 fdcf 	bl	800d648 <xPortSysTickHandler>
  }
}
 800aaaa:	bf00      	nop
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	e000e010 	.word	0xe000e010

0800aab4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aab4:	b580      	push	{r7, lr}
 800aab6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aab8:	2100      	movs	r1, #0
 800aaba:	f06f 0004 	mvn.w	r0, #4
 800aabe:	f7ff ffbf 	bl	800aa40 <__NVIC_SetPriority>
#endif
}
 800aac2:	bf00      	nop
 800aac4:	bd80      	pop	{r7, pc}
	...

0800aac8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aace:	f3ef 8305 	mrs	r3, IPSR
 800aad2:	603b      	str	r3, [r7, #0]
  return(result);
 800aad4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d003      	beq.n	800aae2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aada:	f06f 0305 	mvn.w	r3, #5
 800aade:	607b      	str	r3, [r7, #4]
 800aae0:	e00c      	b.n	800aafc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aae2:	4b0a      	ldr	r3, [pc, #40]	; (800ab0c <osKernelInitialize+0x44>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d105      	bne.n	800aaf6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aaea:	4b08      	ldr	r3, [pc, #32]	; (800ab0c <osKernelInitialize+0x44>)
 800aaec:	2201      	movs	r2, #1
 800aaee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	607b      	str	r3, [r7, #4]
 800aaf4:	e002      	b.n	800aafc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aaf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aafa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aafc:	687b      	ldr	r3, [r7, #4]
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	370c      	adds	r7, #12
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	200001fc 	.word	0x200001fc

0800ab10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab16:	f3ef 8305 	mrs	r3, IPSR
 800ab1a:	603b      	str	r3, [r7, #0]
  return(result);
 800ab1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d003      	beq.n	800ab2a <osKernelStart+0x1a>
    stat = osErrorISR;
 800ab22:	f06f 0305 	mvn.w	r3, #5
 800ab26:	607b      	str	r3, [r7, #4]
 800ab28:	e010      	b.n	800ab4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ab2a:	4b0b      	ldr	r3, [pc, #44]	; (800ab58 <osKernelStart+0x48>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	d109      	bne.n	800ab46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ab32:	f7ff ffbf 	bl	800aab4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ab36:	4b08      	ldr	r3, [pc, #32]	; (800ab58 <osKernelStart+0x48>)
 800ab38:	2202      	movs	r2, #2
 800ab3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ab3c:	f001 faf8 	bl	800c130 <vTaskStartScheduler>
      stat = osOK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	607b      	str	r3, [r7, #4]
 800ab44:	e002      	b.n	800ab4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ab46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab4c:	687b      	ldr	r3, [r7, #4]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3708      	adds	r7, #8
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	bf00      	nop
 800ab58:	200001fc 	.word	0x200001fc

0800ab5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b08e      	sub	sp, #56	; 0x38
 800ab60:	af04      	add	r7, sp, #16
 800ab62:	60f8      	str	r0, [r7, #12]
 800ab64:	60b9      	str	r1, [r7, #8]
 800ab66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab6c:	f3ef 8305 	mrs	r3, IPSR
 800ab70:	617b      	str	r3, [r7, #20]
  return(result);
 800ab72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d17e      	bne.n	800ac76 <osThreadNew+0x11a>
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d07b      	beq.n	800ac76 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ab7e:	2380      	movs	r3, #128	; 0x80
 800ab80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ab82:	2318      	movs	r3, #24
 800ab84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ab86:	2300      	movs	r3, #0
 800ab88:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ab8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d045      	beq.n	800ac22 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d002      	beq.n	800aba4 <osThreadNew+0x48>
        name = attr->name;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	699b      	ldr	r3, [r3, #24]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d002      	beq.n	800abb2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	699b      	ldr	r3, [r3, #24]
 800abb0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d008      	beq.n	800abca <osThreadNew+0x6e>
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	2b38      	cmp	r3, #56	; 0x38
 800abbc:	d805      	bhi.n	800abca <osThreadNew+0x6e>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	f003 0301 	and.w	r3, r3, #1
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d001      	beq.n	800abce <osThreadNew+0x72>
        return (NULL);
 800abca:	2300      	movs	r3, #0
 800abcc:	e054      	b.n	800ac78 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	695b      	ldr	r3, [r3, #20]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d003      	beq.n	800abde <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	089b      	lsrs	r3, r3, #2
 800abdc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00e      	beq.n	800ac04 <osThreadNew+0xa8>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	2b5b      	cmp	r3, #91	; 0x5b
 800abec:	d90a      	bls.n	800ac04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d006      	beq.n	800ac04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	695b      	ldr	r3, [r3, #20]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d002      	beq.n	800ac04 <osThreadNew+0xa8>
        mem = 1;
 800abfe:	2301      	movs	r3, #1
 800ac00:	61bb      	str	r3, [r7, #24]
 800ac02:	e010      	b.n	800ac26 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	689b      	ldr	r3, [r3, #8]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d10c      	bne.n	800ac26 <osThreadNew+0xca>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	68db      	ldr	r3, [r3, #12]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d108      	bne.n	800ac26 <osThreadNew+0xca>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	691b      	ldr	r3, [r3, #16]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d104      	bne.n	800ac26 <osThreadNew+0xca>
          mem = 0;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	61bb      	str	r3, [r7, #24]
 800ac20:	e001      	b.n	800ac26 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ac22:	2300      	movs	r3, #0
 800ac24:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d110      	bne.n	800ac4e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ac30:	687a      	ldr	r2, [r7, #4]
 800ac32:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac34:	9202      	str	r2, [sp, #8]
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	69fb      	ldr	r3, [r7, #28]
 800ac3a:	9300      	str	r3, [sp, #0]
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	6a3a      	ldr	r2, [r7, #32]
 800ac40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f001 f820 	bl	800bc88 <xTaskCreateStatic>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	613b      	str	r3, [r7, #16]
 800ac4c:	e013      	b.n	800ac76 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d110      	bne.n	800ac76 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ac54:	6a3b      	ldr	r3, [r7, #32]
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	f107 0310 	add.w	r3, r7, #16
 800ac5c:	9301      	str	r3, [sp, #4]
 800ac5e:	69fb      	ldr	r3, [r7, #28]
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f001 f86b 	bl	800bd42 <xTaskCreate>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d001      	beq.n	800ac76 <osThreadNew+0x11a>
            hTask = NULL;
 800ac72:	2300      	movs	r3, #0
 800ac74:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ac76:	693b      	ldr	r3, [r7, #16]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3728      	adds	r7, #40	; 0x28
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b084      	sub	sp, #16
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac88:	f3ef 8305 	mrs	r3, IPSR
 800ac8c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <osDelay+0x1c>
    stat = osErrorISR;
 800ac94:	f06f 0305 	mvn.w	r3, #5
 800ac98:	60fb      	str	r3, [r7, #12]
 800ac9a:	e007      	b.n	800acac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d002      	beq.n	800acac <osDelay+0x2c>
      vTaskDelay(ticks);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f001 fa0e 	bl	800c0c8 <vTaskDelay>
    }
  }

  return (stat);
 800acac:	68fb      	ldr	r3, [r7, #12]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3710      	adds	r7, #16
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b086      	sub	sp, #24
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acbe:	f3ef 8305 	mrs	r3, IPSR
 800acc2:	60fb      	str	r3, [r7, #12]
  return(result);
 800acc4:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d003      	beq.n	800acd2 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800acca:	f06f 0305 	mvn.w	r3, #5
 800acce:	617b      	str	r3, [r7, #20]
 800acd0:	e019      	b.n	800ad06 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800acd2:	2300      	movs	r3, #0
 800acd4:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800acd6:	f001 fb3d 	bl	800c354 <xTaskGetTickCount>
 800acda:	4603      	mov	r3, r0
 800acdc:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	1ad3      	subs	r3, r2, r3
 800ace4:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d009      	beq.n	800ad00 <osDelayUntil+0x4a>
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	db06      	blt.n	800ad00 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800acf2:	f107 0308 	add.w	r3, r7, #8
 800acf6:	6939      	ldr	r1, [r7, #16]
 800acf8:	4618      	mov	r0, r3
 800acfa:	f001 f967 	bl	800bfcc <vTaskDelayUntil>
 800acfe:	e002      	b.n	800ad06 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800ad00:	f06f 0303 	mvn.w	r3, #3
 800ad04:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ad06:	697b      	ldr	r3, [r7, #20]
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3718      	adds	r7, #24
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b086      	sub	sp, #24
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad1c:	f3ef 8305 	mrs	r3, IPSR
 800ad20:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad22:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d12d      	bne.n	800ad84 <osEventFlagsNew+0x74>
    mem = -1;
 800ad28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad2c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d015      	beq.n	800ad60 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d006      	beq.n	800ad4a <osEventFlagsNew+0x3a>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	2b1f      	cmp	r3, #31
 800ad42:	d902      	bls.n	800ad4a <osEventFlagsNew+0x3a>
        mem = 1;
 800ad44:	2301      	movs	r3, #1
 800ad46:	613b      	str	r3, [r7, #16]
 800ad48:	e00c      	b.n	800ad64 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d108      	bne.n	800ad64 <osEventFlagsNew+0x54>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d104      	bne.n	800ad64 <osEventFlagsNew+0x54>
          mem = 0;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	613b      	str	r3, [r7, #16]
 800ad5e:	e001      	b.n	800ad64 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800ad60:	2300      	movs	r3, #0
 800ad62:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d106      	bne.n	800ad78 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f000 f8a8 	bl	800aec4 <xEventGroupCreateStatic>
 800ad74:	6178      	str	r0, [r7, #20]
 800ad76:	e005      	b.n	800ad84 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d102      	bne.n	800ad84 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800ad7e:	f000 f8d8 	bl	800af32 <xEventGroupCreate>
 800ad82:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800ad84:	697b      	ldr	r3, [r7, #20]
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3718      	adds	r7, #24
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}

0800ad8e <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800ad8e:	b580      	push	{r7, lr}
 800ad90:	b08c      	sub	sp, #48	; 0x30
 800ad92:	af02      	add	r7, sp, #8
 800ad94:	60f8      	str	r0, [r7, #12]
 800ad96:	60b9      	str	r1, [r7, #8]
 800ad98:	607a      	str	r2, [r7, #4]
 800ad9a:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800ada0:	69bb      	ldr	r3, [r7, #24]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d004      	beq.n	800adb0 <osEventFlagsWait+0x22>
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800adac:	2b00      	cmp	r3, #0
 800adae:	d003      	beq.n	800adb8 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800adb0:	f06f 0303 	mvn.w	r3, #3
 800adb4:	61fb      	str	r3, [r7, #28]
 800adb6:	e04b      	b.n	800ae50 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb8:	f3ef 8305 	mrs	r3, IPSR
 800adbc:	617b      	str	r3, [r7, #20]
  return(result);
 800adbe:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d003      	beq.n	800adcc <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800adc4:	f06f 0305 	mvn.w	r3, #5
 800adc8:	61fb      	str	r3, [r7, #28]
 800adca:	e041      	b.n	800ae50 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f003 0301 	and.w	r3, r3, #1
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800add6:	2301      	movs	r3, #1
 800add8:	627b      	str	r3, [r7, #36]	; 0x24
 800adda:	e001      	b.n	800ade0 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800addc:	2300      	movs	r3, #0
 800adde:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f003 0302 	and.w	r3, r3, #2
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d002      	beq.n	800adf0 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800adea:	2300      	movs	r3, #0
 800adec:	623b      	str	r3, [r7, #32]
 800adee:	e001      	b.n	800adf4 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800adf0:	2301      	movs	r3, #1
 800adf2:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	9300      	str	r3, [sp, #0]
 800adf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfa:	6a3a      	ldr	r2, [r7, #32]
 800adfc:	68b9      	ldr	r1, [r7, #8]
 800adfe:	69b8      	ldr	r0, [r7, #24]
 800ae00:	f000 f8b2 	bl	800af68 <xEventGroupWaitBits>
 800ae04:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f003 0301 	and.w	r3, r3, #1
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d010      	beq.n	800ae32 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	69fb      	ldr	r3, [r7, #28]
 800ae14:	4013      	ands	r3, r2
 800ae16:	68ba      	ldr	r2, [r7, #8]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d019      	beq.n	800ae50 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800ae22:	f06f 0301 	mvn.w	r3, #1
 800ae26:	61fb      	str	r3, [r7, #28]
 800ae28:	e012      	b.n	800ae50 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800ae2a:	f06f 0302 	mvn.w	r3, #2
 800ae2e:	61fb      	str	r3, [r7, #28]
 800ae30:	e00e      	b.n	800ae50 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800ae32:	68ba      	ldr	r2, [r7, #8]
 800ae34:	69fb      	ldr	r3, [r7, #28]
 800ae36:	4013      	ands	r3, r2
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d109      	bne.n	800ae50 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d003      	beq.n	800ae4a <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800ae42:	f06f 0301 	mvn.w	r3, #1
 800ae46:	61fb      	str	r3, [r7, #28]
 800ae48:	e002      	b.n	800ae50 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800ae4a:	f06f 0302 	mvn.w	r3, #2
 800ae4e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800ae50:	69fb      	ldr	r3, [r7, #28]
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3728      	adds	r7, #40	; 0x28
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
	...

0800ae5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ae5c:	b480      	push	{r7}
 800ae5e:	b085      	sub	sp, #20
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	60f8      	str	r0, [r7, #12]
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	4a07      	ldr	r2, [pc, #28]	; (800ae88 <vApplicationGetIdleTaskMemory+0x2c>)
 800ae6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	4a06      	ldr	r2, [pc, #24]	; (800ae8c <vApplicationGetIdleTaskMemory+0x30>)
 800ae72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2280      	movs	r2, #128	; 0x80
 800ae78:	601a      	str	r2, [r3, #0]
}
 800ae7a:	bf00      	nop
 800ae7c:	3714      	adds	r7, #20
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	20000200 	.word	0x20000200
 800ae8c:	2000025c 	.word	0x2000025c

0800ae90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ae90:	b480      	push	{r7}
 800ae92:	b085      	sub	sp, #20
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	4a07      	ldr	r2, [pc, #28]	; (800aebc <vApplicationGetTimerTaskMemory+0x2c>)
 800aea0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	4a06      	ldr	r2, [pc, #24]	; (800aec0 <vApplicationGetTimerTaskMemory+0x30>)
 800aea6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aeae:	601a      	str	r2, [r3, #0]
}
 800aeb0:	bf00      	nop
 800aeb2:	3714      	adds	r7, #20
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr
 800aebc:	2000045c 	.word	0x2000045c
 800aec0:	200004b8 	.word	0x200004b8

0800aec4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b086      	sub	sp, #24
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10a      	bne.n	800aee8 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800aed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed6:	f383 8811 	msr	BASEPRI, r3
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	f3bf 8f4f 	dsb	sy
 800aee2:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800aee4:	bf00      	nop
 800aee6:	e7fe      	b.n	800aee6 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800aee8:	2320      	movs	r3, #32
 800aeea:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	2b20      	cmp	r3, #32
 800aef0:	d00a      	beq.n	800af08 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800aef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef6:	f383 8811 	msr	BASEPRI, r3
 800aefa:	f3bf 8f6f 	isb	sy
 800aefe:	f3bf 8f4f 	dsb	sy
 800af02:	60fb      	str	r3, [r7, #12]
}
 800af04:	bf00      	nop
 800af06:	e7fe      	b.n	800af06 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d00a      	beq.n	800af28 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	2200      	movs	r2, #0
 800af16:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	3304      	adds	r3, #4
 800af1c:	4618      	mov	r0, r3
 800af1e:	f000 f913 	bl	800b148 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	2201      	movs	r2, #1
 800af26:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800af28:	697b      	ldr	r3, [r7, #20]
	}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3718      	adds	r7, #24
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800af32:	b580      	push	{r7, lr}
 800af34:	b082      	sub	sp, #8
 800af36:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800af38:	2020      	movs	r0, #32
 800af3a:	f002 fc15 	bl	800d768 <pvPortMalloc>
 800af3e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00a      	beq.n	800af5c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	3304      	adds	r3, #4
 800af50:	4618      	mov	r0, r3
 800af52:	f000 f8f9 	bl	800b148 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2200      	movs	r2, #0
 800af5a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800af5c:	687b      	ldr	r3, [r7, #4]
	}
 800af5e:	4618      	mov	r0, r3
 800af60:	3708      	adds	r7, #8
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
	...

0800af68 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b090      	sub	sp, #64	; 0x40
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800af7a:	2300      	movs	r3, #0
 800af7c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800af7e:	2300      	movs	r3, #0
 800af80:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d10a      	bne.n	800af9e <xEventGroupWaitBits+0x36>
	__asm volatile
 800af88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8c:	f383 8811 	msr	BASEPRI, r3
 800af90:	f3bf 8f6f 	isb	sy
 800af94:	f3bf 8f4f 	dsb	sy
 800af98:	623b      	str	r3, [r7, #32]
}
 800af9a:	bf00      	nop
 800af9c:	e7fe      	b.n	800af9c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00a      	beq.n	800afbe <xEventGroupWaitBits+0x56>
	__asm volatile
 800afa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afac:	f383 8811 	msr	BASEPRI, r3
 800afb0:	f3bf 8f6f 	isb	sy
 800afb4:	f3bf 8f4f 	dsb	sy
 800afb8:	61fb      	str	r3, [r7, #28]
}
 800afba:	bf00      	nop
 800afbc:	e7fe      	b.n	800afbc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d10a      	bne.n	800afda <xEventGroupWaitBits+0x72>
	__asm volatile
 800afc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afc8:	f383 8811 	msr	BASEPRI, r3
 800afcc:	f3bf 8f6f 	isb	sy
 800afd0:	f3bf 8f4f 	dsb	sy
 800afd4:	61bb      	str	r3, [r7, #24]
}
 800afd6:	bf00      	nop
 800afd8:	e7fe      	b.n	800afd8 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800afda:	f001 fd2d 	bl	800ca38 <xTaskGetSchedulerState>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d102      	bne.n	800afea <xEventGroupWaitBits+0x82>
 800afe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d101      	bne.n	800afee <xEventGroupWaitBits+0x86>
 800afea:	2301      	movs	r3, #1
 800afec:	e000      	b.n	800aff0 <xEventGroupWaitBits+0x88>
 800afee:	2300      	movs	r3, #0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d10a      	bne.n	800b00a <xEventGroupWaitBits+0xa2>
	__asm volatile
 800aff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff8:	f383 8811 	msr	BASEPRI, r3
 800affc:	f3bf 8f6f 	isb	sy
 800b000:	f3bf 8f4f 	dsb	sy
 800b004:	617b      	str	r3, [r7, #20]
}
 800b006:	bf00      	nop
 800b008:	e7fe      	b.n	800b008 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800b00a:	f001 f8f7 	bl	800c1fc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800b00e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800b014:	683a      	ldr	r2, [r7, #0]
 800b016:	68b9      	ldr	r1, [r7, #8]
 800b018:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b01a:	f000 f873 	bl	800b104 <prvTestWaitCondition>
 800b01e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800b020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00e      	beq.n	800b044 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800b026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b028:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800b02a:	2300      	movs	r3, #0
 800b02c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d028      	beq.n	800b086 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800b034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	43db      	mvns	r3, r3
 800b03c:	401a      	ands	r2, r3
 800b03e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b040:	601a      	str	r2, [r3, #0]
 800b042:	e020      	b.n	800b086 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800b044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b046:	2b00      	cmp	r3, #0
 800b048:	d104      	bne.n	800b054 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800b04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b04c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800b04e:	2301      	movs	r3, #1
 800b050:	633b      	str	r3, [r7, #48]	; 0x30
 800b052:	e018      	b.n	800b086 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d003      	beq.n	800b062 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800b05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b05c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b060:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d003      	beq.n	800b070 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800b068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b06e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800b070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b072:	1d18      	adds	r0, r3, #4
 800b074:	68ba      	ldr	r2, [r7, #8]
 800b076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b078:	4313      	orrs	r3, r2
 800b07a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b07c:	4619      	mov	r1, r3
 800b07e:	f001 fab5 	bl	800c5ec <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800b082:	2300      	movs	r3, #0
 800b084:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800b086:	f001 f8c7 	bl	800c218 <xTaskResumeAll>
 800b08a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800b08c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d031      	beq.n	800b0f6 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800b092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b094:	2b00      	cmp	r3, #0
 800b096:	d107      	bne.n	800b0a8 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800b098:	4b19      	ldr	r3, [pc, #100]	; (800b100 <xEventGroupWaitBits+0x198>)
 800b09a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b09e:	601a      	str	r2, [r3, #0]
 800b0a0:	f3bf 8f4f 	dsb	sy
 800b0a4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800b0a8:	f001 fd52 	bl	800cb50 <uxTaskResetEventItemValue>
 800b0ac:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800b0ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d11a      	bne.n	800b0ee <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800b0b8:	f002 fa34 	bl	800d524 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800b0bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800b0c2:	683a      	ldr	r2, [r7, #0]
 800b0c4:	68b9      	ldr	r1, [r7, #8]
 800b0c6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b0c8:	f000 f81c 	bl	800b104 <prvTestWaitCondition>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d009      	beq.n	800b0e6 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d006      	beq.n	800b0e6 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800b0d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	43db      	mvns	r3, r3
 800b0e0:	401a      	ands	r2, r3
 800b0e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0e4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800b0ea:	f002 fa4b 	bl	800d584 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800b0ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b0f4:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800b0f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3740      	adds	r7, #64	; 0x40
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}
 800b100:	e000ed04 	.word	0xe000ed04

0800b104 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800b104:	b480      	push	{r7}
 800b106:	b087      	sub	sp, #28
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	60b9      	str	r1, [r7, #8]
 800b10e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800b110:	2300      	movs	r3, #0
 800b112:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d107      	bne.n	800b12a <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800b11a:	68fa      	ldr	r2, [r7, #12]
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	4013      	ands	r3, r2
 800b120:	2b00      	cmp	r3, #0
 800b122:	d00a      	beq.n	800b13a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800b124:	2301      	movs	r3, #1
 800b126:	617b      	str	r3, [r7, #20]
 800b128:	e007      	b.n	800b13a <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	4013      	ands	r3, r2
 800b130:	68ba      	ldr	r2, [r7, #8]
 800b132:	429a      	cmp	r2, r3
 800b134:	d101      	bne.n	800b13a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800b136:	2301      	movs	r3, #1
 800b138:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800b13a:	697b      	ldr	r3, [r7, #20]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	371c      	adds	r7, #28
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f103 0208 	add.w	r2, r3, #8
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b160:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f103 0208 	add.w	r2, r3, #8
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f103 0208 	add.w	r2, r3, #8
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2200      	movs	r2, #0
 800b17a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b17c:	bf00      	nop
 800b17e:	370c      	adds	r7, #12
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b196:	bf00      	nop
 800b198:	370c      	adds	r7, #12
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr

0800b1a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1a2:	b480      	push	{r7}
 800b1a4:	b085      	sub	sp, #20
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	6078      	str	r0, [r7, #4]
 800b1aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	685b      	ldr	r3, [r3, #4]
 800b1b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	689a      	ldr	r2, [r3, #8]
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	683a      	ldr	r2, [r7, #0]
 800b1c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	683a      	ldr	r2, [r7, #0]
 800b1cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	1c5a      	adds	r2, r3, #1
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	601a      	str	r2, [r3, #0]
}
 800b1de:	bf00      	nop
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1ea:	b480      	push	{r7}
 800b1ec:	b085      	sub	sp, #20
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
 800b1f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b200:	d103      	bne.n	800b20a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	691b      	ldr	r3, [r3, #16]
 800b206:	60fb      	str	r3, [r7, #12]
 800b208:	e00c      	b.n	800b224 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	3308      	adds	r3, #8
 800b20e:	60fb      	str	r3, [r7, #12]
 800b210:	e002      	b.n	800b218 <vListInsert+0x2e>
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	685b      	ldr	r3, [r3, #4]
 800b216:	60fb      	str	r3, [r7, #12]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	429a      	cmp	r2, r3
 800b222:	d2f6      	bcs.n	800b212 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	685a      	ldr	r2, [r3, #4]
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	683a      	ldr	r2, [r7, #0]
 800b232:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	68fa      	ldr	r2, [r7, #12]
 800b238:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	683a      	ldr	r2, [r7, #0]
 800b23e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	1c5a      	adds	r2, r3, #1
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	601a      	str	r2, [r3, #0]
}
 800b250:	bf00      	nop
 800b252:	3714      	adds	r7, #20
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	691b      	ldr	r3, [r3, #16]
 800b268:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	6892      	ldr	r2, [r2, #8]
 800b272:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	6852      	ldr	r2, [r2, #4]
 800b27c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	429a      	cmp	r2, r3
 800b286:	d103      	bne.n	800b290 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	689a      	ldr	r2, [r3, #8]
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	1e5a      	subs	r2, r3, #1
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3714      	adds	r7, #20
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d10a      	bne.n	800b2da <xQueueGenericReset+0x2a>
	__asm volatile
 800b2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c8:	f383 8811 	msr	BASEPRI, r3
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	60bb      	str	r3, [r7, #8]
}
 800b2d6:	bf00      	nop
 800b2d8:	e7fe      	b.n	800b2d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b2da:	f002 f923 	bl	800d524 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681a      	ldr	r2, [r3, #0]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2e6:	68f9      	ldr	r1, [r7, #12]
 800b2e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b2ea:	fb01 f303 	mul.w	r3, r1, r3
 800b2ee:	441a      	add	r2, r3
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b30a:	3b01      	subs	r3, #1
 800b30c:	68f9      	ldr	r1, [r7, #12]
 800b30e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b310:	fb01 f303 	mul.w	r3, r1, r3
 800b314:	441a      	add	r2, r3
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	22ff      	movs	r2, #255	; 0xff
 800b31e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	22ff      	movs	r2, #255	; 0xff
 800b326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d114      	bne.n	800b35a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d01a      	beq.n	800b36e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	3310      	adds	r3, #16
 800b33c:	4618      	mov	r0, r3
 800b33e:	f001 f9bd 	bl	800c6bc <xTaskRemoveFromEventList>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d012      	beq.n	800b36e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b348:	4b0c      	ldr	r3, [pc, #48]	; (800b37c <xQueueGenericReset+0xcc>)
 800b34a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b34e:	601a      	str	r2, [r3, #0]
 800b350:	f3bf 8f4f 	dsb	sy
 800b354:	f3bf 8f6f 	isb	sy
 800b358:	e009      	b.n	800b36e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	3310      	adds	r3, #16
 800b35e:	4618      	mov	r0, r3
 800b360:	f7ff fef2 	bl	800b148 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	3324      	adds	r3, #36	; 0x24
 800b368:	4618      	mov	r0, r3
 800b36a:	f7ff feed 	bl	800b148 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b36e:	f002 f909 	bl	800d584 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b372:	2301      	movs	r3, #1
}
 800b374:	4618      	mov	r0, r3
 800b376:	3710      	adds	r7, #16
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}
 800b37c:	e000ed04 	.word	0xe000ed04

0800b380 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b380:	b580      	push	{r7, lr}
 800b382:	b08e      	sub	sp, #56	; 0x38
 800b384:	af02      	add	r7, sp, #8
 800b386:	60f8      	str	r0, [r7, #12]
 800b388:	60b9      	str	r1, [r7, #8]
 800b38a:	607a      	str	r2, [r7, #4]
 800b38c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d10a      	bne.n	800b3aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b398:	f383 8811 	msr	BASEPRI, r3
 800b39c:	f3bf 8f6f 	isb	sy
 800b3a0:	f3bf 8f4f 	dsb	sy
 800b3a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b3a6:	bf00      	nop
 800b3a8:	e7fe      	b.n	800b3a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d10a      	bne.n	800b3c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b4:	f383 8811 	msr	BASEPRI, r3
 800b3b8:	f3bf 8f6f 	isb	sy
 800b3bc:	f3bf 8f4f 	dsb	sy
 800b3c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b3c2:	bf00      	nop
 800b3c4:	e7fe      	b.n	800b3c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d002      	beq.n	800b3d2 <xQueueGenericCreateStatic+0x52>
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d001      	beq.n	800b3d6 <xQueueGenericCreateStatic+0x56>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	e000      	b.n	800b3d8 <xQueueGenericCreateStatic+0x58>
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d10a      	bne.n	800b3f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e0:	f383 8811 	msr	BASEPRI, r3
 800b3e4:	f3bf 8f6f 	isb	sy
 800b3e8:	f3bf 8f4f 	dsb	sy
 800b3ec:	623b      	str	r3, [r7, #32]
}
 800b3ee:	bf00      	nop
 800b3f0:	e7fe      	b.n	800b3f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d102      	bne.n	800b3fe <xQueueGenericCreateStatic+0x7e>
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d101      	bne.n	800b402 <xQueueGenericCreateStatic+0x82>
 800b3fe:	2301      	movs	r3, #1
 800b400:	e000      	b.n	800b404 <xQueueGenericCreateStatic+0x84>
 800b402:	2300      	movs	r3, #0
 800b404:	2b00      	cmp	r3, #0
 800b406:	d10a      	bne.n	800b41e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40c:	f383 8811 	msr	BASEPRI, r3
 800b410:	f3bf 8f6f 	isb	sy
 800b414:	f3bf 8f4f 	dsb	sy
 800b418:	61fb      	str	r3, [r7, #28]
}
 800b41a:	bf00      	nop
 800b41c:	e7fe      	b.n	800b41c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b41e:	2350      	movs	r3, #80	; 0x50
 800b420:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	2b50      	cmp	r3, #80	; 0x50
 800b426:	d00a      	beq.n	800b43e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42c:	f383 8811 	msr	BASEPRI, r3
 800b430:	f3bf 8f6f 	isb	sy
 800b434:	f3bf 8f4f 	dsb	sy
 800b438:	61bb      	str	r3, [r7, #24]
}
 800b43a:	bf00      	nop
 800b43c:	e7fe      	b.n	800b43c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b43e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00d      	beq.n	800b466 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b44c:	2201      	movs	r2, #1
 800b44e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b452:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b458:	9300      	str	r3, [sp, #0]
 800b45a:	4613      	mov	r3, r2
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	68b9      	ldr	r1, [r7, #8]
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f000 f805 	bl	800b470 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b468:	4618      	mov	r0, r3
 800b46a:	3730      	adds	r7, #48	; 0x30
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	607a      	str	r2, [r7, #4]
 800b47c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d103      	bne.n	800b48c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	69ba      	ldr	r2, [r7, #24]
 800b488:	601a      	str	r2, [r3, #0]
 800b48a:	e002      	b.n	800b492 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b48c:	69bb      	ldr	r3, [r7, #24]
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	68fa      	ldr	r2, [r7, #12]
 800b496:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b49e:	2101      	movs	r1, #1
 800b4a0:	69b8      	ldr	r0, [r7, #24]
 800b4a2:	f7ff ff05 	bl	800b2b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	78fa      	ldrb	r2, [r7, #3]
 800b4aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b4ae:	bf00      	nop
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
	...

0800b4b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b08e      	sub	sp, #56	; 0x38
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	607a      	str	r2, [r7, #4]
 800b4c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d10a      	bne.n	800b4ea <xQueueGenericSend+0x32>
	__asm volatile
 800b4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d8:	f383 8811 	msr	BASEPRI, r3
 800b4dc:	f3bf 8f6f 	isb	sy
 800b4e0:	f3bf 8f4f 	dsb	sy
 800b4e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b4e6:	bf00      	nop
 800b4e8:	e7fe      	b.n	800b4e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d103      	bne.n	800b4f8 <xQueueGenericSend+0x40>
 800b4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d101      	bne.n	800b4fc <xQueueGenericSend+0x44>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e000      	b.n	800b4fe <xQueueGenericSend+0x46>
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10a      	bne.n	800b518 <xQueueGenericSend+0x60>
	__asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b506:	f383 8811 	msr	BASEPRI, r3
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	f3bf 8f4f 	dsb	sy
 800b512:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b514:	bf00      	nop
 800b516:	e7fe      	b.n	800b516 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d103      	bne.n	800b526 <xQueueGenericSend+0x6e>
 800b51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b522:	2b01      	cmp	r3, #1
 800b524:	d101      	bne.n	800b52a <xQueueGenericSend+0x72>
 800b526:	2301      	movs	r3, #1
 800b528:	e000      	b.n	800b52c <xQueueGenericSend+0x74>
 800b52a:	2300      	movs	r3, #0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d10a      	bne.n	800b546 <xQueueGenericSend+0x8e>
	__asm volatile
 800b530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b534:	f383 8811 	msr	BASEPRI, r3
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	623b      	str	r3, [r7, #32]
}
 800b542:	bf00      	nop
 800b544:	e7fe      	b.n	800b544 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b546:	f001 fa77 	bl	800ca38 <xTaskGetSchedulerState>
 800b54a:	4603      	mov	r3, r0
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d102      	bne.n	800b556 <xQueueGenericSend+0x9e>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d101      	bne.n	800b55a <xQueueGenericSend+0xa2>
 800b556:	2301      	movs	r3, #1
 800b558:	e000      	b.n	800b55c <xQueueGenericSend+0xa4>
 800b55a:	2300      	movs	r3, #0
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10a      	bne.n	800b576 <xQueueGenericSend+0xbe>
	__asm volatile
 800b560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b564:	f383 8811 	msr	BASEPRI, r3
 800b568:	f3bf 8f6f 	isb	sy
 800b56c:	f3bf 8f4f 	dsb	sy
 800b570:	61fb      	str	r3, [r7, #28]
}
 800b572:	bf00      	nop
 800b574:	e7fe      	b.n	800b574 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b576:	f001 ffd5 	bl	800d524 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b582:	429a      	cmp	r2, r3
 800b584:	d302      	bcc.n	800b58c <xQueueGenericSend+0xd4>
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d129      	bne.n	800b5e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b58c:	683a      	ldr	r2, [r7, #0]
 800b58e:	68b9      	ldr	r1, [r7, #8]
 800b590:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b592:	f000 fa0b 	bl	800b9ac <prvCopyDataToQueue>
 800b596:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d010      	beq.n	800b5c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a2:	3324      	adds	r3, #36	; 0x24
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	f001 f889 	bl	800c6bc <xTaskRemoveFromEventList>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d013      	beq.n	800b5d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b5b0:	4b3f      	ldr	r3, [pc, #252]	; (800b6b0 <xQueueGenericSend+0x1f8>)
 800b5b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5b6:	601a      	str	r2, [r3, #0]
 800b5b8:	f3bf 8f4f 	dsb	sy
 800b5bc:	f3bf 8f6f 	isb	sy
 800b5c0:	e00a      	b.n	800b5d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d007      	beq.n	800b5d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b5c8:	4b39      	ldr	r3, [pc, #228]	; (800b6b0 <xQueueGenericSend+0x1f8>)
 800b5ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5ce:	601a      	str	r2, [r3, #0]
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b5d8:	f001 ffd4 	bl	800d584 <vPortExitCritical>
				return pdPASS;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	e063      	b.n	800b6a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d103      	bne.n	800b5ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5e6:	f001 ffcd 	bl	800d584 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	e05c      	b.n	800b6a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d106      	bne.n	800b602 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5f4:	f107 0314 	add.w	r3, r7, #20
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f001 f8c3 	bl	800c784 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5fe:	2301      	movs	r3, #1
 800b600:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b602:	f001 ffbf 	bl	800d584 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b606:	f000 fdf9 	bl	800c1fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b60a:	f001 ff8b 	bl	800d524 <vPortEnterCritical>
 800b60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b610:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b614:	b25b      	sxtb	r3, r3
 800b616:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b61a:	d103      	bne.n	800b624 <xQueueGenericSend+0x16c>
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b626:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b62a:	b25b      	sxtb	r3, r3
 800b62c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b630:	d103      	bne.n	800b63a <xQueueGenericSend+0x182>
 800b632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b634:	2200      	movs	r2, #0
 800b636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b63a:	f001 ffa3 	bl	800d584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b63e:	1d3a      	adds	r2, r7, #4
 800b640:	f107 0314 	add.w	r3, r7, #20
 800b644:	4611      	mov	r1, r2
 800b646:	4618      	mov	r0, r3
 800b648:	f001 f8b2 	bl	800c7b0 <xTaskCheckForTimeOut>
 800b64c:	4603      	mov	r3, r0
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d124      	bne.n	800b69c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b652:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b654:	f000 faa2 	bl	800bb9c <prvIsQueueFull>
 800b658:	4603      	mov	r3, r0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d018      	beq.n	800b690 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b660:	3310      	adds	r3, #16
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	4611      	mov	r1, r2
 800b666:	4618      	mov	r0, r3
 800b668:	f000 ff9c 	bl	800c5a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b66c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b66e:	f000 fa2d 	bl	800bacc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b672:	f000 fdd1 	bl	800c218 <xTaskResumeAll>
 800b676:	4603      	mov	r3, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f47f af7c 	bne.w	800b576 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b67e:	4b0c      	ldr	r3, [pc, #48]	; (800b6b0 <xQueueGenericSend+0x1f8>)
 800b680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b684:	601a      	str	r2, [r3, #0]
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	f3bf 8f6f 	isb	sy
 800b68e:	e772      	b.n	800b576 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b690:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b692:	f000 fa1b 	bl	800bacc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b696:	f000 fdbf 	bl	800c218 <xTaskResumeAll>
 800b69a:	e76c      	b.n	800b576 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b69c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b69e:	f000 fa15 	bl	800bacc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b6a2:	f000 fdb9 	bl	800c218 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b6a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	3738      	adds	r7, #56	; 0x38
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bd80      	pop	{r7, pc}
 800b6b0:	e000ed04 	.word	0xe000ed04

0800b6b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b090      	sub	sp, #64	; 0x40
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	60b9      	str	r1, [r7, #8]
 800b6be:	607a      	str	r2, [r7, #4]
 800b6c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d10a      	bne.n	800b6e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d0:	f383 8811 	msr	BASEPRI, r3
 800b6d4:	f3bf 8f6f 	isb	sy
 800b6d8:	f3bf 8f4f 	dsb	sy
 800b6dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b6de:	bf00      	nop
 800b6e0:	e7fe      	b.n	800b6e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d103      	bne.n	800b6f0 <xQueueGenericSendFromISR+0x3c>
 800b6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <xQueueGenericSendFromISR+0x40>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e000      	b.n	800b6f6 <xQueueGenericSendFromISR+0x42>
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10a      	bne.n	800b710 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b6fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6fe:	f383 8811 	msr	BASEPRI, r3
 800b702:	f3bf 8f6f 	isb	sy
 800b706:	f3bf 8f4f 	dsb	sy
 800b70a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b70c:	bf00      	nop
 800b70e:	e7fe      	b.n	800b70e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	2b02      	cmp	r3, #2
 800b714:	d103      	bne.n	800b71e <xQueueGenericSendFromISR+0x6a>
 800b716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d101      	bne.n	800b722 <xQueueGenericSendFromISR+0x6e>
 800b71e:	2301      	movs	r3, #1
 800b720:	e000      	b.n	800b724 <xQueueGenericSendFromISR+0x70>
 800b722:	2300      	movs	r3, #0
 800b724:	2b00      	cmp	r3, #0
 800b726:	d10a      	bne.n	800b73e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72c:	f383 8811 	msr	BASEPRI, r3
 800b730:	f3bf 8f6f 	isb	sy
 800b734:	f3bf 8f4f 	dsb	sy
 800b738:	623b      	str	r3, [r7, #32]
}
 800b73a:	bf00      	nop
 800b73c:	e7fe      	b.n	800b73c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b73e:	f001 ffd3 	bl	800d6e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b742:	f3ef 8211 	mrs	r2, BASEPRI
 800b746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74a:	f383 8811 	msr	BASEPRI, r3
 800b74e:	f3bf 8f6f 	isb	sy
 800b752:	f3bf 8f4f 	dsb	sy
 800b756:	61fa      	str	r2, [r7, #28]
 800b758:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b75a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b75c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b766:	429a      	cmp	r2, r3
 800b768:	d302      	bcc.n	800b770 <xQueueGenericSendFromISR+0xbc>
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d12f      	bne.n	800b7d0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b772:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b776:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b77a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b77e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b780:	683a      	ldr	r2, [r7, #0]
 800b782:	68b9      	ldr	r1, [r7, #8]
 800b784:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b786:	f000 f911 	bl	800b9ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b78a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b78e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b792:	d112      	bne.n	800b7ba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d016      	beq.n	800b7ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b79c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b79e:	3324      	adds	r3, #36	; 0x24
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f000 ff8b 	bl	800c6bc <xTaskRemoveFromEventList>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d00e      	beq.n	800b7ca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d00b      	beq.n	800b7ca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2201      	movs	r2, #1
 800b7b6:	601a      	str	r2, [r3, #0]
 800b7b8:	e007      	b.n	800b7ca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b7ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b7be:	3301      	adds	r3, #1
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	b25a      	sxtb	r2, r3
 800b7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b7ce:	e001      	b.n	800b7d4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b7d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7d6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b7de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3740      	adds	r7, #64	; 0x40
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}
	...

0800b7ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b08c      	sub	sp, #48	; 0x30
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	60b9      	str	r1, [r7, #8]
 800b7f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b802:	2b00      	cmp	r3, #0
 800b804:	d10a      	bne.n	800b81c <xQueueReceive+0x30>
	__asm volatile
 800b806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b80a:	f383 8811 	msr	BASEPRI, r3
 800b80e:	f3bf 8f6f 	isb	sy
 800b812:	f3bf 8f4f 	dsb	sy
 800b816:	623b      	str	r3, [r7, #32]
}
 800b818:	bf00      	nop
 800b81a:	e7fe      	b.n	800b81a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d103      	bne.n	800b82a <xQueueReceive+0x3e>
 800b822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b826:	2b00      	cmp	r3, #0
 800b828:	d101      	bne.n	800b82e <xQueueReceive+0x42>
 800b82a:	2301      	movs	r3, #1
 800b82c:	e000      	b.n	800b830 <xQueueReceive+0x44>
 800b82e:	2300      	movs	r3, #0
 800b830:	2b00      	cmp	r3, #0
 800b832:	d10a      	bne.n	800b84a <xQueueReceive+0x5e>
	__asm volatile
 800b834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b838:	f383 8811 	msr	BASEPRI, r3
 800b83c:	f3bf 8f6f 	isb	sy
 800b840:	f3bf 8f4f 	dsb	sy
 800b844:	61fb      	str	r3, [r7, #28]
}
 800b846:	bf00      	nop
 800b848:	e7fe      	b.n	800b848 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b84a:	f001 f8f5 	bl	800ca38 <xTaskGetSchedulerState>
 800b84e:	4603      	mov	r3, r0
 800b850:	2b00      	cmp	r3, #0
 800b852:	d102      	bne.n	800b85a <xQueueReceive+0x6e>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d101      	bne.n	800b85e <xQueueReceive+0x72>
 800b85a:	2301      	movs	r3, #1
 800b85c:	e000      	b.n	800b860 <xQueueReceive+0x74>
 800b85e:	2300      	movs	r3, #0
 800b860:	2b00      	cmp	r3, #0
 800b862:	d10a      	bne.n	800b87a <xQueueReceive+0x8e>
	__asm volatile
 800b864:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b868:	f383 8811 	msr	BASEPRI, r3
 800b86c:	f3bf 8f6f 	isb	sy
 800b870:	f3bf 8f4f 	dsb	sy
 800b874:	61bb      	str	r3, [r7, #24]
}
 800b876:	bf00      	nop
 800b878:	e7fe      	b.n	800b878 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b87a:	f001 fe53 	bl	800d524 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b882:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	2b00      	cmp	r3, #0
 800b888:	d01f      	beq.n	800b8ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b88a:	68b9      	ldr	r1, [r7, #8]
 800b88c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b88e:	f000 f8f7 	bl	800ba80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b894:	1e5a      	subs	r2, r3, #1
 800b896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b898:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b89c:	691b      	ldr	r3, [r3, #16]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00f      	beq.n	800b8c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a4:	3310      	adds	r3, #16
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f000 ff08 	bl	800c6bc <xTaskRemoveFromEventList>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d007      	beq.n	800b8c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b8b2:	4b3d      	ldr	r3, [pc, #244]	; (800b9a8 <xQueueReceive+0x1bc>)
 800b8b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8b8:	601a      	str	r2, [r3, #0]
 800b8ba:	f3bf 8f4f 	dsb	sy
 800b8be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b8c2:	f001 fe5f 	bl	800d584 <vPortExitCritical>
				return pdPASS;
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	e069      	b.n	800b99e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d103      	bne.n	800b8d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b8d0:	f001 fe58 	bl	800d584 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	e062      	b.n	800b99e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d106      	bne.n	800b8ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b8de:	f107 0310 	add.w	r3, r7, #16
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f000 ff4e 	bl	800c784 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b8ec:	f001 fe4a 	bl	800d584 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b8f0:	f000 fc84 	bl	800c1fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b8f4:	f001 fe16 	bl	800d524 <vPortEnterCritical>
 800b8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8fe:	b25b      	sxtb	r3, r3
 800b900:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b904:	d103      	bne.n	800b90e <xQueueReceive+0x122>
 800b906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b908:	2200      	movs	r2, #0
 800b90a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b910:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b914:	b25b      	sxtb	r3, r3
 800b916:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b91a:	d103      	bne.n	800b924 <xQueueReceive+0x138>
 800b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b924:	f001 fe2e 	bl	800d584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b928:	1d3a      	adds	r2, r7, #4
 800b92a:	f107 0310 	add.w	r3, r7, #16
 800b92e:	4611      	mov	r1, r2
 800b930:	4618      	mov	r0, r3
 800b932:	f000 ff3d 	bl	800c7b0 <xTaskCheckForTimeOut>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d123      	bne.n	800b984 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b93c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b93e:	f000 f917 	bl	800bb70 <prvIsQueueEmpty>
 800b942:	4603      	mov	r3, r0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d017      	beq.n	800b978 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b94a:	3324      	adds	r3, #36	; 0x24
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	4611      	mov	r1, r2
 800b950:	4618      	mov	r0, r3
 800b952:	f000 fe27 	bl	800c5a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b956:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b958:	f000 f8b8 	bl	800bacc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b95c:	f000 fc5c 	bl	800c218 <xTaskResumeAll>
 800b960:	4603      	mov	r3, r0
 800b962:	2b00      	cmp	r3, #0
 800b964:	d189      	bne.n	800b87a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b966:	4b10      	ldr	r3, [pc, #64]	; (800b9a8 <xQueueReceive+0x1bc>)
 800b968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b96c:	601a      	str	r2, [r3, #0]
 800b96e:	f3bf 8f4f 	dsb	sy
 800b972:	f3bf 8f6f 	isb	sy
 800b976:	e780      	b.n	800b87a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b978:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b97a:	f000 f8a7 	bl	800bacc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b97e:	f000 fc4b 	bl	800c218 <xTaskResumeAll>
 800b982:	e77a      	b.n	800b87a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b984:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b986:	f000 f8a1 	bl	800bacc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b98a:	f000 fc45 	bl	800c218 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b98e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b990:	f000 f8ee 	bl	800bb70 <prvIsQueueEmpty>
 800b994:	4603      	mov	r3, r0
 800b996:	2b00      	cmp	r3, #0
 800b998:	f43f af6f 	beq.w	800b87a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b99c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3730      	adds	r7, #48	; 0x30
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	e000ed04 	.word	0xe000ed04

0800b9ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b086      	sub	sp, #24
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10d      	bne.n	800b9e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d14d      	bne.n	800ba6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	689b      	ldr	r3, [r3, #8]
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f001 f84c 	bl	800ca74 <xTaskPriorityDisinherit>
 800b9dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	609a      	str	r2, [r3, #8]
 800b9e4:	e043      	b.n	800ba6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d119      	bne.n	800ba20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6858      	ldr	r0, [r3, #4]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	68b9      	ldr	r1, [r7, #8]
 800b9f8:	f002 f8ca 	bl	800db90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	685a      	ldr	r2, [r3, #4]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba04:	441a      	add	r2, r3
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	685a      	ldr	r2, [r3, #4]
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	429a      	cmp	r2, r3
 800ba14:	d32b      	bcc.n	800ba6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	605a      	str	r2, [r3, #4]
 800ba1e:	e026      	b.n	800ba6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	68d8      	ldr	r0, [r3, #12]
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba28:	461a      	mov	r2, r3
 800ba2a:	68b9      	ldr	r1, [r7, #8]
 800ba2c:	f002 f8b0 	bl	800db90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	68da      	ldr	r2, [r3, #12]
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba38:	425b      	negs	r3, r3
 800ba3a:	441a      	add	r2, r3
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	68da      	ldr	r2, [r3, #12]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	429a      	cmp	r2, r3
 800ba4a:	d207      	bcs.n	800ba5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	689a      	ldr	r2, [r3, #8]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba54:	425b      	negs	r3, r3
 800ba56:	441a      	add	r2, r3
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2b02      	cmp	r3, #2
 800ba60:	d105      	bne.n	800ba6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d002      	beq.n	800ba6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	3b01      	subs	r3, #1
 800ba6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	1c5a      	adds	r2, r3, #1
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba76:	697b      	ldr	r3, [r7, #20]
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3718      	adds	r7, #24
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d018      	beq.n	800bac4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	68da      	ldr	r2, [r3, #12]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba9a:	441a      	add	r2, r3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	68da      	ldr	r2, [r3, #12]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d303      	bcc.n	800bab4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	68d9      	ldr	r1, [r3, #12]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800babc:	461a      	mov	r2, r3
 800babe:	6838      	ldr	r0, [r7, #0]
 800bac0:	f002 f866 	bl	800db90 <memcpy>
	}
}
 800bac4:	bf00      	nop
 800bac6:	3708      	adds	r7, #8
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bad4:	f001 fd26 	bl	800d524 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bade:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bae0:	e011      	b.n	800bb06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d012      	beq.n	800bb10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	3324      	adds	r3, #36	; 0x24
 800baee:	4618      	mov	r0, r3
 800baf0:	f000 fde4 	bl	800c6bc <xTaskRemoveFromEventList>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d001      	beq.n	800bafe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bafa:	f000 febb 	bl	800c874 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bafe:	7bfb      	ldrb	r3, [r7, #15]
 800bb00:	3b01      	subs	r3, #1
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bb06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	dce9      	bgt.n	800bae2 <prvUnlockQueue+0x16>
 800bb0e:	e000      	b.n	800bb12 <prvUnlockQueue+0x46>
					break;
 800bb10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	22ff      	movs	r2, #255	; 0xff
 800bb16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bb1a:	f001 fd33 	bl	800d584 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bb1e:	f001 fd01 	bl	800d524 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bb28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bb2a:	e011      	b.n	800bb50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	691b      	ldr	r3, [r3, #16]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d012      	beq.n	800bb5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	3310      	adds	r3, #16
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 fdbf 	bl	800c6bc <xTaskRemoveFromEventList>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d001      	beq.n	800bb48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bb44:	f000 fe96 	bl	800c874 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bb48:	7bbb      	ldrb	r3, [r7, #14]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bb50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	dce9      	bgt.n	800bb2c <prvUnlockQueue+0x60>
 800bb58:	e000      	b.n	800bb5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bb5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	22ff      	movs	r2, #255	; 0xff
 800bb60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bb64:	f001 fd0e 	bl	800d584 <vPortExitCritical>
}
 800bb68:	bf00      	nop
 800bb6a:	3710      	adds	r7, #16
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b084      	sub	sp, #16
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb78:	f001 fcd4 	bl	800d524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d102      	bne.n	800bb8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb84:	2301      	movs	r3, #1
 800bb86:	60fb      	str	r3, [r7, #12]
 800bb88:	e001      	b.n	800bb8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb8e:	f001 fcf9 	bl	800d584 <vPortExitCritical>

	return xReturn;
 800bb92:	68fb      	ldr	r3, [r7, #12]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bba4:	f001 fcbe 	bl	800d524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d102      	bne.n	800bbba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	60fb      	str	r3, [r7, #12]
 800bbb8:	e001      	b.n	800bbbe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bbba:	2300      	movs	r3, #0
 800bbbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bbbe:	f001 fce1 	bl	800d584 <vPortExitCritical>

	return xReturn;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3710      	adds	r7, #16
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}

0800bbcc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bbcc:	b480      	push	{r7}
 800bbce:	b085      	sub	sp, #20
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
 800bbd4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	60fb      	str	r3, [r7, #12]
 800bbda:	e014      	b.n	800bc06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bbdc:	4a0f      	ldr	r2, [pc, #60]	; (800bc1c <vQueueAddToRegistry+0x50>)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d10b      	bne.n	800bc00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bbe8:	490c      	ldr	r1, [pc, #48]	; (800bc1c <vQueueAddToRegistry+0x50>)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	683a      	ldr	r2, [r7, #0]
 800bbee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bbf2:	4a0a      	ldr	r2, [pc, #40]	; (800bc1c <vQueueAddToRegistry+0x50>)
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	00db      	lsls	r3, r3, #3
 800bbf8:	4413      	add	r3, r2
 800bbfa:	687a      	ldr	r2, [r7, #4]
 800bbfc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bbfe:	e006      	b.n	800bc0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	3301      	adds	r3, #1
 800bc04:	60fb      	str	r3, [r7, #12]
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2b07      	cmp	r3, #7
 800bc0a:	d9e7      	bls.n	800bbdc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bc0c:	bf00      	nop
 800bc0e:	bf00      	nop
 800bc10:	3714      	adds	r7, #20
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr
 800bc1a:	bf00      	nop
 800bc1c:	200104dc 	.word	0x200104dc

0800bc20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bc30:	f001 fc78 	bl	800d524 <vPortEnterCritical>
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc3a:	b25b      	sxtb	r3, r3
 800bc3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc40:	d103      	bne.n	800bc4a <vQueueWaitForMessageRestricted+0x2a>
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	2200      	movs	r2, #0
 800bc46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc4a:	697b      	ldr	r3, [r7, #20]
 800bc4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc50:	b25b      	sxtb	r3, r3
 800bc52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc56:	d103      	bne.n	800bc60 <vQueueWaitForMessageRestricted+0x40>
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc60:	f001 fc90 	bl	800d584 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bc64:	697b      	ldr	r3, [r7, #20]
 800bc66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d106      	bne.n	800bc7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	3324      	adds	r3, #36	; 0x24
 800bc70:	687a      	ldr	r2, [r7, #4]
 800bc72:	68b9      	ldr	r1, [r7, #8]
 800bc74:	4618      	mov	r0, r3
 800bc76:	f000 fcf5 	bl	800c664 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bc7a:	6978      	ldr	r0, [r7, #20]
 800bc7c:	f7ff ff26 	bl	800bacc <prvUnlockQueue>
	}
 800bc80:	bf00      	nop
 800bc82:	3718      	adds	r7, #24
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b08e      	sub	sp, #56	; 0x38
 800bc8c:	af04      	add	r7, sp, #16
 800bc8e:	60f8      	str	r0, [r7, #12]
 800bc90:	60b9      	str	r1, [r7, #8]
 800bc92:	607a      	str	r2, [r7, #4]
 800bc94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d10a      	bne.n	800bcb2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca0:	f383 8811 	msr	BASEPRI, r3
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	623b      	str	r3, [r7, #32]
}
 800bcae:	bf00      	nop
 800bcb0:	e7fe      	b.n	800bcb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bcb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10a      	bne.n	800bcce <xTaskCreateStatic+0x46>
	__asm volatile
 800bcb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcbc:	f383 8811 	msr	BASEPRI, r3
 800bcc0:	f3bf 8f6f 	isb	sy
 800bcc4:	f3bf 8f4f 	dsb	sy
 800bcc8:	61fb      	str	r3, [r7, #28]
}
 800bcca:	bf00      	nop
 800bccc:	e7fe      	b.n	800bccc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bcce:	235c      	movs	r3, #92	; 0x5c
 800bcd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	2b5c      	cmp	r3, #92	; 0x5c
 800bcd6:	d00a      	beq.n	800bcee <xTaskCreateStatic+0x66>
	__asm volatile
 800bcd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcdc:	f383 8811 	msr	BASEPRI, r3
 800bce0:	f3bf 8f6f 	isb	sy
 800bce4:	f3bf 8f4f 	dsb	sy
 800bce8:	61bb      	str	r3, [r7, #24]
}
 800bcea:	bf00      	nop
 800bcec:	e7fe      	b.n	800bcec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bcee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bcf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d01e      	beq.n	800bd34 <xTaskCreateStatic+0xac>
 800bcf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d01b      	beq.n	800bd34 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bcfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcfe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd04:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bd06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd08:	2202      	movs	r2, #2
 800bd0a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bd0e:	2300      	movs	r3, #0
 800bd10:	9303      	str	r3, [sp, #12]
 800bd12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd14:	9302      	str	r3, [sp, #8]
 800bd16:	f107 0314 	add.w	r3, r7, #20
 800bd1a:	9301      	str	r3, [sp, #4]
 800bd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd1e:	9300      	str	r3, [sp, #0]
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	687a      	ldr	r2, [r7, #4]
 800bd24:	68b9      	ldr	r1, [r7, #8]
 800bd26:	68f8      	ldr	r0, [r7, #12]
 800bd28:	f000 f850 	bl	800bdcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bd2e:	f000 f8dd 	bl	800beec <prvAddNewTaskToReadyList>
 800bd32:	e001      	b.n	800bd38 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bd34:	2300      	movs	r3, #0
 800bd36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bd38:	697b      	ldr	r3, [r7, #20]
	}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3728      	adds	r7, #40	; 0x28
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd80      	pop	{r7, pc}

0800bd42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bd42:	b580      	push	{r7, lr}
 800bd44:	b08c      	sub	sp, #48	; 0x30
 800bd46:	af04      	add	r7, sp, #16
 800bd48:	60f8      	str	r0, [r7, #12]
 800bd4a:	60b9      	str	r1, [r7, #8]
 800bd4c:	603b      	str	r3, [r7, #0]
 800bd4e:	4613      	mov	r3, r2
 800bd50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bd52:	88fb      	ldrh	r3, [r7, #6]
 800bd54:	009b      	lsls	r3, r3, #2
 800bd56:	4618      	mov	r0, r3
 800bd58:	f001 fd06 	bl	800d768 <pvPortMalloc>
 800bd5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d00e      	beq.n	800bd82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bd64:	205c      	movs	r0, #92	; 0x5c
 800bd66:	f001 fcff 	bl	800d768 <pvPortMalloc>
 800bd6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d003      	beq.n	800bd7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bd72:	69fb      	ldr	r3, [r7, #28]
 800bd74:	697a      	ldr	r2, [r7, #20]
 800bd76:	631a      	str	r2, [r3, #48]	; 0x30
 800bd78:	e005      	b.n	800bd86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bd7a:	6978      	ldr	r0, [r7, #20]
 800bd7c:	f001 fdc0 	bl	800d900 <vPortFree>
 800bd80:	e001      	b.n	800bd86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bd82:	2300      	movs	r3, #0
 800bd84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd86:	69fb      	ldr	r3, [r7, #28]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d017      	beq.n	800bdbc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd94:	88fa      	ldrh	r2, [r7, #6]
 800bd96:	2300      	movs	r3, #0
 800bd98:	9303      	str	r3, [sp, #12]
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	9302      	str	r3, [sp, #8]
 800bd9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda0:	9301      	str	r3, [sp, #4]
 800bda2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda4:	9300      	str	r3, [sp, #0]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	68b9      	ldr	r1, [r7, #8]
 800bdaa:	68f8      	ldr	r0, [r7, #12]
 800bdac:	f000 f80e 	bl	800bdcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bdb0:	69f8      	ldr	r0, [r7, #28]
 800bdb2:	f000 f89b 	bl	800beec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	61bb      	str	r3, [r7, #24]
 800bdba:	e002      	b.n	800bdc2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bdbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bdc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bdc2:	69bb      	ldr	r3, [r7, #24]
	}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3720      	adds	r7, #32
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b088      	sub	sp, #32
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	607a      	str	r2, [r7, #4]
 800bdd8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bdda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bddc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	461a      	mov	r2, r3
 800bde4:	21a5      	movs	r1, #165	; 0xa5
 800bde6:	f001 fee1 	bl	800dbac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bdea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	4413      	add	r3, r2
 800bdfa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	f023 0307 	bic.w	r3, r3, #7
 800be02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800be04:	69bb      	ldr	r3, [r7, #24]
 800be06:	f003 0307 	and.w	r3, r3, #7
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00a      	beq.n	800be24 <prvInitialiseNewTask+0x58>
	__asm volatile
 800be0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be12:	f383 8811 	msr	BASEPRI, r3
 800be16:	f3bf 8f6f 	isb	sy
 800be1a:	f3bf 8f4f 	dsb	sy
 800be1e:	617b      	str	r3, [r7, #20]
}
 800be20:	bf00      	nop
 800be22:	e7fe      	b.n	800be22 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d01f      	beq.n	800be6a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be2a:	2300      	movs	r3, #0
 800be2c:	61fb      	str	r3, [r7, #28]
 800be2e:	e012      	b.n	800be56 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800be30:	68ba      	ldr	r2, [r7, #8]
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	4413      	add	r3, r2
 800be36:	7819      	ldrb	r1, [r3, #0]
 800be38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be3a:	69fb      	ldr	r3, [r7, #28]
 800be3c:	4413      	add	r3, r2
 800be3e:	3334      	adds	r3, #52	; 0x34
 800be40:	460a      	mov	r2, r1
 800be42:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800be44:	68ba      	ldr	r2, [r7, #8]
 800be46:	69fb      	ldr	r3, [r7, #28]
 800be48:	4413      	add	r3, r2
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d006      	beq.n	800be5e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be50:	69fb      	ldr	r3, [r7, #28]
 800be52:	3301      	adds	r3, #1
 800be54:	61fb      	str	r3, [r7, #28]
 800be56:	69fb      	ldr	r3, [r7, #28]
 800be58:	2b0f      	cmp	r3, #15
 800be5a:	d9e9      	bls.n	800be30 <prvInitialiseNewTask+0x64>
 800be5c:	e000      	b.n	800be60 <prvInitialiseNewTask+0x94>
			{
				break;
 800be5e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be62:	2200      	movs	r2, #0
 800be64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800be68:	e003      	b.n	800be72 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800be6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6c:	2200      	movs	r2, #0
 800be6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be74:	2b37      	cmp	r3, #55	; 0x37
 800be76:	d901      	bls.n	800be7c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be78:	2337      	movs	r3, #55	; 0x37
 800be7a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be80:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be86:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800be88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8a:	2200      	movs	r2, #0
 800be8c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be90:	3304      	adds	r3, #4
 800be92:	4618      	mov	r0, r3
 800be94:	f7ff f978 	bl	800b188 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9a:	3318      	adds	r3, #24
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7ff f973 	bl	800b188 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bea6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beaa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800beae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800beb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800beb6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800beb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beba:	2200      	movs	r2, #0
 800bebc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bec6:	683a      	ldr	r2, [r7, #0]
 800bec8:	68f9      	ldr	r1, [r7, #12]
 800beca:	69b8      	ldr	r0, [r7, #24]
 800becc:	f001 f9fa 	bl	800d2c4 <pxPortInitialiseStack>
 800bed0:	4602      	mov	r2, r0
 800bed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d002      	beq.n	800bee2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bede:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bee0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bee2:	bf00      	nop
 800bee4:	3720      	adds	r7, #32
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b082      	sub	sp, #8
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bef4:	f001 fb16 	bl	800d524 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bef8:	4b2d      	ldr	r3, [pc, #180]	; (800bfb0 <prvAddNewTaskToReadyList+0xc4>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	3301      	adds	r3, #1
 800befe:	4a2c      	ldr	r2, [pc, #176]	; (800bfb0 <prvAddNewTaskToReadyList+0xc4>)
 800bf00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bf02:	4b2c      	ldr	r3, [pc, #176]	; (800bfb4 <prvAddNewTaskToReadyList+0xc8>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d109      	bne.n	800bf1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bf0a:	4a2a      	ldr	r2, [pc, #168]	; (800bfb4 <prvAddNewTaskToReadyList+0xc8>)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bf10:	4b27      	ldr	r3, [pc, #156]	; (800bfb0 <prvAddNewTaskToReadyList+0xc4>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d110      	bne.n	800bf3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf18:	f000 fcd0 	bl	800c8bc <prvInitialiseTaskLists>
 800bf1c:	e00d      	b.n	800bf3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf1e:	4b26      	ldr	r3, [pc, #152]	; (800bfb8 <prvAddNewTaskToReadyList+0xcc>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d109      	bne.n	800bf3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bf26:	4b23      	ldr	r3, [pc, #140]	; (800bfb4 <prvAddNewTaskToReadyList+0xc8>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d802      	bhi.n	800bf3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bf34:	4a1f      	ldr	r2, [pc, #124]	; (800bfb4 <prvAddNewTaskToReadyList+0xc8>)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bf3a:	4b20      	ldr	r3, [pc, #128]	; (800bfbc <prvAddNewTaskToReadyList+0xd0>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	4a1e      	ldr	r2, [pc, #120]	; (800bfbc <prvAddNewTaskToReadyList+0xd0>)
 800bf42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bf44:	4b1d      	ldr	r3, [pc, #116]	; (800bfbc <prvAddNewTaskToReadyList+0xd0>)
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf50:	4b1b      	ldr	r3, [pc, #108]	; (800bfc0 <prvAddNewTaskToReadyList+0xd4>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d903      	bls.n	800bf60 <prvAddNewTaskToReadyList+0x74>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf5c:	4a18      	ldr	r2, [pc, #96]	; (800bfc0 <prvAddNewTaskToReadyList+0xd4>)
 800bf5e:	6013      	str	r3, [r2, #0]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf64:	4613      	mov	r3, r2
 800bf66:	009b      	lsls	r3, r3, #2
 800bf68:	4413      	add	r3, r2
 800bf6a:	009b      	lsls	r3, r3, #2
 800bf6c:	4a15      	ldr	r2, [pc, #84]	; (800bfc4 <prvAddNewTaskToReadyList+0xd8>)
 800bf6e:	441a      	add	r2, r3
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	3304      	adds	r3, #4
 800bf74:	4619      	mov	r1, r3
 800bf76:	4610      	mov	r0, r2
 800bf78:	f7ff f913 	bl	800b1a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf7c:	f001 fb02 	bl	800d584 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf80:	4b0d      	ldr	r3, [pc, #52]	; (800bfb8 <prvAddNewTaskToReadyList+0xcc>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00e      	beq.n	800bfa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf88:	4b0a      	ldr	r3, [pc, #40]	; (800bfb4 <prvAddNewTaskToReadyList+0xc8>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d207      	bcs.n	800bfa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf96:	4b0c      	ldr	r3, [pc, #48]	; (800bfc8 <prvAddNewTaskToReadyList+0xdc>)
 800bf98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf9c:	601a      	str	r2, [r3, #0]
 800bf9e:	f3bf 8f4f 	dsb	sy
 800bfa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bfa6:	bf00      	nop
 800bfa8:	3708      	adds	r7, #8
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
 800bfae:	bf00      	nop
 800bfb0:	20000d8c 	.word	0x20000d8c
 800bfb4:	200008b8 	.word	0x200008b8
 800bfb8:	20000d98 	.word	0x20000d98
 800bfbc:	20000da8 	.word	0x20000da8
 800bfc0:	20000d94 	.word	0x20000d94
 800bfc4:	200008bc 	.word	0x200008bc
 800bfc8:	e000ed04 	.word	0xe000ed04

0800bfcc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b08a      	sub	sp, #40	; 0x28
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
 800bfd4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10a      	bne.n	800bff6 <vTaskDelayUntil+0x2a>
	__asm volatile
 800bfe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe4:	f383 8811 	msr	BASEPRI, r3
 800bfe8:	f3bf 8f6f 	isb	sy
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	617b      	str	r3, [r7, #20]
}
 800bff2:	bf00      	nop
 800bff4:	e7fe      	b.n	800bff4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d10a      	bne.n	800c012 <vTaskDelayUntil+0x46>
	__asm volatile
 800bffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c000:	f383 8811 	msr	BASEPRI, r3
 800c004:	f3bf 8f6f 	isb	sy
 800c008:	f3bf 8f4f 	dsb	sy
 800c00c:	613b      	str	r3, [r7, #16]
}
 800c00e:	bf00      	nop
 800c010:	e7fe      	b.n	800c010 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c012:	4b2a      	ldr	r3, [pc, #168]	; (800c0bc <vTaskDelayUntil+0xf0>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d00a      	beq.n	800c030 <vTaskDelayUntil+0x64>
	__asm volatile
 800c01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c01e:	f383 8811 	msr	BASEPRI, r3
 800c022:	f3bf 8f6f 	isb	sy
 800c026:	f3bf 8f4f 	dsb	sy
 800c02a:	60fb      	str	r3, [r7, #12]
}
 800c02c:	bf00      	nop
 800c02e:	e7fe      	b.n	800c02e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c030:	f000 f8e4 	bl	800c1fc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c034:	4b22      	ldr	r3, [pc, #136]	; (800c0c0 <vTaskDelayUntil+0xf4>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	683a      	ldr	r2, [r7, #0]
 800c040:	4413      	add	r3, r2
 800c042:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	6a3a      	ldr	r2, [r7, #32]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d20b      	bcs.n	800c066 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	69fa      	ldr	r2, [r7, #28]
 800c054:	429a      	cmp	r2, r3
 800c056:	d211      	bcs.n	800c07c <vTaskDelayUntil+0xb0>
 800c058:	69fa      	ldr	r2, [r7, #28]
 800c05a:	6a3b      	ldr	r3, [r7, #32]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d90d      	bls.n	800c07c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c060:	2301      	movs	r3, #1
 800c062:	627b      	str	r3, [r7, #36]	; 0x24
 800c064:	e00a      	b.n	800c07c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	69fa      	ldr	r2, [r7, #28]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d303      	bcc.n	800c078 <vTaskDelayUntil+0xac>
 800c070:	69fa      	ldr	r2, [r7, #28]
 800c072:	6a3b      	ldr	r3, [r7, #32]
 800c074:	429a      	cmp	r2, r3
 800c076:	d901      	bls.n	800c07c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c078:	2301      	movs	r3, #1
 800c07a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	69fa      	ldr	r2, [r7, #28]
 800c080:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c084:	2b00      	cmp	r3, #0
 800c086:	d006      	beq.n	800c096 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c088:	69fa      	ldr	r2, [r7, #28]
 800c08a:	6a3b      	ldr	r3, [r7, #32]
 800c08c:	1ad3      	subs	r3, r2, r3
 800c08e:	2100      	movs	r1, #0
 800c090:	4618      	mov	r0, r3
 800c092:	f000 fd75 	bl	800cb80 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c096:	f000 f8bf 	bl	800c218 <xTaskResumeAll>
 800c09a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d107      	bne.n	800c0b2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c0a2:	4b08      	ldr	r3, [pc, #32]	; (800c0c4 <vTaskDelayUntil+0xf8>)
 800c0a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0a8:	601a      	str	r2, [r3, #0]
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0b2:	bf00      	nop
 800c0b4:	3728      	adds	r7, #40	; 0x28
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop
 800c0bc:	20000db4 	.word	0x20000db4
 800c0c0:	20000d90 	.word	0x20000d90
 800c0c4:	e000ed04 	.word	0xe000ed04

0800c0c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d017      	beq.n	800c10a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c0da:	4b13      	ldr	r3, [pc, #76]	; (800c128 <vTaskDelay+0x60>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d00a      	beq.n	800c0f8 <vTaskDelay+0x30>
	__asm volatile
 800c0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e6:	f383 8811 	msr	BASEPRI, r3
 800c0ea:	f3bf 8f6f 	isb	sy
 800c0ee:	f3bf 8f4f 	dsb	sy
 800c0f2:	60bb      	str	r3, [r7, #8]
}
 800c0f4:	bf00      	nop
 800c0f6:	e7fe      	b.n	800c0f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c0f8:	f000 f880 	bl	800c1fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c0fc:	2100      	movs	r1, #0
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 fd3e 	bl	800cb80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c104:	f000 f888 	bl	800c218 <xTaskResumeAll>
 800c108:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d107      	bne.n	800c120 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c110:	4b06      	ldr	r3, [pc, #24]	; (800c12c <vTaskDelay+0x64>)
 800c112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c116:	601a      	str	r2, [r3, #0]
 800c118:	f3bf 8f4f 	dsb	sy
 800c11c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c120:	bf00      	nop
 800c122:	3710      	adds	r7, #16
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	20000db4 	.word	0x20000db4
 800c12c:	e000ed04 	.word	0xe000ed04

0800c130 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b08a      	sub	sp, #40	; 0x28
 800c134:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c136:	2300      	movs	r3, #0
 800c138:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c13a:	2300      	movs	r3, #0
 800c13c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c13e:	463a      	mov	r2, r7
 800c140:	1d39      	adds	r1, r7, #4
 800c142:	f107 0308 	add.w	r3, r7, #8
 800c146:	4618      	mov	r0, r3
 800c148:	f7fe fe88 	bl	800ae5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c14c:	6839      	ldr	r1, [r7, #0]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	68ba      	ldr	r2, [r7, #8]
 800c152:	9202      	str	r2, [sp, #8]
 800c154:	9301      	str	r3, [sp, #4]
 800c156:	2300      	movs	r3, #0
 800c158:	9300      	str	r3, [sp, #0]
 800c15a:	2300      	movs	r3, #0
 800c15c:	460a      	mov	r2, r1
 800c15e:	4921      	ldr	r1, [pc, #132]	; (800c1e4 <vTaskStartScheduler+0xb4>)
 800c160:	4821      	ldr	r0, [pc, #132]	; (800c1e8 <vTaskStartScheduler+0xb8>)
 800c162:	f7ff fd91 	bl	800bc88 <xTaskCreateStatic>
 800c166:	4603      	mov	r3, r0
 800c168:	4a20      	ldr	r2, [pc, #128]	; (800c1ec <vTaskStartScheduler+0xbc>)
 800c16a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c16c:	4b1f      	ldr	r3, [pc, #124]	; (800c1ec <vTaskStartScheduler+0xbc>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c174:	2301      	movs	r3, #1
 800c176:	617b      	str	r3, [r7, #20]
 800c178:	e001      	b.n	800c17e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c17a:	2300      	movs	r3, #0
 800c17c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	2b01      	cmp	r3, #1
 800c182:	d102      	bne.n	800c18a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c184:	f000 fd50 	bl	800cc28 <xTimerCreateTimerTask>
 800c188:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d116      	bne.n	800c1be <vTaskStartScheduler+0x8e>
	__asm volatile
 800c190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c194:	f383 8811 	msr	BASEPRI, r3
 800c198:	f3bf 8f6f 	isb	sy
 800c19c:	f3bf 8f4f 	dsb	sy
 800c1a0:	613b      	str	r3, [r7, #16]
}
 800c1a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c1a4:	4b12      	ldr	r3, [pc, #72]	; (800c1f0 <vTaskStartScheduler+0xc0>)
 800c1a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c1ac:	4b11      	ldr	r3, [pc, #68]	; (800c1f4 <vTaskStartScheduler+0xc4>)
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c1b2:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <vTaskStartScheduler+0xc8>)
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c1b8:	f001 f912 	bl	800d3e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c1bc:	e00e      	b.n	800c1dc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1c4:	d10a      	bne.n	800c1dc <vTaskStartScheduler+0xac>
	__asm volatile
 800c1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	60fb      	str	r3, [r7, #12]
}
 800c1d8:	bf00      	nop
 800c1da:	e7fe      	b.n	800c1da <vTaskStartScheduler+0xaa>
}
 800c1dc:	bf00      	nop
 800c1de:	3718      	adds	r7, #24
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	0800fe18 	.word	0x0800fe18
 800c1e8:	0800c88d 	.word	0x0800c88d
 800c1ec:	20000db0 	.word	0x20000db0
 800c1f0:	20000dac 	.word	0x20000dac
 800c1f4:	20000d98 	.word	0x20000d98
 800c1f8:	20000d90 	.word	0x20000d90

0800c1fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c200:	4b04      	ldr	r3, [pc, #16]	; (800c214 <vTaskSuspendAll+0x18>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	3301      	adds	r3, #1
 800c206:	4a03      	ldr	r2, [pc, #12]	; (800c214 <vTaskSuspendAll+0x18>)
 800c208:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c20a:	bf00      	nop
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr
 800c214:	20000db4 	.word	0x20000db4

0800c218 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b084      	sub	sp, #16
 800c21c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c21e:	2300      	movs	r3, #0
 800c220:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c222:	2300      	movs	r3, #0
 800c224:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c226:	4b42      	ldr	r3, [pc, #264]	; (800c330 <xTaskResumeAll+0x118>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d10a      	bne.n	800c244 <xTaskResumeAll+0x2c>
	__asm volatile
 800c22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c232:	f383 8811 	msr	BASEPRI, r3
 800c236:	f3bf 8f6f 	isb	sy
 800c23a:	f3bf 8f4f 	dsb	sy
 800c23e:	603b      	str	r3, [r7, #0]
}
 800c240:	bf00      	nop
 800c242:	e7fe      	b.n	800c242 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c244:	f001 f96e 	bl	800d524 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c248:	4b39      	ldr	r3, [pc, #228]	; (800c330 <xTaskResumeAll+0x118>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	3b01      	subs	r3, #1
 800c24e:	4a38      	ldr	r2, [pc, #224]	; (800c330 <xTaskResumeAll+0x118>)
 800c250:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c252:	4b37      	ldr	r3, [pc, #220]	; (800c330 <xTaskResumeAll+0x118>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d162      	bne.n	800c320 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c25a:	4b36      	ldr	r3, [pc, #216]	; (800c334 <xTaskResumeAll+0x11c>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d05e      	beq.n	800c320 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c262:	e02f      	b.n	800c2c4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c264:	4b34      	ldr	r3, [pc, #208]	; (800c338 <xTaskResumeAll+0x120>)
 800c266:	68db      	ldr	r3, [r3, #12]
 800c268:	68db      	ldr	r3, [r3, #12]
 800c26a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	3318      	adds	r3, #24
 800c270:	4618      	mov	r0, r3
 800c272:	f7fe fff3 	bl	800b25c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	3304      	adds	r3, #4
 800c27a:	4618      	mov	r0, r3
 800c27c:	f7fe ffee 	bl	800b25c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c284:	4b2d      	ldr	r3, [pc, #180]	; (800c33c <xTaskResumeAll+0x124>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d903      	bls.n	800c294 <xTaskResumeAll+0x7c>
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c290:	4a2a      	ldr	r2, [pc, #168]	; (800c33c <xTaskResumeAll+0x124>)
 800c292:	6013      	str	r3, [r2, #0]
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c298:	4613      	mov	r3, r2
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	4413      	add	r3, r2
 800c29e:	009b      	lsls	r3, r3, #2
 800c2a0:	4a27      	ldr	r2, [pc, #156]	; (800c340 <xTaskResumeAll+0x128>)
 800c2a2:	441a      	add	r2, r3
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	3304      	adds	r3, #4
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	4610      	mov	r0, r2
 800c2ac:	f7fe ff79 	bl	800b1a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2b4:	4b23      	ldr	r3, [pc, #140]	; (800c344 <xTaskResumeAll+0x12c>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ba:	429a      	cmp	r2, r3
 800c2bc:	d302      	bcc.n	800c2c4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c2be:	4b22      	ldr	r3, [pc, #136]	; (800c348 <xTaskResumeAll+0x130>)
 800c2c0:	2201      	movs	r2, #1
 800c2c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2c4:	4b1c      	ldr	r3, [pc, #112]	; (800c338 <xTaskResumeAll+0x120>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d1cb      	bne.n	800c264 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d001      	beq.n	800c2d6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c2d2:	f000 fb91 	bl	800c9f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c2d6:	4b1d      	ldr	r3, [pc, #116]	; (800c34c <xTaskResumeAll+0x134>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d010      	beq.n	800c304 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c2e2:	f000 f847 	bl	800c374 <xTaskIncrementTick>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d002      	beq.n	800c2f2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c2ec:	4b16      	ldr	r3, [pc, #88]	; (800c348 <xTaskResumeAll+0x130>)
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	3b01      	subs	r3, #1
 800c2f6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1f1      	bne.n	800c2e2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c2fe:	4b13      	ldr	r3, [pc, #76]	; (800c34c <xTaskResumeAll+0x134>)
 800c300:	2200      	movs	r2, #0
 800c302:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c304:	4b10      	ldr	r3, [pc, #64]	; (800c348 <xTaskResumeAll+0x130>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d009      	beq.n	800c320 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c30c:	2301      	movs	r3, #1
 800c30e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c310:	4b0f      	ldr	r3, [pc, #60]	; (800c350 <xTaskResumeAll+0x138>)
 800c312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c316:	601a      	str	r2, [r3, #0]
 800c318:	f3bf 8f4f 	dsb	sy
 800c31c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c320:	f001 f930 	bl	800d584 <vPortExitCritical>

	return xAlreadyYielded;
 800c324:	68bb      	ldr	r3, [r7, #8]
}
 800c326:	4618      	mov	r0, r3
 800c328:	3710      	adds	r7, #16
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	20000db4 	.word	0x20000db4
 800c334:	20000d8c 	.word	0x20000d8c
 800c338:	20000d4c 	.word	0x20000d4c
 800c33c:	20000d94 	.word	0x20000d94
 800c340:	200008bc 	.word	0x200008bc
 800c344:	200008b8 	.word	0x200008b8
 800c348:	20000da0 	.word	0x20000da0
 800c34c:	20000d9c 	.word	0x20000d9c
 800c350:	e000ed04 	.word	0xe000ed04

0800c354 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c35a:	4b05      	ldr	r3, [pc, #20]	; (800c370 <xTaskGetTickCount+0x1c>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c360:	687b      	ldr	r3, [r7, #4]
}
 800c362:	4618      	mov	r0, r3
 800c364:	370c      	adds	r7, #12
 800c366:	46bd      	mov	sp, r7
 800c368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop
 800c370:	20000d90 	.word	0x20000d90

0800c374 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b086      	sub	sp, #24
 800c378:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c37a:	2300      	movs	r3, #0
 800c37c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c37e:	4b4f      	ldr	r3, [pc, #316]	; (800c4bc <xTaskIncrementTick+0x148>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	2b00      	cmp	r3, #0
 800c384:	f040 808f 	bne.w	800c4a6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c388:	4b4d      	ldr	r3, [pc, #308]	; (800c4c0 <xTaskIncrementTick+0x14c>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	3301      	adds	r3, #1
 800c38e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c390:	4a4b      	ldr	r2, [pc, #300]	; (800c4c0 <xTaskIncrementTick+0x14c>)
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d120      	bne.n	800c3de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c39c:	4b49      	ldr	r3, [pc, #292]	; (800c4c4 <xTaskIncrementTick+0x150>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d00a      	beq.n	800c3bc <xTaskIncrementTick+0x48>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	603b      	str	r3, [r7, #0]
}
 800c3b8:	bf00      	nop
 800c3ba:	e7fe      	b.n	800c3ba <xTaskIncrementTick+0x46>
 800c3bc:	4b41      	ldr	r3, [pc, #260]	; (800c4c4 <xTaskIncrementTick+0x150>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	60fb      	str	r3, [r7, #12]
 800c3c2:	4b41      	ldr	r3, [pc, #260]	; (800c4c8 <xTaskIncrementTick+0x154>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a3f      	ldr	r2, [pc, #252]	; (800c4c4 <xTaskIncrementTick+0x150>)
 800c3c8:	6013      	str	r3, [r2, #0]
 800c3ca:	4a3f      	ldr	r2, [pc, #252]	; (800c4c8 <xTaskIncrementTick+0x154>)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	6013      	str	r3, [r2, #0]
 800c3d0:	4b3e      	ldr	r3, [pc, #248]	; (800c4cc <xTaskIncrementTick+0x158>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	4a3d      	ldr	r2, [pc, #244]	; (800c4cc <xTaskIncrementTick+0x158>)
 800c3d8:	6013      	str	r3, [r2, #0]
 800c3da:	f000 fb0d 	bl	800c9f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c3de:	4b3c      	ldr	r3, [pc, #240]	; (800c4d0 <xTaskIncrementTick+0x15c>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	693a      	ldr	r2, [r7, #16]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d349      	bcc.n	800c47c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3e8:	4b36      	ldr	r3, [pc, #216]	; (800c4c4 <xTaskIncrementTick+0x150>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d104      	bne.n	800c3fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3f2:	4b37      	ldr	r3, [pc, #220]	; (800c4d0 <xTaskIncrementTick+0x15c>)
 800c3f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3f8:	601a      	str	r2, [r3, #0]
					break;
 800c3fa:	e03f      	b.n	800c47c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3fc:	4b31      	ldr	r3, [pc, #196]	; (800c4c4 <xTaskIncrementTick+0x150>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	68db      	ldr	r3, [r3, #12]
 800c402:	68db      	ldr	r3, [r3, #12]
 800c404:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c40c:	693a      	ldr	r2, [r7, #16]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	429a      	cmp	r2, r3
 800c412:	d203      	bcs.n	800c41c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c414:	4a2e      	ldr	r2, [pc, #184]	; (800c4d0 <xTaskIncrementTick+0x15c>)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c41a:	e02f      	b.n	800c47c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	3304      	adds	r3, #4
 800c420:	4618      	mov	r0, r3
 800c422:	f7fe ff1b 	bl	800b25c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d004      	beq.n	800c438 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	3318      	adds	r3, #24
 800c432:	4618      	mov	r0, r3
 800c434:	f7fe ff12 	bl	800b25c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43c:	4b25      	ldr	r3, [pc, #148]	; (800c4d4 <xTaskIncrementTick+0x160>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	429a      	cmp	r2, r3
 800c442:	d903      	bls.n	800c44c <xTaskIncrementTick+0xd8>
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c448:	4a22      	ldr	r2, [pc, #136]	; (800c4d4 <xTaskIncrementTick+0x160>)
 800c44a:	6013      	str	r3, [r2, #0]
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c450:	4613      	mov	r3, r2
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	4413      	add	r3, r2
 800c456:	009b      	lsls	r3, r3, #2
 800c458:	4a1f      	ldr	r2, [pc, #124]	; (800c4d8 <xTaskIncrementTick+0x164>)
 800c45a:	441a      	add	r2, r3
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	3304      	adds	r3, #4
 800c460:	4619      	mov	r1, r3
 800c462:	4610      	mov	r0, r2
 800c464:	f7fe fe9d 	bl	800b1a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c46c:	4b1b      	ldr	r3, [pc, #108]	; (800c4dc <xTaskIncrementTick+0x168>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c472:	429a      	cmp	r2, r3
 800c474:	d3b8      	bcc.n	800c3e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c476:	2301      	movs	r3, #1
 800c478:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c47a:	e7b5      	b.n	800c3e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c47c:	4b17      	ldr	r3, [pc, #92]	; (800c4dc <xTaskIncrementTick+0x168>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c482:	4915      	ldr	r1, [pc, #84]	; (800c4d8 <xTaskIncrementTick+0x164>)
 800c484:	4613      	mov	r3, r2
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	4413      	add	r3, r2
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	440b      	add	r3, r1
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	2b01      	cmp	r3, #1
 800c492:	d901      	bls.n	800c498 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c494:	2301      	movs	r3, #1
 800c496:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c498:	4b11      	ldr	r3, [pc, #68]	; (800c4e0 <xTaskIncrementTick+0x16c>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d007      	beq.n	800c4b0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	617b      	str	r3, [r7, #20]
 800c4a4:	e004      	b.n	800c4b0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c4a6:	4b0f      	ldr	r3, [pc, #60]	; (800c4e4 <xTaskIncrementTick+0x170>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	4a0d      	ldr	r2, [pc, #52]	; (800c4e4 <xTaskIncrementTick+0x170>)
 800c4ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c4b0:	697b      	ldr	r3, [r7, #20]
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3718      	adds	r7, #24
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	20000db4 	.word	0x20000db4
 800c4c0:	20000d90 	.word	0x20000d90
 800c4c4:	20000d44 	.word	0x20000d44
 800c4c8:	20000d48 	.word	0x20000d48
 800c4cc:	20000da4 	.word	0x20000da4
 800c4d0:	20000dac 	.word	0x20000dac
 800c4d4:	20000d94 	.word	0x20000d94
 800c4d8:	200008bc 	.word	0x200008bc
 800c4dc:	200008b8 	.word	0x200008b8
 800c4e0:	20000da0 	.word	0x20000da0
 800c4e4:	20000d9c 	.word	0x20000d9c

0800c4e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c4ee:	4b28      	ldr	r3, [pc, #160]	; (800c590 <vTaskSwitchContext+0xa8>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d003      	beq.n	800c4fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c4f6:	4b27      	ldr	r3, [pc, #156]	; (800c594 <vTaskSwitchContext+0xac>)
 800c4f8:	2201      	movs	r2, #1
 800c4fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c4fc:	e041      	b.n	800c582 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c4fe:	4b25      	ldr	r3, [pc, #148]	; (800c594 <vTaskSwitchContext+0xac>)
 800c500:	2200      	movs	r2, #0
 800c502:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c504:	4b24      	ldr	r3, [pc, #144]	; (800c598 <vTaskSwitchContext+0xb0>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	60fb      	str	r3, [r7, #12]
 800c50a:	e010      	b.n	800c52e <vTaskSwitchContext+0x46>
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d10a      	bne.n	800c528 <vTaskSwitchContext+0x40>
	__asm volatile
 800c512:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	607b      	str	r3, [r7, #4]
}
 800c524:	bf00      	nop
 800c526:	e7fe      	b.n	800c526 <vTaskSwitchContext+0x3e>
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	3b01      	subs	r3, #1
 800c52c:	60fb      	str	r3, [r7, #12]
 800c52e:	491b      	ldr	r1, [pc, #108]	; (800c59c <vTaskSwitchContext+0xb4>)
 800c530:	68fa      	ldr	r2, [r7, #12]
 800c532:	4613      	mov	r3, r2
 800c534:	009b      	lsls	r3, r3, #2
 800c536:	4413      	add	r3, r2
 800c538:	009b      	lsls	r3, r3, #2
 800c53a:	440b      	add	r3, r1
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d0e4      	beq.n	800c50c <vTaskSwitchContext+0x24>
 800c542:	68fa      	ldr	r2, [r7, #12]
 800c544:	4613      	mov	r3, r2
 800c546:	009b      	lsls	r3, r3, #2
 800c548:	4413      	add	r3, r2
 800c54a:	009b      	lsls	r3, r3, #2
 800c54c:	4a13      	ldr	r2, [pc, #76]	; (800c59c <vTaskSwitchContext+0xb4>)
 800c54e:	4413      	add	r3, r2
 800c550:	60bb      	str	r3, [r7, #8]
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	685b      	ldr	r3, [r3, #4]
 800c556:	685a      	ldr	r2, [r3, #4]
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	605a      	str	r2, [r3, #4]
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	685a      	ldr	r2, [r3, #4]
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	3308      	adds	r3, #8
 800c564:	429a      	cmp	r2, r3
 800c566:	d104      	bne.n	800c572 <vTaskSwitchContext+0x8a>
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	685b      	ldr	r3, [r3, #4]
 800c56c:	685a      	ldr	r2, [r3, #4]
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	605a      	str	r2, [r3, #4]
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	68db      	ldr	r3, [r3, #12]
 800c578:	4a09      	ldr	r2, [pc, #36]	; (800c5a0 <vTaskSwitchContext+0xb8>)
 800c57a:	6013      	str	r3, [r2, #0]
 800c57c:	4a06      	ldr	r2, [pc, #24]	; (800c598 <vTaskSwitchContext+0xb0>)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	6013      	str	r3, [r2, #0]
}
 800c582:	bf00      	nop
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	20000db4 	.word	0x20000db4
 800c594:	20000da0 	.word	0x20000da0
 800c598:	20000d94 	.word	0x20000d94
 800c59c:	200008bc 	.word	0x200008bc
 800c5a0:	200008b8 	.word	0x200008b8

0800c5a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b084      	sub	sp, #16
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
 800c5ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d10a      	bne.n	800c5ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b8:	f383 8811 	msr	BASEPRI, r3
 800c5bc:	f3bf 8f6f 	isb	sy
 800c5c0:	f3bf 8f4f 	dsb	sy
 800c5c4:	60fb      	str	r3, [r7, #12]
}
 800c5c6:	bf00      	nop
 800c5c8:	e7fe      	b.n	800c5c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c5ca:	4b07      	ldr	r3, [pc, #28]	; (800c5e8 <vTaskPlaceOnEventList+0x44>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	3318      	adds	r3, #24
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f7fe fe09 	bl	800b1ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c5d8:	2101      	movs	r1, #1
 800c5da:	6838      	ldr	r0, [r7, #0]
 800c5dc:	f000 fad0 	bl	800cb80 <prvAddCurrentTaskToDelayedList>
}
 800c5e0:	bf00      	nop
 800c5e2:	3710      	adds	r7, #16
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	200008b8 	.word	0x200008b8

0800c5ec <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b086      	sub	sp, #24
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	60f8      	str	r0, [r7, #12]
 800c5f4:	60b9      	str	r1, [r7, #8]
 800c5f6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d10a      	bne.n	800c614 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800c5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c602:	f383 8811 	msr	BASEPRI, r3
 800c606:	f3bf 8f6f 	isb	sy
 800c60a:	f3bf 8f4f 	dsb	sy
 800c60e:	617b      	str	r3, [r7, #20]
}
 800c610:	bf00      	nop
 800c612:	e7fe      	b.n	800c612 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800c614:	4b11      	ldr	r3, [pc, #68]	; (800c65c <vTaskPlaceOnUnorderedEventList+0x70>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d10a      	bne.n	800c632 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800c61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c620:	f383 8811 	msr	BASEPRI, r3
 800c624:	f3bf 8f6f 	isb	sy
 800c628:	f3bf 8f4f 	dsb	sy
 800c62c:	613b      	str	r3, [r7, #16]
}
 800c62e:	bf00      	nop
 800c630:	e7fe      	b.n	800c630 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800c632:	4b0b      	ldr	r3, [pc, #44]	; (800c660 <vTaskPlaceOnUnorderedEventList+0x74>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68ba      	ldr	r2, [r7, #8]
 800c638:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800c63c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c63e:	4b08      	ldr	r3, [pc, #32]	; (800c660 <vTaskPlaceOnUnorderedEventList+0x74>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	3318      	adds	r3, #24
 800c644:	4619      	mov	r1, r3
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f7fe fdab 	bl	800b1a2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c64c:	2101      	movs	r1, #1
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 fa96 	bl	800cb80 <prvAddCurrentTaskToDelayedList>
}
 800c654:	bf00      	nop
 800c656:	3718      	adds	r7, #24
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}
 800c65c:	20000db4 	.word	0x20000db4
 800c660:	200008b8 	.word	0x200008b8

0800c664 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d10a      	bne.n	800c68c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c67a:	f383 8811 	msr	BASEPRI, r3
 800c67e:	f3bf 8f6f 	isb	sy
 800c682:	f3bf 8f4f 	dsb	sy
 800c686:	617b      	str	r3, [r7, #20]
}
 800c688:	bf00      	nop
 800c68a:	e7fe      	b.n	800c68a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c68c:	4b0a      	ldr	r3, [pc, #40]	; (800c6b8 <vTaskPlaceOnEventListRestricted+0x54>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	3318      	adds	r3, #24
 800c692:	4619      	mov	r1, r3
 800c694:	68f8      	ldr	r0, [r7, #12]
 800c696:	f7fe fd84 	bl	800b1a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d002      	beq.n	800c6a6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c6a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c6a4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c6a6:	6879      	ldr	r1, [r7, #4]
 800c6a8:	68b8      	ldr	r0, [r7, #8]
 800c6aa:	f000 fa69 	bl	800cb80 <prvAddCurrentTaskToDelayedList>
	}
 800c6ae:	bf00      	nop
 800c6b0:	3718      	adds	r7, #24
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	200008b8 	.word	0x200008b8

0800c6bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b086      	sub	sp, #24
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	68db      	ldr	r3, [r3, #12]
 800c6c8:	68db      	ldr	r3, [r3, #12]
 800c6ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d10a      	bne.n	800c6e8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d6:	f383 8811 	msr	BASEPRI, r3
 800c6da:	f3bf 8f6f 	isb	sy
 800c6de:	f3bf 8f4f 	dsb	sy
 800c6e2:	60fb      	str	r3, [r7, #12]
}
 800c6e4:	bf00      	nop
 800c6e6:	e7fe      	b.n	800c6e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	3318      	adds	r3, #24
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f7fe fdb5 	bl	800b25c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6f2:	4b1e      	ldr	r3, [pc, #120]	; (800c76c <xTaskRemoveFromEventList+0xb0>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d11d      	bne.n	800c736 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	3304      	adds	r3, #4
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7fe fdac 	bl	800b25c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c708:	4b19      	ldr	r3, [pc, #100]	; (800c770 <xTaskRemoveFromEventList+0xb4>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d903      	bls.n	800c718 <xTaskRemoveFromEventList+0x5c>
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c714:	4a16      	ldr	r2, [pc, #88]	; (800c770 <xTaskRemoveFromEventList+0xb4>)
 800c716:	6013      	str	r3, [r2, #0]
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c71c:	4613      	mov	r3, r2
 800c71e:	009b      	lsls	r3, r3, #2
 800c720:	4413      	add	r3, r2
 800c722:	009b      	lsls	r3, r3, #2
 800c724:	4a13      	ldr	r2, [pc, #76]	; (800c774 <xTaskRemoveFromEventList+0xb8>)
 800c726:	441a      	add	r2, r3
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	3304      	adds	r3, #4
 800c72c:	4619      	mov	r1, r3
 800c72e:	4610      	mov	r0, r2
 800c730:	f7fe fd37 	bl	800b1a2 <vListInsertEnd>
 800c734:	e005      	b.n	800c742 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	3318      	adds	r3, #24
 800c73a:	4619      	mov	r1, r3
 800c73c:	480e      	ldr	r0, [pc, #56]	; (800c778 <xTaskRemoveFromEventList+0xbc>)
 800c73e:	f7fe fd30 	bl	800b1a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c746:	4b0d      	ldr	r3, [pc, #52]	; (800c77c <xTaskRemoveFromEventList+0xc0>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d905      	bls.n	800c75c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c750:	2301      	movs	r3, #1
 800c752:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c754:	4b0a      	ldr	r3, [pc, #40]	; (800c780 <xTaskRemoveFromEventList+0xc4>)
 800c756:	2201      	movs	r2, #1
 800c758:	601a      	str	r2, [r3, #0]
 800c75a:	e001      	b.n	800c760 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c75c:	2300      	movs	r3, #0
 800c75e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c760:	697b      	ldr	r3, [r7, #20]
}
 800c762:	4618      	mov	r0, r3
 800c764:	3718      	adds	r7, #24
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
 800c76a:	bf00      	nop
 800c76c:	20000db4 	.word	0x20000db4
 800c770:	20000d94 	.word	0x20000d94
 800c774:	200008bc 	.word	0x200008bc
 800c778:	20000d4c 	.word	0x20000d4c
 800c77c:	200008b8 	.word	0x200008b8
 800c780:	20000da0 	.word	0x20000da0

0800c784 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c784:	b480      	push	{r7}
 800c786:	b083      	sub	sp, #12
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c78c:	4b06      	ldr	r3, [pc, #24]	; (800c7a8 <vTaskInternalSetTimeOutState+0x24>)
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c794:	4b05      	ldr	r3, [pc, #20]	; (800c7ac <vTaskInternalSetTimeOutState+0x28>)
 800c796:	681a      	ldr	r2, [r3, #0]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	605a      	str	r2, [r3, #4]
}
 800c79c:	bf00      	nop
 800c79e:	370c      	adds	r7, #12
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr
 800c7a8:	20000da4 	.word	0x20000da4
 800c7ac:	20000d90 	.word	0x20000d90

0800c7b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b088      	sub	sp, #32
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d10a      	bne.n	800c7d6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c4:	f383 8811 	msr	BASEPRI, r3
 800c7c8:	f3bf 8f6f 	isb	sy
 800c7cc:	f3bf 8f4f 	dsb	sy
 800c7d0:	613b      	str	r3, [r7, #16]
}
 800c7d2:	bf00      	nop
 800c7d4:	e7fe      	b.n	800c7d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d10a      	bne.n	800c7f2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c7dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e0:	f383 8811 	msr	BASEPRI, r3
 800c7e4:	f3bf 8f6f 	isb	sy
 800c7e8:	f3bf 8f4f 	dsb	sy
 800c7ec:	60fb      	str	r3, [r7, #12]
}
 800c7ee:	bf00      	nop
 800c7f0:	e7fe      	b.n	800c7f0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c7f2:	f000 fe97 	bl	800d524 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c7f6:	4b1d      	ldr	r3, [pc, #116]	; (800c86c <xTaskCheckForTimeOut+0xbc>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	685b      	ldr	r3, [r3, #4]
 800c800:	69ba      	ldr	r2, [r7, #24]
 800c802:	1ad3      	subs	r3, r2, r3
 800c804:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c80e:	d102      	bne.n	800c816 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c810:	2300      	movs	r3, #0
 800c812:	61fb      	str	r3, [r7, #28]
 800c814:	e023      	b.n	800c85e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681a      	ldr	r2, [r3, #0]
 800c81a:	4b15      	ldr	r3, [pc, #84]	; (800c870 <xTaskCheckForTimeOut+0xc0>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	429a      	cmp	r2, r3
 800c820:	d007      	beq.n	800c832 <xTaskCheckForTimeOut+0x82>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	69ba      	ldr	r2, [r7, #24]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d302      	bcc.n	800c832 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c82c:	2301      	movs	r3, #1
 800c82e:	61fb      	str	r3, [r7, #28]
 800c830:	e015      	b.n	800c85e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	697a      	ldr	r2, [r7, #20]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d20b      	bcs.n	800c854 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	681a      	ldr	r2, [r3, #0]
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	1ad2      	subs	r2, r2, r3
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f7ff ff9b 	bl	800c784 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c84e:	2300      	movs	r3, #0
 800c850:	61fb      	str	r3, [r7, #28]
 800c852:	e004      	b.n	800c85e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	2200      	movs	r2, #0
 800c858:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c85a:	2301      	movs	r3, #1
 800c85c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c85e:	f000 fe91 	bl	800d584 <vPortExitCritical>

	return xReturn;
 800c862:	69fb      	ldr	r3, [r7, #28]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3720      	adds	r7, #32
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}
 800c86c:	20000d90 	.word	0x20000d90
 800c870:	20000da4 	.word	0x20000da4

0800c874 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c874:	b480      	push	{r7}
 800c876:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c878:	4b03      	ldr	r3, [pc, #12]	; (800c888 <vTaskMissedYield+0x14>)
 800c87a:	2201      	movs	r2, #1
 800c87c:	601a      	str	r2, [r3, #0]
}
 800c87e:	bf00      	nop
 800c880:	46bd      	mov	sp, r7
 800c882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c886:	4770      	bx	lr
 800c888:	20000da0 	.word	0x20000da0

0800c88c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b082      	sub	sp, #8
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c894:	f000 f852 	bl	800c93c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c898:	4b06      	ldr	r3, [pc, #24]	; (800c8b4 <prvIdleTask+0x28>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d9f9      	bls.n	800c894 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c8a0:	4b05      	ldr	r3, [pc, #20]	; (800c8b8 <prvIdleTask+0x2c>)
 800c8a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8a6:	601a      	str	r2, [r3, #0]
 800c8a8:	f3bf 8f4f 	dsb	sy
 800c8ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c8b0:	e7f0      	b.n	800c894 <prvIdleTask+0x8>
 800c8b2:	bf00      	nop
 800c8b4:	200008bc 	.word	0x200008bc
 800c8b8:	e000ed04 	.word	0xe000ed04

0800c8bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	607b      	str	r3, [r7, #4]
 800c8c6:	e00c      	b.n	800c8e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	4613      	mov	r3, r2
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	4413      	add	r3, r2
 800c8d0:	009b      	lsls	r3, r3, #2
 800c8d2:	4a12      	ldr	r2, [pc, #72]	; (800c91c <prvInitialiseTaskLists+0x60>)
 800c8d4:	4413      	add	r3, r2
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f7fe fc36 	bl	800b148 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	3301      	adds	r3, #1
 800c8e0:	607b      	str	r3, [r7, #4]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2b37      	cmp	r3, #55	; 0x37
 800c8e6:	d9ef      	bls.n	800c8c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c8e8:	480d      	ldr	r0, [pc, #52]	; (800c920 <prvInitialiseTaskLists+0x64>)
 800c8ea:	f7fe fc2d 	bl	800b148 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c8ee:	480d      	ldr	r0, [pc, #52]	; (800c924 <prvInitialiseTaskLists+0x68>)
 800c8f0:	f7fe fc2a 	bl	800b148 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c8f4:	480c      	ldr	r0, [pc, #48]	; (800c928 <prvInitialiseTaskLists+0x6c>)
 800c8f6:	f7fe fc27 	bl	800b148 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c8fa:	480c      	ldr	r0, [pc, #48]	; (800c92c <prvInitialiseTaskLists+0x70>)
 800c8fc:	f7fe fc24 	bl	800b148 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c900:	480b      	ldr	r0, [pc, #44]	; (800c930 <prvInitialiseTaskLists+0x74>)
 800c902:	f7fe fc21 	bl	800b148 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c906:	4b0b      	ldr	r3, [pc, #44]	; (800c934 <prvInitialiseTaskLists+0x78>)
 800c908:	4a05      	ldr	r2, [pc, #20]	; (800c920 <prvInitialiseTaskLists+0x64>)
 800c90a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c90c:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <prvInitialiseTaskLists+0x7c>)
 800c90e:	4a05      	ldr	r2, [pc, #20]	; (800c924 <prvInitialiseTaskLists+0x68>)
 800c910:	601a      	str	r2, [r3, #0]
}
 800c912:	bf00      	nop
 800c914:	3708      	adds	r7, #8
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
 800c91a:	bf00      	nop
 800c91c:	200008bc 	.word	0x200008bc
 800c920:	20000d1c 	.word	0x20000d1c
 800c924:	20000d30 	.word	0x20000d30
 800c928:	20000d4c 	.word	0x20000d4c
 800c92c:	20000d60 	.word	0x20000d60
 800c930:	20000d78 	.word	0x20000d78
 800c934:	20000d44 	.word	0x20000d44
 800c938:	20000d48 	.word	0x20000d48

0800c93c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b082      	sub	sp, #8
 800c940:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c942:	e019      	b.n	800c978 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c944:	f000 fdee 	bl	800d524 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c948:	4b10      	ldr	r3, [pc, #64]	; (800c98c <prvCheckTasksWaitingTermination+0x50>)
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	68db      	ldr	r3, [r3, #12]
 800c94e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	3304      	adds	r3, #4
 800c954:	4618      	mov	r0, r3
 800c956:	f7fe fc81 	bl	800b25c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c95a:	4b0d      	ldr	r3, [pc, #52]	; (800c990 <prvCheckTasksWaitingTermination+0x54>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	3b01      	subs	r3, #1
 800c960:	4a0b      	ldr	r2, [pc, #44]	; (800c990 <prvCheckTasksWaitingTermination+0x54>)
 800c962:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c964:	4b0b      	ldr	r3, [pc, #44]	; (800c994 <prvCheckTasksWaitingTermination+0x58>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	3b01      	subs	r3, #1
 800c96a:	4a0a      	ldr	r2, [pc, #40]	; (800c994 <prvCheckTasksWaitingTermination+0x58>)
 800c96c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c96e:	f000 fe09 	bl	800d584 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	f000 f810 	bl	800c998 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c978:	4b06      	ldr	r3, [pc, #24]	; (800c994 <prvCheckTasksWaitingTermination+0x58>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d1e1      	bne.n	800c944 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c980:	bf00      	nop
 800c982:	bf00      	nop
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	20000d60 	.word	0x20000d60
 800c990:	20000d8c 	.word	0x20000d8c
 800c994:	20000d74 	.word	0x20000d74

0800c998 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b084      	sub	sp, #16
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d108      	bne.n	800c9bc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f000 ffa6 	bl	800d900 <vPortFree>
				vPortFree( pxTCB );
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f000 ffa3 	bl	800d900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c9ba:	e018      	b.n	800c9ee <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d103      	bne.n	800c9ce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 ff9a 	bl	800d900 <vPortFree>
	}
 800c9cc:	e00f      	b.n	800c9ee <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c9d4:	2b02      	cmp	r3, #2
 800c9d6:	d00a      	beq.n	800c9ee <prvDeleteTCB+0x56>
	__asm volatile
 800c9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9dc:	f383 8811 	msr	BASEPRI, r3
 800c9e0:	f3bf 8f6f 	isb	sy
 800c9e4:	f3bf 8f4f 	dsb	sy
 800c9e8:	60fb      	str	r3, [r7, #12]
}
 800c9ea:	bf00      	nop
 800c9ec:	e7fe      	b.n	800c9ec <prvDeleteTCB+0x54>
	}
 800c9ee:	bf00      	nop
 800c9f0:	3710      	adds	r7, #16
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}
	...

0800c9f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b083      	sub	sp, #12
 800c9fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9fe:	4b0c      	ldr	r3, [pc, #48]	; (800ca30 <prvResetNextTaskUnblockTime+0x38>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d104      	bne.n	800ca12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ca08:	4b0a      	ldr	r3, [pc, #40]	; (800ca34 <prvResetNextTaskUnblockTime+0x3c>)
 800ca0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ca10:	e008      	b.n	800ca24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca12:	4b07      	ldr	r3, [pc, #28]	; (800ca30 <prvResetNextTaskUnblockTime+0x38>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	4a04      	ldr	r2, [pc, #16]	; (800ca34 <prvResetNextTaskUnblockTime+0x3c>)
 800ca22:	6013      	str	r3, [r2, #0]
}
 800ca24:	bf00      	nop
 800ca26:	370c      	adds	r7, #12
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr
 800ca30:	20000d44 	.word	0x20000d44
 800ca34:	20000dac 	.word	0x20000dac

0800ca38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ca38:	b480      	push	{r7}
 800ca3a:	b083      	sub	sp, #12
 800ca3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ca3e:	4b0b      	ldr	r3, [pc, #44]	; (800ca6c <xTaskGetSchedulerState+0x34>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d102      	bne.n	800ca4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ca46:	2301      	movs	r3, #1
 800ca48:	607b      	str	r3, [r7, #4]
 800ca4a:	e008      	b.n	800ca5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca4c:	4b08      	ldr	r3, [pc, #32]	; (800ca70 <xTaskGetSchedulerState+0x38>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d102      	bne.n	800ca5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ca54:	2302      	movs	r3, #2
 800ca56:	607b      	str	r3, [r7, #4]
 800ca58:	e001      	b.n	800ca5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ca5e:	687b      	ldr	r3, [r7, #4]
	}
 800ca60:	4618      	mov	r0, r3
 800ca62:	370c      	adds	r7, #12
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr
 800ca6c:	20000d98 	.word	0x20000d98
 800ca70:	20000db4 	.word	0x20000db4

0800ca74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b086      	sub	sp, #24
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ca80:	2300      	movs	r3, #0
 800ca82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d056      	beq.n	800cb38 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ca8a:	4b2e      	ldr	r3, [pc, #184]	; (800cb44 <xTaskPriorityDisinherit+0xd0>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	693a      	ldr	r2, [r7, #16]
 800ca90:	429a      	cmp	r2, r3
 800ca92:	d00a      	beq.n	800caaa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ca94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca98:	f383 8811 	msr	BASEPRI, r3
 800ca9c:	f3bf 8f6f 	isb	sy
 800caa0:	f3bf 8f4f 	dsb	sy
 800caa4:	60fb      	str	r3, [r7, #12]
}
 800caa6:	bf00      	nop
 800caa8:	e7fe      	b.n	800caa8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10a      	bne.n	800cac8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	60bb      	str	r3, [r7, #8]
}
 800cac4:	bf00      	nop
 800cac6:	e7fe      	b.n	800cac6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cacc:	1e5a      	subs	r2, r3, #1
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cad6:	693b      	ldr	r3, [r7, #16]
 800cad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cada:	429a      	cmp	r2, r3
 800cadc:	d02c      	beq.n	800cb38 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d128      	bne.n	800cb38 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	3304      	adds	r3, #4
 800caea:	4618      	mov	r0, r3
 800caec:	f7fe fbb6 	bl	800b25c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cafc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb08:	4b0f      	ldr	r3, [pc, #60]	; (800cb48 <xTaskPriorityDisinherit+0xd4>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	429a      	cmp	r2, r3
 800cb0e:	d903      	bls.n	800cb18 <xTaskPriorityDisinherit+0xa4>
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb14:	4a0c      	ldr	r2, [pc, #48]	; (800cb48 <xTaskPriorityDisinherit+0xd4>)
 800cb16:	6013      	str	r3, [r2, #0]
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb1c:	4613      	mov	r3, r2
 800cb1e:	009b      	lsls	r3, r3, #2
 800cb20:	4413      	add	r3, r2
 800cb22:	009b      	lsls	r3, r3, #2
 800cb24:	4a09      	ldr	r2, [pc, #36]	; (800cb4c <xTaskPriorityDisinherit+0xd8>)
 800cb26:	441a      	add	r2, r3
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	3304      	adds	r3, #4
 800cb2c:	4619      	mov	r1, r3
 800cb2e:	4610      	mov	r0, r2
 800cb30:	f7fe fb37 	bl	800b1a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cb34:	2301      	movs	r3, #1
 800cb36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb38:	697b      	ldr	r3, [r7, #20]
	}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3718      	adds	r7, #24
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}
 800cb42:	bf00      	nop
 800cb44:	200008b8 	.word	0x200008b8
 800cb48:	20000d94 	.word	0x20000d94
 800cb4c:	200008bc 	.word	0x200008bc

0800cb50 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800cb50:	b480      	push	{r7}
 800cb52:	b083      	sub	sp, #12
 800cb54:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800cb56:	4b09      	ldr	r3, [pc, #36]	; (800cb7c <uxTaskResetEventItemValue+0x2c>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	699b      	ldr	r3, [r3, #24]
 800cb5c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb5e:	4b07      	ldr	r3, [pc, #28]	; (800cb7c <uxTaskResetEventItemValue+0x2c>)
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb64:	4b05      	ldr	r3, [pc, #20]	; (800cb7c <uxTaskResetEventItemValue+0x2c>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800cb6c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800cb6e:	687b      	ldr	r3, [r7, #4]
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	370c      	adds	r7, #12
 800cb74:	46bd      	mov	sp, r7
 800cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7a:	4770      	bx	lr
 800cb7c:	200008b8 	.word	0x200008b8

0800cb80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b084      	sub	sp, #16
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
 800cb88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cb8a:	4b21      	ldr	r3, [pc, #132]	; (800cc10 <prvAddCurrentTaskToDelayedList+0x90>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb90:	4b20      	ldr	r3, [pc, #128]	; (800cc14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	3304      	adds	r3, #4
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7fe fb60 	bl	800b25c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cba2:	d10a      	bne.n	800cbba <prvAddCurrentTaskToDelayedList+0x3a>
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d007      	beq.n	800cbba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbaa:	4b1a      	ldr	r3, [pc, #104]	; (800cc14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	3304      	adds	r3, #4
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	4819      	ldr	r0, [pc, #100]	; (800cc18 <prvAddCurrentTaskToDelayedList+0x98>)
 800cbb4:	f7fe faf5 	bl	800b1a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cbb8:	e026      	b.n	800cc08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cbc2:	4b14      	ldr	r3, [pc, #80]	; (800cc14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	68ba      	ldr	r2, [r7, #8]
 800cbc8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cbca:	68ba      	ldr	r2, [r7, #8]
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	429a      	cmp	r2, r3
 800cbd0:	d209      	bcs.n	800cbe6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbd2:	4b12      	ldr	r3, [pc, #72]	; (800cc1c <prvAddCurrentTaskToDelayedList+0x9c>)
 800cbd4:	681a      	ldr	r2, [r3, #0]
 800cbd6:	4b0f      	ldr	r3, [pc, #60]	; (800cc14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	3304      	adds	r3, #4
 800cbdc:	4619      	mov	r1, r3
 800cbde:	4610      	mov	r0, r2
 800cbe0:	f7fe fb03 	bl	800b1ea <vListInsert>
}
 800cbe4:	e010      	b.n	800cc08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbe6:	4b0e      	ldr	r3, [pc, #56]	; (800cc20 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cbe8:	681a      	ldr	r2, [r3, #0]
 800cbea:	4b0a      	ldr	r3, [pc, #40]	; (800cc14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	3304      	adds	r3, #4
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	4610      	mov	r0, r2
 800cbf4:	f7fe faf9 	bl	800b1ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cbf8:	4b0a      	ldr	r3, [pc, #40]	; (800cc24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d202      	bcs.n	800cc08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cc02:	4a08      	ldr	r2, [pc, #32]	; (800cc24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	6013      	str	r3, [r2, #0]
}
 800cc08:	bf00      	nop
 800cc0a:	3710      	adds	r7, #16
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}
 800cc10:	20000d90 	.word	0x20000d90
 800cc14:	200008b8 	.word	0x200008b8
 800cc18:	20000d78 	.word	0x20000d78
 800cc1c:	20000d48 	.word	0x20000d48
 800cc20:	20000d44 	.word	0x20000d44
 800cc24:	20000dac 	.word	0x20000dac

0800cc28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b08a      	sub	sp, #40	; 0x28
 800cc2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cc32:	f000 fb07 	bl	800d244 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cc36:	4b1c      	ldr	r3, [pc, #112]	; (800cca8 <xTimerCreateTimerTask+0x80>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d021      	beq.n	800cc82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cc3e:	2300      	movs	r3, #0
 800cc40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cc42:	2300      	movs	r3, #0
 800cc44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cc46:	1d3a      	adds	r2, r7, #4
 800cc48:	f107 0108 	add.w	r1, r7, #8
 800cc4c:	f107 030c 	add.w	r3, r7, #12
 800cc50:	4618      	mov	r0, r3
 800cc52:	f7fe f91d 	bl	800ae90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cc56:	6879      	ldr	r1, [r7, #4]
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	68fa      	ldr	r2, [r7, #12]
 800cc5c:	9202      	str	r2, [sp, #8]
 800cc5e:	9301      	str	r3, [sp, #4]
 800cc60:	2302      	movs	r3, #2
 800cc62:	9300      	str	r3, [sp, #0]
 800cc64:	2300      	movs	r3, #0
 800cc66:	460a      	mov	r2, r1
 800cc68:	4910      	ldr	r1, [pc, #64]	; (800ccac <xTimerCreateTimerTask+0x84>)
 800cc6a:	4811      	ldr	r0, [pc, #68]	; (800ccb0 <xTimerCreateTimerTask+0x88>)
 800cc6c:	f7ff f80c 	bl	800bc88 <xTaskCreateStatic>
 800cc70:	4603      	mov	r3, r0
 800cc72:	4a10      	ldr	r2, [pc, #64]	; (800ccb4 <xTimerCreateTimerTask+0x8c>)
 800cc74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cc76:	4b0f      	ldr	r3, [pc, #60]	; (800ccb4 <xTimerCreateTimerTask+0x8c>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d001      	beq.n	800cc82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cc7e:	2301      	movs	r3, #1
 800cc80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cc82:	697b      	ldr	r3, [r7, #20]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d10a      	bne.n	800cc9e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8c:	f383 8811 	msr	BASEPRI, r3
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	613b      	str	r3, [r7, #16]
}
 800cc9a:	bf00      	nop
 800cc9c:	e7fe      	b.n	800cc9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cc9e:	697b      	ldr	r3, [r7, #20]
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3718      	adds	r7, #24
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}
 800cca8:	20000de8 	.word	0x20000de8
 800ccac:	0800fe20 	.word	0x0800fe20
 800ccb0:	0800cded 	.word	0x0800cded
 800ccb4:	20000dec 	.word	0x20000dec

0800ccb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b08a      	sub	sp, #40	; 0x28
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	60b9      	str	r1, [r7, #8]
 800ccc2:	607a      	str	r2, [r7, #4]
 800ccc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d10a      	bne.n	800cce6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ccd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd4:	f383 8811 	msr	BASEPRI, r3
 800ccd8:	f3bf 8f6f 	isb	sy
 800ccdc:	f3bf 8f4f 	dsb	sy
 800cce0:	623b      	str	r3, [r7, #32]
}
 800cce2:	bf00      	nop
 800cce4:	e7fe      	b.n	800cce4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cce6:	4b1a      	ldr	r3, [pc, #104]	; (800cd50 <xTimerGenericCommand+0x98>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d02a      	beq.n	800cd44 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	2b05      	cmp	r3, #5
 800ccfe:	dc18      	bgt.n	800cd32 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cd00:	f7ff fe9a 	bl	800ca38 <xTaskGetSchedulerState>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d109      	bne.n	800cd1e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cd0a:	4b11      	ldr	r3, [pc, #68]	; (800cd50 <xTimerGenericCommand+0x98>)
 800cd0c:	6818      	ldr	r0, [r3, #0]
 800cd0e:	f107 0110 	add.w	r1, r7, #16
 800cd12:	2300      	movs	r3, #0
 800cd14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd16:	f7fe fbcf 	bl	800b4b8 <xQueueGenericSend>
 800cd1a:	6278      	str	r0, [r7, #36]	; 0x24
 800cd1c:	e012      	b.n	800cd44 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cd1e:	4b0c      	ldr	r3, [pc, #48]	; (800cd50 <xTimerGenericCommand+0x98>)
 800cd20:	6818      	ldr	r0, [r3, #0]
 800cd22:	f107 0110 	add.w	r1, r7, #16
 800cd26:	2300      	movs	r3, #0
 800cd28:	2200      	movs	r2, #0
 800cd2a:	f7fe fbc5 	bl	800b4b8 <xQueueGenericSend>
 800cd2e:	6278      	str	r0, [r7, #36]	; 0x24
 800cd30:	e008      	b.n	800cd44 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cd32:	4b07      	ldr	r3, [pc, #28]	; (800cd50 <xTimerGenericCommand+0x98>)
 800cd34:	6818      	ldr	r0, [r3, #0]
 800cd36:	f107 0110 	add.w	r1, r7, #16
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	683a      	ldr	r2, [r7, #0]
 800cd3e:	f7fe fcb9 	bl	800b6b4 <xQueueGenericSendFromISR>
 800cd42:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cd44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3728      	adds	r7, #40	; 0x28
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	20000de8 	.word	0x20000de8

0800cd54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b088      	sub	sp, #32
 800cd58:	af02      	add	r7, sp, #8
 800cd5a:	6078      	str	r0, [r7, #4]
 800cd5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd5e:	4b22      	ldr	r3, [pc, #136]	; (800cde8 <prvProcessExpiredTimer+0x94>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cd68:	697b      	ldr	r3, [r7, #20]
 800cd6a:	3304      	adds	r3, #4
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f7fe fa75 	bl	800b25c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd78:	f003 0304 	and.w	r3, r3, #4
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d022      	beq.n	800cdc6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	699a      	ldr	r2, [r3, #24]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	18d1      	adds	r1, r2, r3
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	683a      	ldr	r2, [r7, #0]
 800cd8c:	6978      	ldr	r0, [r7, #20]
 800cd8e:	f000 f8d1 	bl	800cf34 <prvInsertTimerInActiveList>
 800cd92:	4603      	mov	r3, r0
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01f      	beq.n	800cdd8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cd98:	2300      	movs	r3, #0
 800cd9a:	9300      	str	r3, [sp, #0]
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	2100      	movs	r1, #0
 800cda2:	6978      	ldr	r0, [r7, #20]
 800cda4:	f7ff ff88 	bl	800ccb8 <xTimerGenericCommand>
 800cda8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cdaa:	693b      	ldr	r3, [r7, #16]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d113      	bne.n	800cdd8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb4:	f383 8811 	msr	BASEPRI, r3
 800cdb8:	f3bf 8f6f 	isb	sy
 800cdbc:	f3bf 8f4f 	dsb	sy
 800cdc0:	60fb      	str	r3, [r7, #12]
}
 800cdc2:	bf00      	nop
 800cdc4:	e7fe      	b.n	800cdc4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cdcc:	f023 0301 	bic.w	r3, r3, #1
 800cdd0:	b2da      	uxtb	r2, r3
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	6a1b      	ldr	r3, [r3, #32]
 800cddc:	6978      	ldr	r0, [r7, #20]
 800cdde:	4798      	blx	r3
}
 800cde0:	bf00      	nop
 800cde2:	3718      	adds	r7, #24
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	20000de0 	.word	0x20000de0

0800cdec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b084      	sub	sp, #16
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cdf4:	f107 0308 	add.w	r3, r7, #8
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f000 f857 	bl	800ceac <prvGetNextExpireTime>
 800cdfe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	4619      	mov	r1, r3
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f000 f803 	bl	800ce10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ce0a:	f000 f8d5 	bl	800cfb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ce0e:	e7f1      	b.n	800cdf4 <prvTimerTask+0x8>

0800ce10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b084      	sub	sp, #16
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ce1a:	f7ff f9ef 	bl	800c1fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce1e:	f107 0308 	add.w	r3, r7, #8
 800ce22:	4618      	mov	r0, r3
 800ce24:	f000 f866 	bl	800cef4 <prvSampleTimeNow>
 800ce28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d130      	bne.n	800ce92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d10a      	bne.n	800ce4c <prvProcessTimerOrBlockTask+0x3c>
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d806      	bhi.n	800ce4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ce3e:	f7ff f9eb 	bl	800c218 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ce42:	68f9      	ldr	r1, [r7, #12]
 800ce44:	6878      	ldr	r0, [r7, #4]
 800ce46:	f7ff ff85 	bl	800cd54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ce4a:	e024      	b.n	800ce96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d008      	beq.n	800ce64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ce52:	4b13      	ldr	r3, [pc, #76]	; (800cea0 <prvProcessTimerOrBlockTask+0x90>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d101      	bne.n	800ce60 <prvProcessTimerOrBlockTask+0x50>
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	e000      	b.n	800ce62 <prvProcessTimerOrBlockTask+0x52>
 800ce60:	2300      	movs	r3, #0
 800ce62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ce64:	4b0f      	ldr	r3, [pc, #60]	; (800cea4 <prvProcessTimerOrBlockTask+0x94>)
 800ce66:	6818      	ldr	r0, [r3, #0]
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	1ad3      	subs	r3, r2, r3
 800ce6e:	683a      	ldr	r2, [r7, #0]
 800ce70:	4619      	mov	r1, r3
 800ce72:	f7fe fed5 	bl	800bc20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ce76:	f7ff f9cf 	bl	800c218 <xTaskResumeAll>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d10a      	bne.n	800ce96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ce80:	4b09      	ldr	r3, [pc, #36]	; (800cea8 <prvProcessTimerOrBlockTask+0x98>)
 800ce82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce86:	601a      	str	r2, [r3, #0]
 800ce88:	f3bf 8f4f 	dsb	sy
 800ce8c:	f3bf 8f6f 	isb	sy
}
 800ce90:	e001      	b.n	800ce96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ce92:	f7ff f9c1 	bl	800c218 <xTaskResumeAll>
}
 800ce96:	bf00      	nop
 800ce98:	3710      	adds	r7, #16
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	20000de4 	.word	0x20000de4
 800cea4:	20000de8 	.word	0x20000de8
 800cea8:	e000ed04 	.word	0xe000ed04

0800ceac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ceb4:	4b0e      	ldr	r3, [pc, #56]	; (800cef0 <prvGetNextExpireTime+0x44>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d101      	bne.n	800cec2 <prvGetNextExpireTime+0x16>
 800cebe:	2201      	movs	r2, #1
 800cec0:	e000      	b.n	800cec4 <prvGetNextExpireTime+0x18>
 800cec2:	2200      	movs	r2, #0
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d105      	bne.n	800cedc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ced0:	4b07      	ldr	r3, [pc, #28]	; (800cef0 <prvGetNextExpireTime+0x44>)
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	60fb      	str	r3, [r7, #12]
 800ceda:	e001      	b.n	800cee0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cedc:	2300      	movs	r3, #0
 800cede:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cee0:	68fb      	ldr	r3, [r7, #12]
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3714      	adds	r7, #20
 800cee6:	46bd      	mov	sp, r7
 800cee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceec:	4770      	bx	lr
 800ceee:	bf00      	nop
 800cef0:	20000de0 	.word	0x20000de0

0800cef4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b084      	sub	sp, #16
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cefc:	f7ff fa2a 	bl	800c354 <xTaskGetTickCount>
 800cf00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cf02:	4b0b      	ldr	r3, [pc, #44]	; (800cf30 <prvSampleTimeNow+0x3c>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	68fa      	ldr	r2, [r7, #12]
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d205      	bcs.n	800cf18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cf0c:	f000 f936 	bl	800d17c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2201      	movs	r2, #1
 800cf14:	601a      	str	r2, [r3, #0]
 800cf16:	e002      	b.n	800cf1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cf1e:	4a04      	ldr	r2, [pc, #16]	; (800cf30 <prvSampleTimeNow+0x3c>)
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cf24:	68fb      	ldr	r3, [r7, #12]
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3710      	adds	r7, #16
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	20000df0 	.word	0x20000df0

0800cf34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b086      	sub	sp, #24
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
 800cf40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cf42:	2300      	movs	r3, #0
 800cf44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	68ba      	ldr	r2, [r7, #8]
 800cf4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	68fa      	ldr	r2, [r7, #12]
 800cf50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cf52:	68ba      	ldr	r2, [r7, #8]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d812      	bhi.n	800cf80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf5a:	687a      	ldr	r2, [r7, #4]
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	1ad2      	subs	r2, r2, r3
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	699b      	ldr	r3, [r3, #24]
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d302      	bcc.n	800cf6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	617b      	str	r3, [r7, #20]
 800cf6c:	e01b      	b.n	800cfa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cf6e:	4b10      	ldr	r3, [pc, #64]	; (800cfb0 <prvInsertTimerInActiveList+0x7c>)
 800cf70:	681a      	ldr	r2, [r3, #0]
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	3304      	adds	r3, #4
 800cf76:	4619      	mov	r1, r3
 800cf78:	4610      	mov	r0, r2
 800cf7a:	f7fe f936 	bl	800b1ea <vListInsert>
 800cf7e:	e012      	b.n	800cfa6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cf80:	687a      	ldr	r2, [r7, #4]
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d206      	bcs.n	800cf96 <prvInsertTimerInActiveList+0x62>
 800cf88:	68ba      	ldr	r2, [r7, #8]
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d302      	bcc.n	800cf96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cf90:	2301      	movs	r3, #1
 800cf92:	617b      	str	r3, [r7, #20]
 800cf94:	e007      	b.n	800cfa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cf96:	4b07      	ldr	r3, [pc, #28]	; (800cfb4 <prvInsertTimerInActiveList+0x80>)
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	3304      	adds	r3, #4
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	4610      	mov	r0, r2
 800cfa2:	f7fe f922 	bl	800b1ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cfa6:	697b      	ldr	r3, [r7, #20]
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3718      	adds	r7, #24
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	20000de4 	.word	0x20000de4
 800cfb4:	20000de0 	.word	0x20000de0

0800cfb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b08e      	sub	sp, #56	; 0x38
 800cfbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cfbe:	e0ca      	b.n	800d156 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	da18      	bge.n	800cff8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cfc6:	1d3b      	adds	r3, r7, #4
 800cfc8:	3304      	adds	r3, #4
 800cfca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cfcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10a      	bne.n	800cfe8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd6:	f383 8811 	msr	BASEPRI, r3
 800cfda:	f3bf 8f6f 	isb	sy
 800cfde:	f3bf 8f4f 	dsb	sy
 800cfe2:	61fb      	str	r3, [r7, #28]
}
 800cfe4:	bf00      	nop
 800cfe6:	e7fe      	b.n	800cfe6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cfe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cfee:	6850      	ldr	r0, [r2, #4]
 800cff0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cff2:	6892      	ldr	r2, [r2, #8]
 800cff4:	4611      	mov	r1, r2
 800cff6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	f2c0 80aa 	blt.w	800d154 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d006:	695b      	ldr	r3, [r3, #20]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d004      	beq.n	800d016 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d00e:	3304      	adds	r3, #4
 800d010:	4618      	mov	r0, r3
 800d012:	f7fe f923 	bl	800b25c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d016:	463b      	mov	r3, r7
 800d018:	4618      	mov	r0, r3
 800d01a:	f7ff ff6b 	bl	800cef4 <prvSampleTimeNow>
 800d01e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2b09      	cmp	r3, #9
 800d024:	f200 8097 	bhi.w	800d156 <prvProcessReceivedCommands+0x19e>
 800d028:	a201      	add	r2, pc, #4	; (adr r2, 800d030 <prvProcessReceivedCommands+0x78>)
 800d02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d02e:	bf00      	nop
 800d030:	0800d059 	.word	0x0800d059
 800d034:	0800d059 	.word	0x0800d059
 800d038:	0800d059 	.word	0x0800d059
 800d03c:	0800d0cd 	.word	0x0800d0cd
 800d040:	0800d0e1 	.word	0x0800d0e1
 800d044:	0800d12b 	.word	0x0800d12b
 800d048:	0800d059 	.word	0x0800d059
 800d04c:	0800d059 	.word	0x0800d059
 800d050:	0800d0cd 	.word	0x0800d0cd
 800d054:	0800d0e1 	.word	0x0800d0e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d05e:	f043 0301 	orr.w	r3, r3, #1
 800d062:	b2da      	uxtb	r2, r3
 800d064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d066:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d06a:	68ba      	ldr	r2, [r7, #8]
 800d06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d06e:	699b      	ldr	r3, [r3, #24]
 800d070:	18d1      	adds	r1, r2, r3
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d078:	f7ff ff5c 	bl	800cf34 <prvInsertTimerInActiveList>
 800d07c:	4603      	mov	r3, r0
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d069      	beq.n	800d156 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d084:	6a1b      	ldr	r3, [r3, #32]
 800d086:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d088:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d090:	f003 0304 	and.w	r3, r3, #4
 800d094:	2b00      	cmp	r3, #0
 800d096:	d05e      	beq.n	800d156 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d098:	68ba      	ldr	r2, [r7, #8]
 800d09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d09c:	699b      	ldr	r3, [r3, #24]
 800d09e:	441a      	add	r2, r3
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	9300      	str	r3, [sp, #0]
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	2100      	movs	r1, #0
 800d0a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0aa:	f7ff fe05 	bl	800ccb8 <xTimerGenericCommand>
 800d0ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d0b0:	6a3b      	ldr	r3, [r7, #32]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d14f      	bne.n	800d156 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ba:	f383 8811 	msr	BASEPRI, r3
 800d0be:	f3bf 8f6f 	isb	sy
 800d0c2:	f3bf 8f4f 	dsb	sy
 800d0c6:	61bb      	str	r3, [r7, #24]
}
 800d0c8:	bf00      	nop
 800d0ca:	e7fe      	b.n	800d0ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0d2:	f023 0301 	bic.w	r3, r3, #1
 800d0d6:	b2da      	uxtb	r2, r3
 800d0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d0de:	e03a      	b.n	800d156 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d0e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0e6:	f043 0301 	orr.w	r3, r3, #1
 800d0ea:	b2da      	uxtb	r2, r3
 800d0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d0f2:	68ba      	ldr	r2, [r7, #8]
 800d0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0fa:	699b      	ldr	r3, [r3, #24]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d10a      	bne.n	800d116 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d104:	f383 8811 	msr	BASEPRI, r3
 800d108:	f3bf 8f6f 	isb	sy
 800d10c:	f3bf 8f4f 	dsb	sy
 800d110:	617b      	str	r3, [r7, #20]
}
 800d112:	bf00      	nop
 800d114:	e7fe      	b.n	800d114 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d118:	699a      	ldr	r2, [r3, #24]
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	18d1      	adds	r1, r2, r3
 800d11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d124:	f7ff ff06 	bl	800cf34 <prvInsertTimerInActiveList>
					break;
 800d128:	e015      	b.n	800d156 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d12c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d130:	f003 0302 	and.w	r3, r3, #2
 800d134:	2b00      	cmp	r3, #0
 800d136:	d103      	bne.n	800d140 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d13a:	f000 fbe1 	bl	800d900 <vPortFree>
 800d13e:	e00a      	b.n	800d156 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d142:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d146:	f023 0301 	bic.w	r3, r3, #1
 800d14a:	b2da      	uxtb	r2, r3
 800d14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d14e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d152:	e000      	b.n	800d156 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d154:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d156:	4b08      	ldr	r3, [pc, #32]	; (800d178 <prvProcessReceivedCommands+0x1c0>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	1d39      	adds	r1, r7, #4
 800d15c:	2200      	movs	r2, #0
 800d15e:	4618      	mov	r0, r3
 800d160:	f7fe fb44 	bl	800b7ec <xQueueReceive>
 800d164:	4603      	mov	r3, r0
 800d166:	2b00      	cmp	r3, #0
 800d168:	f47f af2a 	bne.w	800cfc0 <prvProcessReceivedCommands+0x8>
	}
}
 800d16c:	bf00      	nop
 800d16e:	bf00      	nop
 800d170:	3730      	adds	r7, #48	; 0x30
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
 800d176:	bf00      	nop
 800d178:	20000de8 	.word	0x20000de8

0800d17c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b088      	sub	sp, #32
 800d180:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d182:	e048      	b.n	800d216 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d184:	4b2d      	ldr	r3, [pc, #180]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	68db      	ldr	r3, [r3, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d18e:	4b2b      	ldr	r3, [pc, #172]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	68db      	ldr	r3, [r3, #12]
 800d194:	68db      	ldr	r3, [r3, #12]
 800d196:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	3304      	adds	r3, #4
 800d19c:	4618      	mov	r0, r3
 800d19e:	f7fe f85d 	bl	800b25c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6a1b      	ldr	r3, [r3, #32]
 800d1a6:	68f8      	ldr	r0, [r7, #12]
 800d1a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1b0:	f003 0304 	and.w	r3, r3, #4
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d02e      	beq.n	800d216 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	699b      	ldr	r3, [r3, #24]
 800d1bc:	693a      	ldr	r2, [r7, #16]
 800d1be:	4413      	add	r3, r2
 800d1c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d1c2:	68ba      	ldr	r2, [r7, #8]
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d90e      	bls.n	800d1e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	68ba      	ldr	r2, [r7, #8]
 800d1ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	68fa      	ldr	r2, [r7, #12]
 800d1d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d1d6:	4b19      	ldr	r3, [pc, #100]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	3304      	adds	r3, #4
 800d1de:	4619      	mov	r1, r3
 800d1e0:	4610      	mov	r0, r2
 800d1e2:	f7fe f802 	bl	800b1ea <vListInsert>
 800d1e6:	e016      	b.n	800d216 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	9300      	str	r3, [sp, #0]
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	693a      	ldr	r2, [r7, #16]
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	68f8      	ldr	r0, [r7, #12]
 800d1f4:	f7ff fd60 	bl	800ccb8 <xTimerGenericCommand>
 800d1f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d10a      	bne.n	800d216 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d204:	f383 8811 	msr	BASEPRI, r3
 800d208:	f3bf 8f6f 	isb	sy
 800d20c:	f3bf 8f4f 	dsb	sy
 800d210:	603b      	str	r3, [r7, #0]
}
 800d212:	bf00      	nop
 800d214:	e7fe      	b.n	800d214 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d216:	4b09      	ldr	r3, [pc, #36]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d1b1      	bne.n	800d184 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d220:	4b06      	ldr	r3, [pc, #24]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d226:	4b06      	ldr	r3, [pc, #24]	; (800d240 <prvSwitchTimerLists+0xc4>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	4a04      	ldr	r2, [pc, #16]	; (800d23c <prvSwitchTimerLists+0xc0>)
 800d22c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d22e:	4a04      	ldr	r2, [pc, #16]	; (800d240 <prvSwitchTimerLists+0xc4>)
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	6013      	str	r3, [r2, #0]
}
 800d234:	bf00      	nop
 800d236:	3718      	adds	r7, #24
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}
 800d23c:	20000de0 	.word	0x20000de0
 800d240:	20000de4 	.word	0x20000de4

0800d244 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b082      	sub	sp, #8
 800d248:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d24a:	f000 f96b 	bl	800d524 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d24e:	4b15      	ldr	r3, [pc, #84]	; (800d2a4 <prvCheckForValidListAndQueue+0x60>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d120      	bne.n	800d298 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d256:	4814      	ldr	r0, [pc, #80]	; (800d2a8 <prvCheckForValidListAndQueue+0x64>)
 800d258:	f7fd ff76 	bl	800b148 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d25c:	4813      	ldr	r0, [pc, #76]	; (800d2ac <prvCheckForValidListAndQueue+0x68>)
 800d25e:	f7fd ff73 	bl	800b148 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d262:	4b13      	ldr	r3, [pc, #76]	; (800d2b0 <prvCheckForValidListAndQueue+0x6c>)
 800d264:	4a10      	ldr	r2, [pc, #64]	; (800d2a8 <prvCheckForValidListAndQueue+0x64>)
 800d266:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d268:	4b12      	ldr	r3, [pc, #72]	; (800d2b4 <prvCheckForValidListAndQueue+0x70>)
 800d26a:	4a10      	ldr	r2, [pc, #64]	; (800d2ac <prvCheckForValidListAndQueue+0x68>)
 800d26c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d26e:	2300      	movs	r3, #0
 800d270:	9300      	str	r3, [sp, #0]
 800d272:	4b11      	ldr	r3, [pc, #68]	; (800d2b8 <prvCheckForValidListAndQueue+0x74>)
 800d274:	4a11      	ldr	r2, [pc, #68]	; (800d2bc <prvCheckForValidListAndQueue+0x78>)
 800d276:	2110      	movs	r1, #16
 800d278:	200a      	movs	r0, #10
 800d27a:	f7fe f881 	bl	800b380 <xQueueGenericCreateStatic>
 800d27e:	4603      	mov	r3, r0
 800d280:	4a08      	ldr	r2, [pc, #32]	; (800d2a4 <prvCheckForValidListAndQueue+0x60>)
 800d282:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d284:	4b07      	ldr	r3, [pc, #28]	; (800d2a4 <prvCheckForValidListAndQueue+0x60>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d005      	beq.n	800d298 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d28c:	4b05      	ldr	r3, [pc, #20]	; (800d2a4 <prvCheckForValidListAndQueue+0x60>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	490b      	ldr	r1, [pc, #44]	; (800d2c0 <prvCheckForValidListAndQueue+0x7c>)
 800d292:	4618      	mov	r0, r3
 800d294:	f7fe fc9a 	bl	800bbcc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d298:	f000 f974 	bl	800d584 <vPortExitCritical>
}
 800d29c:	bf00      	nop
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	20000de8 	.word	0x20000de8
 800d2a8:	20000db8 	.word	0x20000db8
 800d2ac:	20000dcc 	.word	0x20000dcc
 800d2b0:	20000de0 	.word	0x20000de0
 800d2b4:	20000de4 	.word	0x20000de4
 800d2b8:	20000e94 	.word	0x20000e94
 800d2bc:	20000df4 	.word	0x20000df4
 800d2c0:	0800fe28 	.word	0x0800fe28

0800d2c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	3b04      	subs	r3, #4
 800d2d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d2dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	3b04      	subs	r3, #4
 800d2e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	f023 0201 	bic.w	r2, r3, #1
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	3b04      	subs	r3, #4
 800d2f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d2f4:	4a0c      	ldr	r2, [pc, #48]	; (800d328 <pxPortInitialiseStack+0x64>)
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	3b14      	subs	r3, #20
 800d2fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d300:	687a      	ldr	r2, [r7, #4]
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	3b04      	subs	r3, #4
 800d30a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f06f 0202 	mvn.w	r2, #2
 800d312:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	3b20      	subs	r3, #32
 800d318:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d31a:	68fb      	ldr	r3, [r7, #12]
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	3714      	adds	r7, #20
 800d320:	46bd      	mov	sp, r7
 800d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d326:	4770      	bx	lr
 800d328:	0800d32d 	.word	0x0800d32d

0800d32c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d32c:	b480      	push	{r7}
 800d32e:	b085      	sub	sp, #20
 800d330:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d332:	2300      	movs	r3, #0
 800d334:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d336:	4b12      	ldr	r3, [pc, #72]	; (800d380 <prvTaskExitError+0x54>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d33e:	d00a      	beq.n	800d356 <prvTaskExitError+0x2a>
	__asm volatile
 800d340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d344:	f383 8811 	msr	BASEPRI, r3
 800d348:	f3bf 8f6f 	isb	sy
 800d34c:	f3bf 8f4f 	dsb	sy
 800d350:	60fb      	str	r3, [r7, #12]
}
 800d352:	bf00      	nop
 800d354:	e7fe      	b.n	800d354 <prvTaskExitError+0x28>
	__asm volatile
 800d356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d35a:	f383 8811 	msr	BASEPRI, r3
 800d35e:	f3bf 8f6f 	isb	sy
 800d362:	f3bf 8f4f 	dsb	sy
 800d366:	60bb      	str	r3, [r7, #8]
}
 800d368:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d36a:	bf00      	nop
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d0fc      	beq.n	800d36c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d372:	bf00      	nop
 800d374:	bf00      	nop
 800d376:	3714      	adds	r7, #20
 800d378:	46bd      	mov	sp, r7
 800d37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37e:	4770      	bx	lr
 800d380:	2000015c 	.word	0x2000015c
	...

0800d390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d390:	4b07      	ldr	r3, [pc, #28]	; (800d3b0 <pxCurrentTCBConst2>)
 800d392:	6819      	ldr	r1, [r3, #0]
 800d394:	6808      	ldr	r0, [r1, #0]
 800d396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39a:	f380 8809 	msr	PSP, r0
 800d39e:	f3bf 8f6f 	isb	sy
 800d3a2:	f04f 0000 	mov.w	r0, #0
 800d3a6:	f380 8811 	msr	BASEPRI, r0
 800d3aa:	4770      	bx	lr
 800d3ac:	f3af 8000 	nop.w

0800d3b0 <pxCurrentTCBConst2>:
 800d3b0:	200008b8 	.word	0x200008b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d3b4:	bf00      	nop
 800d3b6:	bf00      	nop

0800d3b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d3b8:	4808      	ldr	r0, [pc, #32]	; (800d3dc <prvPortStartFirstTask+0x24>)
 800d3ba:	6800      	ldr	r0, [r0, #0]
 800d3bc:	6800      	ldr	r0, [r0, #0]
 800d3be:	f380 8808 	msr	MSP, r0
 800d3c2:	f04f 0000 	mov.w	r0, #0
 800d3c6:	f380 8814 	msr	CONTROL, r0
 800d3ca:	b662      	cpsie	i
 800d3cc:	b661      	cpsie	f
 800d3ce:	f3bf 8f4f 	dsb	sy
 800d3d2:	f3bf 8f6f 	isb	sy
 800d3d6:	df00      	svc	0
 800d3d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d3da:	bf00      	nop
 800d3dc:	e000ed08 	.word	0xe000ed08

0800d3e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b086      	sub	sp, #24
 800d3e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d3e6:	4b46      	ldr	r3, [pc, #280]	; (800d500 <xPortStartScheduler+0x120>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a46      	ldr	r2, [pc, #280]	; (800d504 <xPortStartScheduler+0x124>)
 800d3ec:	4293      	cmp	r3, r2
 800d3ee:	d10a      	bne.n	800d406 <xPortStartScheduler+0x26>
	__asm volatile
 800d3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f4:	f383 8811 	msr	BASEPRI, r3
 800d3f8:	f3bf 8f6f 	isb	sy
 800d3fc:	f3bf 8f4f 	dsb	sy
 800d400:	613b      	str	r3, [r7, #16]
}
 800d402:	bf00      	nop
 800d404:	e7fe      	b.n	800d404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d406:	4b3e      	ldr	r3, [pc, #248]	; (800d500 <xPortStartScheduler+0x120>)
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a3f      	ldr	r2, [pc, #252]	; (800d508 <xPortStartScheduler+0x128>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d10a      	bne.n	800d426 <xPortStartScheduler+0x46>
	__asm volatile
 800d410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d414:	f383 8811 	msr	BASEPRI, r3
 800d418:	f3bf 8f6f 	isb	sy
 800d41c:	f3bf 8f4f 	dsb	sy
 800d420:	60fb      	str	r3, [r7, #12]
}
 800d422:	bf00      	nop
 800d424:	e7fe      	b.n	800d424 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d426:	4b39      	ldr	r3, [pc, #228]	; (800d50c <xPortStartScheduler+0x12c>)
 800d428:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	22ff      	movs	r2, #255	; 0xff
 800d436:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	781b      	ldrb	r3, [r3, #0]
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d440:	78fb      	ldrb	r3, [r7, #3]
 800d442:	b2db      	uxtb	r3, r3
 800d444:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d448:	b2da      	uxtb	r2, r3
 800d44a:	4b31      	ldr	r3, [pc, #196]	; (800d510 <xPortStartScheduler+0x130>)
 800d44c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d44e:	4b31      	ldr	r3, [pc, #196]	; (800d514 <xPortStartScheduler+0x134>)
 800d450:	2207      	movs	r2, #7
 800d452:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d454:	e009      	b.n	800d46a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d456:	4b2f      	ldr	r3, [pc, #188]	; (800d514 <xPortStartScheduler+0x134>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	3b01      	subs	r3, #1
 800d45c:	4a2d      	ldr	r2, [pc, #180]	; (800d514 <xPortStartScheduler+0x134>)
 800d45e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d460:	78fb      	ldrb	r3, [r7, #3]
 800d462:	b2db      	uxtb	r3, r3
 800d464:	005b      	lsls	r3, r3, #1
 800d466:	b2db      	uxtb	r3, r3
 800d468:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d46a:	78fb      	ldrb	r3, [r7, #3]
 800d46c:	b2db      	uxtb	r3, r3
 800d46e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d472:	2b80      	cmp	r3, #128	; 0x80
 800d474:	d0ef      	beq.n	800d456 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d476:	4b27      	ldr	r3, [pc, #156]	; (800d514 <xPortStartScheduler+0x134>)
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	f1c3 0307 	rsb	r3, r3, #7
 800d47e:	2b04      	cmp	r3, #4
 800d480:	d00a      	beq.n	800d498 <xPortStartScheduler+0xb8>
	__asm volatile
 800d482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d486:	f383 8811 	msr	BASEPRI, r3
 800d48a:	f3bf 8f6f 	isb	sy
 800d48e:	f3bf 8f4f 	dsb	sy
 800d492:	60bb      	str	r3, [r7, #8]
}
 800d494:	bf00      	nop
 800d496:	e7fe      	b.n	800d496 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d498:	4b1e      	ldr	r3, [pc, #120]	; (800d514 <xPortStartScheduler+0x134>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	021b      	lsls	r3, r3, #8
 800d49e:	4a1d      	ldr	r2, [pc, #116]	; (800d514 <xPortStartScheduler+0x134>)
 800d4a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d4a2:	4b1c      	ldr	r3, [pc, #112]	; (800d514 <xPortStartScheduler+0x134>)
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d4aa:	4a1a      	ldr	r2, [pc, #104]	; (800d514 <xPortStartScheduler+0x134>)
 800d4ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	b2da      	uxtb	r2, r3
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d4b6:	4b18      	ldr	r3, [pc, #96]	; (800d518 <xPortStartScheduler+0x138>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	4a17      	ldr	r2, [pc, #92]	; (800d518 <xPortStartScheduler+0x138>)
 800d4bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d4c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d4c2:	4b15      	ldr	r3, [pc, #84]	; (800d518 <xPortStartScheduler+0x138>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4a14      	ldr	r2, [pc, #80]	; (800d518 <xPortStartScheduler+0x138>)
 800d4c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d4cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d4ce:	f000 f8dd 	bl	800d68c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d4d2:	4b12      	ldr	r3, [pc, #72]	; (800d51c <xPortStartScheduler+0x13c>)
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d4d8:	f000 f8fc 	bl	800d6d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d4dc:	4b10      	ldr	r3, [pc, #64]	; (800d520 <xPortStartScheduler+0x140>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	4a0f      	ldr	r2, [pc, #60]	; (800d520 <xPortStartScheduler+0x140>)
 800d4e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d4e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d4e8:	f7ff ff66 	bl	800d3b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d4ec:	f7fe fffc 	bl	800c4e8 <vTaskSwitchContext>
	prvTaskExitError();
 800d4f0:	f7ff ff1c 	bl	800d32c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d4f4:	2300      	movs	r3, #0
}
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	3718      	adds	r7, #24
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bd80      	pop	{r7, pc}
 800d4fe:	bf00      	nop
 800d500:	e000ed00 	.word	0xe000ed00
 800d504:	410fc271 	.word	0x410fc271
 800d508:	410fc270 	.word	0x410fc270
 800d50c:	e000e400 	.word	0xe000e400
 800d510:	20000ee4 	.word	0x20000ee4
 800d514:	20000ee8 	.word	0x20000ee8
 800d518:	e000ed20 	.word	0xe000ed20
 800d51c:	2000015c 	.word	0x2000015c
 800d520:	e000ef34 	.word	0xe000ef34

0800d524 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d524:	b480      	push	{r7}
 800d526:	b083      	sub	sp, #12
 800d528:	af00      	add	r7, sp, #0
	__asm volatile
 800d52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52e:	f383 8811 	msr	BASEPRI, r3
 800d532:	f3bf 8f6f 	isb	sy
 800d536:	f3bf 8f4f 	dsb	sy
 800d53a:	607b      	str	r3, [r7, #4]
}
 800d53c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d53e:	4b0f      	ldr	r3, [pc, #60]	; (800d57c <vPortEnterCritical+0x58>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	3301      	adds	r3, #1
 800d544:	4a0d      	ldr	r2, [pc, #52]	; (800d57c <vPortEnterCritical+0x58>)
 800d546:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d548:	4b0c      	ldr	r3, [pc, #48]	; (800d57c <vPortEnterCritical+0x58>)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	2b01      	cmp	r3, #1
 800d54e:	d10f      	bne.n	800d570 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d550:	4b0b      	ldr	r3, [pc, #44]	; (800d580 <vPortEnterCritical+0x5c>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	b2db      	uxtb	r3, r3
 800d556:	2b00      	cmp	r3, #0
 800d558:	d00a      	beq.n	800d570 <vPortEnterCritical+0x4c>
	__asm volatile
 800d55a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d55e:	f383 8811 	msr	BASEPRI, r3
 800d562:	f3bf 8f6f 	isb	sy
 800d566:	f3bf 8f4f 	dsb	sy
 800d56a:	603b      	str	r3, [r7, #0]
}
 800d56c:	bf00      	nop
 800d56e:	e7fe      	b.n	800d56e <vPortEnterCritical+0x4a>
	}
}
 800d570:	bf00      	nop
 800d572:	370c      	adds	r7, #12
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr
 800d57c:	2000015c 	.word	0x2000015c
 800d580:	e000ed04 	.word	0xe000ed04

0800d584 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d58a:	4b12      	ldr	r3, [pc, #72]	; (800d5d4 <vPortExitCritical+0x50>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d10a      	bne.n	800d5a8 <vPortExitCritical+0x24>
	__asm volatile
 800d592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d596:	f383 8811 	msr	BASEPRI, r3
 800d59a:	f3bf 8f6f 	isb	sy
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	607b      	str	r3, [r7, #4]
}
 800d5a4:	bf00      	nop
 800d5a6:	e7fe      	b.n	800d5a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d5a8:	4b0a      	ldr	r3, [pc, #40]	; (800d5d4 <vPortExitCritical+0x50>)
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	3b01      	subs	r3, #1
 800d5ae:	4a09      	ldr	r2, [pc, #36]	; (800d5d4 <vPortExitCritical+0x50>)
 800d5b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d5b2:	4b08      	ldr	r3, [pc, #32]	; (800d5d4 <vPortExitCritical+0x50>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d105      	bne.n	800d5c6 <vPortExitCritical+0x42>
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	f383 8811 	msr	BASEPRI, r3
}
 800d5c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d5c6:	bf00      	nop
 800d5c8:	370c      	adds	r7, #12
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop
 800d5d4:	2000015c 	.word	0x2000015c
	...

0800d5e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d5e0:	f3ef 8009 	mrs	r0, PSP
 800d5e4:	f3bf 8f6f 	isb	sy
 800d5e8:	4b15      	ldr	r3, [pc, #84]	; (800d640 <pxCurrentTCBConst>)
 800d5ea:	681a      	ldr	r2, [r3, #0]
 800d5ec:	f01e 0f10 	tst.w	lr, #16
 800d5f0:	bf08      	it	eq
 800d5f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d5f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5fa:	6010      	str	r0, [r2, #0]
 800d5fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d600:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d604:	f380 8811 	msr	BASEPRI, r0
 800d608:	f3bf 8f4f 	dsb	sy
 800d60c:	f3bf 8f6f 	isb	sy
 800d610:	f7fe ff6a 	bl	800c4e8 <vTaskSwitchContext>
 800d614:	f04f 0000 	mov.w	r0, #0
 800d618:	f380 8811 	msr	BASEPRI, r0
 800d61c:	bc09      	pop	{r0, r3}
 800d61e:	6819      	ldr	r1, [r3, #0]
 800d620:	6808      	ldr	r0, [r1, #0]
 800d622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d626:	f01e 0f10 	tst.w	lr, #16
 800d62a:	bf08      	it	eq
 800d62c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d630:	f380 8809 	msr	PSP, r0
 800d634:	f3bf 8f6f 	isb	sy
 800d638:	4770      	bx	lr
 800d63a:	bf00      	nop
 800d63c:	f3af 8000 	nop.w

0800d640 <pxCurrentTCBConst>:
 800d640:	200008b8 	.word	0x200008b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d644:	bf00      	nop
 800d646:	bf00      	nop

0800d648 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b082      	sub	sp, #8
 800d64c:	af00      	add	r7, sp, #0
	__asm volatile
 800d64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d652:	f383 8811 	msr	BASEPRI, r3
 800d656:	f3bf 8f6f 	isb	sy
 800d65a:	f3bf 8f4f 	dsb	sy
 800d65e:	607b      	str	r3, [r7, #4]
}
 800d660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d662:	f7fe fe87 	bl	800c374 <xTaskIncrementTick>
 800d666:	4603      	mov	r3, r0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d003      	beq.n	800d674 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d66c:	4b06      	ldr	r3, [pc, #24]	; (800d688 <xPortSysTickHandler+0x40>)
 800d66e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d672:	601a      	str	r2, [r3, #0]
 800d674:	2300      	movs	r3, #0
 800d676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	f383 8811 	msr	BASEPRI, r3
}
 800d67e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d680:	bf00      	nop
 800d682:	3708      	adds	r7, #8
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}
 800d688:	e000ed04 	.word	0xe000ed04

0800d68c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d68c:	b480      	push	{r7}
 800d68e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d690:	4b0b      	ldr	r3, [pc, #44]	; (800d6c0 <vPortSetupTimerInterrupt+0x34>)
 800d692:	2200      	movs	r2, #0
 800d694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d696:	4b0b      	ldr	r3, [pc, #44]	; (800d6c4 <vPortSetupTimerInterrupt+0x38>)
 800d698:	2200      	movs	r2, #0
 800d69a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d69c:	4b0a      	ldr	r3, [pc, #40]	; (800d6c8 <vPortSetupTimerInterrupt+0x3c>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	4a0a      	ldr	r2, [pc, #40]	; (800d6cc <vPortSetupTimerInterrupt+0x40>)
 800d6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800d6a6:	099b      	lsrs	r3, r3, #6
 800d6a8:	4a09      	ldr	r2, [pc, #36]	; (800d6d0 <vPortSetupTimerInterrupt+0x44>)
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d6ae:	4b04      	ldr	r3, [pc, #16]	; (800d6c0 <vPortSetupTimerInterrupt+0x34>)
 800d6b0:	2207      	movs	r2, #7
 800d6b2:	601a      	str	r2, [r3, #0]
}
 800d6b4:	bf00      	nop
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6bc:	4770      	bx	lr
 800d6be:	bf00      	nop
 800d6c0:	e000e010 	.word	0xe000e010
 800d6c4:	e000e018 	.word	0xe000e018
 800d6c8:	2000013c 	.word	0x2000013c
 800d6cc:	10624dd3 	.word	0x10624dd3
 800d6d0:	e000e014 	.word	0xe000e014

0800d6d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d6d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d6e4 <vPortEnableVFP+0x10>
 800d6d8:	6801      	ldr	r1, [r0, #0]
 800d6da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d6de:	6001      	str	r1, [r0, #0]
 800d6e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d6e2:	bf00      	nop
 800d6e4:	e000ed88 	.word	0xe000ed88

0800d6e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b085      	sub	sp, #20
 800d6ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d6ee:	f3ef 8305 	mrs	r3, IPSR
 800d6f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	2b0f      	cmp	r3, #15
 800d6f8:	d914      	bls.n	800d724 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d6fa:	4a17      	ldr	r2, [pc, #92]	; (800d758 <vPortValidateInterruptPriority+0x70>)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	4413      	add	r3, r2
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d704:	4b15      	ldr	r3, [pc, #84]	; (800d75c <vPortValidateInterruptPriority+0x74>)
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	7afa      	ldrb	r2, [r7, #11]
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d20a      	bcs.n	800d724 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	607b      	str	r3, [r7, #4]
}
 800d720:	bf00      	nop
 800d722:	e7fe      	b.n	800d722 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d724:	4b0e      	ldr	r3, [pc, #56]	; (800d760 <vPortValidateInterruptPriority+0x78>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d72c:	4b0d      	ldr	r3, [pc, #52]	; (800d764 <vPortValidateInterruptPriority+0x7c>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	429a      	cmp	r2, r3
 800d732:	d90a      	bls.n	800d74a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d738:	f383 8811 	msr	BASEPRI, r3
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f3bf 8f4f 	dsb	sy
 800d744:	603b      	str	r3, [r7, #0]
}
 800d746:	bf00      	nop
 800d748:	e7fe      	b.n	800d748 <vPortValidateInterruptPriority+0x60>
	}
 800d74a:	bf00      	nop
 800d74c:	3714      	adds	r7, #20
 800d74e:	46bd      	mov	sp, r7
 800d750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d754:	4770      	bx	lr
 800d756:	bf00      	nop
 800d758:	e000e3f0 	.word	0xe000e3f0
 800d75c:	20000ee4 	.word	0x20000ee4
 800d760:	e000ed0c 	.word	0xe000ed0c
 800d764:	20000ee8 	.word	0x20000ee8

0800d768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b08a      	sub	sp, #40	; 0x28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d770:	2300      	movs	r3, #0
 800d772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d774:	f7fe fd42 	bl	800c1fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d778:	4b5b      	ldr	r3, [pc, #364]	; (800d8e8 <pvPortMalloc+0x180>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d101      	bne.n	800d784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d780:	f000 f920 	bl	800d9c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d784:	4b59      	ldr	r3, [pc, #356]	; (800d8ec <pvPortMalloc+0x184>)
 800d786:	681a      	ldr	r2, [r3, #0]
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	4013      	ands	r3, r2
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	f040 8093 	bne.w	800d8b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d01d      	beq.n	800d7d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d798:	2208      	movs	r2, #8
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	4413      	add	r3, r2
 800d79e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f003 0307 	and.w	r3, r3, #7
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d014      	beq.n	800d7d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f023 0307 	bic.w	r3, r3, #7
 800d7b0:	3308      	adds	r3, #8
 800d7b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f003 0307 	and.w	r3, r3, #7
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d00a      	beq.n	800d7d4 <pvPortMalloc+0x6c>
	__asm volatile
 800d7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7c2:	f383 8811 	msr	BASEPRI, r3
 800d7c6:	f3bf 8f6f 	isb	sy
 800d7ca:	f3bf 8f4f 	dsb	sy
 800d7ce:	617b      	str	r3, [r7, #20]
}
 800d7d0:	bf00      	nop
 800d7d2:	e7fe      	b.n	800d7d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d06e      	beq.n	800d8b8 <pvPortMalloc+0x150>
 800d7da:	4b45      	ldr	r3, [pc, #276]	; (800d8f0 <pvPortMalloc+0x188>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	687a      	ldr	r2, [r7, #4]
 800d7e0:	429a      	cmp	r2, r3
 800d7e2:	d869      	bhi.n	800d8b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d7e4:	4b43      	ldr	r3, [pc, #268]	; (800d8f4 <pvPortMalloc+0x18c>)
 800d7e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d7e8:	4b42      	ldr	r3, [pc, #264]	; (800d8f4 <pvPortMalloc+0x18c>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d7ee:	e004      	b.n	800d7fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	687a      	ldr	r2, [r7, #4]
 800d800:	429a      	cmp	r2, r3
 800d802:	d903      	bls.n	800d80c <pvPortMalloc+0xa4>
 800d804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d1f1      	bne.n	800d7f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d80c:	4b36      	ldr	r3, [pc, #216]	; (800d8e8 <pvPortMalloc+0x180>)
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d812:	429a      	cmp	r2, r3
 800d814:	d050      	beq.n	800d8b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d816:	6a3b      	ldr	r3, [r7, #32]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	2208      	movs	r2, #8
 800d81c:	4413      	add	r3, r2
 800d81e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d822:	681a      	ldr	r2, [r3, #0]
 800d824:	6a3b      	ldr	r3, [r7, #32]
 800d826:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d82a:	685a      	ldr	r2, [r3, #4]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	1ad2      	subs	r2, r2, r3
 800d830:	2308      	movs	r3, #8
 800d832:	005b      	lsls	r3, r3, #1
 800d834:	429a      	cmp	r2, r3
 800d836:	d91f      	bls.n	800d878 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	4413      	add	r3, r2
 800d83e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d840:	69bb      	ldr	r3, [r7, #24]
 800d842:	f003 0307 	and.w	r3, r3, #7
 800d846:	2b00      	cmp	r3, #0
 800d848:	d00a      	beq.n	800d860 <pvPortMalloc+0xf8>
	__asm volatile
 800d84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d84e:	f383 8811 	msr	BASEPRI, r3
 800d852:	f3bf 8f6f 	isb	sy
 800d856:	f3bf 8f4f 	dsb	sy
 800d85a:	613b      	str	r3, [r7, #16]
}
 800d85c:	bf00      	nop
 800d85e:	e7fe      	b.n	800d85e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d862:	685a      	ldr	r2, [r3, #4]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	1ad2      	subs	r2, r2, r3
 800d868:	69bb      	ldr	r3, [r7, #24]
 800d86a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d86c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d86e:	687a      	ldr	r2, [r7, #4]
 800d870:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d872:	69b8      	ldr	r0, [r7, #24]
 800d874:	f000 f908 	bl	800da88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d878:	4b1d      	ldr	r3, [pc, #116]	; (800d8f0 <pvPortMalloc+0x188>)
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	1ad3      	subs	r3, r2, r3
 800d882:	4a1b      	ldr	r2, [pc, #108]	; (800d8f0 <pvPortMalloc+0x188>)
 800d884:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d886:	4b1a      	ldr	r3, [pc, #104]	; (800d8f0 <pvPortMalloc+0x188>)
 800d888:	681a      	ldr	r2, [r3, #0]
 800d88a:	4b1b      	ldr	r3, [pc, #108]	; (800d8f8 <pvPortMalloc+0x190>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	429a      	cmp	r2, r3
 800d890:	d203      	bcs.n	800d89a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d892:	4b17      	ldr	r3, [pc, #92]	; (800d8f0 <pvPortMalloc+0x188>)
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	4a18      	ldr	r2, [pc, #96]	; (800d8f8 <pvPortMalloc+0x190>)
 800d898:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d89c:	685a      	ldr	r2, [r3, #4]
 800d89e:	4b13      	ldr	r3, [pc, #76]	; (800d8ec <pvPortMalloc+0x184>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	431a      	orrs	r2, r3
 800d8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d8ae:	4b13      	ldr	r3, [pc, #76]	; (800d8fc <pvPortMalloc+0x194>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	4a11      	ldr	r2, [pc, #68]	; (800d8fc <pvPortMalloc+0x194>)
 800d8b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d8b8:	f7fe fcae 	bl	800c218 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8bc:	69fb      	ldr	r3, [r7, #28]
 800d8be:	f003 0307 	and.w	r3, r3, #7
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d00a      	beq.n	800d8dc <pvPortMalloc+0x174>
	__asm volatile
 800d8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ca:	f383 8811 	msr	BASEPRI, r3
 800d8ce:	f3bf 8f6f 	isb	sy
 800d8d2:	f3bf 8f4f 	dsb	sy
 800d8d6:	60fb      	str	r3, [r7, #12]
}
 800d8d8:	bf00      	nop
 800d8da:	e7fe      	b.n	800d8da <pvPortMalloc+0x172>
	return pvReturn;
 800d8dc:	69fb      	ldr	r3, [r7, #28]
}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	3728      	adds	r7, #40	; 0x28
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}
 800d8e6:	bf00      	nop
 800d8e8:	20003604 	.word	0x20003604
 800d8ec:	20003618 	.word	0x20003618
 800d8f0:	20003608 	.word	0x20003608
 800d8f4:	200035fc 	.word	0x200035fc
 800d8f8:	2000360c 	.word	0x2000360c
 800d8fc:	20003610 	.word	0x20003610

0800d900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b086      	sub	sp, #24
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d04d      	beq.n	800d9ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d912:	2308      	movs	r3, #8
 800d914:	425b      	negs	r3, r3
 800d916:	697a      	ldr	r2, [r7, #20]
 800d918:	4413      	add	r3, r2
 800d91a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d91c:	697b      	ldr	r3, [r7, #20]
 800d91e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d920:	693b      	ldr	r3, [r7, #16]
 800d922:	685a      	ldr	r2, [r3, #4]
 800d924:	4b24      	ldr	r3, [pc, #144]	; (800d9b8 <vPortFree+0xb8>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4013      	ands	r3, r2
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d10a      	bne.n	800d944 <vPortFree+0x44>
	__asm volatile
 800d92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d932:	f383 8811 	msr	BASEPRI, r3
 800d936:	f3bf 8f6f 	isb	sy
 800d93a:	f3bf 8f4f 	dsb	sy
 800d93e:	60fb      	str	r3, [r7, #12]
}
 800d940:	bf00      	nop
 800d942:	e7fe      	b.n	800d942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d944:	693b      	ldr	r3, [r7, #16]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d00a      	beq.n	800d962 <vPortFree+0x62>
	__asm volatile
 800d94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d950:	f383 8811 	msr	BASEPRI, r3
 800d954:	f3bf 8f6f 	isb	sy
 800d958:	f3bf 8f4f 	dsb	sy
 800d95c:	60bb      	str	r3, [r7, #8]
}
 800d95e:	bf00      	nop
 800d960:	e7fe      	b.n	800d960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	685a      	ldr	r2, [r3, #4]
 800d966:	4b14      	ldr	r3, [pc, #80]	; (800d9b8 <vPortFree+0xb8>)
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4013      	ands	r3, r2
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d01e      	beq.n	800d9ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d970:	693b      	ldr	r3, [r7, #16]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d11a      	bne.n	800d9ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d978:	693b      	ldr	r3, [r7, #16]
 800d97a:	685a      	ldr	r2, [r3, #4]
 800d97c:	4b0e      	ldr	r3, [pc, #56]	; (800d9b8 <vPortFree+0xb8>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	43db      	mvns	r3, r3
 800d982:	401a      	ands	r2, r3
 800d984:	693b      	ldr	r3, [r7, #16]
 800d986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d988:	f7fe fc38 	bl	800c1fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	685a      	ldr	r2, [r3, #4]
 800d990:	4b0a      	ldr	r3, [pc, #40]	; (800d9bc <vPortFree+0xbc>)
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4413      	add	r3, r2
 800d996:	4a09      	ldr	r2, [pc, #36]	; (800d9bc <vPortFree+0xbc>)
 800d998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d99a:	6938      	ldr	r0, [r7, #16]
 800d99c:	f000 f874 	bl	800da88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d9a0:	4b07      	ldr	r3, [pc, #28]	; (800d9c0 <vPortFree+0xc0>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	4a06      	ldr	r2, [pc, #24]	; (800d9c0 <vPortFree+0xc0>)
 800d9a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d9aa:	f7fe fc35 	bl	800c218 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d9ae:	bf00      	nop
 800d9b0:	3718      	adds	r7, #24
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}
 800d9b6:	bf00      	nop
 800d9b8:	20003618 	.word	0x20003618
 800d9bc:	20003608 	.word	0x20003608
 800d9c0:	20003614 	.word	0x20003614

0800d9c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b085      	sub	sp, #20
 800d9c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d9ca:	f242 7310 	movw	r3, #10000	; 0x2710
 800d9ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d9d0:	4b27      	ldr	r3, [pc, #156]	; (800da70 <prvHeapInit+0xac>)
 800d9d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	f003 0307 	and.w	r3, r3, #7
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d00c      	beq.n	800d9f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	3307      	adds	r3, #7
 800d9e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f023 0307 	bic.w	r3, r3, #7
 800d9ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d9ec:	68ba      	ldr	r2, [r7, #8]
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	1ad3      	subs	r3, r2, r3
 800d9f2:	4a1f      	ldr	r2, [pc, #124]	; (800da70 <prvHeapInit+0xac>)
 800d9f4:	4413      	add	r3, r2
 800d9f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d9fc:	4a1d      	ldr	r2, [pc, #116]	; (800da74 <prvHeapInit+0xb0>)
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800da02:	4b1c      	ldr	r3, [pc, #112]	; (800da74 <prvHeapInit+0xb0>)
 800da04:	2200      	movs	r2, #0
 800da06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	68ba      	ldr	r2, [r7, #8]
 800da0c:	4413      	add	r3, r2
 800da0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800da10:	2208      	movs	r2, #8
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	1a9b      	subs	r3, r3, r2
 800da16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f023 0307 	bic.w	r3, r3, #7
 800da1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	4a15      	ldr	r2, [pc, #84]	; (800da78 <prvHeapInit+0xb4>)
 800da24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800da26:	4b14      	ldr	r3, [pc, #80]	; (800da78 <prvHeapInit+0xb4>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	2200      	movs	r2, #0
 800da2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800da2e:	4b12      	ldr	r3, [pc, #72]	; (800da78 <prvHeapInit+0xb4>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	2200      	movs	r2, #0
 800da34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	68fa      	ldr	r2, [r7, #12]
 800da3e:	1ad2      	subs	r2, r2, r3
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800da44:	4b0c      	ldr	r3, [pc, #48]	; (800da78 <prvHeapInit+0xb4>)
 800da46:	681a      	ldr	r2, [r3, #0]
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	4a0a      	ldr	r2, [pc, #40]	; (800da7c <prvHeapInit+0xb8>)
 800da52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	4a09      	ldr	r2, [pc, #36]	; (800da80 <prvHeapInit+0xbc>)
 800da5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800da5c:	4b09      	ldr	r3, [pc, #36]	; (800da84 <prvHeapInit+0xc0>)
 800da5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800da62:	601a      	str	r2, [r3, #0]
}
 800da64:	bf00      	nop
 800da66:	3714      	adds	r7, #20
 800da68:	46bd      	mov	sp, r7
 800da6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6e:	4770      	bx	lr
 800da70:	20000eec 	.word	0x20000eec
 800da74:	200035fc 	.word	0x200035fc
 800da78:	20003604 	.word	0x20003604
 800da7c:	2000360c 	.word	0x2000360c
 800da80:	20003608 	.word	0x20003608
 800da84:	20003618 	.word	0x20003618

0800da88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800da88:	b480      	push	{r7}
 800da8a:	b085      	sub	sp, #20
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800da90:	4b28      	ldr	r3, [pc, #160]	; (800db34 <prvInsertBlockIntoFreeList+0xac>)
 800da92:	60fb      	str	r3, [r7, #12]
 800da94:	e002      	b.n	800da9c <prvInsertBlockIntoFreeList+0x14>
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	60fb      	str	r3, [r7, #12]
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	687a      	ldr	r2, [r7, #4]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d8f7      	bhi.n	800da96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	685b      	ldr	r3, [r3, #4]
 800daae:	68ba      	ldr	r2, [r7, #8]
 800dab0:	4413      	add	r3, r2
 800dab2:	687a      	ldr	r2, [r7, #4]
 800dab4:	429a      	cmp	r2, r3
 800dab6:	d108      	bne.n	800daca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	685a      	ldr	r2, [r3, #4]
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	685b      	ldr	r3, [r3, #4]
 800dac0:	441a      	add	r2, r3
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	68ba      	ldr	r2, [r7, #8]
 800dad4:	441a      	add	r2, r3
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	429a      	cmp	r2, r3
 800dadc:	d118      	bne.n	800db10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681a      	ldr	r2, [r3, #0]
 800dae2:	4b15      	ldr	r3, [pc, #84]	; (800db38 <prvInsertBlockIntoFreeList+0xb0>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	429a      	cmp	r2, r3
 800dae8:	d00d      	beq.n	800db06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	685a      	ldr	r2, [r3, #4]
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	441a      	add	r2, r3
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	681a      	ldr	r2, [r3, #0]
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	601a      	str	r2, [r3, #0]
 800db04:	e008      	b.n	800db18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800db06:	4b0c      	ldr	r3, [pc, #48]	; (800db38 <prvInsertBlockIntoFreeList+0xb0>)
 800db08:	681a      	ldr	r2, [r3, #0]
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	601a      	str	r2, [r3, #0]
 800db0e:	e003      	b.n	800db18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681a      	ldr	r2, [r3, #0]
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800db18:	68fa      	ldr	r2, [r7, #12]
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	429a      	cmp	r2, r3
 800db1e:	d002      	beq.n	800db26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	687a      	ldr	r2, [r7, #4]
 800db24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db26:	bf00      	nop
 800db28:	3714      	adds	r7, #20
 800db2a:	46bd      	mov	sp, r7
 800db2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db30:	4770      	bx	lr
 800db32:	bf00      	nop
 800db34:	200035fc 	.word	0x200035fc
 800db38:	20003604 	.word	0x20003604

0800db3c <__errno>:
 800db3c:	4b01      	ldr	r3, [pc, #4]	; (800db44 <__errno+0x8>)
 800db3e:	6818      	ldr	r0, [r3, #0]
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	20000160 	.word	0x20000160

0800db48 <__libc_init_array>:
 800db48:	b570      	push	{r4, r5, r6, lr}
 800db4a:	4d0d      	ldr	r5, [pc, #52]	; (800db80 <__libc_init_array+0x38>)
 800db4c:	4c0d      	ldr	r4, [pc, #52]	; (800db84 <__libc_init_array+0x3c>)
 800db4e:	1b64      	subs	r4, r4, r5
 800db50:	10a4      	asrs	r4, r4, #2
 800db52:	2600      	movs	r6, #0
 800db54:	42a6      	cmp	r6, r4
 800db56:	d109      	bne.n	800db6c <__libc_init_array+0x24>
 800db58:	4d0b      	ldr	r5, [pc, #44]	; (800db88 <__libc_init_array+0x40>)
 800db5a:	4c0c      	ldr	r4, [pc, #48]	; (800db8c <__libc_init_array+0x44>)
 800db5c:	f002 f85e 	bl	800fc1c <_init>
 800db60:	1b64      	subs	r4, r4, r5
 800db62:	10a4      	asrs	r4, r4, #2
 800db64:	2600      	movs	r6, #0
 800db66:	42a6      	cmp	r6, r4
 800db68:	d105      	bne.n	800db76 <__libc_init_array+0x2e>
 800db6a:	bd70      	pop	{r4, r5, r6, pc}
 800db6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800db70:	4798      	blx	r3
 800db72:	3601      	adds	r6, #1
 800db74:	e7ee      	b.n	800db54 <__libc_init_array+0xc>
 800db76:	f855 3b04 	ldr.w	r3, [r5], #4
 800db7a:	4798      	blx	r3
 800db7c:	3601      	adds	r6, #1
 800db7e:	e7f2      	b.n	800db66 <__libc_init_array+0x1e>
 800db80:	08010178 	.word	0x08010178
 800db84:	08010178 	.word	0x08010178
 800db88:	08010178 	.word	0x08010178
 800db8c:	0801017c 	.word	0x0801017c

0800db90 <memcpy>:
 800db90:	440a      	add	r2, r1
 800db92:	4291      	cmp	r1, r2
 800db94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800db98:	d100      	bne.n	800db9c <memcpy+0xc>
 800db9a:	4770      	bx	lr
 800db9c:	b510      	push	{r4, lr}
 800db9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dba6:	4291      	cmp	r1, r2
 800dba8:	d1f9      	bne.n	800db9e <memcpy+0xe>
 800dbaa:	bd10      	pop	{r4, pc}

0800dbac <memset>:
 800dbac:	4402      	add	r2, r0
 800dbae:	4603      	mov	r3, r0
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d100      	bne.n	800dbb6 <memset+0xa>
 800dbb4:	4770      	bx	lr
 800dbb6:	f803 1b01 	strb.w	r1, [r3], #1
 800dbba:	e7f9      	b.n	800dbb0 <memset+0x4>

0800dbbc <iprintf>:
 800dbbc:	b40f      	push	{r0, r1, r2, r3}
 800dbbe:	4b0a      	ldr	r3, [pc, #40]	; (800dbe8 <iprintf+0x2c>)
 800dbc0:	b513      	push	{r0, r1, r4, lr}
 800dbc2:	681c      	ldr	r4, [r3, #0]
 800dbc4:	b124      	cbz	r4, 800dbd0 <iprintf+0x14>
 800dbc6:	69a3      	ldr	r3, [r4, #24]
 800dbc8:	b913      	cbnz	r3, 800dbd0 <iprintf+0x14>
 800dbca:	4620      	mov	r0, r4
 800dbcc:	f000 fa5e 	bl	800e08c <__sinit>
 800dbd0:	ab05      	add	r3, sp, #20
 800dbd2:	9a04      	ldr	r2, [sp, #16]
 800dbd4:	68a1      	ldr	r1, [r4, #8]
 800dbd6:	9301      	str	r3, [sp, #4]
 800dbd8:	4620      	mov	r0, r4
 800dbda:	f000 fc2f 	bl	800e43c <_vfiprintf_r>
 800dbde:	b002      	add	sp, #8
 800dbe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbe4:	b004      	add	sp, #16
 800dbe6:	4770      	bx	lr
 800dbe8:	20000160 	.word	0x20000160

0800dbec <_puts_r>:
 800dbec:	b570      	push	{r4, r5, r6, lr}
 800dbee:	460e      	mov	r6, r1
 800dbf0:	4605      	mov	r5, r0
 800dbf2:	b118      	cbz	r0, 800dbfc <_puts_r+0x10>
 800dbf4:	6983      	ldr	r3, [r0, #24]
 800dbf6:	b90b      	cbnz	r3, 800dbfc <_puts_r+0x10>
 800dbf8:	f000 fa48 	bl	800e08c <__sinit>
 800dbfc:	69ab      	ldr	r3, [r5, #24]
 800dbfe:	68ac      	ldr	r4, [r5, #8]
 800dc00:	b913      	cbnz	r3, 800dc08 <_puts_r+0x1c>
 800dc02:	4628      	mov	r0, r5
 800dc04:	f000 fa42 	bl	800e08c <__sinit>
 800dc08:	4b2c      	ldr	r3, [pc, #176]	; (800dcbc <_puts_r+0xd0>)
 800dc0a:	429c      	cmp	r4, r3
 800dc0c:	d120      	bne.n	800dc50 <_puts_r+0x64>
 800dc0e:	686c      	ldr	r4, [r5, #4]
 800dc10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc12:	07db      	lsls	r3, r3, #31
 800dc14:	d405      	bmi.n	800dc22 <_puts_r+0x36>
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	0598      	lsls	r0, r3, #22
 800dc1a:	d402      	bmi.n	800dc22 <_puts_r+0x36>
 800dc1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc1e:	f000 fad3 	bl	800e1c8 <__retarget_lock_acquire_recursive>
 800dc22:	89a3      	ldrh	r3, [r4, #12]
 800dc24:	0719      	lsls	r1, r3, #28
 800dc26:	d51d      	bpl.n	800dc64 <_puts_r+0x78>
 800dc28:	6923      	ldr	r3, [r4, #16]
 800dc2a:	b1db      	cbz	r3, 800dc64 <_puts_r+0x78>
 800dc2c:	3e01      	subs	r6, #1
 800dc2e:	68a3      	ldr	r3, [r4, #8]
 800dc30:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc34:	3b01      	subs	r3, #1
 800dc36:	60a3      	str	r3, [r4, #8]
 800dc38:	bb39      	cbnz	r1, 800dc8a <_puts_r+0x9e>
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	da38      	bge.n	800dcb0 <_puts_r+0xc4>
 800dc3e:	4622      	mov	r2, r4
 800dc40:	210a      	movs	r1, #10
 800dc42:	4628      	mov	r0, r5
 800dc44:	f000 f848 	bl	800dcd8 <__swbuf_r>
 800dc48:	3001      	adds	r0, #1
 800dc4a:	d011      	beq.n	800dc70 <_puts_r+0x84>
 800dc4c:	250a      	movs	r5, #10
 800dc4e:	e011      	b.n	800dc74 <_puts_r+0x88>
 800dc50:	4b1b      	ldr	r3, [pc, #108]	; (800dcc0 <_puts_r+0xd4>)
 800dc52:	429c      	cmp	r4, r3
 800dc54:	d101      	bne.n	800dc5a <_puts_r+0x6e>
 800dc56:	68ac      	ldr	r4, [r5, #8]
 800dc58:	e7da      	b.n	800dc10 <_puts_r+0x24>
 800dc5a:	4b1a      	ldr	r3, [pc, #104]	; (800dcc4 <_puts_r+0xd8>)
 800dc5c:	429c      	cmp	r4, r3
 800dc5e:	bf08      	it	eq
 800dc60:	68ec      	ldreq	r4, [r5, #12]
 800dc62:	e7d5      	b.n	800dc10 <_puts_r+0x24>
 800dc64:	4621      	mov	r1, r4
 800dc66:	4628      	mov	r0, r5
 800dc68:	f000 f888 	bl	800dd7c <__swsetup_r>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d0dd      	beq.n	800dc2c <_puts_r+0x40>
 800dc70:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800dc74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc76:	07da      	lsls	r2, r3, #31
 800dc78:	d405      	bmi.n	800dc86 <_puts_r+0x9a>
 800dc7a:	89a3      	ldrh	r3, [r4, #12]
 800dc7c:	059b      	lsls	r3, r3, #22
 800dc7e:	d402      	bmi.n	800dc86 <_puts_r+0x9a>
 800dc80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc82:	f000 faa2 	bl	800e1ca <__retarget_lock_release_recursive>
 800dc86:	4628      	mov	r0, r5
 800dc88:	bd70      	pop	{r4, r5, r6, pc}
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	da04      	bge.n	800dc98 <_puts_r+0xac>
 800dc8e:	69a2      	ldr	r2, [r4, #24]
 800dc90:	429a      	cmp	r2, r3
 800dc92:	dc06      	bgt.n	800dca2 <_puts_r+0xb6>
 800dc94:	290a      	cmp	r1, #10
 800dc96:	d004      	beq.n	800dca2 <_puts_r+0xb6>
 800dc98:	6823      	ldr	r3, [r4, #0]
 800dc9a:	1c5a      	adds	r2, r3, #1
 800dc9c:	6022      	str	r2, [r4, #0]
 800dc9e:	7019      	strb	r1, [r3, #0]
 800dca0:	e7c5      	b.n	800dc2e <_puts_r+0x42>
 800dca2:	4622      	mov	r2, r4
 800dca4:	4628      	mov	r0, r5
 800dca6:	f000 f817 	bl	800dcd8 <__swbuf_r>
 800dcaa:	3001      	adds	r0, #1
 800dcac:	d1bf      	bne.n	800dc2e <_puts_r+0x42>
 800dcae:	e7df      	b.n	800dc70 <_puts_r+0x84>
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	250a      	movs	r5, #10
 800dcb4:	1c5a      	adds	r2, r3, #1
 800dcb6:	6022      	str	r2, [r4, #0]
 800dcb8:	701d      	strb	r5, [r3, #0]
 800dcba:	e7db      	b.n	800dc74 <_puts_r+0x88>
 800dcbc:	0800ff24 	.word	0x0800ff24
 800dcc0:	0800ff44 	.word	0x0800ff44
 800dcc4:	0800ff04 	.word	0x0800ff04

0800dcc8 <puts>:
 800dcc8:	4b02      	ldr	r3, [pc, #8]	; (800dcd4 <puts+0xc>)
 800dcca:	4601      	mov	r1, r0
 800dccc:	6818      	ldr	r0, [r3, #0]
 800dcce:	f7ff bf8d 	b.w	800dbec <_puts_r>
 800dcd2:	bf00      	nop
 800dcd4:	20000160 	.word	0x20000160

0800dcd8 <__swbuf_r>:
 800dcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcda:	460e      	mov	r6, r1
 800dcdc:	4614      	mov	r4, r2
 800dcde:	4605      	mov	r5, r0
 800dce0:	b118      	cbz	r0, 800dcea <__swbuf_r+0x12>
 800dce2:	6983      	ldr	r3, [r0, #24]
 800dce4:	b90b      	cbnz	r3, 800dcea <__swbuf_r+0x12>
 800dce6:	f000 f9d1 	bl	800e08c <__sinit>
 800dcea:	4b21      	ldr	r3, [pc, #132]	; (800dd70 <__swbuf_r+0x98>)
 800dcec:	429c      	cmp	r4, r3
 800dcee:	d12b      	bne.n	800dd48 <__swbuf_r+0x70>
 800dcf0:	686c      	ldr	r4, [r5, #4]
 800dcf2:	69a3      	ldr	r3, [r4, #24]
 800dcf4:	60a3      	str	r3, [r4, #8]
 800dcf6:	89a3      	ldrh	r3, [r4, #12]
 800dcf8:	071a      	lsls	r2, r3, #28
 800dcfa:	d52f      	bpl.n	800dd5c <__swbuf_r+0x84>
 800dcfc:	6923      	ldr	r3, [r4, #16]
 800dcfe:	b36b      	cbz	r3, 800dd5c <__swbuf_r+0x84>
 800dd00:	6923      	ldr	r3, [r4, #16]
 800dd02:	6820      	ldr	r0, [r4, #0]
 800dd04:	1ac0      	subs	r0, r0, r3
 800dd06:	6963      	ldr	r3, [r4, #20]
 800dd08:	b2f6      	uxtb	r6, r6
 800dd0a:	4283      	cmp	r3, r0
 800dd0c:	4637      	mov	r7, r6
 800dd0e:	dc04      	bgt.n	800dd1a <__swbuf_r+0x42>
 800dd10:	4621      	mov	r1, r4
 800dd12:	4628      	mov	r0, r5
 800dd14:	f000 f926 	bl	800df64 <_fflush_r>
 800dd18:	bb30      	cbnz	r0, 800dd68 <__swbuf_r+0x90>
 800dd1a:	68a3      	ldr	r3, [r4, #8]
 800dd1c:	3b01      	subs	r3, #1
 800dd1e:	60a3      	str	r3, [r4, #8]
 800dd20:	6823      	ldr	r3, [r4, #0]
 800dd22:	1c5a      	adds	r2, r3, #1
 800dd24:	6022      	str	r2, [r4, #0]
 800dd26:	701e      	strb	r6, [r3, #0]
 800dd28:	6963      	ldr	r3, [r4, #20]
 800dd2a:	3001      	adds	r0, #1
 800dd2c:	4283      	cmp	r3, r0
 800dd2e:	d004      	beq.n	800dd3a <__swbuf_r+0x62>
 800dd30:	89a3      	ldrh	r3, [r4, #12]
 800dd32:	07db      	lsls	r3, r3, #31
 800dd34:	d506      	bpl.n	800dd44 <__swbuf_r+0x6c>
 800dd36:	2e0a      	cmp	r6, #10
 800dd38:	d104      	bne.n	800dd44 <__swbuf_r+0x6c>
 800dd3a:	4621      	mov	r1, r4
 800dd3c:	4628      	mov	r0, r5
 800dd3e:	f000 f911 	bl	800df64 <_fflush_r>
 800dd42:	b988      	cbnz	r0, 800dd68 <__swbuf_r+0x90>
 800dd44:	4638      	mov	r0, r7
 800dd46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd48:	4b0a      	ldr	r3, [pc, #40]	; (800dd74 <__swbuf_r+0x9c>)
 800dd4a:	429c      	cmp	r4, r3
 800dd4c:	d101      	bne.n	800dd52 <__swbuf_r+0x7a>
 800dd4e:	68ac      	ldr	r4, [r5, #8]
 800dd50:	e7cf      	b.n	800dcf2 <__swbuf_r+0x1a>
 800dd52:	4b09      	ldr	r3, [pc, #36]	; (800dd78 <__swbuf_r+0xa0>)
 800dd54:	429c      	cmp	r4, r3
 800dd56:	bf08      	it	eq
 800dd58:	68ec      	ldreq	r4, [r5, #12]
 800dd5a:	e7ca      	b.n	800dcf2 <__swbuf_r+0x1a>
 800dd5c:	4621      	mov	r1, r4
 800dd5e:	4628      	mov	r0, r5
 800dd60:	f000 f80c 	bl	800dd7c <__swsetup_r>
 800dd64:	2800      	cmp	r0, #0
 800dd66:	d0cb      	beq.n	800dd00 <__swbuf_r+0x28>
 800dd68:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800dd6c:	e7ea      	b.n	800dd44 <__swbuf_r+0x6c>
 800dd6e:	bf00      	nop
 800dd70:	0800ff24 	.word	0x0800ff24
 800dd74:	0800ff44 	.word	0x0800ff44
 800dd78:	0800ff04 	.word	0x0800ff04

0800dd7c <__swsetup_r>:
 800dd7c:	4b32      	ldr	r3, [pc, #200]	; (800de48 <__swsetup_r+0xcc>)
 800dd7e:	b570      	push	{r4, r5, r6, lr}
 800dd80:	681d      	ldr	r5, [r3, #0]
 800dd82:	4606      	mov	r6, r0
 800dd84:	460c      	mov	r4, r1
 800dd86:	b125      	cbz	r5, 800dd92 <__swsetup_r+0x16>
 800dd88:	69ab      	ldr	r3, [r5, #24]
 800dd8a:	b913      	cbnz	r3, 800dd92 <__swsetup_r+0x16>
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	f000 f97d 	bl	800e08c <__sinit>
 800dd92:	4b2e      	ldr	r3, [pc, #184]	; (800de4c <__swsetup_r+0xd0>)
 800dd94:	429c      	cmp	r4, r3
 800dd96:	d10f      	bne.n	800ddb8 <__swsetup_r+0x3c>
 800dd98:	686c      	ldr	r4, [r5, #4]
 800dd9a:	89a3      	ldrh	r3, [r4, #12]
 800dd9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dda0:	0719      	lsls	r1, r3, #28
 800dda2:	d42c      	bmi.n	800ddfe <__swsetup_r+0x82>
 800dda4:	06dd      	lsls	r5, r3, #27
 800dda6:	d411      	bmi.n	800ddcc <__swsetup_r+0x50>
 800dda8:	2309      	movs	r3, #9
 800ddaa:	6033      	str	r3, [r6, #0]
 800ddac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ddb0:	81a3      	strh	r3, [r4, #12]
 800ddb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddb6:	e03e      	b.n	800de36 <__swsetup_r+0xba>
 800ddb8:	4b25      	ldr	r3, [pc, #148]	; (800de50 <__swsetup_r+0xd4>)
 800ddba:	429c      	cmp	r4, r3
 800ddbc:	d101      	bne.n	800ddc2 <__swsetup_r+0x46>
 800ddbe:	68ac      	ldr	r4, [r5, #8]
 800ddc0:	e7eb      	b.n	800dd9a <__swsetup_r+0x1e>
 800ddc2:	4b24      	ldr	r3, [pc, #144]	; (800de54 <__swsetup_r+0xd8>)
 800ddc4:	429c      	cmp	r4, r3
 800ddc6:	bf08      	it	eq
 800ddc8:	68ec      	ldreq	r4, [r5, #12]
 800ddca:	e7e6      	b.n	800dd9a <__swsetup_r+0x1e>
 800ddcc:	0758      	lsls	r0, r3, #29
 800ddce:	d512      	bpl.n	800ddf6 <__swsetup_r+0x7a>
 800ddd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ddd2:	b141      	cbz	r1, 800dde6 <__swsetup_r+0x6a>
 800ddd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ddd8:	4299      	cmp	r1, r3
 800ddda:	d002      	beq.n	800dde2 <__swsetup_r+0x66>
 800dddc:	4630      	mov	r0, r6
 800ddde:	f000 fa59 	bl	800e294 <_free_r>
 800dde2:	2300      	movs	r3, #0
 800dde4:	6363      	str	r3, [r4, #52]	; 0x34
 800dde6:	89a3      	ldrh	r3, [r4, #12]
 800dde8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ddec:	81a3      	strh	r3, [r4, #12]
 800ddee:	2300      	movs	r3, #0
 800ddf0:	6063      	str	r3, [r4, #4]
 800ddf2:	6923      	ldr	r3, [r4, #16]
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	89a3      	ldrh	r3, [r4, #12]
 800ddf8:	f043 0308 	orr.w	r3, r3, #8
 800ddfc:	81a3      	strh	r3, [r4, #12]
 800ddfe:	6923      	ldr	r3, [r4, #16]
 800de00:	b94b      	cbnz	r3, 800de16 <__swsetup_r+0x9a>
 800de02:	89a3      	ldrh	r3, [r4, #12]
 800de04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800de08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de0c:	d003      	beq.n	800de16 <__swsetup_r+0x9a>
 800de0e:	4621      	mov	r1, r4
 800de10:	4630      	mov	r0, r6
 800de12:	f000 f9ff 	bl	800e214 <__smakebuf_r>
 800de16:	89a0      	ldrh	r0, [r4, #12]
 800de18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de1c:	f010 0301 	ands.w	r3, r0, #1
 800de20:	d00a      	beq.n	800de38 <__swsetup_r+0xbc>
 800de22:	2300      	movs	r3, #0
 800de24:	60a3      	str	r3, [r4, #8]
 800de26:	6963      	ldr	r3, [r4, #20]
 800de28:	425b      	negs	r3, r3
 800de2a:	61a3      	str	r3, [r4, #24]
 800de2c:	6923      	ldr	r3, [r4, #16]
 800de2e:	b943      	cbnz	r3, 800de42 <__swsetup_r+0xc6>
 800de30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800de34:	d1ba      	bne.n	800ddac <__swsetup_r+0x30>
 800de36:	bd70      	pop	{r4, r5, r6, pc}
 800de38:	0781      	lsls	r1, r0, #30
 800de3a:	bf58      	it	pl
 800de3c:	6963      	ldrpl	r3, [r4, #20]
 800de3e:	60a3      	str	r3, [r4, #8]
 800de40:	e7f4      	b.n	800de2c <__swsetup_r+0xb0>
 800de42:	2000      	movs	r0, #0
 800de44:	e7f7      	b.n	800de36 <__swsetup_r+0xba>
 800de46:	bf00      	nop
 800de48:	20000160 	.word	0x20000160
 800de4c:	0800ff24 	.word	0x0800ff24
 800de50:	0800ff44 	.word	0x0800ff44
 800de54:	0800ff04 	.word	0x0800ff04

0800de58 <__sflush_r>:
 800de58:	898a      	ldrh	r2, [r1, #12]
 800de5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de5e:	4605      	mov	r5, r0
 800de60:	0710      	lsls	r0, r2, #28
 800de62:	460c      	mov	r4, r1
 800de64:	d458      	bmi.n	800df18 <__sflush_r+0xc0>
 800de66:	684b      	ldr	r3, [r1, #4]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	dc05      	bgt.n	800de78 <__sflush_r+0x20>
 800de6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800de6e:	2b00      	cmp	r3, #0
 800de70:	dc02      	bgt.n	800de78 <__sflush_r+0x20>
 800de72:	2000      	movs	r0, #0
 800de74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800de7a:	2e00      	cmp	r6, #0
 800de7c:	d0f9      	beq.n	800de72 <__sflush_r+0x1a>
 800de7e:	2300      	movs	r3, #0
 800de80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800de84:	682f      	ldr	r7, [r5, #0]
 800de86:	602b      	str	r3, [r5, #0]
 800de88:	d032      	beq.n	800def0 <__sflush_r+0x98>
 800de8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800de8c:	89a3      	ldrh	r3, [r4, #12]
 800de8e:	075a      	lsls	r2, r3, #29
 800de90:	d505      	bpl.n	800de9e <__sflush_r+0x46>
 800de92:	6863      	ldr	r3, [r4, #4]
 800de94:	1ac0      	subs	r0, r0, r3
 800de96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800de98:	b10b      	cbz	r3, 800de9e <__sflush_r+0x46>
 800de9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800de9c:	1ac0      	subs	r0, r0, r3
 800de9e:	2300      	movs	r3, #0
 800dea0:	4602      	mov	r2, r0
 800dea2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dea4:	6a21      	ldr	r1, [r4, #32]
 800dea6:	4628      	mov	r0, r5
 800dea8:	47b0      	blx	r6
 800deaa:	1c43      	adds	r3, r0, #1
 800deac:	89a3      	ldrh	r3, [r4, #12]
 800deae:	d106      	bne.n	800debe <__sflush_r+0x66>
 800deb0:	6829      	ldr	r1, [r5, #0]
 800deb2:	291d      	cmp	r1, #29
 800deb4:	d82c      	bhi.n	800df10 <__sflush_r+0xb8>
 800deb6:	4a2a      	ldr	r2, [pc, #168]	; (800df60 <__sflush_r+0x108>)
 800deb8:	40ca      	lsrs	r2, r1
 800deba:	07d6      	lsls	r6, r2, #31
 800debc:	d528      	bpl.n	800df10 <__sflush_r+0xb8>
 800debe:	2200      	movs	r2, #0
 800dec0:	6062      	str	r2, [r4, #4]
 800dec2:	04d9      	lsls	r1, r3, #19
 800dec4:	6922      	ldr	r2, [r4, #16]
 800dec6:	6022      	str	r2, [r4, #0]
 800dec8:	d504      	bpl.n	800ded4 <__sflush_r+0x7c>
 800deca:	1c42      	adds	r2, r0, #1
 800decc:	d101      	bne.n	800ded2 <__sflush_r+0x7a>
 800dece:	682b      	ldr	r3, [r5, #0]
 800ded0:	b903      	cbnz	r3, 800ded4 <__sflush_r+0x7c>
 800ded2:	6560      	str	r0, [r4, #84]	; 0x54
 800ded4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ded6:	602f      	str	r7, [r5, #0]
 800ded8:	2900      	cmp	r1, #0
 800deda:	d0ca      	beq.n	800de72 <__sflush_r+0x1a>
 800dedc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dee0:	4299      	cmp	r1, r3
 800dee2:	d002      	beq.n	800deea <__sflush_r+0x92>
 800dee4:	4628      	mov	r0, r5
 800dee6:	f000 f9d5 	bl	800e294 <_free_r>
 800deea:	2000      	movs	r0, #0
 800deec:	6360      	str	r0, [r4, #52]	; 0x34
 800deee:	e7c1      	b.n	800de74 <__sflush_r+0x1c>
 800def0:	6a21      	ldr	r1, [r4, #32]
 800def2:	2301      	movs	r3, #1
 800def4:	4628      	mov	r0, r5
 800def6:	47b0      	blx	r6
 800def8:	1c41      	adds	r1, r0, #1
 800defa:	d1c7      	bne.n	800de8c <__sflush_r+0x34>
 800defc:	682b      	ldr	r3, [r5, #0]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d0c4      	beq.n	800de8c <__sflush_r+0x34>
 800df02:	2b1d      	cmp	r3, #29
 800df04:	d001      	beq.n	800df0a <__sflush_r+0xb2>
 800df06:	2b16      	cmp	r3, #22
 800df08:	d101      	bne.n	800df0e <__sflush_r+0xb6>
 800df0a:	602f      	str	r7, [r5, #0]
 800df0c:	e7b1      	b.n	800de72 <__sflush_r+0x1a>
 800df0e:	89a3      	ldrh	r3, [r4, #12]
 800df10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df14:	81a3      	strh	r3, [r4, #12]
 800df16:	e7ad      	b.n	800de74 <__sflush_r+0x1c>
 800df18:	690f      	ldr	r7, [r1, #16]
 800df1a:	2f00      	cmp	r7, #0
 800df1c:	d0a9      	beq.n	800de72 <__sflush_r+0x1a>
 800df1e:	0793      	lsls	r3, r2, #30
 800df20:	680e      	ldr	r6, [r1, #0]
 800df22:	bf08      	it	eq
 800df24:	694b      	ldreq	r3, [r1, #20]
 800df26:	600f      	str	r7, [r1, #0]
 800df28:	bf18      	it	ne
 800df2a:	2300      	movne	r3, #0
 800df2c:	eba6 0807 	sub.w	r8, r6, r7
 800df30:	608b      	str	r3, [r1, #8]
 800df32:	f1b8 0f00 	cmp.w	r8, #0
 800df36:	dd9c      	ble.n	800de72 <__sflush_r+0x1a>
 800df38:	6a21      	ldr	r1, [r4, #32]
 800df3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800df3c:	4643      	mov	r3, r8
 800df3e:	463a      	mov	r2, r7
 800df40:	4628      	mov	r0, r5
 800df42:	47b0      	blx	r6
 800df44:	2800      	cmp	r0, #0
 800df46:	dc06      	bgt.n	800df56 <__sflush_r+0xfe>
 800df48:	89a3      	ldrh	r3, [r4, #12]
 800df4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df4e:	81a3      	strh	r3, [r4, #12]
 800df50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df54:	e78e      	b.n	800de74 <__sflush_r+0x1c>
 800df56:	4407      	add	r7, r0
 800df58:	eba8 0800 	sub.w	r8, r8, r0
 800df5c:	e7e9      	b.n	800df32 <__sflush_r+0xda>
 800df5e:	bf00      	nop
 800df60:	20400001 	.word	0x20400001

0800df64 <_fflush_r>:
 800df64:	b538      	push	{r3, r4, r5, lr}
 800df66:	690b      	ldr	r3, [r1, #16]
 800df68:	4605      	mov	r5, r0
 800df6a:	460c      	mov	r4, r1
 800df6c:	b913      	cbnz	r3, 800df74 <_fflush_r+0x10>
 800df6e:	2500      	movs	r5, #0
 800df70:	4628      	mov	r0, r5
 800df72:	bd38      	pop	{r3, r4, r5, pc}
 800df74:	b118      	cbz	r0, 800df7e <_fflush_r+0x1a>
 800df76:	6983      	ldr	r3, [r0, #24]
 800df78:	b90b      	cbnz	r3, 800df7e <_fflush_r+0x1a>
 800df7a:	f000 f887 	bl	800e08c <__sinit>
 800df7e:	4b14      	ldr	r3, [pc, #80]	; (800dfd0 <_fflush_r+0x6c>)
 800df80:	429c      	cmp	r4, r3
 800df82:	d11b      	bne.n	800dfbc <_fflush_r+0x58>
 800df84:	686c      	ldr	r4, [r5, #4]
 800df86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d0ef      	beq.n	800df6e <_fflush_r+0xa>
 800df8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800df90:	07d0      	lsls	r0, r2, #31
 800df92:	d404      	bmi.n	800df9e <_fflush_r+0x3a>
 800df94:	0599      	lsls	r1, r3, #22
 800df96:	d402      	bmi.n	800df9e <_fflush_r+0x3a>
 800df98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df9a:	f000 f915 	bl	800e1c8 <__retarget_lock_acquire_recursive>
 800df9e:	4628      	mov	r0, r5
 800dfa0:	4621      	mov	r1, r4
 800dfa2:	f7ff ff59 	bl	800de58 <__sflush_r>
 800dfa6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dfa8:	07da      	lsls	r2, r3, #31
 800dfaa:	4605      	mov	r5, r0
 800dfac:	d4e0      	bmi.n	800df70 <_fflush_r+0xc>
 800dfae:	89a3      	ldrh	r3, [r4, #12]
 800dfb0:	059b      	lsls	r3, r3, #22
 800dfb2:	d4dd      	bmi.n	800df70 <_fflush_r+0xc>
 800dfb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfb6:	f000 f908 	bl	800e1ca <__retarget_lock_release_recursive>
 800dfba:	e7d9      	b.n	800df70 <_fflush_r+0xc>
 800dfbc:	4b05      	ldr	r3, [pc, #20]	; (800dfd4 <_fflush_r+0x70>)
 800dfbe:	429c      	cmp	r4, r3
 800dfc0:	d101      	bne.n	800dfc6 <_fflush_r+0x62>
 800dfc2:	68ac      	ldr	r4, [r5, #8]
 800dfc4:	e7df      	b.n	800df86 <_fflush_r+0x22>
 800dfc6:	4b04      	ldr	r3, [pc, #16]	; (800dfd8 <_fflush_r+0x74>)
 800dfc8:	429c      	cmp	r4, r3
 800dfca:	bf08      	it	eq
 800dfcc:	68ec      	ldreq	r4, [r5, #12]
 800dfce:	e7da      	b.n	800df86 <_fflush_r+0x22>
 800dfd0:	0800ff24 	.word	0x0800ff24
 800dfd4:	0800ff44 	.word	0x0800ff44
 800dfd8:	0800ff04 	.word	0x0800ff04

0800dfdc <std>:
 800dfdc:	2300      	movs	r3, #0
 800dfde:	b510      	push	{r4, lr}
 800dfe0:	4604      	mov	r4, r0
 800dfe2:	e9c0 3300 	strd	r3, r3, [r0]
 800dfe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dfea:	6083      	str	r3, [r0, #8]
 800dfec:	8181      	strh	r1, [r0, #12]
 800dfee:	6643      	str	r3, [r0, #100]	; 0x64
 800dff0:	81c2      	strh	r2, [r0, #14]
 800dff2:	6183      	str	r3, [r0, #24]
 800dff4:	4619      	mov	r1, r3
 800dff6:	2208      	movs	r2, #8
 800dff8:	305c      	adds	r0, #92	; 0x5c
 800dffa:	f7ff fdd7 	bl	800dbac <memset>
 800dffe:	4b05      	ldr	r3, [pc, #20]	; (800e014 <std+0x38>)
 800e000:	6263      	str	r3, [r4, #36]	; 0x24
 800e002:	4b05      	ldr	r3, [pc, #20]	; (800e018 <std+0x3c>)
 800e004:	62a3      	str	r3, [r4, #40]	; 0x28
 800e006:	4b05      	ldr	r3, [pc, #20]	; (800e01c <std+0x40>)
 800e008:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e00a:	4b05      	ldr	r3, [pc, #20]	; (800e020 <std+0x44>)
 800e00c:	6224      	str	r4, [r4, #32]
 800e00e:	6323      	str	r3, [r4, #48]	; 0x30
 800e010:	bd10      	pop	{r4, pc}
 800e012:	bf00      	nop
 800e014:	0800e9e5 	.word	0x0800e9e5
 800e018:	0800ea07 	.word	0x0800ea07
 800e01c:	0800ea3f 	.word	0x0800ea3f
 800e020:	0800ea63 	.word	0x0800ea63

0800e024 <_cleanup_r>:
 800e024:	4901      	ldr	r1, [pc, #4]	; (800e02c <_cleanup_r+0x8>)
 800e026:	f000 b8af 	b.w	800e188 <_fwalk_reent>
 800e02a:	bf00      	nop
 800e02c:	0800df65 	.word	0x0800df65

0800e030 <__sfmoreglue>:
 800e030:	b570      	push	{r4, r5, r6, lr}
 800e032:	1e4a      	subs	r2, r1, #1
 800e034:	2568      	movs	r5, #104	; 0x68
 800e036:	4355      	muls	r5, r2
 800e038:	460e      	mov	r6, r1
 800e03a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e03e:	f000 f979 	bl	800e334 <_malloc_r>
 800e042:	4604      	mov	r4, r0
 800e044:	b140      	cbz	r0, 800e058 <__sfmoreglue+0x28>
 800e046:	2100      	movs	r1, #0
 800e048:	e9c0 1600 	strd	r1, r6, [r0]
 800e04c:	300c      	adds	r0, #12
 800e04e:	60a0      	str	r0, [r4, #8]
 800e050:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e054:	f7ff fdaa 	bl	800dbac <memset>
 800e058:	4620      	mov	r0, r4
 800e05a:	bd70      	pop	{r4, r5, r6, pc}

0800e05c <__sfp_lock_acquire>:
 800e05c:	4801      	ldr	r0, [pc, #4]	; (800e064 <__sfp_lock_acquire+0x8>)
 800e05e:	f000 b8b3 	b.w	800e1c8 <__retarget_lock_acquire_recursive>
 800e062:	bf00      	nop
 800e064:	20010524 	.word	0x20010524

0800e068 <__sfp_lock_release>:
 800e068:	4801      	ldr	r0, [pc, #4]	; (800e070 <__sfp_lock_release+0x8>)
 800e06a:	f000 b8ae 	b.w	800e1ca <__retarget_lock_release_recursive>
 800e06e:	bf00      	nop
 800e070:	20010524 	.word	0x20010524

0800e074 <__sinit_lock_acquire>:
 800e074:	4801      	ldr	r0, [pc, #4]	; (800e07c <__sinit_lock_acquire+0x8>)
 800e076:	f000 b8a7 	b.w	800e1c8 <__retarget_lock_acquire_recursive>
 800e07a:	bf00      	nop
 800e07c:	2001051f 	.word	0x2001051f

0800e080 <__sinit_lock_release>:
 800e080:	4801      	ldr	r0, [pc, #4]	; (800e088 <__sinit_lock_release+0x8>)
 800e082:	f000 b8a2 	b.w	800e1ca <__retarget_lock_release_recursive>
 800e086:	bf00      	nop
 800e088:	2001051f 	.word	0x2001051f

0800e08c <__sinit>:
 800e08c:	b510      	push	{r4, lr}
 800e08e:	4604      	mov	r4, r0
 800e090:	f7ff fff0 	bl	800e074 <__sinit_lock_acquire>
 800e094:	69a3      	ldr	r3, [r4, #24]
 800e096:	b11b      	cbz	r3, 800e0a0 <__sinit+0x14>
 800e098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e09c:	f7ff bff0 	b.w	800e080 <__sinit_lock_release>
 800e0a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e0a4:	6523      	str	r3, [r4, #80]	; 0x50
 800e0a6:	4b13      	ldr	r3, [pc, #76]	; (800e0f4 <__sinit+0x68>)
 800e0a8:	4a13      	ldr	r2, [pc, #76]	; (800e0f8 <__sinit+0x6c>)
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800e0ae:	42a3      	cmp	r3, r4
 800e0b0:	bf04      	itt	eq
 800e0b2:	2301      	moveq	r3, #1
 800e0b4:	61a3      	streq	r3, [r4, #24]
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	f000 f820 	bl	800e0fc <__sfp>
 800e0bc:	6060      	str	r0, [r4, #4]
 800e0be:	4620      	mov	r0, r4
 800e0c0:	f000 f81c 	bl	800e0fc <__sfp>
 800e0c4:	60a0      	str	r0, [r4, #8]
 800e0c6:	4620      	mov	r0, r4
 800e0c8:	f000 f818 	bl	800e0fc <__sfp>
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	60e0      	str	r0, [r4, #12]
 800e0d0:	2104      	movs	r1, #4
 800e0d2:	6860      	ldr	r0, [r4, #4]
 800e0d4:	f7ff ff82 	bl	800dfdc <std>
 800e0d8:	68a0      	ldr	r0, [r4, #8]
 800e0da:	2201      	movs	r2, #1
 800e0dc:	2109      	movs	r1, #9
 800e0de:	f7ff ff7d 	bl	800dfdc <std>
 800e0e2:	68e0      	ldr	r0, [r4, #12]
 800e0e4:	2202      	movs	r2, #2
 800e0e6:	2112      	movs	r1, #18
 800e0e8:	f7ff ff78 	bl	800dfdc <std>
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	61a3      	str	r3, [r4, #24]
 800e0f0:	e7d2      	b.n	800e098 <__sinit+0xc>
 800e0f2:	bf00      	nop
 800e0f4:	0800ff00 	.word	0x0800ff00
 800e0f8:	0800e025 	.word	0x0800e025

0800e0fc <__sfp>:
 800e0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0fe:	4607      	mov	r7, r0
 800e100:	f7ff ffac 	bl	800e05c <__sfp_lock_acquire>
 800e104:	4b1e      	ldr	r3, [pc, #120]	; (800e180 <__sfp+0x84>)
 800e106:	681e      	ldr	r6, [r3, #0]
 800e108:	69b3      	ldr	r3, [r6, #24]
 800e10a:	b913      	cbnz	r3, 800e112 <__sfp+0x16>
 800e10c:	4630      	mov	r0, r6
 800e10e:	f7ff ffbd 	bl	800e08c <__sinit>
 800e112:	3648      	adds	r6, #72	; 0x48
 800e114:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e118:	3b01      	subs	r3, #1
 800e11a:	d503      	bpl.n	800e124 <__sfp+0x28>
 800e11c:	6833      	ldr	r3, [r6, #0]
 800e11e:	b30b      	cbz	r3, 800e164 <__sfp+0x68>
 800e120:	6836      	ldr	r6, [r6, #0]
 800e122:	e7f7      	b.n	800e114 <__sfp+0x18>
 800e124:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e128:	b9d5      	cbnz	r5, 800e160 <__sfp+0x64>
 800e12a:	4b16      	ldr	r3, [pc, #88]	; (800e184 <__sfp+0x88>)
 800e12c:	60e3      	str	r3, [r4, #12]
 800e12e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e132:	6665      	str	r5, [r4, #100]	; 0x64
 800e134:	f000 f847 	bl	800e1c6 <__retarget_lock_init_recursive>
 800e138:	f7ff ff96 	bl	800e068 <__sfp_lock_release>
 800e13c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e140:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e144:	6025      	str	r5, [r4, #0]
 800e146:	61a5      	str	r5, [r4, #24]
 800e148:	2208      	movs	r2, #8
 800e14a:	4629      	mov	r1, r5
 800e14c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e150:	f7ff fd2c 	bl	800dbac <memset>
 800e154:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e158:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e15c:	4620      	mov	r0, r4
 800e15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e160:	3468      	adds	r4, #104	; 0x68
 800e162:	e7d9      	b.n	800e118 <__sfp+0x1c>
 800e164:	2104      	movs	r1, #4
 800e166:	4638      	mov	r0, r7
 800e168:	f7ff ff62 	bl	800e030 <__sfmoreglue>
 800e16c:	4604      	mov	r4, r0
 800e16e:	6030      	str	r0, [r6, #0]
 800e170:	2800      	cmp	r0, #0
 800e172:	d1d5      	bne.n	800e120 <__sfp+0x24>
 800e174:	f7ff ff78 	bl	800e068 <__sfp_lock_release>
 800e178:	230c      	movs	r3, #12
 800e17a:	603b      	str	r3, [r7, #0]
 800e17c:	e7ee      	b.n	800e15c <__sfp+0x60>
 800e17e:	bf00      	nop
 800e180:	0800ff00 	.word	0x0800ff00
 800e184:	ffff0001 	.word	0xffff0001

0800e188 <_fwalk_reent>:
 800e188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e18c:	4606      	mov	r6, r0
 800e18e:	4688      	mov	r8, r1
 800e190:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e194:	2700      	movs	r7, #0
 800e196:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e19a:	f1b9 0901 	subs.w	r9, r9, #1
 800e19e:	d505      	bpl.n	800e1ac <_fwalk_reent+0x24>
 800e1a0:	6824      	ldr	r4, [r4, #0]
 800e1a2:	2c00      	cmp	r4, #0
 800e1a4:	d1f7      	bne.n	800e196 <_fwalk_reent+0xe>
 800e1a6:	4638      	mov	r0, r7
 800e1a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1ac:	89ab      	ldrh	r3, [r5, #12]
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d907      	bls.n	800e1c2 <_fwalk_reent+0x3a>
 800e1b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e1b6:	3301      	adds	r3, #1
 800e1b8:	d003      	beq.n	800e1c2 <_fwalk_reent+0x3a>
 800e1ba:	4629      	mov	r1, r5
 800e1bc:	4630      	mov	r0, r6
 800e1be:	47c0      	blx	r8
 800e1c0:	4307      	orrs	r7, r0
 800e1c2:	3568      	adds	r5, #104	; 0x68
 800e1c4:	e7e9      	b.n	800e19a <_fwalk_reent+0x12>

0800e1c6 <__retarget_lock_init_recursive>:
 800e1c6:	4770      	bx	lr

0800e1c8 <__retarget_lock_acquire_recursive>:
 800e1c8:	4770      	bx	lr

0800e1ca <__retarget_lock_release_recursive>:
 800e1ca:	4770      	bx	lr

0800e1cc <__swhatbuf_r>:
 800e1cc:	b570      	push	{r4, r5, r6, lr}
 800e1ce:	460e      	mov	r6, r1
 800e1d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1d4:	2900      	cmp	r1, #0
 800e1d6:	b096      	sub	sp, #88	; 0x58
 800e1d8:	4614      	mov	r4, r2
 800e1da:	461d      	mov	r5, r3
 800e1dc:	da07      	bge.n	800e1ee <__swhatbuf_r+0x22>
 800e1de:	2300      	movs	r3, #0
 800e1e0:	602b      	str	r3, [r5, #0]
 800e1e2:	89b3      	ldrh	r3, [r6, #12]
 800e1e4:	061a      	lsls	r2, r3, #24
 800e1e6:	d410      	bmi.n	800e20a <__swhatbuf_r+0x3e>
 800e1e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e1ec:	e00e      	b.n	800e20c <__swhatbuf_r+0x40>
 800e1ee:	466a      	mov	r2, sp
 800e1f0:	f000 fc5e 	bl	800eab0 <_fstat_r>
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	dbf2      	blt.n	800e1de <__swhatbuf_r+0x12>
 800e1f8:	9a01      	ldr	r2, [sp, #4]
 800e1fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e1fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e202:	425a      	negs	r2, r3
 800e204:	415a      	adcs	r2, r3
 800e206:	602a      	str	r2, [r5, #0]
 800e208:	e7ee      	b.n	800e1e8 <__swhatbuf_r+0x1c>
 800e20a:	2340      	movs	r3, #64	; 0x40
 800e20c:	2000      	movs	r0, #0
 800e20e:	6023      	str	r3, [r4, #0]
 800e210:	b016      	add	sp, #88	; 0x58
 800e212:	bd70      	pop	{r4, r5, r6, pc}

0800e214 <__smakebuf_r>:
 800e214:	898b      	ldrh	r3, [r1, #12]
 800e216:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e218:	079d      	lsls	r5, r3, #30
 800e21a:	4606      	mov	r6, r0
 800e21c:	460c      	mov	r4, r1
 800e21e:	d507      	bpl.n	800e230 <__smakebuf_r+0x1c>
 800e220:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e224:	6023      	str	r3, [r4, #0]
 800e226:	6123      	str	r3, [r4, #16]
 800e228:	2301      	movs	r3, #1
 800e22a:	6163      	str	r3, [r4, #20]
 800e22c:	b002      	add	sp, #8
 800e22e:	bd70      	pop	{r4, r5, r6, pc}
 800e230:	ab01      	add	r3, sp, #4
 800e232:	466a      	mov	r2, sp
 800e234:	f7ff ffca 	bl	800e1cc <__swhatbuf_r>
 800e238:	9900      	ldr	r1, [sp, #0]
 800e23a:	4605      	mov	r5, r0
 800e23c:	4630      	mov	r0, r6
 800e23e:	f000 f879 	bl	800e334 <_malloc_r>
 800e242:	b948      	cbnz	r0, 800e258 <__smakebuf_r+0x44>
 800e244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e248:	059a      	lsls	r2, r3, #22
 800e24a:	d4ef      	bmi.n	800e22c <__smakebuf_r+0x18>
 800e24c:	f023 0303 	bic.w	r3, r3, #3
 800e250:	f043 0302 	orr.w	r3, r3, #2
 800e254:	81a3      	strh	r3, [r4, #12]
 800e256:	e7e3      	b.n	800e220 <__smakebuf_r+0xc>
 800e258:	4b0d      	ldr	r3, [pc, #52]	; (800e290 <__smakebuf_r+0x7c>)
 800e25a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e25c:	89a3      	ldrh	r3, [r4, #12]
 800e25e:	6020      	str	r0, [r4, #0]
 800e260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e264:	81a3      	strh	r3, [r4, #12]
 800e266:	9b00      	ldr	r3, [sp, #0]
 800e268:	6163      	str	r3, [r4, #20]
 800e26a:	9b01      	ldr	r3, [sp, #4]
 800e26c:	6120      	str	r0, [r4, #16]
 800e26e:	b15b      	cbz	r3, 800e288 <__smakebuf_r+0x74>
 800e270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e274:	4630      	mov	r0, r6
 800e276:	f000 fc2d 	bl	800ead4 <_isatty_r>
 800e27a:	b128      	cbz	r0, 800e288 <__smakebuf_r+0x74>
 800e27c:	89a3      	ldrh	r3, [r4, #12]
 800e27e:	f023 0303 	bic.w	r3, r3, #3
 800e282:	f043 0301 	orr.w	r3, r3, #1
 800e286:	81a3      	strh	r3, [r4, #12]
 800e288:	89a0      	ldrh	r0, [r4, #12]
 800e28a:	4305      	orrs	r5, r0
 800e28c:	81a5      	strh	r5, [r4, #12]
 800e28e:	e7cd      	b.n	800e22c <__smakebuf_r+0x18>
 800e290:	0800e025 	.word	0x0800e025

0800e294 <_free_r>:
 800e294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e296:	2900      	cmp	r1, #0
 800e298:	d048      	beq.n	800e32c <_free_r+0x98>
 800e29a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e29e:	9001      	str	r0, [sp, #4]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	f1a1 0404 	sub.w	r4, r1, #4
 800e2a6:	bfb8      	it	lt
 800e2a8:	18e4      	addlt	r4, r4, r3
 800e2aa:	f000 fc35 	bl	800eb18 <__malloc_lock>
 800e2ae:	4a20      	ldr	r2, [pc, #128]	; (800e330 <_free_r+0x9c>)
 800e2b0:	9801      	ldr	r0, [sp, #4]
 800e2b2:	6813      	ldr	r3, [r2, #0]
 800e2b4:	4615      	mov	r5, r2
 800e2b6:	b933      	cbnz	r3, 800e2c6 <_free_r+0x32>
 800e2b8:	6063      	str	r3, [r4, #4]
 800e2ba:	6014      	str	r4, [r2, #0]
 800e2bc:	b003      	add	sp, #12
 800e2be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e2c2:	f000 bc2f 	b.w	800eb24 <__malloc_unlock>
 800e2c6:	42a3      	cmp	r3, r4
 800e2c8:	d90b      	bls.n	800e2e2 <_free_r+0x4e>
 800e2ca:	6821      	ldr	r1, [r4, #0]
 800e2cc:	1862      	adds	r2, r4, r1
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	bf04      	itt	eq
 800e2d2:	681a      	ldreq	r2, [r3, #0]
 800e2d4:	685b      	ldreq	r3, [r3, #4]
 800e2d6:	6063      	str	r3, [r4, #4]
 800e2d8:	bf04      	itt	eq
 800e2da:	1852      	addeq	r2, r2, r1
 800e2dc:	6022      	streq	r2, [r4, #0]
 800e2de:	602c      	str	r4, [r5, #0]
 800e2e0:	e7ec      	b.n	800e2bc <_free_r+0x28>
 800e2e2:	461a      	mov	r2, r3
 800e2e4:	685b      	ldr	r3, [r3, #4]
 800e2e6:	b10b      	cbz	r3, 800e2ec <_free_r+0x58>
 800e2e8:	42a3      	cmp	r3, r4
 800e2ea:	d9fa      	bls.n	800e2e2 <_free_r+0x4e>
 800e2ec:	6811      	ldr	r1, [r2, #0]
 800e2ee:	1855      	adds	r5, r2, r1
 800e2f0:	42a5      	cmp	r5, r4
 800e2f2:	d10b      	bne.n	800e30c <_free_r+0x78>
 800e2f4:	6824      	ldr	r4, [r4, #0]
 800e2f6:	4421      	add	r1, r4
 800e2f8:	1854      	adds	r4, r2, r1
 800e2fa:	42a3      	cmp	r3, r4
 800e2fc:	6011      	str	r1, [r2, #0]
 800e2fe:	d1dd      	bne.n	800e2bc <_free_r+0x28>
 800e300:	681c      	ldr	r4, [r3, #0]
 800e302:	685b      	ldr	r3, [r3, #4]
 800e304:	6053      	str	r3, [r2, #4]
 800e306:	4421      	add	r1, r4
 800e308:	6011      	str	r1, [r2, #0]
 800e30a:	e7d7      	b.n	800e2bc <_free_r+0x28>
 800e30c:	d902      	bls.n	800e314 <_free_r+0x80>
 800e30e:	230c      	movs	r3, #12
 800e310:	6003      	str	r3, [r0, #0]
 800e312:	e7d3      	b.n	800e2bc <_free_r+0x28>
 800e314:	6825      	ldr	r5, [r4, #0]
 800e316:	1961      	adds	r1, r4, r5
 800e318:	428b      	cmp	r3, r1
 800e31a:	bf04      	itt	eq
 800e31c:	6819      	ldreq	r1, [r3, #0]
 800e31e:	685b      	ldreq	r3, [r3, #4]
 800e320:	6063      	str	r3, [r4, #4]
 800e322:	bf04      	itt	eq
 800e324:	1949      	addeq	r1, r1, r5
 800e326:	6021      	streq	r1, [r4, #0]
 800e328:	6054      	str	r4, [r2, #4]
 800e32a:	e7c7      	b.n	800e2bc <_free_r+0x28>
 800e32c:	b003      	add	sp, #12
 800e32e:	bd30      	pop	{r4, r5, pc}
 800e330:	2000361c 	.word	0x2000361c

0800e334 <_malloc_r>:
 800e334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e336:	1ccd      	adds	r5, r1, #3
 800e338:	f025 0503 	bic.w	r5, r5, #3
 800e33c:	3508      	adds	r5, #8
 800e33e:	2d0c      	cmp	r5, #12
 800e340:	bf38      	it	cc
 800e342:	250c      	movcc	r5, #12
 800e344:	2d00      	cmp	r5, #0
 800e346:	4606      	mov	r6, r0
 800e348:	db01      	blt.n	800e34e <_malloc_r+0x1a>
 800e34a:	42a9      	cmp	r1, r5
 800e34c:	d903      	bls.n	800e356 <_malloc_r+0x22>
 800e34e:	230c      	movs	r3, #12
 800e350:	6033      	str	r3, [r6, #0]
 800e352:	2000      	movs	r0, #0
 800e354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e356:	f000 fbdf 	bl	800eb18 <__malloc_lock>
 800e35a:	4921      	ldr	r1, [pc, #132]	; (800e3e0 <_malloc_r+0xac>)
 800e35c:	680a      	ldr	r2, [r1, #0]
 800e35e:	4614      	mov	r4, r2
 800e360:	b99c      	cbnz	r4, 800e38a <_malloc_r+0x56>
 800e362:	4f20      	ldr	r7, [pc, #128]	; (800e3e4 <_malloc_r+0xb0>)
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	b923      	cbnz	r3, 800e372 <_malloc_r+0x3e>
 800e368:	4621      	mov	r1, r4
 800e36a:	4630      	mov	r0, r6
 800e36c:	f000 fb2a 	bl	800e9c4 <_sbrk_r>
 800e370:	6038      	str	r0, [r7, #0]
 800e372:	4629      	mov	r1, r5
 800e374:	4630      	mov	r0, r6
 800e376:	f000 fb25 	bl	800e9c4 <_sbrk_r>
 800e37a:	1c43      	adds	r3, r0, #1
 800e37c:	d123      	bne.n	800e3c6 <_malloc_r+0x92>
 800e37e:	230c      	movs	r3, #12
 800e380:	6033      	str	r3, [r6, #0]
 800e382:	4630      	mov	r0, r6
 800e384:	f000 fbce 	bl	800eb24 <__malloc_unlock>
 800e388:	e7e3      	b.n	800e352 <_malloc_r+0x1e>
 800e38a:	6823      	ldr	r3, [r4, #0]
 800e38c:	1b5b      	subs	r3, r3, r5
 800e38e:	d417      	bmi.n	800e3c0 <_malloc_r+0x8c>
 800e390:	2b0b      	cmp	r3, #11
 800e392:	d903      	bls.n	800e39c <_malloc_r+0x68>
 800e394:	6023      	str	r3, [r4, #0]
 800e396:	441c      	add	r4, r3
 800e398:	6025      	str	r5, [r4, #0]
 800e39a:	e004      	b.n	800e3a6 <_malloc_r+0x72>
 800e39c:	6863      	ldr	r3, [r4, #4]
 800e39e:	42a2      	cmp	r2, r4
 800e3a0:	bf0c      	ite	eq
 800e3a2:	600b      	streq	r3, [r1, #0]
 800e3a4:	6053      	strne	r3, [r2, #4]
 800e3a6:	4630      	mov	r0, r6
 800e3a8:	f000 fbbc 	bl	800eb24 <__malloc_unlock>
 800e3ac:	f104 000b 	add.w	r0, r4, #11
 800e3b0:	1d23      	adds	r3, r4, #4
 800e3b2:	f020 0007 	bic.w	r0, r0, #7
 800e3b6:	1ac2      	subs	r2, r0, r3
 800e3b8:	d0cc      	beq.n	800e354 <_malloc_r+0x20>
 800e3ba:	1a1b      	subs	r3, r3, r0
 800e3bc:	50a3      	str	r3, [r4, r2]
 800e3be:	e7c9      	b.n	800e354 <_malloc_r+0x20>
 800e3c0:	4622      	mov	r2, r4
 800e3c2:	6864      	ldr	r4, [r4, #4]
 800e3c4:	e7cc      	b.n	800e360 <_malloc_r+0x2c>
 800e3c6:	1cc4      	adds	r4, r0, #3
 800e3c8:	f024 0403 	bic.w	r4, r4, #3
 800e3cc:	42a0      	cmp	r0, r4
 800e3ce:	d0e3      	beq.n	800e398 <_malloc_r+0x64>
 800e3d0:	1a21      	subs	r1, r4, r0
 800e3d2:	4630      	mov	r0, r6
 800e3d4:	f000 faf6 	bl	800e9c4 <_sbrk_r>
 800e3d8:	3001      	adds	r0, #1
 800e3da:	d1dd      	bne.n	800e398 <_malloc_r+0x64>
 800e3dc:	e7cf      	b.n	800e37e <_malloc_r+0x4a>
 800e3de:	bf00      	nop
 800e3e0:	2000361c 	.word	0x2000361c
 800e3e4:	20003620 	.word	0x20003620

0800e3e8 <__sfputc_r>:
 800e3e8:	6893      	ldr	r3, [r2, #8]
 800e3ea:	3b01      	subs	r3, #1
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	b410      	push	{r4}
 800e3f0:	6093      	str	r3, [r2, #8]
 800e3f2:	da08      	bge.n	800e406 <__sfputc_r+0x1e>
 800e3f4:	6994      	ldr	r4, [r2, #24]
 800e3f6:	42a3      	cmp	r3, r4
 800e3f8:	db01      	blt.n	800e3fe <__sfputc_r+0x16>
 800e3fa:	290a      	cmp	r1, #10
 800e3fc:	d103      	bne.n	800e406 <__sfputc_r+0x1e>
 800e3fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e402:	f7ff bc69 	b.w	800dcd8 <__swbuf_r>
 800e406:	6813      	ldr	r3, [r2, #0]
 800e408:	1c58      	adds	r0, r3, #1
 800e40a:	6010      	str	r0, [r2, #0]
 800e40c:	7019      	strb	r1, [r3, #0]
 800e40e:	4608      	mov	r0, r1
 800e410:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e414:	4770      	bx	lr

0800e416 <__sfputs_r>:
 800e416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e418:	4606      	mov	r6, r0
 800e41a:	460f      	mov	r7, r1
 800e41c:	4614      	mov	r4, r2
 800e41e:	18d5      	adds	r5, r2, r3
 800e420:	42ac      	cmp	r4, r5
 800e422:	d101      	bne.n	800e428 <__sfputs_r+0x12>
 800e424:	2000      	movs	r0, #0
 800e426:	e007      	b.n	800e438 <__sfputs_r+0x22>
 800e428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e42c:	463a      	mov	r2, r7
 800e42e:	4630      	mov	r0, r6
 800e430:	f7ff ffda 	bl	800e3e8 <__sfputc_r>
 800e434:	1c43      	adds	r3, r0, #1
 800e436:	d1f3      	bne.n	800e420 <__sfputs_r+0xa>
 800e438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e43c <_vfiprintf_r>:
 800e43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e440:	460d      	mov	r5, r1
 800e442:	b09d      	sub	sp, #116	; 0x74
 800e444:	4614      	mov	r4, r2
 800e446:	4698      	mov	r8, r3
 800e448:	4606      	mov	r6, r0
 800e44a:	b118      	cbz	r0, 800e454 <_vfiprintf_r+0x18>
 800e44c:	6983      	ldr	r3, [r0, #24]
 800e44e:	b90b      	cbnz	r3, 800e454 <_vfiprintf_r+0x18>
 800e450:	f7ff fe1c 	bl	800e08c <__sinit>
 800e454:	4b89      	ldr	r3, [pc, #548]	; (800e67c <_vfiprintf_r+0x240>)
 800e456:	429d      	cmp	r5, r3
 800e458:	d11b      	bne.n	800e492 <_vfiprintf_r+0x56>
 800e45a:	6875      	ldr	r5, [r6, #4]
 800e45c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e45e:	07d9      	lsls	r1, r3, #31
 800e460:	d405      	bmi.n	800e46e <_vfiprintf_r+0x32>
 800e462:	89ab      	ldrh	r3, [r5, #12]
 800e464:	059a      	lsls	r2, r3, #22
 800e466:	d402      	bmi.n	800e46e <_vfiprintf_r+0x32>
 800e468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e46a:	f7ff fead 	bl	800e1c8 <__retarget_lock_acquire_recursive>
 800e46e:	89ab      	ldrh	r3, [r5, #12]
 800e470:	071b      	lsls	r3, r3, #28
 800e472:	d501      	bpl.n	800e478 <_vfiprintf_r+0x3c>
 800e474:	692b      	ldr	r3, [r5, #16]
 800e476:	b9eb      	cbnz	r3, 800e4b4 <_vfiprintf_r+0x78>
 800e478:	4629      	mov	r1, r5
 800e47a:	4630      	mov	r0, r6
 800e47c:	f7ff fc7e 	bl	800dd7c <__swsetup_r>
 800e480:	b1c0      	cbz	r0, 800e4b4 <_vfiprintf_r+0x78>
 800e482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e484:	07dc      	lsls	r4, r3, #31
 800e486:	d50e      	bpl.n	800e4a6 <_vfiprintf_r+0x6a>
 800e488:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e48c:	b01d      	add	sp, #116	; 0x74
 800e48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e492:	4b7b      	ldr	r3, [pc, #492]	; (800e680 <_vfiprintf_r+0x244>)
 800e494:	429d      	cmp	r5, r3
 800e496:	d101      	bne.n	800e49c <_vfiprintf_r+0x60>
 800e498:	68b5      	ldr	r5, [r6, #8]
 800e49a:	e7df      	b.n	800e45c <_vfiprintf_r+0x20>
 800e49c:	4b79      	ldr	r3, [pc, #484]	; (800e684 <_vfiprintf_r+0x248>)
 800e49e:	429d      	cmp	r5, r3
 800e4a0:	bf08      	it	eq
 800e4a2:	68f5      	ldreq	r5, [r6, #12]
 800e4a4:	e7da      	b.n	800e45c <_vfiprintf_r+0x20>
 800e4a6:	89ab      	ldrh	r3, [r5, #12]
 800e4a8:	0598      	lsls	r0, r3, #22
 800e4aa:	d4ed      	bmi.n	800e488 <_vfiprintf_r+0x4c>
 800e4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e4ae:	f7ff fe8c 	bl	800e1ca <__retarget_lock_release_recursive>
 800e4b2:	e7e9      	b.n	800e488 <_vfiprintf_r+0x4c>
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	9309      	str	r3, [sp, #36]	; 0x24
 800e4b8:	2320      	movs	r3, #32
 800e4ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e4be:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4c2:	2330      	movs	r3, #48	; 0x30
 800e4c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e688 <_vfiprintf_r+0x24c>
 800e4c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e4cc:	f04f 0901 	mov.w	r9, #1
 800e4d0:	4623      	mov	r3, r4
 800e4d2:	469a      	mov	sl, r3
 800e4d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4d8:	b10a      	cbz	r2, 800e4de <_vfiprintf_r+0xa2>
 800e4da:	2a25      	cmp	r2, #37	; 0x25
 800e4dc:	d1f9      	bne.n	800e4d2 <_vfiprintf_r+0x96>
 800e4de:	ebba 0b04 	subs.w	fp, sl, r4
 800e4e2:	d00b      	beq.n	800e4fc <_vfiprintf_r+0xc0>
 800e4e4:	465b      	mov	r3, fp
 800e4e6:	4622      	mov	r2, r4
 800e4e8:	4629      	mov	r1, r5
 800e4ea:	4630      	mov	r0, r6
 800e4ec:	f7ff ff93 	bl	800e416 <__sfputs_r>
 800e4f0:	3001      	adds	r0, #1
 800e4f2:	f000 80aa 	beq.w	800e64a <_vfiprintf_r+0x20e>
 800e4f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e4f8:	445a      	add	r2, fp
 800e4fa:	9209      	str	r2, [sp, #36]	; 0x24
 800e4fc:	f89a 3000 	ldrb.w	r3, [sl]
 800e500:	2b00      	cmp	r3, #0
 800e502:	f000 80a2 	beq.w	800e64a <_vfiprintf_r+0x20e>
 800e506:	2300      	movs	r3, #0
 800e508:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e50c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e510:	f10a 0a01 	add.w	sl, sl, #1
 800e514:	9304      	str	r3, [sp, #16]
 800e516:	9307      	str	r3, [sp, #28]
 800e518:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e51c:	931a      	str	r3, [sp, #104]	; 0x68
 800e51e:	4654      	mov	r4, sl
 800e520:	2205      	movs	r2, #5
 800e522:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e526:	4858      	ldr	r0, [pc, #352]	; (800e688 <_vfiprintf_r+0x24c>)
 800e528:	f7f1 fe52 	bl	80001d0 <memchr>
 800e52c:	9a04      	ldr	r2, [sp, #16]
 800e52e:	b9d8      	cbnz	r0, 800e568 <_vfiprintf_r+0x12c>
 800e530:	06d1      	lsls	r1, r2, #27
 800e532:	bf44      	itt	mi
 800e534:	2320      	movmi	r3, #32
 800e536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e53a:	0713      	lsls	r3, r2, #28
 800e53c:	bf44      	itt	mi
 800e53e:	232b      	movmi	r3, #43	; 0x2b
 800e540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e544:	f89a 3000 	ldrb.w	r3, [sl]
 800e548:	2b2a      	cmp	r3, #42	; 0x2a
 800e54a:	d015      	beq.n	800e578 <_vfiprintf_r+0x13c>
 800e54c:	9a07      	ldr	r2, [sp, #28]
 800e54e:	4654      	mov	r4, sl
 800e550:	2000      	movs	r0, #0
 800e552:	f04f 0c0a 	mov.w	ip, #10
 800e556:	4621      	mov	r1, r4
 800e558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e55c:	3b30      	subs	r3, #48	; 0x30
 800e55e:	2b09      	cmp	r3, #9
 800e560:	d94e      	bls.n	800e600 <_vfiprintf_r+0x1c4>
 800e562:	b1b0      	cbz	r0, 800e592 <_vfiprintf_r+0x156>
 800e564:	9207      	str	r2, [sp, #28]
 800e566:	e014      	b.n	800e592 <_vfiprintf_r+0x156>
 800e568:	eba0 0308 	sub.w	r3, r0, r8
 800e56c:	fa09 f303 	lsl.w	r3, r9, r3
 800e570:	4313      	orrs	r3, r2
 800e572:	9304      	str	r3, [sp, #16]
 800e574:	46a2      	mov	sl, r4
 800e576:	e7d2      	b.n	800e51e <_vfiprintf_r+0xe2>
 800e578:	9b03      	ldr	r3, [sp, #12]
 800e57a:	1d19      	adds	r1, r3, #4
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	9103      	str	r1, [sp, #12]
 800e580:	2b00      	cmp	r3, #0
 800e582:	bfbb      	ittet	lt
 800e584:	425b      	neglt	r3, r3
 800e586:	f042 0202 	orrlt.w	r2, r2, #2
 800e58a:	9307      	strge	r3, [sp, #28]
 800e58c:	9307      	strlt	r3, [sp, #28]
 800e58e:	bfb8      	it	lt
 800e590:	9204      	strlt	r2, [sp, #16]
 800e592:	7823      	ldrb	r3, [r4, #0]
 800e594:	2b2e      	cmp	r3, #46	; 0x2e
 800e596:	d10c      	bne.n	800e5b2 <_vfiprintf_r+0x176>
 800e598:	7863      	ldrb	r3, [r4, #1]
 800e59a:	2b2a      	cmp	r3, #42	; 0x2a
 800e59c:	d135      	bne.n	800e60a <_vfiprintf_r+0x1ce>
 800e59e:	9b03      	ldr	r3, [sp, #12]
 800e5a0:	1d1a      	adds	r2, r3, #4
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	9203      	str	r2, [sp, #12]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	bfb8      	it	lt
 800e5aa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e5ae:	3402      	adds	r4, #2
 800e5b0:	9305      	str	r3, [sp, #20]
 800e5b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e698 <_vfiprintf_r+0x25c>
 800e5b6:	7821      	ldrb	r1, [r4, #0]
 800e5b8:	2203      	movs	r2, #3
 800e5ba:	4650      	mov	r0, sl
 800e5bc:	f7f1 fe08 	bl	80001d0 <memchr>
 800e5c0:	b140      	cbz	r0, 800e5d4 <_vfiprintf_r+0x198>
 800e5c2:	2340      	movs	r3, #64	; 0x40
 800e5c4:	eba0 000a 	sub.w	r0, r0, sl
 800e5c8:	fa03 f000 	lsl.w	r0, r3, r0
 800e5cc:	9b04      	ldr	r3, [sp, #16]
 800e5ce:	4303      	orrs	r3, r0
 800e5d0:	3401      	adds	r4, #1
 800e5d2:	9304      	str	r3, [sp, #16]
 800e5d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5d8:	482c      	ldr	r0, [pc, #176]	; (800e68c <_vfiprintf_r+0x250>)
 800e5da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e5de:	2206      	movs	r2, #6
 800e5e0:	f7f1 fdf6 	bl	80001d0 <memchr>
 800e5e4:	2800      	cmp	r0, #0
 800e5e6:	d03f      	beq.n	800e668 <_vfiprintf_r+0x22c>
 800e5e8:	4b29      	ldr	r3, [pc, #164]	; (800e690 <_vfiprintf_r+0x254>)
 800e5ea:	bb1b      	cbnz	r3, 800e634 <_vfiprintf_r+0x1f8>
 800e5ec:	9b03      	ldr	r3, [sp, #12]
 800e5ee:	3307      	adds	r3, #7
 800e5f0:	f023 0307 	bic.w	r3, r3, #7
 800e5f4:	3308      	adds	r3, #8
 800e5f6:	9303      	str	r3, [sp, #12]
 800e5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5fa:	443b      	add	r3, r7
 800e5fc:	9309      	str	r3, [sp, #36]	; 0x24
 800e5fe:	e767      	b.n	800e4d0 <_vfiprintf_r+0x94>
 800e600:	fb0c 3202 	mla	r2, ip, r2, r3
 800e604:	460c      	mov	r4, r1
 800e606:	2001      	movs	r0, #1
 800e608:	e7a5      	b.n	800e556 <_vfiprintf_r+0x11a>
 800e60a:	2300      	movs	r3, #0
 800e60c:	3401      	adds	r4, #1
 800e60e:	9305      	str	r3, [sp, #20]
 800e610:	4619      	mov	r1, r3
 800e612:	f04f 0c0a 	mov.w	ip, #10
 800e616:	4620      	mov	r0, r4
 800e618:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e61c:	3a30      	subs	r2, #48	; 0x30
 800e61e:	2a09      	cmp	r2, #9
 800e620:	d903      	bls.n	800e62a <_vfiprintf_r+0x1ee>
 800e622:	2b00      	cmp	r3, #0
 800e624:	d0c5      	beq.n	800e5b2 <_vfiprintf_r+0x176>
 800e626:	9105      	str	r1, [sp, #20]
 800e628:	e7c3      	b.n	800e5b2 <_vfiprintf_r+0x176>
 800e62a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e62e:	4604      	mov	r4, r0
 800e630:	2301      	movs	r3, #1
 800e632:	e7f0      	b.n	800e616 <_vfiprintf_r+0x1da>
 800e634:	ab03      	add	r3, sp, #12
 800e636:	9300      	str	r3, [sp, #0]
 800e638:	462a      	mov	r2, r5
 800e63a:	4b16      	ldr	r3, [pc, #88]	; (800e694 <_vfiprintf_r+0x258>)
 800e63c:	a904      	add	r1, sp, #16
 800e63e:	4630      	mov	r0, r6
 800e640:	f3af 8000 	nop.w
 800e644:	4607      	mov	r7, r0
 800e646:	1c78      	adds	r0, r7, #1
 800e648:	d1d6      	bne.n	800e5f8 <_vfiprintf_r+0x1bc>
 800e64a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e64c:	07d9      	lsls	r1, r3, #31
 800e64e:	d405      	bmi.n	800e65c <_vfiprintf_r+0x220>
 800e650:	89ab      	ldrh	r3, [r5, #12]
 800e652:	059a      	lsls	r2, r3, #22
 800e654:	d402      	bmi.n	800e65c <_vfiprintf_r+0x220>
 800e656:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e658:	f7ff fdb7 	bl	800e1ca <__retarget_lock_release_recursive>
 800e65c:	89ab      	ldrh	r3, [r5, #12]
 800e65e:	065b      	lsls	r3, r3, #25
 800e660:	f53f af12 	bmi.w	800e488 <_vfiprintf_r+0x4c>
 800e664:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e666:	e711      	b.n	800e48c <_vfiprintf_r+0x50>
 800e668:	ab03      	add	r3, sp, #12
 800e66a:	9300      	str	r3, [sp, #0]
 800e66c:	462a      	mov	r2, r5
 800e66e:	4b09      	ldr	r3, [pc, #36]	; (800e694 <_vfiprintf_r+0x258>)
 800e670:	a904      	add	r1, sp, #16
 800e672:	4630      	mov	r0, r6
 800e674:	f000 f880 	bl	800e778 <_printf_i>
 800e678:	e7e4      	b.n	800e644 <_vfiprintf_r+0x208>
 800e67a:	bf00      	nop
 800e67c:	0800ff24 	.word	0x0800ff24
 800e680:	0800ff44 	.word	0x0800ff44
 800e684:	0800ff04 	.word	0x0800ff04
 800e688:	0800ff64 	.word	0x0800ff64
 800e68c:	0800ff6e 	.word	0x0800ff6e
 800e690:	00000000 	.word	0x00000000
 800e694:	0800e417 	.word	0x0800e417
 800e698:	0800ff6a 	.word	0x0800ff6a

0800e69c <_printf_common>:
 800e69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6a0:	4616      	mov	r6, r2
 800e6a2:	4699      	mov	r9, r3
 800e6a4:	688a      	ldr	r2, [r1, #8]
 800e6a6:	690b      	ldr	r3, [r1, #16]
 800e6a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	bfb8      	it	lt
 800e6b0:	4613      	movlt	r3, r2
 800e6b2:	6033      	str	r3, [r6, #0]
 800e6b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e6b8:	4607      	mov	r7, r0
 800e6ba:	460c      	mov	r4, r1
 800e6bc:	b10a      	cbz	r2, 800e6c2 <_printf_common+0x26>
 800e6be:	3301      	adds	r3, #1
 800e6c0:	6033      	str	r3, [r6, #0]
 800e6c2:	6823      	ldr	r3, [r4, #0]
 800e6c4:	0699      	lsls	r1, r3, #26
 800e6c6:	bf42      	ittt	mi
 800e6c8:	6833      	ldrmi	r3, [r6, #0]
 800e6ca:	3302      	addmi	r3, #2
 800e6cc:	6033      	strmi	r3, [r6, #0]
 800e6ce:	6825      	ldr	r5, [r4, #0]
 800e6d0:	f015 0506 	ands.w	r5, r5, #6
 800e6d4:	d106      	bne.n	800e6e4 <_printf_common+0x48>
 800e6d6:	f104 0a19 	add.w	sl, r4, #25
 800e6da:	68e3      	ldr	r3, [r4, #12]
 800e6dc:	6832      	ldr	r2, [r6, #0]
 800e6de:	1a9b      	subs	r3, r3, r2
 800e6e0:	42ab      	cmp	r3, r5
 800e6e2:	dc26      	bgt.n	800e732 <_printf_common+0x96>
 800e6e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e6e8:	1e13      	subs	r3, r2, #0
 800e6ea:	6822      	ldr	r2, [r4, #0]
 800e6ec:	bf18      	it	ne
 800e6ee:	2301      	movne	r3, #1
 800e6f0:	0692      	lsls	r2, r2, #26
 800e6f2:	d42b      	bmi.n	800e74c <_printf_common+0xb0>
 800e6f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e6f8:	4649      	mov	r1, r9
 800e6fa:	4638      	mov	r0, r7
 800e6fc:	47c0      	blx	r8
 800e6fe:	3001      	adds	r0, #1
 800e700:	d01e      	beq.n	800e740 <_printf_common+0xa4>
 800e702:	6823      	ldr	r3, [r4, #0]
 800e704:	68e5      	ldr	r5, [r4, #12]
 800e706:	6832      	ldr	r2, [r6, #0]
 800e708:	f003 0306 	and.w	r3, r3, #6
 800e70c:	2b04      	cmp	r3, #4
 800e70e:	bf08      	it	eq
 800e710:	1aad      	subeq	r5, r5, r2
 800e712:	68a3      	ldr	r3, [r4, #8]
 800e714:	6922      	ldr	r2, [r4, #16]
 800e716:	bf0c      	ite	eq
 800e718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e71c:	2500      	movne	r5, #0
 800e71e:	4293      	cmp	r3, r2
 800e720:	bfc4      	itt	gt
 800e722:	1a9b      	subgt	r3, r3, r2
 800e724:	18ed      	addgt	r5, r5, r3
 800e726:	2600      	movs	r6, #0
 800e728:	341a      	adds	r4, #26
 800e72a:	42b5      	cmp	r5, r6
 800e72c:	d11a      	bne.n	800e764 <_printf_common+0xc8>
 800e72e:	2000      	movs	r0, #0
 800e730:	e008      	b.n	800e744 <_printf_common+0xa8>
 800e732:	2301      	movs	r3, #1
 800e734:	4652      	mov	r2, sl
 800e736:	4649      	mov	r1, r9
 800e738:	4638      	mov	r0, r7
 800e73a:	47c0      	blx	r8
 800e73c:	3001      	adds	r0, #1
 800e73e:	d103      	bne.n	800e748 <_printf_common+0xac>
 800e740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e748:	3501      	adds	r5, #1
 800e74a:	e7c6      	b.n	800e6da <_printf_common+0x3e>
 800e74c:	18e1      	adds	r1, r4, r3
 800e74e:	1c5a      	adds	r2, r3, #1
 800e750:	2030      	movs	r0, #48	; 0x30
 800e752:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e756:	4422      	add	r2, r4
 800e758:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e75c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e760:	3302      	adds	r3, #2
 800e762:	e7c7      	b.n	800e6f4 <_printf_common+0x58>
 800e764:	2301      	movs	r3, #1
 800e766:	4622      	mov	r2, r4
 800e768:	4649      	mov	r1, r9
 800e76a:	4638      	mov	r0, r7
 800e76c:	47c0      	blx	r8
 800e76e:	3001      	adds	r0, #1
 800e770:	d0e6      	beq.n	800e740 <_printf_common+0xa4>
 800e772:	3601      	adds	r6, #1
 800e774:	e7d9      	b.n	800e72a <_printf_common+0x8e>
	...

0800e778 <_printf_i>:
 800e778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e77c:	460c      	mov	r4, r1
 800e77e:	4691      	mov	r9, r2
 800e780:	7e27      	ldrb	r7, [r4, #24]
 800e782:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e784:	2f78      	cmp	r7, #120	; 0x78
 800e786:	4680      	mov	r8, r0
 800e788:	469a      	mov	sl, r3
 800e78a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e78e:	d807      	bhi.n	800e7a0 <_printf_i+0x28>
 800e790:	2f62      	cmp	r7, #98	; 0x62
 800e792:	d80a      	bhi.n	800e7aa <_printf_i+0x32>
 800e794:	2f00      	cmp	r7, #0
 800e796:	f000 80d8 	beq.w	800e94a <_printf_i+0x1d2>
 800e79a:	2f58      	cmp	r7, #88	; 0x58
 800e79c:	f000 80a3 	beq.w	800e8e6 <_printf_i+0x16e>
 800e7a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e7a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e7a8:	e03a      	b.n	800e820 <_printf_i+0xa8>
 800e7aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e7ae:	2b15      	cmp	r3, #21
 800e7b0:	d8f6      	bhi.n	800e7a0 <_printf_i+0x28>
 800e7b2:	a001      	add	r0, pc, #4	; (adr r0, 800e7b8 <_printf_i+0x40>)
 800e7b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e7b8:	0800e811 	.word	0x0800e811
 800e7bc:	0800e825 	.word	0x0800e825
 800e7c0:	0800e7a1 	.word	0x0800e7a1
 800e7c4:	0800e7a1 	.word	0x0800e7a1
 800e7c8:	0800e7a1 	.word	0x0800e7a1
 800e7cc:	0800e7a1 	.word	0x0800e7a1
 800e7d0:	0800e825 	.word	0x0800e825
 800e7d4:	0800e7a1 	.word	0x0800e7a1
 800e7d8:	0800e7a1 	.word	0x0800e7a1
 800e7dc:	0800e7a1 	.word	0x0800e7a1
 800e7e0:	0800e7a1 	.word	0x0800e7a1
 800e7e4:	0800e931 	.word	0x0800e931
 800e7e8:	0800e855 	.word	0x0800e855
 800e7ec:	0800e913 	.word	0x0800e913
 800e7f0:	0800e7a1 	.word	0x0800e7a1
 800e7f4:	0800e7a1 	.word	0x0800e7a1
 800e7f8:	0800e953 	.word	0x0800e953
 800e7fc:	0800e7a1 	.word	0x0800e7a1
 800e800:	0800e855 	.word	0x0800e855
 800e804:	0800e7a1 	.word	0x0800e7a1
 800e808:	0800e7a1 	.word	0x0800e7a1
 800e80c:	0800e91b 	.word	0x0800e91b
 800e810:	680b      	ldr	r3, [r1, #0]
 800e812:	1d1a      	adds	r2, r3, #4
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	600a      	str	r2, [r1, #0]
 800e818:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e81c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e820:	2301      	movs	r3, #1
 800e822:	e0a3      	b.n	800e96c <_printf_i+0x1f4>
 800e824:	6825      	ldr	r5, [r4, #0]
 800e826:	6808      	ldr	r0, [r1, #0]
 800e828:	062e      	lsls	r6, r5, #24
 800e82a:	f100 0304 	add.w	r3, r0, #4
 800e82e:	d50a      	bpl.n	800e846 <_printf_i+0xce>
 800e830:	6805      	ldr	r5, [r0, #0]
 800e832:	600b      	str	r3, [r1, #0]
 800e834:	2d00      	cmp	r5, #0
 800e836:	da03      	bge.n	800e840 <_printf_i+0xc8>
 800e838:	232d      	movs	r3, #45	; 0x2d
 800e83a:	426d      	negs	r5, r5
 800e83c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e840:	485e      	ldr	r0, [pc, #376]	; (800e9bc <_printf_i+0x244>)
 800e842:	230a      	movs	r3, #10
 800e844:	e019      	b.n	800e87a <_printf_i+0x102>
 800e846:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e84a:	6805      	ldr	r5, [r0, #0]
 800e84c:	600b      	str	r3, [r1, #0]
 800e84e:	bf18      	it	ne
 800e850:	b22d      	sxthne	r5, r5
 800e852:	e7ef      	b.n	800e834 <_printf_i+0xbc>
 800e854:	680b      	ldr	r3, [r1, #0]
 800e856:	6825      	ldr	r5, [r4, #0]
 800e858:	1d18      	adds	r0, r3, #4
 800e85a:	6008      	str	r0, [r1, #0]
 800e85c:	0628      	lsls	r0, r5, #24
 800e85e:	d501      	bpl.n	800e864 <_printf_i+0xec>
 800e860:	681d      	ldr	r5, [r3, #0]
 800e862:	e002      	b.n	800e86a <_printf_i+0xf2>
 800e864:	0669      	lsls	r1, r5, #25
 800e866:	d5fb      	bpl.n	800e860 <_printf_i+0xe8>
 800e868:	881d      	ldrh	r5, [r3, #0]
 800e86a:	4854      	ldr	r0, [pc, #336]	; (800e9bc <_printf_i+0x244>)
 800e86c:	2f6f      	cmp	r7, #111	; 0x6f
 800e86e:	bf0c      	ite	eq
 800e870:	2308      	moveq	r3, #8
 800e872:	230a      	movne	r3, #10
 800e874:	2100      	movs	r1, #0
 800e876:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e87a:	6866      	ldr	r6, [r4, #4]
 800e87c:	60a6      	str	r6, [r4, #8]
 800e87e:	2e00      	cmp	r6, #0
 800e880:	bfa2      	ittt	ge
 800e882:	6821      	ldrge	r1, [r4, #0]
 800e884:	f021 0104 	bicge.w	r1, r1, #4
 800e888:	6021      	strge	r1, [r4, #0]
 800e88a:	b90d      	cbnz	r5, 800e890 <_printf_i+0x118>
 800e88c:	2e00      	cmp	r6, #0
 800e88e:	d04d      	beq.n	800e92c <_printf_i+0x1b4>
 800e890:	4616      	mov	r6, r2
 800e892:	fbb5 f1f3 	udiv	r1, r5, r3
 800e896:	fb03 5711 	mls	r7, r3, r1, r5
 800e89a:	5dc7      	ldrb	r7, [r0, r7]
 800e89c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e8a0:	462f      	mov	r7, r5
 800e8a2:	42bb      	cmp	r3, r7
 800e8a4:	460d      	mov	r5, r1
 800e8a6:	d9f4      	bls.n	800e892 <_printf_i+0x11a>
 800e8a8:	2b08      	cmp	r3, #8
 800e8aa:	d10b      	bne.n	800e8c4 <_printf_i+0x14c>
 800e8ac:	6823      	ldr	r3, [r4, #0]
 800e8ae:	07df      	lsls	r7, r3, #31
 800e8b0:	d508      	bpl.n	800e8c4 <_printf_i+0x14c>
 800e8b2:	6923      	ldr	r3, [r4, #16]
 800e8b4:	6861      	ldr	r1, [r4, #4]
 800e8b6:	4299      	cmp	r1, r3
 800e8b8:	bfde      	ittt	le
 800e8ba:	2330      	movle	r3, #48	; 0x30
 800e8bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e8c0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800e8c4:	1b92      	subs	r2, r2, r6
 800e8c6:	6122      	str	r2, [r4, #16]
 800e8c8:	f8cd a000 	str.w	sl, [sp]
 800e8cc:	464b      	mov	r3, r9
 800e8ce:	aa03      	add	r2, sp, #12
 800e8d0:	4621      	mov	r1, r4
 800e8d2:	4640      	mov	r0, r8
 800e8d4:	f7ff fee2 	bl	800e69c <_printf_common>
 800e8d8:	3001      	adds	r0, #1
 800e8da:	d14c      	bne.n	800e976 <_printf_i+0x1fe>
 800e8dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8e0:	b004      	add	sp, #16
 800e8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8e6:	4835      	ldr	r0, [pc, #212]	; (800e9bc <_printf_i+0x244>)
 800e8e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e8ec:	6823      	ldr	r3, [r4, #0]
 800e8ee:	680e      	ldr	r6, [r1, #0]
 800e8f0:	061f      	lsls	r7, r3, #24
 800e8f2:	f856 5b04 	ldr.w	r5, [r6], #4
 800e8f6:	600e      	str	r6, [r1, #0]
 800e8f8:	d514      	bpl.n	800e924 <_printf_i+0x1ac>
 800e8fa:	07d9      	lsls	r1, r3, #31
 800e8fc:	bf44      	itt	mi
 800e8fe:	f043 0320 	orrmi.w	r3, r3, #32
 800e902:	6023      	strmi	r3, [r4, #0]
 800e904:	b91d      	cbnz	r5, 800e90e <_printf_i+0x196>
 800e906:	6823      	ldr	r3, [r4, #0]
 800e908:	f023 0320 	bic.w	r3, r3, #32
 800e90c:	6023      	str	r3, [r4, #0]
 800e90e:	2310      	movs	r3, #16
 800e910:	e7b0      	b.n	800e874 <_printf_i+0xfc>
 800e912:	6823      	ldr	r3, [r4, #0]
 800e914:	f043 0320 	orr.w	r3, r3, #32
 800e918:	6023      	str	r3, [r4, #0]
 800e91a:	2378      	movs	r3, #120	; 0x78
 800e91c:	4828      	ldr	r0, [pc, #160]	; (800e9c0 <_printf_i+0x248>)
 800e91e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e922:	e7e3      	b.n	800e8ec <_printf_i+0x174>
 800e924:	065e      	lsls	r6, r3, #25
 800e926:	bf48      	it	mi
 800e928:	b2ad      	uxthmi	r5, r5
 800e92a:	e7e6      	b.n	800e8fa <_printf_i+0x182>
 800e92c:	4616      	mov	r6, r2
 800e92e:	e7bb      	b.n	800e8a8 <_printf_i+0x130>
 800e930:	680b      	ldr	r3, [r1, #0]
 800e932:	6826      	ldr	r6, [r4, #0]
 800e934:	6960      	ldr	r0, [r4, #20]
 800e936:	1d1d      	adds	r5, r3, #4
 800e938:	600d      	str	r5, [r1, #0]
 800e93a:	0635      	lsls	r5, r6, #24
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	d501      	bpl.n	800e944 <_printf_i+0x1cc>
 800e940:	6018      	str	r0, [r3, #0]
 800e942:	e002      	b.n	800e94a <_printf_i+0x1d2>
 800e944:	0671      	lsls	r1, r6, #25
 800e946:	d5fb      	bpl.n	800e940 <_printf_i+0x1c8>
 800e948:	8018      	strh	r0, [r3, #0]
 800e94a:	2300      	movs	r3, #0
 800e94c:	6123      	str	r3, [r4, #16]
 800e94e:	4616      	mov	r6, r2
 800e950:	e7ba      	b.n	800e8c8 <_printf_i+0x150>
 800e952:	680b      	ldr	r3, [r1, #0]
 800e954:	1d1a      	adds	r2, r3, #4
 800e956:	600a      	str	r2, [r1, #0]
 800e958:	681e      	ldr	r6, [r3, #0]
 800e95a:	6862      	ldr	r2, [r4, #4]
 800e95c:	2100      	movs	r1, #0
 800e95e:	4630      	mov	r0, r6
 800e960:	f7f1 fc36 	bl	80001d0 <memchr>
 800e964:	b108      	cbz	r0, 800e96a <_printf_i+0x1f2>
 800e966:	1b80      	subs	r0, r0, r6
 800e968:	6060      	str	r0, [r4, #4]
 800e96a:	6863      	ldr	r3, [r4, #4]
 800e96c:	6123      	str	r3, [r4, #16]
 800e96e:	2300      	movs	r3, #0
 800e970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e974:	e7a8      	b.n	800e8c8 <_printf_i+0x150>
 800e976:	6923      	ldr	r3, [r4, #16]
 800e978:	4632      	mov	r2, r6
 800e97a:	4649      	mov	r1, r9
 800e97c:	4640      	mov	r0, r8
 800e97e:	47d0      	blx	sl
 800e980:	3001      	adds	r0, #1
 800e982:	d0ab      	beq.n	800e8dc <_printf_i+0x164>
 800e984:	6823      	ldr	r3, [r4, #0]
 800e986:	079b      	lsls	r3, r3, #30
 800e988:	d413      	bmi.n	800e9b2 <_printf_i+0x23a>
 800e98a:	68e0      	ldr	r0, [r4, #12]
 800e98c:	9b03      	ldr	r3, [sp, #12]
 800e98e:	4298      	cmp	r0, r3
 800e990:	bfb8      	it	lt
 800e992:	4618      	movlt	r0, r3
 800e994:	e7a4      	b.n	800e8e0 <_printf_i+0x168>
 800e996:	2301      	movs	r3, #1
 800e998:	4632      	mov	r2, r6
 800e99a:	4649      	mov	r1, r9
 800e99c:	4640      	mov	r0, r8
 800e99e:	47d0      	blx	sl
 800e9a0:	3001      	adds	r0, #1
 800e9a2:	d09b      	beq.n	800e8dc <_printf_i+0x164>
 800e9a4:	3501      	adds	r5, #1
 800e9a6:	68e3      	ldr	r3, [r4, #12]
 800e9a8:	9903      	ldr	r1, [sp, #12]
 800e9aa:	1a5b      	subs	r3, r3, r1
 800e9ac:	42ab      	cmp	r3, r5
 800e9ae:	dcf2      	bgt.n	800e996 <_printf_i+0x21e>
 800e9b0:	e7eb      	b.n	800e98a <_printf_i+0x212>
 800e9b2:	2500      	movs	r5, #0
 800e9b4:	f104 0619 	add.w	r6, r4, #25
 800e9b8:	e7f5      	b.n	800e9a6 <_printf_i+0x22e>
 800e9ba:	bf00      	nop
 800e9bc:	0800ff75 	.word	0x0800ff75
 800e9c0:	0800ff86 	.word	0x0800ff86

0800e9c4 <_sbrk_r>:
 800e9c4:	b538      	push	{r3, r4, r5, lr}
 800e9c6:	4d06      	ldr	r5, [pc, #24]	; (800e9e0 <_sbrk_r+0x1c>)
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	4604      	mov	r4, r0
 800e9cc:	4608      	mov	r0, r1
 800e9ce:	602b      	str	r3, [r5, #0]
 800e9d0:	f7f5 f8ac 	bl	8003b2c <_sbrk>
 800e9d4:	1c43      	adds	r3, r0, #1
 800e9d6:	d102      	bne.n	800e9de <_sbrk_r+0x1a>
 800e9d8:	682b      	ldr	r3, [r5, #0]
 800e9da:	b103      	cbz	r3, 800e9de <_sbrk_r+0x1a>
 800e9dc:	6023      	str	r3, [r4, #0]
 800e9de:	bd38      	pop	{r3, r4, r5, pc}
 800e9e0:	20010528 	.word	0x20010528

0800e9e4 <__sread>:
 800e9e4:	b510      	push	{r4, lr}
 800e9e6:	460c      	mov	r4, r1
 800e9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9ec:	f000 f8a0 	bl	800eb30 <_read_r>
 800e9f0:	2800      	cmp	r0, #0
 800e9f2:	bfab      	itete	ge
 800e9f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e9f6:	89a3      	ldrhlt	r3, [r4, #12]
 800e9f8:	181b      	addge	r3, r3, r0
 800e9fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e9fe:	bfac      	ite	ge
 800ea00:	6563      	strge	r3, [r4, #84]	; 0x54
 800ea02:	81a3      	strhlt	r3, [r4, #12]
 800ea04:	bd10      	pop	{r4, pc}

0800ea06 <__swrite>:
 800ea06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea0a:	461f      	mov	r7, r3
 800ea0c:	898b      	ldrh	r3, [r1, #12]
 800ea0e:	05db      	lsls	r3, r3, #23
 800ea10:	4605      	mov	r5, r0
 800ea12:	460c      	mov	r4, r1
 800ea14:	4616      	mov	r6, r2
 800ea16:	d505      	bpl.n	800ea24 <__swrite+0x1e>
 800ea18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea1c:	2302      	movs	r3, #2
 800ea1e:	2200      	movs	r2, #0
 800ea20:	f000 f868 	bl	800eaf4 <_lseek_r>
 800ea24:	89a3      	ldrh	r3, [r4, #12]
 800ea26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ea2e:	81a3      	strh	r3, [r4, #12]
 800ea30:	4632      	mov	r2, r6
 800ea32:	463b      	mov	r3, r7
 800ea34:	4628      	mov	r0, r5
 800ea36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea3a:	f000 b817 	b.w	800ea6c <_write_r>

0800ea3e <__sseek>:
 800ea3e:	b510      	push	{r4, lr}
 800ea40:	460c      	mov	r4, r1
 800ea42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea46:	f000 f855 	bl	800eaf4 <_lseek_r>
 800ea4a:	1c43      	adds	r3, r0, #1
 800ea4c:	89a3      	ldrh	r3, [r4, #12]
 800ea4e:	bf15      	itete	ne
 800ea50:	6560      	strne	r0, [r4, #84]	; 0x54
 800ea52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ea56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ea5a:	81a3      	strheq	r3, [r4, #12]
 800ea5c:	bf18      	it	ne
 800ea5e:	81a3      	strhne	r3, [r4, #12]
 800ea60:	bd10      	pop	{r4, pc}

0800ea62 <__sclose>:
 800ea62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea66:	f000 b813 	b.w	800ea90 <_close_r>
	...

0800ea6c <_write_r>:
 800ea6c:	b538      	push	{r3, r4, r5, lr}
 800ea6e:	4d07      	ldr	r5, [pc, #28]	; (800ea8c <_write_r+0x20>)
 800ea70:	4604      	mov	r4, r0
 800ea72:	4608      	mov	r0, r1
 800ea74:	4611      	mov	r1, r2
 800ea76:	2200      	movs	r2, #0
 800ea78:	602a      	str	r2, [r5, #0]
 800ea7a:	461a      	mov	r2, r3
 800ea7c:	f7f5 f805 	bl	8003a8a <_write>
 800ea80:	1c43      	adds	r3, r0, #1
 800ea82:	d102      	bne.n	800ea8a <_write_r+0x1e>
 800ea84:	682b      	ldr	r3, [r5, #0]
 800ea86:	b103      	cbz	r3, 800ea8a <_write_r+0x1e>
 800ea88:	6023      	str	r3, [r4, #0]
 800ea8a:	bd38      	pop	{r3, r4, r5, pc}
 800ea8c:	20010528 	.word	0x20010528

0800ea90 <_close_r>:
 800ea90:	b538      	push	{r3, r4, r5, lr}
 800ea92:	4d06      	ldr	r5, [pc, #24]	; (800eaac <_close_r+0x1c>)
 800ea94:	2300      	movs	r3, #0
 800ea96:	4604      	mov	r4, r0
 800ea98:	4608      	mov	r0, r1
 800ea9a:	602b      	str	r3, [r5, #0]
 800ea9c:	f7f5 f811 	bl	8003ac2 <_close>
 800eaa0:	1c43      	adds	r3, r0, #1
 800eaa2:	d102      	bne.n	800eaaa <_close_r+0x1a>
 800eaa4:	682b      	ldr	r3, [r5, #0]
 800eaa6:	b103      	cbz	r3, 800eaaa <_close_r+0x1a>
 800eaa8:	6023      	str	r3, [r4, #0]
 800eaaa:	bd38      	pop	{r3, r4, r5, pc}
 800eaac:	20010528 	.word	0x20010528

0800eab0 <_fstat_r>:
 800eab0:	b538      	push	{r3, r4, r5, lr}
 800eab2:	4d07      	ldr	r5, [pc, #28]	; (800ead0 <_fstat_r+0x20>)
 800eab4:	2300      	movs	r3, #0
 800eab6:	4604      	mov	r4, r0
 800eab8:	4608      	mov	r0, r1
 800eaba:	4611      	mov	r1, r2
 800eabc:	602b      	str	r3, [r5, #0]
 800eabe:	f7f5 f80c 	bl	8003ada <_fstat>
 800eac2:	1c43      	adds	r3, r0, #1
 800eac4:	d102      	bne.n	800eacc <_fstat_r+0x1c>
 800eac6:	682b      	ldr	r3, [r5, #0]
 800eac8:	b103      	cbz	r3, 800eacc <_fstat_r+0x1c>
 800eaca:	6023      	str	r3, [r4, #0]
 800eacc:	bd38      	pop	{r3, r4, r5, pc}
 800eace:	bf00      	nop
 800ead0:	20010528 	.word	0x20010528

0800ead4 <_isatty_r>:
 800ead4:	b538      	push	{r3, r4, r5, lr}
 800ead6:	4d06      	ldr	r5, [pc, #24]	; (800eaf0 <_isatty_r+0x1c>)
 800ead8:	2300      	movs	r3, #0
 800eada:	4604      	mov	r4, r0
 800eadc:	4608      	mov	r0, r1
 800eade:	602b      	str	r3, [r5, #0]
 800eae0:	f7f5 f80b 	bl	8003afa <_isatty>
 800eae4:	1c43      	adds	r3, r0, #1
 800eae6:	d102      	bne.n	800eaee <_isatty_r+0x1a>
 800eae8:	682b      	ldr	r3, [r5, #0]
 800eaea:	b103      	cbz	r3, 800eaee <_isatty_r+0x1a>
 800eaec:	6023      	str	r3, [r4, #0]
 800eaee:	bd38      	pop	{r3, r4, r5, pc}
 800eaf0:	20010528 	.word	0x20010528

0800eaf4 <_lseek_r>:
 800eaf4:	b538      	push	{r3, r4, r5, lr}
 800eaf6:	4d07      	ldr	r5, [pc, #28]	; (800eb14 <_lseek_r+0x20>)
 800eaf8:	4604      	mov	r4, r0
 800eafa:	4608      	mov	r0, r1
 800eafc:	4611      	mov	r1, r2
 800eafe:	2200      	movs	r2, #0
 800eb00:	602a      	str	r2, [r5, #0]
 800eb02:	461a      	mov	r2, r3
 800eb04:	f7f5 f804 	bl	8003b10 <_lseek>
 800eb08:	1c43      	adds	r3, r0, #1
 800eb0a:	d102      	bne.n	800eb12 <_lseek_r+0x1e>
 800eb0c:	682b      	ldr	r3, [r5, #0]
 800eb0e:	b103      	cbz	r3, 800eb12 <_lseek_r+0x1e>
 800eb10:	6023      	str	r3, [r4, #0]
 800eb12:	bd38      	pop	{r3, r4, r5, pc}
 800eb14:	20010528 	.word	0x20010528

0800eb18 <__malloc_lock>:
 800eb18:	4801      	ldr	r0, [pc, #4]	; (800eb20 <__malloc_lock+0x8>)
 800eb1a:	f7ff bb55 	b.w	800e1c8 <__retarget_lock_acquire_recursive>
 800eb1e:	bf00      	nop
 800eb20:	20010520 	.word	0x20010520

0800eb24 <__malloc_unlock>:
 800eb24:	4801      	ldr	r0, [pc, #4]	; (800eb2c <__malloc_unlock+0x8>)
 800eb26:	f7ff bb50 	b.w	800e1ca <__retarget_lock_release_recursive>
 800eb2a:	bf00      	nop
 800eb2c:	20010520 	.word	0x20010520

0800eb30 <_read_r>:
 800eb30:	b538      	push	{r3, r4, r5, lr}
 800eb32:	4d07      	ldr	r5, [pc, #28]	; (800eb50 <_read_r+0x20>)
 800eb34:	4604      	mov	r4, r0
 800eb36:	4608      	mov	r0, r1
 800eb38:	4611      	mov	r1, r2
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	602a      	str	r2, [r5, #0]
 800eb3e:	461a      	mov	r2, r3
 800eb40:	f7f4 ff86 	bl	8003a50 <_read>
 800eb44:	1c43      	adds	r3, r0, #1
 800eb46:	d102      	bne.n	800eb4e <_read_r+0x1e>
 800eb48:	682b      	ldr	r3, [r5, #0]
 800eb4a:	b103      	cbz	r3, 800eb4e <_read_r+0x1e>
 800eb4c:	6023      	str	r3, [r4, #0]
 800eb4e:	bd38      	pop	{r3, r4, r5, pc}
 800eb50:	20010528 	.word	0x20010528
 800eb54:	00000000 	.word	0x00000000

0800eb58 <tan>:
 800eb58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb5a:	ec53 2b10 	vmov	r2, r3, d0
 800eb5e:	4814      	ldr	r0, [pc, #80]	; (800ebb0 <tan+0x58>)
 800eb60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eb64:	4281      	cmp	r1, r0
 800eb66:	dc05      	bgt.n	800eb74 <tan+0x1c>
 800eb68:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800eba8 <tan+0x50>
 800eb6c:	2001      	movs	r0, #1
 800eb6e:	f000 fd6f 	bl	800f650 <__kernel_tan>
 800eb72:	e009      	b.n	800eb88 <tan+0x30>
 800eb74:	480f      	ldr	r0, [pc, #60]	; (800ebb4 <tan+0x5c>)
 800eb76:	4281      	cmp	r1, r0
 800eb78:	dd09      	ble.n	800eb8e <tan+0x36>
 800eb7a:	ee10 0a10 	vmov	r0, s0
 800eb7e:	4619      	mov	r1, r3
 800eb80:	f7f1 fb7a 	bl	8000278 <__aeabi_dsub>
 800eb84:	ec41 0b10 	vmov	d0, r0, r1
 800eb88:	b005      	add	sp, #20
 800eb8a:	f85d fb04 	ldr.w	pc, [sp], #4
 800eb8e:	4668      	mov	r0, sp
 800eb90:	f000 f812 	bl	800ebb8 <__ieee754_rem_pio2>
 800eb94:	0040      	lsls	r0, r0, #1
 800eb96:	f000 0002 	and.w	r0, r0, #2
 800eb9a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eb9e:	ed9d 0b00 	vldr	d0, [sp]
 800eba2:	f1c0 0001 	rsb	r0, r0, #1
 800eba6:	e7e2      	b.n	800eb6e <tan+0x16>
	...
 800ebb0:	3fe921fb 	.word	0x3fe921fb
 800ebb4:	7fefffff 	.word	0x7fefffff

0800ebb8 <__ieee754_rem_pio2>:
 800ebb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebbc:	ed2d 8b02 	vpush	{d8}
 800ebc0:	ec55 4b10 	vmov	r4, r5, d0
 800ebc4:	4bca      	ldr	r3, [pc, #808]	; (800eef0 <__ieee754_rem_pio2+0x338>)
 800ebc6:	b08b      	sub	sp, #44	; 0x2c
 800ebc8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ebcc:	4598      	cmp	r8, r3
 800ebce:	4682      	mov	sl, r0
 800ebd0:	9502      	str	r5, [sp, #8]
 800ebd2:	dc08      	bgt.n	800ebe6 <__ieee754_rem_pio2+0x2e>
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	ed80 0b00 	vstr	d0, [r0]
 800ebdc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ebe0:	f04f 0b00 	mov.w	fp, #0
 800ebe4:	e028      	b.n	800ec38 <__ieee754_rem_pio2+0x80>
 800ebe6:	4bc3      	ldr	r3, [pc, #780]	; (800eef4 <__ieee754_rem_pio2+0x33c>)
 800ebe8:	4598      	cmp	r8, r3
 800ebea:	dc78      	bgt.n	800ecde <__ieee754_rem_pio2+0x126>
 800ebec:	9b02      	ldr	r3, [sp, #8]
 800ebee:	4ec2      	ldr	r6, [pc, #776]	; (800eef8 <__ieee754_rem_pio2+0x340>)
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	ee10 0a10 	vmov	r0, s0
 800ebf6:	a3b0      	add	r3, pc, #704	; (adr r3, 800eeb8 <__ieee754_rem_pio2+0x300>)
 800ebf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebfc:	4629      	mov	r1, r5
 800ebfe:	dd39      	ble.n	800ec74 <__ieee754_rem_pio2+0xbc>
 800ec00:	f7f1 fb3a 	bl	8000278 <__aeabi_dsub>
 800ec04:	45b0      	cmp	r8, r6
 800ec06:	4604      	mov	r4, r0
 800ec08:	460d      	mov	r5, r1
 800ec0a:	d01b      	beq.n	800ec44 <__ieee754_rem_pio2+0x8c>
 800ec0c:	a3ac      	add	r3, pc, #688	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x308>)
 800ec0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec12:	f7f1 fb31 	bl	8000278 <__aeabi_dsub>
 800ec16:	4602      	mov	r2, r0
 800ec18:	460b      	mov	r3, r1
 800ec1a:	e9ca 2300 	strd	r2, r3, [sl]
 800ec1e:	4620      	mov	r0, r4
 800ec20:	4629      	mov	r1, r5
 800ec22:	f7f1 fb29 	bl	8000278 <__aeabi_dsub>
 800ec26:	a3a6      	add	r3, pc, #664	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x308>)
 800ec28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2c:	f7f1 fb24 	bl	8000278 <__aeabi_dsub>
 800ec30:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec34:	f04f 0b01 	mov.w	fp, #1
 800ec38:	4658      	mov	r0, fp
 800ec3a:	b00b      	add	sp, #44	; 0x2c
 800ec3c:	ecbd 8b02 	vpop	{d8}
 800ec40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec44:	a3a0      	add	r3, pc, #640	; (adr r3, 800eec8 <__ieee754_rem_pio2+0x310>)
 800ec46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4a:	f7f1 fb15 	bl	8000278 <__aeabi_dsub>
 800ec4e:	a3a0      	add	r3, pc, #640	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x318>)
 800ec50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec54:	4604      	mov	r4, r0
 800ec56:	460d      	mov	r5, r1
 800ec58:	f7f1 fb0e 	bl	8000278 <__aeabi_dsub>
 800ec5c:	4602      	mov	r2, r0
 800ec5e:	460b      	mov	r3, r1
 800ec60:	e9ca 2300 	strd	r2, r3, [sl]
 800ec64:	4620      	mov	r0, r4
 800ec66:	4629      	mov	r1, r5
 800ec68:	f7f1 fb06 	bl	8000278 <__aeabi_dsub>
 800ec6c:	a398      	add	r3, pc, #608	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x318>)
 800ec6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec72:	e7db      	b.n	800ec2c <__ieee754_rem_pio2+0x74>
 800ec74:	f7f1 fb02 	bl	800027c <__adddf3>
 800ec78:	45b0      	cmp	r8, r6
 800ec7a:	4604      	mov	r4, r0
 800ec7c:	460d      	mov	r5, r1
 800ec7e:	d016      	beq.n	800ecae <__ieee754_rem_pio2+0xf6>
 800ec80:	a38f      	add	r3, pc, #572	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x308>)
 800ec82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec86:	f7f1 faf9 	bl	800027c <__adddf3>
 800ec8a:	4602      	mov	r2, r0
 800ec8c:	460b      	mov	r3, r1
 800ec8e:	e9ca 2300 	strd	r2, r3, [sl]
 800ec92:	4620      	mov	r0, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	f7f1 faef 	bl	8000278 <__aeabi_dsub>
 800ec9a:	a389      	add	r3, pc, #548	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x308>)
 800ec9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca0:	f7f1 faec 	bl	800027c <__adddf3>
 800eca4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800eca8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ecac:	e7c4      	b.n	800ec38 <__ieee754_rem_pio2+0x80>
 800ecae:	a386      	add	r3, pc, #536	; (adr r3, 800eec8 <__ieee754_rem_pio2+0x310>)
 800ecb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb4:	f7f1 fae2 	bl	800027c <__adddf3>
 800ecb8:	a385      	add	r3, pc, #532	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x318>)
 800ecba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecbe:	4604      	mov	r4, r0
 800ecc0:	460d      	mov	r5, r1
 800ecc2:	f7f1 fadb 	bl	800027c <__adddf3>
 800ecc6:	4602      	mov	r2, r0
 800ecc8:	460b      	mov	r3, r1
 800ecca:	e9ca 2300 	strd	r2, r3, [sl]
 800ecce:	4620      	mov	r0, r4
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	f7f1 fad1 	bl	8000278 <__aeabi_dsub>
 800ecd6:	a37e      	add	r3, pc, #504	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x318>)
 800ecd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecdc:	e7e0      	b.n	800eca0 <__ieee754_rem_pio2+0xe8>
 800ecde:	4b87      	ldr	r3, [pc, #540]	; (800eefc <__ieee754_rem_pio2+0x344>)
 800ece0:	4598      	cmp	r8, r3
 800ece2:	f300 80d9 	bgt.w	800ee98 <__ieee754_rem_pio2+0x2e0>
 800ece6:	f000 fe87 	bl	800f9f8 <fabs>
 800ecea:	ec55 4b10 	vmov	r4, r5, d0
 800ecee:	ee10 0a10 	vmov	r0, s0
 800ecf2:	a379      	add	r3, pc, #484	; (adr r3, 800eed8 <__ieee754_rem_pio2+0x320>)
 800ecf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf8:	4629      	mov	r1, r5
 800ecfa:	f7f1 fc75 	bl	80005e8 <__aeabi_dmul>
 800ecfe:	4b80      	ldr	r3, [pc, #512]	; (800ef00 <__ieee754_rem_pio2+0x348>)
 800ed00:	2200      	movs	r2, #0
 800ed02:	f7f1 fabb 	bl	800027c <__adddf3>
 800ed06:	f7f1 ff09 	bl	8000b1c <__aeabi_d2iz>
 800ed0a:	4683      	mov	fp, r0
 800ed0c:	f7f1 fc02 	bl	8000514 <__aeabi_i2d>
 800ed10:	4602      	mov	r2, r0
 800ed12:	460b      	mov	r3, r1
 800ed14:	ec43 2b18 	vmov	d8, r2, r3
 800ed18:	a367      	add	r3, pc, #412	; (adr r3, 800eeb8 <__ieee754_rem_pio2+0x300>)
 800ed1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed1e:	f7f1 fc63 	bl	80005e8 <__aeabi_dmul>
 800ed22:	4602      	mov	r2, r0
 800ed24:	460b      	mov	r3, r1
 800ed26:	4620      	mov	r0, r4
 800ed28:	4629      	mov	r1, r5
 800ed2a:	f7f1 faa5 	bl	8000278 <__aeabi_dsub>
 800ed2e:	a364      	add	r3, pc, #400	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x308>)
 800ed30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed34:	4606      	mov	r6, r0
 800ed36:	460f      	mov	r7, r1
 800ed38:	ec51 0b18 	vmov	r0, r1, d8
 800ed3c:	f7f1 fc54 	bl	80005e8 <__aeabi_dmul>
 800ed40:	f1bb 0f1f 	cmp.w	fp, #31
 800ed44:	4604      	mov	r4, r0
 800ed46:	460d      	mov	r5, r1
 800ed48:	dc0d      	bgt.n	800ed66 <__ieee754_rem_pio2+0x1ae>
 800ed4a:	4b6e      	ldr	r3, [pc, #440]	; (800ef04 <__ieee754_rem_pio2+0x34c>)
 800ed4c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800ed50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed54:	4543      	cmp	r3, r8
 800ed56:	d006      	beq.n	800ed66 <__ieee754_rem_pio2+0x1ae>
 800ed58:	4622      	mov	r2, r4
 800ed5a:	462b      	mov	r3, r5
 800ed5c:	4630      	mov	r0, r6
 800ed5e:	4639      	mov	r1, r7
 800ed60:	f7f1 fa8a 	bl	8000278 <__aeabi_dsub>
 800ed64:	e00f      	b.n	800ed86 <__ieee754_rem_pio2+0x1ce>
 800ed66:	462b      	mov	r3, r5
 800ed68:	4622      	mov	r2, r4
 800ed6a:	4630      	mov	r0, r6
 800ed6c:	4639      	mov	r1, r7
 800ed6e:	f7f1 fa83 	bl	8000278 <__aeabi_dsub>
 800ed72:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ed76:	9303      	str	r3, [sp, #12]
 800ed78:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ed7c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ed80:	f1b8 0f10 	cmp.w	r8, #16
 800ed84:	dc02      	bgt.n	800ed8c <__ieee754_rem_pio2+0x1d4>
 800ed86:	e9ca 0100 	strd	r0, r1, [sl]
 800ed8a:	e039      	b.n	800ee00 <__ieee754_rem_pio2+0x248>
 800ed8c:	a34e      	add	r3, pc, #312	; (adr r3, 800eec8 <__ieee754_rem_pio2+0x310>)
 800ed8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed92:	ec51 0b18 	vmov	r0, r1, d8
 800ed96:	f7f1 fc27 	bl	80005e8 <__aeabi_dmul>
 800ed9a:	4604      	mov	r4, r0
 800ed9c:	460d      	mov	r5, r1
 800ed9e:	4602      	mov	r2, r0
 800eda0:	460b      	mov	r3, r1
 800eda2:	4630      	mov	r0, r6
 800eda4:	4639      	mov	r1, r7
 800eda6:	f7f1 fa67 	bl	8000278 <__aeabi_dsub>
 800edaa:	4602      	mov	r2, r0
 800edac:	460b      	mov	r3, r1
 800edae:	4680      	mov	r8, r0
 800edb0:	4689      	mov	r9, r1
 800edb2:	4630      	mov	r0, r6
 800edb4:	4639      	mov	r1, r7
 800edb6:	f7f1 fa5f 	bl	8000278 <__aeabi_dsub>
 800edba:	4622      	mov	r2, r4
 800edbc:	462b      	mov	r3, r5
 800edbe:	f7f1 fa5b 	bl	8000278 <__aeabi_dsub>
 800edc2:	a343      	add	r3, pc, #268	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x318>)
 800edc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edc8:	4604      	mov	r4, r0
 800edca:	460d      	mov	r5, r1
 800edcc:	ec51 0b18 	vmov	r0, r1, d8
 800edd0:	f7f1 fc0a 	bl	80005e8 <__aeabi_dmul>
 800edd4:	4622      	mov	r2, r4
 800edd6:	462b      	mov	r3, r5
 800edd8:	f7f1 fa4e 	bl	8000278 <__aeabi_dsub>
 800eddc:	4602      	mov	r2, r0
 800edde:	460b      	mov	r3, r1
 800ede0:	4604      	mov	r4, r0
 800ede2:	460d      	mov	r5, r1
 800ede4:	4640      	mov	r0, r8
 800ede6:	4649      	mov	r1, r9
 800ede8:	f7f1 fa46 	bl	8000278 <__aeabi_dsub>
 800edec:	9a03      	ldr	r2, [sp, #12]
 800edee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800edf2:	1ad3      	subs	r3, r2, r3
 800edf4:	2b31      	cmp	r3, #49	; 0x31
 800edf6:	dc24      	bgt.n	800ee42 <__ieee754_rem_pio2+0x28a>
 800edf8:	e9ca 0100 	strd	r0, r1, [sl]
 800edfc:	4646      	mov	r6, r8
 800edfe:	464f      	mov	r7, r9
 800ee00:	e9da 8900 	ldrd	r8, r9, [sl]
 800ee04:	4630      	mov	r0, r6
 800ee06:	4642      	mov	r2, r8
 800ee08:	464b      	mov	r3, r9
 800ee0a:	4639      	mov	r1, r7
 800ee0c:	f7f1 fa34 	bl	8000278 <__aeabi_dsub>
 800ee10:	462b      	mov	r3, r5
 800ee12:	4622      	mov	r2, r4
 800ee14:	f7f1 fa30 	bl	8000278 <__aeabi_dsub>
 800ee18:	9b02      	ldr	r3, [sp, #8]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ee20:	f6bf af0a 	bge.w	800ec38 <__ieee754_rem_pio2+0x80>
 800ee24:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ee28:	f8ca 3004 	str.w	r3, [sl, #4]
 800ee2c:	f8ca 8000 	str.w	r8, [sl]
 800ee30:	f8ca 0008 	str.w	r0, [sl, #8]
 800ee34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee38:	f8ca 300c 	str.w	r3, [sl, #12]
 800ee3c:	f1cb 0b00 	rsb	fp, fp, #0
 800ee40:	e6fa      	b.n	800ec38 <__ieee754_rem_pio2+0x80>
 800ee42:	a327      	add	r3, pc, #156	; (adr r3, 800eee0 <__ieee754_rem_pio2+0x328>)
 800ee44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee48:	ec51 0b18 	vmov	r0, r1, d8
 800ee4c:	f7f1 fbcc 	bl	80005e8 <__aeabi_dmul>
 800ee50:	4604      	mov	r4, r0
 800ee52:	460d      	mov	r5, r1
 800ee54:	4602      	mov	r2, r0
 800ee56:	460b      	mov	r3, r1
 800ee58:	4640      	mov	r0, r8
 800ee5a:	4649      	mov	r1, r9
 800ee5c:	f7f1 fa0c 	bl	8000278 <__aeabi_dsub>
 800ee60:	4602      	mov	r2, r0
 800ee62:	460b      	mov	r3, r1
 800ee64:	4606      	mov	r6, r0
 800ee66:	460f      	mov	r7, r1
 800ee68:	4640      	mov	r0, r8
 800ee6a:	4649      	mov	r1, r9
 800ee6c:	f7f1 fa04 	bl	8000278 <__aeabi_dsub>
 800ee70:	4622      	mov	r2, r4
 800ee72:	462b      	mov	r3, r5
 800ee74:	f7f1 fa00 	bl	8000278 <__aeabi_dsub>
 800ee78:	a31b      	add	r3, pc, #108	; (adr r3, 800eee8 <__ieee754_rem_pio2+0x330>)
 800ee7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee7e:	4604      	mov	r4, r0
 800ee80:	460d      	mov	r5, r1
 800ee82:	ec51 0b18 	vmov	r0, r1, d8
 800ee86:	f7f1 fbaf 	bl	80005e8 <__aeabi_dmul>
 800ee8a:	4622      	mov	r2, r4
 800ee8c:	462b      	mov	r3, r5
 800ee8e:	f7f1 f9f3 	bl	8000278 <__aeabi_dsub>
 800ee92:	4604      	mov	r4, r0
 800ee94:	460d      	mov	r5, r1
 800ee96:	e75f      	b.n	800ed58 <__ieee754_rem_pio2+0x1a0>
 800ee98:	4b1b      	ldr	r3, [pc, #108]	; (800ef08 <__ieee754_rem_pio2+0x350>)
 800ee9a:	4598      	cmp	r8, r3
 800ee9c:	dd36      	ble.n	800ef0c <__ieee754_rem_pio2+0x354>
 800ee9e:	ee10 2a10 	vmov	r2, s0
 800eea2:	462b      	mov	r3, r5
 800eea4:	4620      	mov	r0, r4
 800eea6:	4629      	mov	r1, r5
 800eea8:	f7f1 f9e6 	bl	8000278 <__aeabi_dsub>
 800eeac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800eeb0:	e9ca 0100 	strd	r0, r1, [sl]
 800eeb4:	e694      	b.n	800ebe0 <__ieee754_rem_pio2+0x28>
 800eeb6:	bf00      	nop
 800eeb8:	54400000 	.word	0x54400000
 800eebc:	3ff921fb 	.word	0x3ff921fb
 800eec0:	1a626331 	.word	0x1a626331
 800eec4:	3dd0b461 	.word	0x3dd0b461
 800eec8:	1a600000 	.word	0x1a600000
 800eecc:	3dd0b461 	.word	0x3dd0b461
 800eed0:	2e037073 	.word	0x2e037073
 800eed4:	3ba3198a 	.word	0x3ba3198a
 800eed8:	6dc9c883 	.word	0x6dc9c883
 800eedc:	3fe45f30 	.word	0x3fe45f30
 800eee0:	2e000000 	.word	0x2e000000
 800eee4:	3ba3198a 	.word	0x3ba3198a
 800eee8:	252049c1 	.word	0x252049c1
 800eeec:	397b839a 	.word	0x397b839a
 800eef0:	3fe921fb 	.word	0x3fe921fb
 800eef4:	4002d97b 	.word	0x4002d97b
 800eef8:	3ff921fb 	.word	0x3ff921fb
 800eefc:	413921fb 	.word	0x413921fb
 800ef00:	3fe00000 	.word	0x3fe00000
 800ef04:	0800ff98 	.word	0x0800ff98
 800ef08:	7fefffff 	.word	0x7fefffff
 800ef0c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ef10:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ef14:	ee10 0a10 	vmov	r0, s0
 800ef18:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800ef1c:	ee10 6a10 	vmov	r6, s0
 800ef20:	460f      	mov	r7, r1
 800ef22:	f7f1 fdfb 	bl	8000b1c <__aeabi_d2iz>
 800ef26:	f7f1 faf5 	bl	8000514 <__aeabi_i2d>
 800ef2a:	4602      	mov	r2, r0
 800ef2c:	460b      	mov	r3, r1
 800ef2e:	4630      	mov	r0, r6
 800ef30:	4639      	mov	r1, r7
 800ef32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef36:	f7f1 f99f 	bl	8000278 <__aeabi_dsub>
 800ef3a:	4b22      	ldr	r3, [pc, #136]	; (800efc4 <__ieee754_rem_pio2+0x40c>)
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	f7f1 fb53 	bl	80005e8 <__aeabi_dmul>
 800ef42:	460f      	mov	r7, r1
 800ef44:	4606      	mov	r6, r0
 800ef46:	f7f1 fde9 	bl	8000b1c <__aeabi_d2iz>
 800ef4a:	f7f1 fae3 	bl	8000514 <__aeabi_i2d>
 800ef4e:	4602      	mov	r2, r0
 800ef50:	460b      	mov	r3, r1
 800ef52:	4630      	mov	r0, r6
 800ef54:	4639      	mov	r1, r7
 800ef56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef5a:	f7f1 f98d 	bl	8000278 <__aeabi_dsub>
 800ef5e:	4b19      	ldr	r3, [pc, #100]	; (800efc4 <__ieee754_rem_pio2+0x40c>)
 800ef60:	2200      	movs	r2, #0
 800ef62:	f7f1 fb41 	bl	80005e8 <__aeabi_dmul>
 800ef66:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ef6a:	ad04      	add	r5, sp, #16
 800ef6c:	f04f 0803 	mov.w	r8, #3
 800ef70:	46a9      	mov	r9, r5
 800ef72:	2600      	movs	r6, #0
 800ef74:	2700      	movs	r7, #0
 800ef76:	4632      	mov	r2, r6
 800ef78:	463b      	mov	r3, r7
 800ef7a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ef7e:	46c3      	mov	fp, r8
 800ef80:	3d08      	subs	r5, #8
 800ef82:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800ef86:	f7f1 fd97 	bl	8000ab8 <__aeabi_dcmpeq>
 800ef8a:	2800      	cmp	r0, #0
 800ef8c:	d1f3      	bne.n	800ef76 <__ieee754_rem_pio2+0x3be>
 800ef8e:	4b0e      	ldr	r3, [pc, #56]	; (800efc8 <__ieee754_rem_pio2+0x410>)
 800ef90:	9301      	str	r3, [sp, #4]
 800ef92:	2302      	movs	r3, #2
 800ef94:	9300      	str	r3, [sp, #0]
 800ef96:	4622      	mov	r2, r4
 800ef98:	465b      	mov	r3, fp
 800ef9a:	4651      	mov	r1, sl
 800ef9c:	4648      	mov	r0, r9
 800ef9e:	f000 f817 	bl	800efd0 <__kernel_rem_pio2>
 800efa2:	9b02      	ldr	r3, [sp, #8]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	4683      	mov	fp, r0
 800efa8:	f6bf ae46 	bge.w	800ec38 <__ieee754_rem_pio2+0x80>
 800efac:	f8da 3004 	ldr.w	r3, [sl, #4]
 800efb0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800efb4:	f8ca 3004 	str.w	r3, [sl, #4]
 800efb8:	f8da 300c 	ldr.w	r3, [sl, #12]
 800efbc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800efc0:	e73a      	b.n	800ee38 <__ieee754_rem_pio2+0x280>
 800efc2:	bf00      	nop
 800efc4:	41700000 	.word	0x41700000
 800efc8:	08010018 	.word	0x08010018
 800efcc:	00000000 	.word	0x00000000

0800efd0 <__kernel_rem_pio2>:
 800efd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd4:	ed2d 8b02 	vpush	{d8}
 800efd8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800efdc:	f112 0f14 	cmn.w	r2, #20
 800efe0:	9308      	str	r3, [sp, #32]
 800efe2:	9101      	str	r1, [sp, #4]
 800efe4:	4bc6      	ldr	r3, [pc, #792]	; (800f300 <__kernel_rem_pio2+0x330>)
 800efe6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800efe8:	9009      	str	r0, [sp, #36]	; 0x24
 800efea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800efee:	9304      	str	r3, [sp, #16]
 800eff0:	9b08      	ldr	r3, [sp, #32]
 800eff2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800eff6:	bfa8      	it	ge
 800eff8:	1ed4      	subge	r4, r2, #3
 800effa:	9306      	str	r3, [sp, #24]
 800effc:	bfb2      	itee	lt
 800effe:	2400      	movlt	r4, #0
 800f000:	2318      	movge	r3, #24
 800f002:	fb94 f4f3 	sdivge	r4, r4, r3
 800f006:	f06f 0317 	mvn.w	r3, #23
 800f00a:	fb04 3303 	mla	r3, r4, r3, r3
 800f00e:	eb03 0a02 	add.w	sl, r3, r2
 800f012:	9b04      	ldr	r3, [sp, #16]
 800f014:	9a06      	ldr	r2, [sp, #24]
 800f016:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800f2f0 <__kernel_rem_pio2+0x320>
 800f01a:	eb03 0802 	add.w	r8, r3, r2
 800f01e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f020:	1aa7      	subs	r7, r4, r2
 800f022:	ae20      	add	r6, sp, #128	; 0x80
 800f024:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f028:	2500      	movs	r5, #0
 800f02a:	4545      	cmp	r5, r8
 800f02c:	dd18      	ble.n	800f060 <__kernel_rem_pio2+0x90>
 800f02e:	9b08      	ldr	r3, [sp, #32]
 800f030:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800f034:	aa20      	add	r2, sp, #128	; 0x80
 800f036:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800f2f0 <__kernel_rem_pio2+0x320>
 800f03a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f03e:	f1c3 0301 	rsb	r3, r3, #1
 800f042:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f046:	9307      	str	r3, [sp, #28]
 800f048:	9b07      	ldr	r3, [sp, #28]
 800f04a:	9a04      	ldr	r2, [sp, #16]
 800f04c:	4443      	add	r3, r8
 800f04e:	429a      	cmp	r2, r3
 800f050:	db2f      	blt.n	800f0b2 <__kernel_rem_pio2+0xe2>
 800f052:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f056:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f05a:	462f      	mov	r7, r5
 800f05c:	2600      	movs	r6, #0
 800f05e:	e01b      	b.n	800f098 <__kernel_rem_pio2+0xc8>
 800f060:	42ef      	cmn	r7, r5
 800f062:	d407      	bmi.n	800f074 <__kernel_rem_pio2+0xa4>
 800f064:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f068:	f7f1 fa54 	bl	8000514 <__aeabi_i2d>
 800f06c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f070:	3501      	adds	r5, #1
 800f072:	e7da      	b.n	800f02a <__kernel_rem_pio2+0x5a>
 800f074:	ec51 0b18 	vmov	r0, r1, d8
 800f078:	e7f8      	b.n	800f06c <__kernel_rem_pio2+0x9c>
 800f07a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f07e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f082:	f7f1 fab1 	bl	80005e8 <__aeabi_dmul>
 800f086:	4602      	mov	r2, r0
 800f088:	460b      	mov	r3, r1
 800f08a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f08e:	f7f1 f8f5 	bl	800027c <__adddf3>
 800f092:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f096:	3601      	adds	r6, #1
 800f098:	9b06      	ldr	r3, [sp, #24]
 800f09a:	429e      	cmp	r6, r3
 800f09c:	f1a7 0708 	sub.w	r7, r7, #8
 800f0a0:	ddeb      	ble.n	800f07a <__kernel_rem_pio2+0xaa>
 800f0a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f0a6:	3508      	adds	r5, #8
 800f0a8:	ecab 7b02 	vstmia	fp!, {d7}
 800f0ac:	f108 0801 	add.w	r8, r8, #1
 800f0b0:	e7ca      	b.n	800f048 <__kernel_rem_pio2+0x78>
 800f0b2:	9b04      	ldr	r3, [sp, #16]
 800f0b4:	aa0c      	add	r2, sp, #48	; 0x30
 800f0b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f0ba:	930b      	str	r3, [sp, #44]	; 0x2c
 800f0bc:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f0be:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f0c2:	9c04      	ldr	r4, [sp, #16]
 800f0c4:	930a      	str	r3, [sp, #40]	; 0x28
 800f0c6:	ab98      	add	r3, sp, #608	; 0x260
 800f0c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f0cc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f0d0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800f0d4:	f8cd b008 	str.w	fp, [sp, #8]
 800f0d8:	4625      	mov	r5, r4
 800f0da:	2d00      	cmp	r5, #0
 800f0dc:	dc78      	bgt.n	800f1d0 <__kernel_rem_pio2+0x200>
 800f0de:	ec47 6b10 	vmov	d0, r6, r7
 800f0e2:	4650      	mov	r0, sl
 800f0e4:	f000 fd14 	bl	800fb10 <scalbn>
 800f0e8:	ec57 6b10 	vmov	r6, r7, d0
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f0f2:	ee10 0a10 	vmov	r0, s0
 800f0f6:	4639      	mov	r1, r7
 800f0f8:	f7f1 fa76 	bl	80005e8 <__aeabi_dmul>
 800f0fc:	ec41 0b10 	vmov	d0, r0, r1
 800f100:	f000 fc86 	bl	800fa10 <floor>
 800f104:	4b7f      	ldr	r3, [pc, #508]	; (800f304 <__kernel_rem_pio2+0x334>)
 800f106:	ec51 0b10 	vmov	r0, r1, d0
 800f10a:	2200      	movs	r2, #0
 800f10c:	f7f1 fa6c 	bl	80005e8 <__aeabi_dmul>
 800f110:	4602      	mov	r2, r0
 800f112:	460b      	mov	r3, r1
 800f114:	4630      	mov	r0, r6
 800f116:	4639      	mov	r1, r7
 800f118:	f7f1 f8ae 	bl	8000278 <__aeabi_dsub>
 800f11c:	460f      	mov	r7, r1
 800f11e:	4606      	mov	r6, r0
 800f120:	f7f1 fcfc 	bl	8000b1c <__aeabi_d2iz>
 800f124:	9007      	str	r0, [sp, #28]
 800f126:	f7f1 f9f5 	bl	8000514 <__aeabi_i2d>
 800f12a:	4602      	mov	r2, r0
 800f12c:	460b      	mov	r3, r1
 800f12e:	4630      	mov	r0, r6
 800f130:	4639      	mov	r1, r7
 800f132:	f7f1 f8a1 	bl	8000278 <__aeabi_dsub>
 800f136:	f1ba 0f00 	cmp.w	sl, #0
 800f13a:	4606      	mov	r6, r0
 800f13c:	460f      	mov	r7, r1
 800f13e:	dd70      	ble.n	800f222 <__kernel_rem_pio2+0x252>
 800f140:	1e62      	subs	r2, r4, #1
 800f142:	ab0c      	add	r3, sp, #48	; 0x30
 800f144:	9d07      	ldr	r5, [sp, #28]
 800f146:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f14a:	f1ca 0118 	rsb	r1, sl, #24
 800f14e:	fa40 f301 	asr.w	r3, r0, r1
 800f152:	441d      	add	r5, r3
 800f154:	408b      	lsls	r3, r1
 800f156:	1ac0      	subs	r0, r0, r3
 800f158:	ab0c      	add	r3, sp, #48	; 0x30
 800f15a:	9507      	str	r5, [sp, #28]
 800f15c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f160:	f1ca 0317 	rsb	r3, sl, #23
 800f164:	fa40 f303 	asr.w	r3, r0, r3
 800f168:	9302      	str	r3, [sp, #8]
 800f16a:	9b02      	ldr	r3, [sp, #8]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	dd66      	ble.n	800f23e <__kernel_rem_pio2+0x26e>
 800f170:	9b07      	ldr	r3, [sp, #28]
 800f172:	2200      	movs	r2, #0
 800f174:	3301      	adds	r3, #1
 800f176:	9307      	str	r3, [sp, #28]
 800f178:	4615      	mov	r5, r2
 800f17a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f17e:	4294      	cmp	r4, r2
 800f180:	f300 8099 	bgt.w	800f2b6 <__kernel_rem_pio2+0x2e6>
 800f184:	f1ba 0f00 	cmp.w	sl, #0
 800f188:	dd07      	ble.n	800f19a <__kernel_rem_pio2+0x1ca>
 800f18a:	f1ba 0f01 	cmp.w	sl, #1
 800f18e:	f000 80a5 	beq.w	800f2dc <__kernel_rem_pio2+0x30c>
 800f192:	f1ba 0f02 	cmp.w	sl, #2
 800f196:	f000 80c1 	beq.w	800f31c <__kernel_rem_pio2+0x34c>
 800f19a:	9b02      	ldr	r3, [sp, #8]
 800f19c:	2b02      	cmp	r3, #2
 800f19e:	d14e      	bne.n	800f23e <__kernel_rem_pio2+0x26e>
 800f1a0:	4632      	mov	r2, r6
 800f1a2:	463b      	mov	r3, r7
 800f1a4:	4958      	ldr	r1, [pc, #352]	; (800f308 <__kernel_rem_pio2+0x338>)
 800f1a6:	2000      	movs	r0, #0
 800f1a8:	f7f1 f866 	bl	8000278 <__aeabi_dsub>
 800f1ac:	4606      	mov	r6, r0
 800f1ae:	460f      	mov	r7, r1
 800f1b0:	2d00      	cmp	r5, #0
 800f1b2:	d044      	beq.n	800f23e <__kernel_rem_pio2+0x26e>
 800f1b4:	4650      	mov	r0, sl
 800f1b6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800f2f8 <__kernel_rem_pio2+0x328>
 800f1ba:	f000 fca9 	bl	800fb10 <scalbn>
 800f1be:	4630      	mov	r0, r6
 800f1c0:	4639      	mov	r1, r7
 800f1c2:	ec53 2b10 	vmov	r2, r3, d0
 800f1c6:	f7f1 f857 	bl	8000278 <__aeabi_dsub>
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	460f      	mov	r7, r1
 800f1ce:	e036      	b.n	800f23e <__kernel_rem_pio2+0x26e>
 800f1d0:	4b4e      	ldr	r3, [pc, #312]	; (800f30c <__kernel_rem_pio2+0x33c>)
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	4630      	mov	r0, r6
 800f1d6:	4639      	mov	r1, r7
 800f1d8:	f7f1 fa06 	bl	80005e8 <__aeabi_dmul>
 800f1dc:	f7f1 fc9e 	bl	8000b1c <__aeabi_d2iz>
 800f1e0:	f7f1 f998 	bl	8000514 <__aeabi_i2d>
 800f1e4:	4b4a      	ldr	r3, [pc, #296]	; (800f310 <__kernel_rem_pio2+0x340>)
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	4680      	mov	r8, r0
 800f1ea:	4689      	mov	r9, r1
 800f1ec:	f7f1 f9fc 	bl	80005e8 <__aeabi_dmul>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	460b      	mov	r3, r1
 800f1f4:	4630      	mov	r0, r6
 800f1f6:	4639      	mov	r1, r7
 800f1f8:	f7f1 f83e 	bl	8000278 <__aeabi_dsub>
 800f1fc:	f7f1 fc8e 	bl	8000b1c <__aeabi_d2iz>
 800f200:	9b02      	ldr	r3, [sp, #8]
 800f202:	f843 0b04 	str.w	r0, [r3], #4
 800f206:	3d01      	subs	r5, #1
 800f208:	9302      	str	r3, [sp, #8]
 800f20a:	ab70      	add	r3, sp, #448	; 0x1c0
 800f20c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f214:	4640      	mov	r0, r8
 800f216:	4649      	mov	r1, r9
 800f218:	f7f1 f830 	bl	800027c <__adddf3>
 800f21c:	4606      	mov	r6, r0
 800f21e:	460f      	mov	r7, r1
 800f220:	e75b      	b.n	800f0da <__kernel_rem_pio2+0x10a>
 800f222:	d105      	bne.n	800f230 <__kernel_rem_pio2+0x260>
 800f224:	1e63      	subs	r3, r4, #1
 800f226:	aa0c      	add	r2, sp, #48	; 0x30
 800f228:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f22c:	15c3      	asrs	r3, r0, #23
 800f22e:	e79b      	b.n	800f168 <__kernel_rem_pio2+0x198>
 800f230:	4b38      	ldr	r3, [pc, #224]	; (800f314 <__kernel_rem_pio2+0x344>)
 800f232:	2200      	movs	r2, #0
 800f234:	f7f1 fc5e 	bl	8000af4 <__aeabi_dcmpge>
 800f238:	2800      	cmp	r0, #0
 800f23a:	d139      	bne.n	800f2b0 <__kernel_rem_pio2+0x2e0>
 800f23c:	9002      	str	r0, [sp, #8]
 800f23e:	2200      	movs	r2, #0
 800f240:	2300      	movs	r3, #0
 800f242:	4630      	mov	r0, r6
 800f244:	4639      	mov	r1, r7
 800f246:	f7f1 fc37 	bl	8000ab8 <__aeabi_dcmpeq>
 800f24a:	2800      	cmp	r0, #0
 800f24c:	f000 80b4 	beq.w	800f3b8 <__kernel_rem_pio2+0x3e8>
 800f250:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800f254:	465b      	mov	r3, fp
 800f256:	2200      	movs	r2, #0
 800f258:	9904      	ldr	r1, [sp, #16]
 800f25a:	428b      	cmp	r3, r1
 800f25c:	da65      	bge.n	800f32a <__kernel_rem_pio2+0x35a>
 800f25e:	2a00      	cmp	r2, #0
 800f260:	d07b      	beq.n	800f35a <__kernel_rem_pio2+0x38a>
 800f262:	ab0c      	add	r3, sp, #48	; 0x30
 800f264:	f1aa 0a18 	sub.w	sl, sl, #24
 800f268:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	f000 80a0 	beq.w	800f3b2 <__kernel_rem_pio2+0x3e2>
 800f272:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800f2f8 <__kernel_rem_pio2+0x328>
 800f276:	4650      	mov	r0, sl
 800f278:	f000 fc4a 	bl	800fb10 <scalbn>
 800f27c:	4f23      	ldr	r7, [pc, #140]	; (800f30c <__kernel_rem_pio2+0x33c>)
 800f27e:	ec55 4b10 	vmov	r4, r5, d0
 800f282:	46d8      	mov	r8, fp
 800f284:	2600      	movs	r6, #0
 800f286:	f1b8 0f00 	cmp.w	r8, #0
 800f28a:	f280 80cf 	bge.w	800f42c <__kernel_rem_pio2+0x45c>
 800f28e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800f2f0 <__kernel_rem_pio2+0x320>
 800f292:	465f      	mov	r7, fp
 800f294:	f04f 0800 	mov.w	r8, #0
 800f298:	2f00      	cmp	r7, #0
 800f29a:	f2c0 80fd 	blt.w	800f498 <__kernel_rem_pio2+0x4c8>
 800f29e:	ab70      	add	r3, sp, #448	; 0x1c0
 800f2a0:	f8df a074 	ldr.w	sl, [pc, #116]	; 800f318 <__kernel_rem_pio2+0x348>
 800f2a4:	ec55 4b18 	vmov	r4, r5, d8
 800f2a8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800f2ac:	2600      	movs	r6, #0
 800f2ae:	e0e5      	b.n	800f47c <__kernel_rem_pio2+0x4ac>
 800f2b0:	2302      	movs	r3, #2
 800f2b2:	9302      	str	r3, [sp, #8]
 800f2b4:	e75c      	b.n	800f170 <__kernel_rem_pio2+0x1a0>
 800f2b6:	f8db 3000 	ldr.w	r3, [fp]
 800f2ba:	b955      	cbnz	r5, 800f2d2 <__kernel_rem_pio2+0x302>
 800f2bc:	b123      	cbz	r3, 800f2c8 <__kernel_rem_pio2+0x2f8>
 800f2be:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f2c2:	f8cb 3000 	str.w	r3, [fp]
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	3201      	adds	r2, #1
 800f2ca:	f10b 0b04 	add.w	fp, fp, #4
 800f2ce:	461d      	mov	r5, r3
 800f2d0:	e755      	b.n	800f17e <__kernel_rem_pio2+0x1ae>
 800f2d2:	1acb      	subs	r3, r1, r3
 800f2d4:	f8cb 3000 	str.w	r3, [fp]
 800f2d8:	462b      	mov	r3, r5
 800f2da:	e7f5      	b.n	800f2c8 <__kernel_rem_pio2+0x2f8>
 800f2dc:	1e62      	subs	r2, r4, #1
 800f2de:	ab0c      	add	r3, sp, #48	; 0x30
 800f2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2e4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f2e8:	a90c      	add	r1, sp, #48	; 0x30
 800f2ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f2ee:	e754      	b.n	800f19a <__kernel_rem_pio2+0x1ca>
	...
 800f2fc:	3ff00000 	.word	0x3ff00000
 800f300:	08010160 	.word	0x08010160
 800f304:	40200000 	.word	0x40200000
 800f308:	3ff00000 	.word	0x3ff00000
 800f30c:	3e700000 	.word	0x3e700000
 800f310:	41700000 	.word	0x41700000
 800f314:	3fe00000 	.word	0x3fe00000
 800f318:	08010120 	.word	0x08010120
 800f31c:	1e62      	subs	r2, r4, #1
 800f31e:	ab0c      	add	r3, sp, #48	; 0x30
 800f320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f324:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f328:	e7de      	b.n	800f2e8 <__kernel_rem_pio2+0x318>
 800f32a:	a90c      	add	r1, sp, #48	; 0x30
 800f32c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f330:	3b01      	subs	r3, #1
 800f332:	430a      	orrs	r2, r1
 800f334:	e790      	b.n	800f258 <__kernel_rem_pio2+0x288>
 800f336:	3301      	adds	r3, #1
 800f338:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f33c:	2900      	cmp	r1, #0
 800f33e:	d0fa      	beq.n	800f336 <__kernel_rem_pio2+0x366>
 800f340:	9a08      	ldr	r2, [sp, #32]
 800f342:	18e3      	adds	r3, r4, r3
 800f344:	18a6      	adds	r6, r4, r2
 800f346:	aa20      	add	r2, sp, #128	; 0x80
 800f348:	1c65      	adds	r5, r4, #1
 800f34a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f34e:	9302      	str	r3, [sp, #8]
 800f350:	9b02      	ldr	r3, [sp, #8]
 800f352:	42ab      	cmp	r3, r5
 800f354:	da04      	bge.n	800f360 <__kernel_rem_pio2+0x390>
 800f356:	461c      	mov	r4, r3
 800f358:	e6b5      	b.n	800f0c6 <__kernel_rem_pio2+0xf6>
 800f35a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f35c:	2301      	movs	r3, #1
 800f35e:	e7eb      	b.n	800f338 <__kernel_rem_pio2+0x368>
 800f360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f362:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f366:	f7f1 f8d5 	bl	8000514 <__aeabi_i2d>
 800f36a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f370:	46b3      	mov	fp, r6
 800f372:	461c      	mov	r4, r3
 800f374:	2700      	movs	r7, #0
 800f376:	f04f 0800 	mov.w	r8, #0
 800f37a:	f04f 0900 	mov.w	r9, #0
 800f37e:	9b06      	ldr	r3, [sp, #24]
 800f380:	429f      	cmp	r7, r3
 800f382:	dd06      	ble.n	800f392 <__kernel_rem_pio2+0x3c2>
 800f384:	ab70      	add	r3, sp, #448	; 0x1c0
 800f386:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f38a:	e9c3 8900 	strd	r8, r9, [r3]
 800f38e:	3501      	adds	r5, #1
 800f390:	e7de      	b.n	800f350 <__kernel_rem_pio2+0x380>
 800f392:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f396:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f39a:	f7f1 f925 	bl	80005e8 <__aeabi_dmul>
 800f39e:	4602      	mov	r2, r0
 800f3a0:	460b      	mov	r3, r1
 800f3a2:	4640      	mov	r0, r8
 800f3a4:	4649      	mov	r1, r9
 800f3a6:	f7f0 ff69 	bl	800027c <__adddf3>
 800f3aa:	3701      	adds	r7, #1
 800f3ac:	4680      	mov	r8, r0
 800f3ae:	4689      	mov	r9, r1
 800f3b0:	e7e5      	b.n	800f37e <__kernel_rem_pio2+0x3ae>
 800f3b2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800f3b6:	e754      	b.n	800f262 <__kernel_rem_pio2+0x292>
 800f3b8:	ec47 6b10 	vmov	d0, r6, r7
 800f3bc:	f1ca 0000 	rsb	r0, sl, #0
 800f3c0:	f000 fba6 	bl	800fb10 <scalbn>
 800f3c4:	ec57 6b10 	vmov	r6, r7, d0
 800f3c8:	4b9f      	ldr	r3, [pc, #636]	; (800f648 <__kernel_rem_pio2+0x678>)
 800f3ca:	ee10 0a10 	vmov	r0, s0
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	4639      	mov	r1, r7
 800f3d2:	f7f1 fb8f 	bl	8000af4 <__aeabi_dcmpge>
 800f3d6:	b300      	cbz	r0, 800f41a <__kernel_rem_pio2+0x44a>
 800f3d8:	4b9c      	ldr	r3, [pc, #624]	; (800f64c <__kernel_rem_pio2+0x67c>)
 800f3da:	2200      	movs	r2, #0
 800f3dc:	4630      	mov	r0, r6
 800f3de:	4639      	mov	r1, r7
 800f3e0:	f7f1 f902 	bl	80005e8 <__aeabi_dmul>
 800f3e4:	f7f1 fb9a 	bl	8000b1c <__aeabi_d2iz>
 800f3e8:	4605      	mov	r5, r0
 800f3ea:	f7f1 f893 	bl	8000514 <__aeabi_i2d>
 800f3ee:	4b96      	ldr	r3, [pc, #600]	; (800f648 <__kernel_rem_pio2+0x678>)
 800f3f0:	2200      	movs	r2, #0
 800f3f2:	f7f1 f8f9 	bl	80005e8 <__aeabi_dmul>
 800f3f6:	460b      	mov	r3, r1
 800f3f8:	4602      	mov	r2, r0
 800f3fa:	4639      	mov	r1, r7
 800f3fc:	4630      	mov	r0, r6
 800f3fe:	f7f0 ff3b 	bl	8000278 <__aeabi_dsub>
 800f402:	f7f1 fb8b 	bl	8000b1c <__aeabi_d2iz>
 800f406:	f104 0b01 	add.w	fp, r4, #1
 800f40a:	ab0c      	add	r3, sp, #48	; 0x30
 800f40c:	f10a 0a18 	add.w	sl, sl, #24
 800f410:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f414:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800f418:	e72b      	b.n	800f272 <__kernel_rem_pio2+0x2a2>
 800f41a:	4630      	mov	r0, r6
 800f41c:	4639      	mov	r1, r7
 800f41e:	f7f1 fb7d 	bl	8000b1c <__aeabi_d2iz>
 800f422:	ab0c      	add	r3, sp, #48	; 0x30
 800f424:	46a3      	mov	fp, r4
 800f426:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f42a:	e722      	b.n	800f272 <__kernel_rem_pio2+0x2a2>
 800f42c:	ab70      	add	r3, sp, #448	; 0x1c0
 800f42e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800f432:	ab0c      	add	r3, sp, #48	; 0x30
 800f434:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f438:	f7f1 f86c 	bl	8000514 <__aeabi_i2d>
 800f43c:	4622      	mov	r2, r4
 800f43e:	462b      	mov	r3, r5
 800f440:	f7f1 f8d2 	bl	80005e8 <__aeabi_dmul>
 800f444:	4632      	mov	r2, r6
 800f446:	e9c9 0100 	strd	r0, r1, [r9]
 800f44a:	463b      	mov	r3, r7
 800f44c:	4620      	mov	r0, r4
 800f44e:	4629      	mov	r1, r5
 800f450:	f7f1 f8ca 	bl	80005e8 <__aeabi_dmul>
 800f454:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800f458:	4604      	mov	r4, r0
 800f45a:	460d      	mov	r5, r1
 800f45c:	e713      	b.n	800f286 <__kernel_rem_pio2+0x2b6>
 800f45e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f462:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f466:	f7f1 f8bf 	bl	80005e8 <__aeabi_dmul>
 800f46a:	4602      	mov	r2, r0
 800f46c:	460b      	mov	r3, r1
 800f46e:	4620      	mov	r0, r4
 800f470:	4629      	mov	r1, r5
 800f472:	f7f0 ff03 	bl	800027c <__adddf3>
 800f476:	3601      	adds	r6, #1
 800f478:	4604      	mov	r4, r0
 800f47a:	460d      	mov	r5, r1
 800f47c:	9b04      	ldr	r3, [sp, #16]
 800f47e:	429e      	cmp	r6, r3
 800f480:	dc01      	bgt.n	800f486 <__kernel_rem_pio2+0x4b6>
 800f482:	45b0      	cmp	r8, r6
 800f484:	daeb      	bge.n	800f45e <__kernel_rem_pio2+0x48e>
 800f486:	ab48      	add	r3, sp, #288	; 0x120
 800f488:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f48c:	e9c3 4500 	strd	r4, r5, [r3]
 800f490:	3f01      	subs	r7, #1
 800f492:	f108 0801 	add.w	r8, r8, #1
 800f496:	e6ff      	b.n	800f298 <__kernel_rem_pio2+0x2c8>
 800f498:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f49a:	2b02      	cmp	r3, #2
 800f49c:	dc0b      	bgt.n	800f4b6 <__kernel_rem_pio2+0x4e6>
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	dc6e      	bgt.n	800f580 <__kernel_rem_pio2+0x5b0>
 800f4a2:	d045      	beq.n	800f530 <__kernel_rem_pio2+0x560>
 800f4a4:	9b07      	ldr	r3, [sp, #28]
 800f4a6:	f003 0007 	and.w	r0, r3, #7
 800f4aa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800f4ae:	ecbd 8b02 	vpop	{d8}
 800f4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4b6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f4b8:	2b03      	cmp	r3, #3
 800f4ba:	d1f3      	bne.n	800f4a4 <__kernel_rem_pio2+0x4d4>
 800f4bc:	ab48      	add	r3, sp, #288	; 0x120
 800f4be:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800f4c2:	46d0      	mov	r8, sl
 800f4c4:	46d9      	mov	r9, fp
 800f4c6:	f1b9 0f00 	cmp.w	r9, #0
 800f4ca:	f1a8 0808 	sub.w	r8, r8, #8
 800f4ce:	dc64      	bgt.n	800f59a <__kernel_rem_pio2+0x5ca>
 800f4d0:	465c      	mov	r4, fp
 800f4d2:	2c01      	cmp	r4, #1
 800f4d4:	f1aa 0a08 	sub.w	sl, sl, #8
 800f4d8:	dc7e      	bgt.n	800f5d8 <__kernel_rem_pio2+0x608>
 800f4da:	2000      	movs	r0, #0
 800f4dc:	2100      	movs	r1, #0
 800f4de:	f1bb 0f01 	cmp.w	fp, #1
 800f4e2:	f300 8097 	bgt.w	800f614 <__kernel_rem_pio2+0x644>
 800f4e6:	9b02      	ldr	r3, [sp, #8]
 800f4e8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800f4ec:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	f040 8099 	bne.w	800f628 <__kernel_rem_pio2+0x658>
 800f4f6:	9b01      	ldr	r3, [sp, #4]
 800f4f8:	e9c3 5600 	strd	r5, r6, [r3]
 800f4fc:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f500:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f504:	e7ce      	b.n	800f4a4 <__kernel_rem_pio2+0x4d4>
 800f506:	ab48      	add	r3, sp, #288	; 0x120
 800f508:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f510:	f7f0 feb4 	bl	800027c <__adddf3>
 800f514:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800f518:	f1bb 0f00 	cmp.w	fp, #0
 800f51c:	daf3      	bge.n	800f506 <__kernel_rem_pio2+0x536>
 800f51e:	9b02      	ldr	r3, [sp, #8]
 800f520:	b113      	cbz	r3, 800f528 <__kernel_rem_pio2+0x558>
 800f522:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f526:	4619      	mov	r1, r3
 800f528:	9b01      	ldr	r3, [sp, #4]
 800f52a:	e9c3 0100 	strd	r0, r1, [r3]
 800f52e:	e7b9      	b.n	800f4a4 <__kernel_rem_pio2+0x4d4>
 800f530:	2000      	movs	r0, #0
 800f532:	2100      	movs	r1, #0
 800f534:	e7f0      	b.n	800f518 <__kernel_rem_pio2+0x548>
 800f536:	ab48      	add	r3, sp, #288	; 0x120
 800f538:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f540:	f7f0 fe9c 	bl	800027c <__adddf3>
 800f544:	3c01      	subs	r4, #1
 800f546:	2c00      	cmp	r4, #0
 800f548:	daf5      	bge.n	800f536 <__kernel_rem_pio2+0x566>
 800f54a:	9b02      	ldr	r3, [sp, #8]
 800f54c:	b1e3      	cbz	r3, 800f588 <__kernel_rem_pio2+0x5b8>
 800f54e:	4602      	mov	r2, r0
 800f550:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f554:	9c01      	ldr	r4, [sp, #4]
 800f556:	e9c4 2300 	strd	r2, r3, [r4]
 800f55a:	4602      	mov	r2, r0
 800f55c:	460b      	mov	r3, r1
 800f55e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800f562:	f7f0 fe89 	bl	8000278 <__aeabi_dsub>
 800f566:	ad4a      	add	r5, sp, #296	; 0x128
 800f568:	2401      	movs	r4, #1
 800f56a:	45a3      	cmp	fp, r4
 800f56c:	da0f      	bge.n	800f58e <__kernel_rem_pio2+0x5be>
 800f56e:	9b02      	ldr	r3, [sp, #8]
 800f570:	b113      	cbz	r3, 800f578 <__kernel_rem_pio2+0x5a8>
 800f572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f576:	4619      	mov	r1, r3
 800f578:	9b01      	ldr	r3, [sp, #4]
 800f57a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f57e:	e791      	b.n	800f4a4 <__kernel_rem_pio2+0x4d4>
 800f580:	465c      	mov	r4, fp
 800f582:	2000      	movs	r0, #0
 800f584:	2100      	movs	r1, #0
 800f586:	e7de      	b.n	800f546 <__kernel_rem_pio2+0x576>
 800f588:	4602      	mov	r2, r0
 800f58a:	460b      	mov	r3, r1
 800f58c:	e7e2      	b.n	800f554 <__kernel_rem_pio2+0x584>
 800f58e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800f592:	f7f0 fe73 	bl	800027c <__adddf3>
 800f596:	3401      	adds	r4, #1
 800f598:	e7e7      	b.n	800f56a <__kernel_rem_pio2+0x59a>
 800f59a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800f59e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	4632      	mov	r2, r6
 800f5a6:	463b      	mov	r3, r7
 800f5a8:	4629      	mov	r1, r5
 800f5aa:	f7f0 fe67 	bl	800027c <__adddf3>
 800f5ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	460b      	mov	r3, r1
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	4629      	mov	r1, r5
 800f5ba:	f7f0 fe5d 	bl	8000278 <__aeabi_dsub>
 800f5be:	4632      	mov	r2, r6
 800f5c0:	463b      	mov	r3, r7
 800f5c2:	f7f0 fe5b 	bl	800027c <__adddf3>
 800f5c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f5ca:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800f5ce:	ed88 7b00 	vstr	d7, [r8]
 800f5d2:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800f5d6:	e776      	b.n	800f4c6 <__kernel_rem_pio2+0x4f6>
 800f5d8:	e9da 8900 	ldrd	r8, r9, [sl]
 800f5dc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f5e0:	4640      	mov	r0, r8
 800f5e2:	4632      	mov	r2, r6
 800f5e4:	463b      	mov	r3, r7
 800f5e6:	4649      	mov	r1, r9
 800f5e8:	f7f0 fe48 	bl	800027c <__adddf3>
 800f5ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f5f0:	4602      	mov	r2, r0
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	4640      	mov	r0, r8
 800f5f6:	4649      	mov	r1, r9
 800f5f8:	f7f0 fe3e 	bl	8000278 <__aeabi_dsub>
 800f5fc:	4632      	mov	r2, r6
 800f5fe:	463b      	mov	r3, r7
 800f600:	f7f0 fe3c 	bl	800027c <__adddf3>
 800f604:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f608:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f60c:	ed8a 7b00 	vstr	d7, [sl]
 800f610:	3c01      	subs	r4, #1
 800f612:	e75e      	b.n	800f4d2 <__kernel_rem_pio2+0x502>
 800f614:	ab48      	add	r3, sp, #288	; 0x120
 800f616:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f61e:	f7f0 fe2d 	bl	800027c <__adddf3>
 800f622:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800f626:	e75a      	b.n	800f4de <__kernel_rem_pio2+0x50e>
 800f628:	9b01      	ldr	r3, [sp, #4]
 800f62a:	9a01      	ldr	r2, [sp, #4]
 800f62c:	601d      	str	r5, [r3, #0]
 800f62e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800f632:	605c      	str	r4, [r3, #4]
 800f634:	609f      	str	r7, [r3, #8]
 800f636:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800f63a:	60d3      	str	r3, [r2, #12]
 800f63c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f640:	6110      	str	r0, [r2, #16]
 800f642:	6153      	str	r3, [r2, #20]
 800f644:	e72e      	b.n	800f4a4 <__kernel_rem_pio2+0x4d4>
 800f646:	bf00      	nop
 800f648:	41700000 	.word	0x41700000
 800f64c:	3e700000 	.word	0x3e700000

0800f650 <__kernel_tan>:
 800f650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f654:	ed2d 8b04 	vpush	{d8-d9}
 800f658:	ec5b ab10 	vmov	sl, fp, d0
 800f65c:	4be2      	ldr	r3, [pc, #904]	; (800f9e8 <__kernel_tan+0x398>)
 800f65e:	b085      	sub	sp, #20
 800f660:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800f664:	429f      	cmp	r7, r3
 800f666:	ed8d 1b00 	vstr	d1, [sp]
 800f66a:	4606      	mov	r6, r0
 800f66c:	f8cd b00c 	str.w	fp, [sp, #12]
 800f670:	dc24      	bgt.n	800f6bc <__kernel_tan+0x6c>
 800f672:	ee10 0a10 	vmov	r0, s0
 800f676:	4659      	mov	r1, fp
 800f678:	f7f1 fa50 	bl	8000b1c <__aeabi_d2iz>
 800f67c:	2800      	cmp	r0, #0
 800f67e:	d148      	bne.n	800f712 <__kernel_tan+0xc2>
 800f680:	1c73      	adds	r3, r6, #1
 800f682:	4652      	mov	r2, sl
 800f684:	4313      	orrs	r3, r2
 800f686:	433b      	orrs	r3, r7
 800f688:	d112      	bne.n	800f6b0 <__kernel_tan+0x60>
 800f68a:	ec4b ab10 	vmov	d0, sl, fp
 800f68e:	f000 f9b3 	bl	800f9f8 <fabs>
 800f692:	49d6      	ldr	r1, [pc, #856]	; (800f9ec <__kernel_tan+0x39c>)
 800f694:	ec53 2b10 	vmov	r2, r3, d0
 800f698:	2000      	movs	r0, #0
 800f69a:	f7f1 f8cf 	bl	800083c <__aeabi_ddiv>
 800f69e:	4682      	mov	sl, r0
 800f6a0:	468b      	mov	fp, r1
 800f6a2:	ec4b ab10 	vmov	d0, sl, fp
 800f6a6:	b005      	add	sp, #20
 800f6a8:	ecbd 8b04 	vpop	{d8-d9}
 800f6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b0:	2e01      	cmp	r6, #1
 800f6b2:	d0f6      	beq.n	800f6a2 <__kernel_tan+0x52>
 800f6b4:	49ce      	ldr	r1, [pc, #824]	; (800f9f0 <__kernel_tan+0x3a0>)
 800f6b6:	465b      	mov	r3, fp
 800f6b8:	2000      	movs	r0, #0
 800f6ba:	e7ee      	b.n	800f69a <__kernel_tan+0x4a>
 800f6bc:	4bcd      	ldr	r3, [pc, #820]	; (800f9f4 <__kernel_tan+0x3a4>)
 800f6be:	429f      	cmp	r7, r3
 800f6c0:	dd27      	ble.n	800f712 <__kernel_tan+0xc2>
 800f6c2:	9b03      	ldr	r3, [sp, #12]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	da0a      	bge.n	800f6de <__kernel_tan+0x8e>
 800f6c8:	e9dd 2100 	ldrd	r2, r1, [sp]
 800f6cc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f6d0:	469b      	mov	fp, r3
 800f6d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6d6:	e9cd 2300 	strd	r2, r3, [sp]
 800f6da:	ee10 aa10 	vmov	sl, s0
 800f6de:	4652      	mov	r2, sl
 800f6e0:	465b      	mov	r3, fp
 800f6e2:	a1a1      	add	r1, pc, #644	; (adr r1, 800f968 <__kernel_tan+0x318>)
 800f6e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6e8:	f7f0 fdc6 	bl	8000278 <__aeabi_dsub>
 800f6ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6f0:	4604      	mov	r4, r0
 800f6f2:	460d      	mov	r5, r1
 800f6f4:	a19e      	add	r1, pc, #632	; (adr r1, 800f970 <__kernel_tan+0x320>)
 800f6f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6fa:	f7f0 fdbd 	bl	8000278 <__aeabi_dsub>
 800f6fe:	4622      	mov	r2, r4
 800f700:	462b      	mov	r3, r5
 800f702:	f7f0 fdbb 	bl	800027c <__adddf3>
 800f706:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 800f978 <__kernel_tan+0x328>
 800f70a:	ed8d 7b00 	vstr	d7, [sp]
 800f70e:	4682      	mov	sl, r0
 800f710:	468b      	mov	fp, r1
 800f712:	4652      	mov	r2, sl
 800f714:	465b      	mov	r3, fp
 800f716:	4650      	mov	r0, sl
 800f718:	4659      	mov	r1, fp
 800f71a:	f7f0 ff65 	bl	80005e8 <__aeabi_dmul>
 800f71e:	4602      	mov	r2, r0
 800f720:	460b      	mov	r3, r1
 800f722:	4680      	mov	r8, r0
 800f724:	4689      	mov	r9, r1
 800f726:	f7f0 ff5f 	bl	80005e8 <__aeabi_dmul>
 800f72a:	4642      	mov	r2, r8
 800f72c:	4604      	mov	r4, r0
 800f72e:	460d      	mov	r5, r1
 800f730:	464b      	mov	r3, r9
 800f732:	4650      	mov	r0, sl
 800f734:	4659      	mov	r1, fp
 800f736:	f7f0 ff57 	bl	80005e8 <__aeabi_dmul>
 800f73a:	a391      	add	r3, pc, #580	; (adr r3, 800f980 <__kernel_tan+0x330>)
 800f73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f740:	ec41 0b18 	vmov	d8, r0, r1
 800f744:	4620      	mov	r0, r4
 800f746:	4629      	mov	r1, r5
 800f748:	f7f0 ff4e 	bl	80005e8 <__aeabi_dmul>
 800f74c:	a38e      	add	r3, pc, #568	; (adr r3, 800f988 <__kernel_tan+0x338>)
 800f74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f752:	f7f0 fd93 	bl	800027c <__adddf3>
 800f756:	4622      	mov	r2, r4
 800f758:	462b      	mov	r3, r5
 800f75a:	f7f0 ff45 	bl	80005e8 <__aeabi_dmul>
 800f75e:	a38c      	add	r3, pc, #560	; (adr r3, 800f990 <__kernel_tan+0x340>)
 800f760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f764:	f7f0 fd8a 	bl	800027c <__adddf3>
 800f768:	4622      	mov	r2, r4
 800f76a:	462b      	mov	r3, r5
 800f76c:	f7f0 ff3c 	bl	80005e8 <__aeabi_dmul>
 800f770:	a389      	add	r3, pc, #548	; (adr r3, 800f998 <__kernel_tan+0x348>)
 800f772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f776:	f7f0 fd81 	bl	800027c <__adddf3>
 800f77a:	4622      	mov	r2, r4
 800f77c:	462b      	mov	r3, r5
 800f77e:	f7f0 ff33 	bl	80005e8 <__aeabi_dmul>
 800f782:	a387      	add	r3, pc, #540	; (adr r3, 800f9a0 <__kernel_tan+0x350>)
 800f784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f788:	f7f0 fd78 	bl	800027c <__adddf3>
 800f78c:	4622      	mov	r2, r4
 800f78e:	462b      	mov	r3, r5
 800f790:	f7f0 ff2a 	bl	80005e8 <__aeabi_dmul>
 800f794:	a384      	add	r3, pc, #528	; (adr r3, 800f9a8 <__kernel_tan+0x358>)
 800f796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79a:	f7f0 fd6f 	bl	800027c <__adddf3>
 800f79e:	4642      	mov	r2, r8
 800f7a0:	464b      	mov	r3, r9
 800f7a2:	f7f0 ff21 	bl	80005e8 <__aeabi_dmul>
 800f7a6:	a382      	add	r3, pc, #520	; (adr r3, 800f9b0 <__kernel_tan+0x360>)
 800f7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ac:	ec41 0b19 	vmov	d9, r0, r1
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	4629      	mov	r1, r5
 800f7b4:	f7f0 ff18 	bl	80005e8 <__aeabi_dmul>
 800f7b8:	a37f      	add	r3, pc, #508	; (adr r3, 800f9b8 <__kernel_tan+0x368>)
 800f7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7be:	f7f0 fd5d 	bl	800027c <__adddf3>
 800f7c2:	4622      	mov	r2, r4
 800f7c4:	462b      	mov	r3, r5
 800f7c6:	f7f0 ff0f 	bl	80005e8 <__aeabi_dmul>
 800f7ca:	a37d      	add	r3, pc, #500	; (adr r3, 800f9c0 <__kernel_tan+0x370>)
 800f7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d0:	f7f0 fd54 	bl	800027c <__adddf3>
 800f7d4:	4622      	mov	r2, r4
 800f7d6:	462b      	mov	r3, r5
 800f7d8:	f7f0 ff06 	bl	80005e8 <__aeabi_dmul>
 800f7dc:	a37a      	add	r3, pc, #488	; (adr r3, 800f9c8 <__kernel_tan+0x378>)
 800f7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e2:	f7f0 fd4b 	bl	800027c <__adddf3>
 800f7e6:	4622      	mov	r2, r4
 800f7e8:	462b      	mov	r3, r5
 800f7ea:	f7f0 fefd 	bl	80005e8 <__aeabi_dmul>
 800f7ee:	a378      	add	r3, pc, #480	; (adr r3, 800f9d0 <__kernel_tan+0x380>)
 800f7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f4:	f7f0 fd42 	bl	800027c <__adddf3>
 800f7f8:	4622      	mov	r2, r4
 800f7fa:	462b      	mov	r3, r5
 800f7fc:	f7f0 fef4 	bl	80005e8 <__aeabi_dmul>
 800f800:	a375      	add	r3, pc, #468	; (adr r3, 800f9d8 <__kernel_tan+0x388>)
 800f802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f806:	f7f0 fd39 	bl	800027c <__adddf3>
 800f80a:	4602      	mov	r2, r0
 800f80c:	460b      	mov	r3, r1
 800f80e:	ec51 0b19 	vmov	r0, r1, d9
 800f812:	f7f0 fd33 	bl	800027c <__adddf3>
 800f816:	ec53 2b18 	vmov	r2, r3, d8
 800f81a:	f7f0 fee5 	bl	80005e8 <__aeabi_dmul>
 800f81e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f822:	f7f0 fd2b 	bl	800027c <__adddf3>
 800f826:	4642      	mov	r2, r8
 800f828:	464b      	mov	r3, r9
 800f82a:	f7f0 fedd 	bl	80005e8 <__aeabi_dmul>
 800f82e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f832:	f7f0 fd23 	bl	800027c <__adddf3>
 800f836:	a36a      	add	r3, pc, #424	; (adr r3, 800f9e0 <__kernel_tan+0x390>)
 800f838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f83c:	4604      	mov	r4, r0
 800f83e:	460d      	mov	r5, r1
 800f840:	ec51 0b18 	vmov	r0, r1, d8
 800f844:	f7f0 fed0 	bl	80005e8 <__aeabi_dmul>
 800f848:	4622      	mov	r2, r4
 800f84a:	462b      	mov	r3, r5
 800f84c:	f7f0 fd16 	bl	800027c <__adddf3>
 800f850:	460b      	mov	r3, r1
 800f852:	ec41 0b18 	vmov	d8, r0, r1
 800f856:	4602      	mov	r2, r0
 800f858:	4659      	mov	r1, fp
 800f85a:	4650      	mov	r0, sl
 800f85c:	f7f0 fd0e 	bl	800027c <__adddf3>
 800f860:	4b64      	ldr	r3, [pc, #400]	; (800f9f4 <__kernel_tan+0x3a4>)
 800f862:	429f      	cmp	r7, r3
 800f864:	4604      	mov	r4, r0
 800f866:	460d      	mov	r5, r1
 800f868:	dd3e      	ble.n	800f8e8 <__kernel_tan+0x298>
 800f86a:	4630      	mov	r0, r6
 800f86c:	f7f0 fe52 	bl	8000514 <__aeabi_i2d>
 800f870:	4622      	mov	r2, r4
 800f872:	4680      	mov	r8, r0
 800f874:	4689      	mov	r9, r1
 800f876:	462b      	mov	r3, r5
 800f878:	4620      	mov	r0, r4
 800f87a:	4629      	mov	r1, r5
 800f87c:	f7f0 feb4 	bl	80005e8 <__aeabi_dmul>
 800f880:	4642      	mov	r2, r8
 800f882:	4606      	mov	r6, r0
 800f884:	460f      	mov	r7, r1
 800f886:	464b      	mov	r3, r9
 800f888:	4620      	mov	r0, r4
 800f88a:	4629      	mov	r1, r5
 800f88c:	f7f0 fcf6 	bl	800027c <__adddf3>
 800f890:	4602      	mov	r2, r0
 800f892:	460b      	mov	r3, r1
 800f894:	4630      	mov	r0, r6
 800f896:	4639      	mov	r1, r7
 800f898:	f7f0 ffd0 	bl	800083c <__aeabi_ddiv>
 800f89c:	ec53 2b18 	vmov	r2, r3, d8
 800f8a0:	f7f0 fcea 	bl	8000278 <__aeabi_dsub>
 800f8a4:	4602      	mov	r2, r0
 800f8a6:	460b      	mov	r3, r1
 800f8a8:	4650      	mov	r0, sl
 800f8aa:	4659      	mov	r1, fp
 800f8ac:	f7f0 fce4 	bl	8000278 <__aeabi_dsub>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	460b      	mov	r3, r1
 800f8b4:	f7f0 fce2 	bl	800027c <__adddf3>
 800f8b8:	4602      	mov	r2, r0
 800f8ba:	460b      	mov	r3, r1
 800f8bc:	4640      	mov	r0, r8
 800f8be:	4649      	mov	r1, r9
 800f8c0:	f7f0 fcda 	bl	8000278 <__aeabi_dsub>
 800f8c4:	9b03      	ldr	r3, [sp, #12]
 800f8c6:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800f8ca:	f00a 0a02 	and.w	sl, sl, #2
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	f1ca 0001 	rsb	r0, sl, #1
 800f8d4:	460d      	mov	r5, r1
 800f8d6:	f7f0 fe1d 	bl	8000514 <__aeabi_i2d>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	460b      	mov	r3, r1
 800f8de:	4620      	mov	r0, r4
 800f8e0:	4629      	mov	r1, r5
 800f8e2:	f7f0 fe81 	bl	80005e8 <__aeabi_dmul>
 800f8e6:	e6da      	b.n	800f69e <__kernel_tan+0x4e>
 800f8e8:	2e01      	cmp	r6, #1
 800f8ea:	d038      	beq.n	800f95e <__kernel_tan+0x30e>
 800f8ec:	460f      	mov	r7, r1
 800f8ee:	4689      	mov	r9, r1
 800f8f0:	4602      	mov	r2, r0
 800f8f2:	460b      	mov	r3, r1
 800f8f4:	2000      	movs	r0, #0
 800f8f6:	493e      	ldr	r1, [pc, #248]	; (800f9f0 <__kernel_tan+0x3a0>)
 800f8f8:	f7f0 ffa0 	bl	800083c <__aeabi_ddiv>
 800f8fc:	2600      	movs	r6, #0
 800f8fe:	e9cd 0100 	strd	r0, r1, [sp]
 800f902:	4652      	mov	r2, sl
 800f904:	465b      	mov	r3, fp
 800f906:	4630      	mov	r0, r6
 800f908:	4639      	mov	r1, r7
 800f90a:	f7f0 fcb5 	bl	8000278 <__aeabi_dsub>
 800f90e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800f912:	4602      	mov	r2, r0
 800f914:	460b      	mov	r3, r1
 800f916:	ec51 0b18 	vmov	r0, r1, d8
 800f91a:	f7f0 fcad 	bl	8000278 <__aeabi_dsub>
 800f91e:	4632      	mov	r2, r6
 800f920:	462b      	mov	r3, r5
 800f922:	f7f0 fe61 	bl	80005e8 <__aeabi_dmul>
 800f926:	46b0      	mov	r8, r6
 800f928:	460f      	mov	r7, r1
 800f92a:	4606      	mov	r6, r0
 800f92c:	4642      	mov	r2, r8
 800f92e:	462b      	mov	r3, r5
 800f930:	4640      	mov	r0, r8
 800f932:	4649      	mov	r1, r9
 800f934:	f7f0 fe58 	bl	80005e8 <__aeabi_dmul>
 800f938:	4b2c      	ldr	r3, [pc, #176]	; (800f9ec <__kernel_tan+0x39c>)
 800f93a:	2200      	movs	r2, #0
 800f93c:	f7f0 fc9e 	bl	800027c <__adddf3>
 800f940:	4602      	mov	r2, r0
 800f942:	460b      	mov	r3, r1
 800f944:	4630      	mov	r0, r6
 800f946:	4639      	mov	r1, r7
 800f948:	f7f0 fc98 	bl	800027c <__adddf3>
 800f94c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f950:	f7f0 fe4a 	bl	80005e8 <__aeabi_dmul>
 800f954:	4642      	mov	r2, r8
 800f956:	462b      	mov	r3, r5
 800f958:	f7f0 fc90 	bl	800027c <__adddf3>
 800f95c:	e69f      	b.n	800f69e <__kernel_tan+0x4e>
 800f95e:	4682      	mov	sl, r0
 800f960:	468b      	mov	fp, r1
 800f962:	e69e      	b.n	800f6a2 <__kernel_tan+0x52>
 800f964:	f3af 8000 	nop.w
 800f968:	54442d18 	.word	0x54442d18
 800f96c:	3fe921fb 	.word	0x3fe921fb
 800f970:	33145c07 	.word	0x33145c07
 800f974:	3c81a626 	.word	0x3c81a626
	...
 800f980:	74bf7ad4 	.word	0x74bf7ad4
 800f984:	3efb2a70 	.word	0x3efb2a70
 800f988:	32f0a7e9 	.word	0x32f0a7e9
 800f98c:	3f12b80f 	.word	0x3f12b80f
 800f990:	1a8d1068 	.word	0x1a8d1068
 800f994:	3f3026f7 	.word	0x3f3026f7
 800f998:	fee08315 	.word	0xfee08315
 800f99c:	3f57dbc8 	.word	0x3f57dbc8
 800f9a0:	e96e8493 	.word	0xe96e8493
 800f9a4:	3f8226e3 	.word	0x3f8226e3
 800f9a8:	1bb341fe 	.word	0x1bb341fe
 800f9ac:	3faba1ba 	.word	0x3faba1ba
 800f9b0:	db605373 	.word	0xdb605373
 800f9b4:	bef375cb 	.word	0xbef375cb
 800f9b8:	a03792a6 	.word	0xa03792a6
 800f9bc:	3f147e88 	.word	0x3f147e88
 800f9c0:	f2f26501 	.word	0xf2f26501
 800f9c4:	3f4344d8 	.word	0x3f4344d8
 800f9c8:	c9560328 	.word	0xc9560328
 800f9cc:	3f6d6d22 	.word	0x3f6d6d22
 800f9d0:	8406d637 	.word	0x8406d637
 800f9d4:	3f9664f4 	.word	0x3f9664f4
 800f9d8:	1110fe7a 	.word	0x1110fe7a
 800f9dc:	3fc11111 	.word	0x3fc11111
 800f9e0:	55555563 	.word	0x55555563
 800f9e4:	3fd55555 	.word	0x3fd55555
 800f9e8:	3e2fffff 	.word	0x3e2fffff
 800f9ec:	3ff00000 	.word	0x3ff00000
 800f9f0:	bff00000 	.word	0xbff00000
 800f9f4:	3fe59427 	.word	0x3fe59427

0800f9f8 <fabs>:
 800f9f8:	ec51 0b10 	vmov	r0, r1, d0
 800f9fc:	ee10 2a10 	vmov	r2, s0
 800fa00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fa04:	ec43 2b10 	vmov	d0, r2, r3
 800fa08:	4770      	bx	lr
 800fa0a:	0000      	movs	r0, r0
 800fa0c:	0000      	movs	r0, r0
	...

0800fa10 <floor>:
 800fa10:	ec51 0b10 	vmov	r0, r1, d0
 800fa14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa18:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fa1c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fa20:	2e13      	cmp	r6, #19
 800fa22:	ee10 5a10 	vmov	r5, s0
 800fa26:	ee10 8a10 	vmov	r8, s0
 800fa2a:	460c      	mov	r4, r1
 800fa2c:	dc32      	bgt.n	800fa94 <floor+0x84>
 800fa2e:	2e00      	cmp	r6, #0
 800fa30:	da14      	bge.n	800fa5c <floor+0x4c>
 800fa32:	a333      	add	r3, pc, #204	; (adr r3, 800fb00 <floor+0xf0>)
 800fa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa38:	f7f0 fc20 	bl	800027c <__adddf3>
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	2300      	movs	r3, #0
 800fa40:	f7f1 f862 	bl	8000b08 <__aeabi_dcmpgt>
 800fa44:	b138      	cbz	r0, 800fa56 <floor+0x46>
 800fa46:	2c00      	cmp	r4, #0
 800fa48:	da57      	bge.n	800fafa <floor+0xea>
 800fa4a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fa4e:	431d      	orrs	r5, r3
 800fa50:	d001      	beq.n	800fa56 <floor+0x46>
 800fa52:	4c2d      	ldr	r4, [pc, #180]	; (800fb08 <floor+0xf8>)
 800fa54:	2500      	movs	r5, #0
 800fa56:	4621      	mov	r1, r4
 800fa58:	4628      	mov	r0, r5
 800fa5a:	e025      	b.n	800faa8 <floor+0x98>
 800fa5c:	4f2b      	ldr	r7, [pc, #172]	; (800fb0c <floor+0xfc>)
 800fa5e:	4137      	asrs	r7, r6
 800fa60:	ea01 0307 	and.w	r3, r1, r7
 800fa64:	4303      	orrs	r3, r0
 800fa66:	d01f      	beq.n	800faa8 <floor+0x98>
 800fa68:	a325      	add	r3, pc, #148	; (adr r3, 800fb00 <floor+0xf0>)
 800fa6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa6e:	f7f0 fc05 	bl	800027c <__adddf3>
 800fa72:	2200      	movs	r2, #0
 800fa74:	2300      	movs	r3, #0
 800fa76:	f7f1 f847 	bl	8000b08 <__aeabi_dcmpgt>
 800fa7a:	2800      	cmp	r0, #0
 800fa7c:	d0eb      	beq.n	800fa56 <floor+0x46>
 800fa7e:	2c00      	cmp	r4, #0
 800fa80:	bfbe      	ittt	lt
 800fa82:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fa86:	fa43 f606 	asrlt.w	r6, r3, r6
 800fa8a:	19a4      	addlt	r4, r4, r6
 800fa8c:	ea24 0407 	bic.w	r4, r4, r7
 800fa90:	2500      	movs	r5, #0
 800fa92:	e7e0      	b.n	800fa56 <floor+0x46>
 800fa94:	2e33      	cmp	r6, #51	; 0x33
 800fa96:	dd0b      	ble.n	800fab0 <floor+0xa0>
 800fa98:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fa9c:	d104      	bne.n	800faa8 <floor+0x98>
 800fa9e:	ee10 2a10 	vmov	r2, s0
 800faa2:	460b      	mov	r3, r1
 800faa4:	f7f0 fbea 	bl	800027c <__adddf3>
 800faa8:	ec41 0b10 	vmov	d0, r0, r1
 800faac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fab0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fab4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fab8:	fa23 f707 	lsr.w	r7, r3, r7
 800fabc:	4207      	tst	r7, r0
 800fabe:	d0f3      	beq.n	800faa8 <floor+0x98>
 800fac0:	a30f      	add	r3, pc, #60	; (adr r3, 800fb00 <floor+0xf0>)
 800fac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac6:	f7f0 fbd9 	bl	800027c <__adddf3>
 800faca:	2200      	movs	r2, #0
 800facc:	2300      	movs	r3, #0
 800face:	f7f1 f81b 	bl	8000b08 <__aeabi_dcmpgt>
 800fad2:	2800      	cmp	r0, #0
 800fad4:	d0bf      	beq.n	800fa56 <floor+0x46>
 800fad6:	2c00      	cmp	r4, #0
 800fad8:	da02      	bge.n	800fae0 <floor+0xd0>
 800fada:	2e14      	cmp	r6, #20
 800fadc:	d103      	bne.n	800fae6 <floor+0xd6>
 800fade:	3401      	adds	r4, #1
 800fae0:	ea25 0507 	bic.w	r5, r5, r7
 800fae4:	e7b7      	b.n	800fa56 <floor+0x46>
 800fae6:	2301      	movs	r3, #1
 800fae8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800faec:	fa03 f606 	lsl.w	r6, r3, r6
 800faf0:	4435      	add	r5, r6
 800faf2:	4545      	cmp	r5, r8
 800faf4:	bf38      	it	cc
 800faf6:	18e4      	addcc	r4, r4, r3
 800faf8:	e7f2      	b.n	800fae0 <floor+0xd0>
 800fafa:	2500      	movs	r5, #0
 800fafc:	462c      	mov	r4, r5
 800fafe:	e7aa      	b.n	800fa56 <floor+0x46>
 800fb00:	8800759c 	.word	0x8800759c
 800fb04:	7e37e43c 	.word	0x7e37e43c
 800fb08:	bff00000 	.word	0xbff00000
 800fb0c:	000fffff 	.word	0x000fffff

0800fb10 <scalbn>:
 800fb10:	b570      	push	{r4, r5, r6, lr}
 800fb12:	ec55 4b10 	vmov	r4, r5, d0
 800fb16:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fb1a:	4606      	mov	r6, r0
 800fb1c:	462b      	mov	r3, r5
 800fb1e:	b99a      	cbnz	r2, 800fb48 <scalbn+0x38>
 800fb20:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fb24:	4323      	orrs	r3, r4
 800fb26:	d036      	beq.n	800fb96 <scalbn+0x86>
 800fb28:	4b39      	ldr	r3, [pc, #228]	; (800fc10 <scalbn+0x100>)
 800fb2a:	4629      	mov	r1, r5
 800fb2c:	ee10 0a10 	vmov	r0, s0
 800fb30:	2200      	movs	r2, #0
 800fb32:	f7f0 fd59 	bl	80005e8 <__aeabi_dmul>
 800fb36:	4b37      	ldr	r3, [pc, #220]	; (800fc14 <scalbn+0x104>)
 800fb38:	429e      	cmp	r6, r3
 800fb3a:	4604      	mov	r4, r0
 800fb3c:	460d      	mov	r5, r1
 800fb3e:	da10      	bge.n	800fb62 <scalbn+0x52>
 800fb40:	a32b      	add	r3, pc, #172	; (adr r3, 800fbf0 <scalbn+0xe0>)
 800fb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb46:	e03a      	b.n	800fbbe <scalbn+0xae>
 800fb48:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fb4c:	428a      	cmp	r2, r1
 800fb4e:	d10c      	bne.n	800fb6a <scalbn+0x5a>
 800fb50:	ee10 2a10 	vmov	r2, s0
 800fb54:	4620      	mov	r0, r4
 800fb56:	4629      	mov	r1, r5
 800fb58:	f7f0 fb90 	bl	800027c <__adddf3>
 800fb5c:	4604      	mov	r4, r0
 800fb5e:	460d      	mov	r5, r1
 800fb60:	e019      	b.n	800fb96 <scalbn+0x86>
 800fb62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fb66:	460b      	mov	r3, r1
 800fb68:	3a36      	subs	r2, #54	; 0x36
 800fb6a:	4432      	add	r2, r6
 800fb6c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fb70:	428a      	cmp	r2, r1
 800fb72:	dd08      	ble.n	800fb86 <scalbn+0x76>
 800fb74:	2d00      	cmp	r5, #0
 800fb76:	a120      	add	r1, pc, #128	; (adr r1, 800fbf8 <scalbn+0xe8>)
 800fb78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb7c:	da1c      	bge.n	800fbb8 <scalbn+0xa8>
 800fb7e:	a120      	add	r1, pc, #128	; (adr r1, 800fc00 <scalbn+0xf0>)
 800fb80:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb84:	e018      	b.n	800fbb8 <scalbn+0xa8>
 800fb86:	2a00      	cmp	r2, #0
 800fb88:	dd08      	ble.n	800fb9c <scalbn+0x8c>
 800fb8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fb96:	ec45 4b10 	vmov	d0, r4, r5
 800fb9a:	bd70      	pop	{r4, r5, r6, pc}
 800fb9c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fba0:	da19      	bge.n	800fbd6 <scalbn+0xc6>
 800fba2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fba6:	429e      	cmp	r6, r3
 800fba8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800fbac:	dd0a      	ble.n	800fbc4 <scalbn+0xb4>
 800fbae:	a112      	add	r1, pc, #72	; (adr r1, 800fbf8 <scalbn+0xe8>)
 800fbb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d1e2      	bne.n	800fb7e <scalbn+0x6e>
 800fbb8:	a30f      	add	r3, pc, #60	; (adr r3, 800fbf8 <scalbn+0xe8>)
 800fbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbbe:	f7f0 fd13 	bl	80005e8 <__aeabi_dmul>
 800fbc2:	e7cb      	b.n	800fb5c <scalbn+0x4c>
 800fbc4:	a10a      	add	r1, pc, #40	; (adr r1, 800fbf0 <scalbn+0xe0>)
 800fbc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d0b8      	beq.n	800fb40 <scalbn+0x30>
 800fbce:	a10e      	add	r1, pc, #56	; (adr r1, 800fc08 <scalbn+0xf8>)
 800fbd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbd4:	e7b4      	b.n	800fb40 <scalbn+0x30>
 800fbd6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fbda:	3236      	adds	r2, #54	; 0x36
 800fbdc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fbe0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	4b0c      	ldr	r3, [pc, #48]	; (800fc18 <scalbn+0x108>)
 800fbe8:	2200      	movs	r2, #0
 800fbea:	e7e8      	b.n	800fbbe <scalbn+0xae>
 800fbec:	f3af 8000 	nop.w
 800fbf0:	c2f8f359 	.word	0xc2f8f359
 800fbf4:	01a56e1f 	.word	0x01a56e1f
 800fbf8:	8800759c 	.word	0x8800759c
 800fbfc:	7e37e43c 	.word	0x7e37e43c
 800fc00:	8800759c 	.word	0x8800759c
 800fc04:	fe37e43c 	.word	0xfe37e43c
 800fc08:	c2f8f359 	.word	0xc2f8f359
 800fc0c:	81a56e1f 	.word	0x81a56e1f
 800fc10:	43500000 	.word	0x43500000
 800fc14:	ffff3cb0 	.word	0xffff3cb0
 800fc18:	3c900000 	.word	0x3c900000

0800fc1c <_init>:
 800fc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc1e:	bf00      	nop
 800fc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc22:	bc08      	pop	{r3}
 800fc24:	469e      	mov	lr, r3
 800fc26:	4770      	bx	lr

0800fc28 <_fini>:
 800fc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc2a:	bf00      	nop
 800fc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc2e:	bc08      	pop	{r3}
 800fc30:	469e      	mov	lr, r3
 800fc32:	4770      	bx	lr
