module uart_transceiver_c(
    input clk, 
    input rst, 
    input rx, 
    output tx, 
    input transmit, 
    input [7:0] tx_byte, 
    output reg received, 
    output reg [7:0] rx_byte, 
    output is_receiving, 
    output is_transmitting, 
    output reg recv_error, 
    input [15:0] baud,
    input recv_ack
);

    parameter RX_IDLE = 3'd0;
    parameter RX_CHECK_START = 3'd1;
    parameter RX_READ_BITS = 3'd2;
    parameter RX_CHECK_STOP = 3'd3;
    parameter RX_DELAY_RESTART = 3'd4;
    parameter RX_ERROR = 3'd5;
    parameter RX_RECEIVED = 3'd6;

    parameter TX_IDLE = 2'd0;
    parameter TX_SENDING = 2'd1;
    parameter TX_DELAY_RESTART = 2'd2;

    reg [10:0] rx_clk_divider;
    reg [10:0] tx_clk_divider;

    reg [2:0] recv_state;
    reg [5:0] rx_countdown;
    reg [3:0] rx_bits_remaining;
    reg [7:0] rx_data;

    reg [8:0] tx_out;
    reg [1:0] tx_state;
    reg [5:0] tx_countdown;
    reg [3:0] tx_bits_remaining;
    reg [7:0] tx_data;
   
    assign is_receiving = recv_state != RX_IDLE;
    assign tx = tx_out[0];
    assign is_transmitting = tx_state != TX_IDLE;

    always @(posedge clk) begin
        if (rst) begin
            received <= 1'b0;
            recv_error <= 1'b0;
            recv_state <= RX_IDLE;
            tx_state <= TX_DELAY_RESTART;
            rx_clk_divider <= baud;
            tx_clk_divider <= baud;
            tx_out <= 9'b1_1111_1111;
            tx_countdown <= 6'd15;
            rx_byte <= 8'd0;
            rx_data <= 8'd0;
            tx_data <= 8'd0;
            tx_bits_remaining <= 4'd0;
        end else begin
            if (recv_ack) begin
                received <= 1'b0;
                recv_error <= 1'b0;
            end
    
            rx_clk_divider <= rx_clk_divider - 1;
            if (!rx_clk_divider) begin
                rx_clk_divider <= baud;
                rx_countdown <= rx_countdown - 1;
            end

            tx_clk_divider <= tx_clk_divider - 1;
            if (!tx_clk_divider) begin
                tx_clk_divider <= baud;
                tx_countdown <= tx_countdown - 1;
            end

            case (recv_state)
                RX_IDLE: begin
                    if (!rx) begin
                        rx_clk_divider <= baud;
                        rx_countdown <= 6'd2;
                        recv_state <= RX_CHECK_START;
                    end
                end

                RX_CHECK_START: begin
                    if (!rx_countdown) begin
                        if (!rx) begin
                            rx_countdown <= 6'd4;
                            rx_bits_remaining <= 4'd8;
                            recv_state <= RX_READ_BITS;
                        end else begin
                            recv_state <= RX_ERROR;
                        end
                    end
                end

                RX_READ_BITS: begin
                    if (!rx_countdown) begin
                        rx_data <= {rx, rx_data[7:1]};
                        rx_countdown <= 6'd4;
                        rx_bits_remaining <= rx_bits_remaining - 1;
                        recv_state <= rx_bits_remaining ? RX_READ_BITS : RX_CHECK_STOP;
                    end
                end

                RX_CHECK_STOP: begin
                    if (!rx_countdown) begin
                        recv_state <= rx ? RX_RECEIVED : RX_ERROR;
                    end
                end

                RX_DELAY_RESTART: begin
                    recv_state <= rx_countdown ? RX_DELAY_RESTART : RX_IDLE;
                end

                RX_ERROR: begin
                    rx_countdown <= 6'd8;
                    recv_error <= 1'b1;
                    recv_state <= RX_DELAY_RESTART;
                end

                RX_RECEIVED: begin
                    received <= 1'b1;
                    rx_byte <= rx_data;
                    recv_state <= RX_IDLE;
                end
            endcase

            case (tx_state)
                TX_IDLE: begin
                    if (transmit) begin
                        tx_data <= tx_byte;
                        tx_out <= {tx_data, 1'b0};
                        tx_clk_divider <= baud;
                        tx_countdown <= 6'd4;
                        tx_bits_remaining <= 4'd9;
                        tx_state <= TX_SENDING;
                    end
                end

                TX_SENDING: begin
                    if (!tx_countdown) begin
                        if (tx_bits_remaining) begin
                            tx_bits_remaining <= tx_bits_remaining - 1;
                            tx_out <= {1'b1, tx_out[8:1]};
                            tx_countdown <= 6'd4;
                            tx_state <= TX_SENDING;
                        end else begin
                            tx_countdown <= 6'd8;
                            tx_state <= TX_DELAY_RESTART;
                        end
                    end
                end

                TX_DELAY_RESTART: begin
                    tx_state <= tx_countdown ? TX_DELAY_RESTART : TX_IDLE;
                end
            endcase
        end
    end

endmodule