 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fmul_rounder
Version: U-2022.12
Date   : Sun Jul  6 20:32:19 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip3_v_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip4_v_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip3_v_reg/CK (DFFSX1)                   0.00       0.50 r
  pip3_v_reg/Q (DFFSX1)                    0.48       0.98 f
  pip4_v_reg/D (DFFSX4)                    0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip4_v_reg/CK (DFFSX4)                   0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: pip1_v_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_v_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_v_reg/CK (DFFSX1)                   0.00       0.50 r
  pip1_v_reg/Q (DFFSX1)                    0.47       0.97 f
  pip2_v_reg/D (DFFSX1)                    0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip2_v_reg/CK (DFFSX1)                   0.00       0.60 r
  library hold time                       -0.10       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: pip1_inf_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_inf_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_inf_reg/CK (DFFSX1)                 0.00       0.50 r
  pip1_inf_reg/Q (DFFSX1)                  0.47       0.97 f
  pip2_inf_reg/D (DFFSX1)                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip2_inf_reg/CK (DFFSX1)                 0.00       0.60 r
  library hold time                       -0.10       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: pip2_v_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_v_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_v_reg/CK (DFFSX1)                   0.00       0.50 r
  pip2_v_reg/Q (DFFSX1)                    0.47       0.97 f
  pip3_v_reg/D (DFFSX1)                    0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip3_v_reg/CK (DFFSX1)                   0.00       0.60 r
  library hold time                       -0.10       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: pip2_inf_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_inf_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_inf_reg/CK (DFFSX1)                 0.00       0.50 r
  pip2_inf_reg/Q (DFFSX1)                  0.47       0.97 f
  pip3_inf_reg/D (DFFSX1)                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip3_inf_reg/CK (DFFSX1)                 0.00       0.60 r
  library hold time                       -0.10       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.47


1
