[ START MERGED ]
n12010 state_3
n12011 state_2
clk_N_1433 clk_10mhz_c
i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg__inv i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
reset_generator/rstn_N_6 rstn_c
dds_control_interface/ss0_temp_N_1263 dds_control_interface/ss0_temp
[ END MERGED ]
[ START CLIPPED ]
n12947
heart_beat/count_1534_1701_add_4_1/S0
heart_beat/count_1534_1701_add_4_1/CI
heart_beat/count_1534_1701_add_4_9/S1
heart_beat/count_1534_1701_add_4_9/CO
heart_beat/prescale_1535_add_4_1/S0
heart_beat/prescale_1535_add_4_1/CI
heart_beat/prescale_1535_add_4_17/S1
heart_beat/prescale_1535_add_4_17/CO
dds_control_interface/add_604_1/S0
dds_control_interface/add_604_1/CI
dds_control_interface/add_604_17/S1
dds_control_interface/add_604_17/CO
dds_control_interface/sub_11_add_2_1/S0
dds_control_interface/sub_11_add_2_1/CI
dds_control_interface/sub_11_add_2_9/S1
dds_control_interface/sub_11_add_2_9/CO
adc_control/convert_count_1540_add_4_1/S0
adc_control/convert_count_1540_add_4_1/CI
adc_control/convert_count_1540_add_4_9/S1
adc_control/convert_count_1540_add_4_9/CO
adc_control/sub_12_add_2_1/S0
adc_control/sub_12_add_2_1/CI
adc_control/sub_12_add_2_9/S1
adc_control/sub_12_add_2_9/CO
dds_gain_control/sub_1108_add_2_17/S0
dds_gain_control/sub_1108_add_2_17/CO
dds_gain_control/dac_count_1536_add_4_17/S1
dds_gain_control/dac_count_1536_add_4_17/CO
dds_gain_control/add_602_1/S1
dds_gain_control/add_602_1/S0
dds_gain_control/add_602_1/CI
dds_gain_control/sub_1110_add_2_1/S1
dds_gain_control/sub_1110_add_2_1/S0
dds_gain_control/sub_1110_add_2_1/CI
dds_gain_control/sub_10_add_2_1/S0
dds_gain_control/sub_10_add_2_1/CI
dds_gain_control/sub_1110_add_2_3/S1
dds_gain_control/sub_1110_add_2_3/S0
dds_gain_control/sub_10_add_2_9/S1
dds_gain_control/sub_10_add_2_9/CO
dds_gain_control/sub_1110_add_2_5/S1
dds_gain_control/sub_1110_add_2_5/S0
dds_gain_control/sub_1110_add_2_7/S1
dds_gain_control/sub_1110_add_2_7/S0
dds_gain_control/sub_1110_add_2_9/S1
dds_gain_control/sub_1110_add_2_9/S0
dds_gain_control/sub_1110_add_2_11/S1
dds_gain_control/sub_1110_add_2_11/S0
dds_gain_control/sub_1110_add_2_13/S1
dds_gain_control/sub_1110_add_2_13/S0
dds_gain_control/sub_1110_add_2_15/S1
dds_gain_control/sub_1110_add_2_15/S0
dds_gain_control/sub_1110_add_2_17/S0
dds_gain_control/sub_1110_add_2_17/CO
dds_gain_control/sub_1108_add_2_1/S1
dds_gain_control/sub_1108_add_2_1/S0
dds_gain_control/sub_1108_add_2_1/CI
dds_gain_control/sub_1108_add_2_3/S1
dds_gain_control/sub_1108_add_2_3/S0
dds_gain_control/sub_1108_add_2_5/S1
dds_gain_control/sub_1108_add_2_5/S0
dds_gain_control/add_602_17/CO
dds_gain_control/sub_1108_add_2_7/S1
dds_gain_control/sub_1108_add_2_7/S0
dds_gain_control/sub_1108_add_2_9/S1
dds_gain_control/sub_1108_add_2_9/S0
dds_gain_control/sub_1108_add_2_11/S1
dds_gain_control/sub_1108_add_2_11/S0
dds_gain_control/sub_1108_add_2_13/S1
dds_gain_control/sub_1108_add_2_13/S0
dds_gain_control/sub_1108_add_2_15/S1
dds_gain_control/sub_1108_add_2_15/S0
dds_gain_control/dac_count_1536_add_4_1/S0
dds_gain_control/dac_count_1536_add_4_1/CI
i2c_slave_top/registers/add_237_9/S1
i2c_slave_top/registers/add_237_9/CO
i2c_slave_top/registers/add_237_1/S0
i2c_slave_top/registers/add_237_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Tue Apr 08 23:20:39 2025

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "seed_laser_disable" SITE "17" ;
LOCATE COMP "seed_mod_ss" SITE "32" ;
LOCATE COMP "seed_mod_sck" SITE "30" ;
LOCATE COMP "seed_mod_mosi" SITE "29" ;
LOCATE COMP "sda" SITE "19" ;
LOCATE COMP "scl" SITE "18" ;
LOCATE COMP "seed_laser_en_led_n" SITE "74" ;
LOCATE COMP "seed_adc_sck" SITE "15" ;
LOCATE COMP "seed_adc_convert" SITE "16" ;
LOCATE COMP "over_current_shutdown_n" SITE "48" ;
LOCATE COMP "seed_dac_mosi" SITE "20" ;
LOCATE COMP "seed_dac_ss" SITE "21" ;
LOCATE COMP "seed_dac_sck" SITE "24" ;
LOCATE COMP "seed_ldac_n" SITE "27" ;
LOCATE COMP "seed_reset_n" SITE "25" ;
LOCATE COMP "heartbeat_n" SITE "51" ;
LOCATE COMP "mcu_gpio" SITE "59" ;
LOCATE COMP "seed_spare1" SITE "84" ;
LOCATE COMP "seed_spare2" SITE "81" ;
LOCATE COMP "seed_spare3" SITE "75" ;
LOCATE COMP "seed_spare4" SITE "78" ;
LOCATE COMP "seed_gpio1" SITE "69" ;
LOCATE COMP "seed_gpio2" SITE "71" ;
LOCATE COMP "seed_gpio3" SITE "70" ;
LOCATE COMP "seed_gpio4" SITE "68" ;
LOCATE COMP "spare_led1_n" SITE "60" ;
LOCATE COMP "spare_led2_n" SITE "61" ;
LOCATE COMP "rstn" SITE "34" ;
LOCATE COMP "system_reset_n" SITE "97" ;
LOCATE COMP "clk_10mhz" SITE "1" ;
LOCATE COMP "seed_adc_sdo1" SITE "10" ;
LOCATE COMP "seed_adc_sdo2" SITE "14" ;
LOCATE COMP "seed_compared" SITE "28" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
