$date
	Mon May  9 00:55:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab2_4_bit_sub $end
$var wire 1 ! bout $end
$var wire 4 " D [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % bin $end
$scope module M $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % bin $end
$var wire 1 ! bout $end
$var wire 1 ( w1 $end
$var wire 1 ) w10 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var wire 1 - w5 $end
$var wire 1 . w6 $end
$var wire 1 / w7 $end
$var wire 1 0 w8 $end
$var wire 1 1 w9 $end
$var wire 4 2 temp [3:0] $end
$var wire 4 3 P [3:0] $end
$var wire 4 4 G [3:0] $end
$var wire 4 5 D [3:0] $end
$var wire 4 6 C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx1 6
bx 5
bx 4
bx 3
b1111 2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
b1100 '
b0 &
1%
b1100 $
b0 #
bx "
x!
$end
#2
b1100 4
#4
1!
b1xx1 6
0*
0-
01
0,
00
b11 3
#6
0)
1(
1+
0.
0/
#8
b1111 6
b0xx1 "
b0xx1 5
#12
b11 "
b11 5
#30
b1110 2
b10 $
b10 '
b1 #
b1 &
#32
b10 4
#34
0!
b111 6
b1100 3
#36
1,
10
0(
0+
#38
1!
b1101 6
b100 "
b100 5
#42
b1110 "
b1110 5
#60
b1100 2
b110 $
b110 '
b11 #
b11 &
#62
b100 4
#64
b1001 6
0,
00
1/
b1010 3
#68
b1100 "
b1100 5
#90
b1010 2
b1000 6
0%
b1011 $
b1011 '
b101 #
b101 &
#92
b1010 4
#94
b100 6
0/
b1101 "
b1101 5
b1 3
#98
b1010 "
b1010 5
#120
b1000 2
b101 6
1%
b1010 $
b1010 '
b111 #
b111 &
#122
b1000 4
1(
#124
b11 6
b1011 "
b1011 5
b10 3
#126
0(
#128
b1 6
b1110 "
b1110 5
#132
b1100 "
b1100 5
#150
b111 2
b0 6
0%
b1 $
b1 '
b1000 #
b1000 &
#152
b1 4
#154
0!
b10 6
1*
b1101 "
b1101 5
b110 3
#156
1-
b110 6
#158
b1110 6
b1111 "
b1111 5
#162
b111 "
b111 5
#180
b100 2
b110 $
b110 '
b1011 #
b1011 &
#182
b100 4
#184
b1100 6
0*
0-
b10 3
#186
b1000 6
#188
b101 "
b101 5
#210
b0 2
b1001 6
1%
b1111 $
b1111 '
b1111 #
b1111 &
#212
b0 4
#214
b1 6
b100 "
b100 5
b1111 3
#216
1)
1(
1+
1.
#218
1!
b1111 6
b1 "
b1 5
#222
b1111 "
b1111 5
#240
