\t (00:00:01) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Mon May 22 01:48:39 2017
\t (00:00:01)         Host=QUANGTHANH-PC User=Thanh Pid=4224 CPUs=4
\t (00:00:01) CmdLine= C:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: C:/DATA/GIT/CADENCE/MODULES/WIFI_SWITCH/allegro/ESP8266_SWITCH.brd
\i (00:00:03) trapsize 208
\i (00:00:03) trapsize 212
\i (00:00:03) trapsize 212
\i (00:00:04) trapsize 208
\i (00:00:04) generaledit 
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out 49.5810 -0.7370
\i (00:00:06) trapsize 415
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out 49.6308 -0.8117
\i (00:00:06) trapsize 830
\i (00:00:08) open 
\i (00:00:30) fillin "C:\DATA\git\Cadence\modules\Zwave_switch\allegro\ZWAVE_SWITCH.brd"
\i (00:00:30) cd "C:\DATA\git\Cadence\modules\Zwave_switch\allegro"
\t (00:00:30) Opening existing design...
\t (00:00:30) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:30) trapsize 3371
\t (00:00:30)     Journal end - Mon May 22 01:49:08 2017
