{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@94:134@HdlStmProcess", "  })\n);\n\nlocalparam LANE_BASE_ADDR = 'h300 / 32;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Core configuration */\n  12'h010: up_rdata <= ELASTIC_BUFFER_SIZE; /* Elastic buffer size in octets */\n\n  /* JESD RX configuraton */\n  12'h090: up_rdata <= {\n    /* 17-31 */ 15'h00, /* Reserved for future additions */\n    /*    16 */ up_cfg_buffer_early_release, /* Release buffer as soon as all lanes are ready. */\n    /* 10-15 */ 6'b0000, /* Reserved for future extensions of buffer_delay */\n    /* 02-09 */ up_cfg_buffer_delay, /* Buffer release delay */\n    /* 00-01 */ 2'b00 /* Data path width alignment */\n  };\n  /* 0x91-0x9f reserved for future use */\n\n  /* JESD RX status */\n  12'ha0: up_rdata <= {\n    /* 04-31 */ 28'h00, /* Reserved for future additions */\n    /* 02-03 */ 2'b00, /* Reserved for future extensions of ctrl_state */\n    /* 00-01 */ up_status_ctrl_state /* State of the internal state machine */\n  };\n  default: begin\n    if (up_raddr[11:3] >= LANE_BASE_ADDR &&\n        up_raddr[11:3] < LANE_BASE_ADDR + NUM_LANES) begin\n      up_rdata <= up_lane_rdata[up_raddr[11:3] - LANE_BASE_ADDR];\n    end else begin\n      up_rdata <= 'h00;\n    end\n  end\n  endcase\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_buffer_early_release <= 1'b0;\n    up_cfg_buffer_delay <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[112, "  /* 0x91-0x9f reserved for future use */\n"]], "Add": [[112, "  12'h91: up_rdata <= {\n"], [112, "    /* 11-31 */ 21'h00, /* Reserved for future additions */\n"], [112, "    /* 08-10 */ up_ctrl_err_statistics_mask,\n"], [112, "    /* 01-07 */ 7'h0,\n"], [112, "    /*    00 */ up_ctrl_err_statistics_reset\n"], [112, "  };\n"], [112, "  /* 0x92-0x9f reserved for future use */\n"]]}}