---
title: "RiscCore e RiscFive no DE0-nano" 
tags: [RiscCore, RiscFive, DE0-Nano, FPGA]
categories: [Embarcados,FPGA]
layout: article
share: true
toc: true
comments: true
feature:
 category: true
 index: true
image:
 feature: embarcados/fpga/de0-nano/de0-nano.jpg
 teaser: embarcados/fpga/de0-nano/de0-nano.jpg
ads: 
 show: true
tagcloud: true
coinbase:
 show: false
---

images/embarcados/fpga/de0-nano.jpg

## ReferÃªncias

* https://www.fpgarelated.com/showthread/comp.arch.fpga/74922-1.php
* https://www.intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-4104582208-de0-nano-user-manual.pdf
* https://github.com/riscv