- 👋 Hi, I’m @neelpatidar20
- 👀 I’m interested in IC Design and Verification in VLSI Domain.
- 🌱 I’m currently learning System Verilog and UVM/OEM.
- 💞️ I’m looking to collaborate on Digital System Design.
- 📫 Mail me at- neel.s.patidar@gmail.com

<!---
neelpatidar20/neelpatidar20 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
