   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"SYSTM002.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_SetPriority:
  59              	.LFB103:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1551 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 3960     		str	r1, [r7, #0]
  77 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
  78              		.loc 1 1552 0
  79 000c 97F90730 		ldrsb	r3, [r7, #7]
  80 0010 002B     		cmp	r3, #0
  81 0012 10DA     		bge	.L4
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  82              		.loc 1 1553 0
  83 0014 4FF46D43 		mov	r3, #60672
  84 0018 CEF20003 		movt	r3, 57344
  85 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  86 001e 02F00F02 		and	r2, r2, #15
  87 0022 A2F10401 		sub	r1, r2, #4
  88 0026 3A68     		ldr	r2, [r7, #0]
  89 0028 D2B2     		uxtb	r2, r2
  90 002a 4FEA8202 		lsl	r2, r2, #2
  91 002e D2B2     		uxtb	r2, r2
  92 0030 5B18     		adds	r3, r3, r1
  93 0032 1A76     		strb	r2, [r3, #24]
  94 0034 0DE0     		b	.L3
  95              	.L4:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  96              		.loc 1 1555 0
  97 0036 4FF46143 		mov	r3, #57600
  98 003a CEF20003 		movt	r3, 57344
  99 003e 97F90710 		ldrsb	r1, [r7, #7]
 100 0042 3A68     		ldr	r2, [r7, #0]
 101 0044 D2B2     		uxtb	r2, r2
 102 0046 4FEA8202 		lsl	r2, r2, #2
 103 004a D2B2     		uxtb	r2, r2
 104 004c 5B18     		adds	r3, r3, r1
 105 004e 83F80023 		strb	r2, [r3, #768]
 106              	.L3:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 107              		.loc 1 1556 0
 108 0052 07F10C07 		add	r7, r7, #12
 109 0056 BD46     		mov	sp, r7
 110 0058 80BC     		pop	{r7}
 111 005a 7047     		bx	lr
 112              		.cfi_endproc
 113              	.LFE103:
 115              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 116              		.align	2
 117              		.thumb
 118              		.thumb_func
 120              	NVIC_EncodePriority:
 121              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 122              		.loc 1 1593 0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 1, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127 0000 80B4     		push	{r7}
 128              	.LCFI5:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 7, -4
 131 0002 89B0     		sub	sp, sp, #36
 132              	.LCFI6:
 133              		.cfi_def_cfa_offset 40
 134 0004 00AF     		add	r7, sp, #0
 135              	.LCFI7:
 136              		.cfi_def_cfa_register 7
 137 0006 F860     		str	r0, [r7, #12]
 138 0008 B960     		str	r1, [r7, #8]
 139 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 140              		.loc 1 1594 0
 141 000c FB68     		ldr	r3, [r7, #12]
 142 000e 03F00703 		and	r3, r3, #7
 143 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 144              		.loc 1 1598 0
 145 0014 FB69     		ldr	r3, [r7, #28]
 146 0016 C3F10703 		rsb	r3, r3, #7
 147 001a 062B     		cmp	r3, #6
 148 001c 28BF     		it	cs
 149 001e 0623     		movcs	r3, #6
 150 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 151              		.loc 1 1599 0
 152 0022 FB69     		ldr	r3, [r7, #28]
 153 0024 03F10603 		add	r3, r3, #6
 154 0028 062B     		cmp	r3, #6
 155 002a 03D9     		bls	.L7
 156              		.loc 1 1599 0 is_stmt 0 discriminator 1
 157 002c FB69     		ldr	r3, [r7, #28]
 158 002e 03F1FF33 		add	r3, r3, #-1
 159 0032 01E0     		b	.L8
 160              	.L7:
 161              		.loc 1 1599 0 discriminator 2
 162 0034 4FF00003 		mov	r3, #0
 163              	.L8:
 164              		.loc 1 1599 0 discriminator 3
 165 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 166              		.loc 1 1602 0 is_stmt 1 discriminator 3
 167 003a BB69     		ldr	r3, [r7, #24]
 168 003c 4FF00102 		mov	r2, #1
 169 0040 02FA03F3 		lsl	r3, r2, r3
 170 0044 03F1FF33 		add	r3, r3, #-1
 171 0048 1A46     		mov	r2, r3
 172 004a BB68     		ldr	r3, [r7, #8]
 173 004c 1A40     		ands	r2, r2, r3
 174 004e 7B69     		ldr	r3, [r7, #20]
 175 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 176              		.loc 1 1603 0 discriminator 3
 177 0054 7B69     		ldr	r3, [r7, #20]
 178 0056 4FF00101 		mov	r1, #1
 179 005a 01FA03F3 		lsl	r3, r1, r3
 180 005e 03F1FF33 		add	r3, r3, #-1
 181 0062 1946     		mov	r1, r3
 182 0064 7B68     		ldr	r3, [r7, #4]
 183 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 184              		.loc 1 1601 0 discriminator 3
 185 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 186              		.loc 1 1605 0 discriminator 3
 187 006a 1846     		mov	r0, r3
 188 006c 07F12407 		add	r7, r7, #36
 189 0070 BD46     		mov	sp, r7
 190 0072 80BC     		pop	{r7}
 191 0074 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE105:
 195 0076 00BF     		.section	.text.SysTick_Config,"ax",%progbits
 196              		.align	2
 197              		.thumb
 198              		.thumb_func
 200              	SysTick_Config:
 201              	.LFB108:
1606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Decode Priority
1609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value and subpriority value.
1612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Reset
1635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                                                   buffered write are completed befo
1642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that configure the System.
1657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Tick Configuration
1663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          0  Function succeeded.
1670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          1  Function failed.
1671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     must contain a vendor-specific implementation of this function.
1675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 202              		.loc 1 1678 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206 0000 80B5     		push	{r7, lr}
 207              	.LCFI8:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 7, -8
 210              		.cfi_offset 14, -4
 211 0002 82B0     		sub	sp, sp, #8
 212              	.LCFI9:
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              	.LCFI10:
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
1679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 218              		.loc 1 1679 0
 219 0008 7B68     		ldr	r3, [r7, #4]
 220 000a 03F1FF32 		add	r2, r3, #-1
 221 000e 6FF07F43 		mvn	r3, #-16777216
 222 0012 9A42     		cmp	r2, r3
 223 0014 02D9     		bls	.L11
 224              		.loc 1 1679 0 is_stmt 0 discriminator 1
 225 0016 4FF00103 		mov	r3, #1
 226 001a 1DE0     		b	.L12
 227              	.L11:
1680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 228              		.loc 1 1681 0 is_stmt 1
 229 001c 4EF21003 		movw	r3, #57360
 230 0020 CEF20003 		movt	r3, 57344
 231 0024 7A68     		ldr	r2, [r7, #4]
 232 0026 02F1FF32 		add	r2, r2, #-1
 233 002a 5A60     		str	r2, [r3, #4]
1682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 234              		.loc 1 1682 0
 235 002c 4FF0FF30 		mov	r0, #-1
 236 0030 4FF03F01 		mov	r1, #63
 237 0034 FFF7FEFF 		bl	NVIC_SetPriority
1683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 238              		.loc 1 1683 0
 239 0038 4EF21003 		movw	r3, #57360
 240 003c CEF20003 		movt	r3, 57344
 241 0040 4FF00002 		mov	r2, #0
 242 0044 9A60     		str	r2, [r3, #8]
1684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 243              		.loc 1 1684 0
 244 0046 4EF21003 		movw	r3, #57360
 245 004a CEF20003 		movt	r3, 57344
 246 004e 4FF00702 		mov	r2, #7
 247 0052 1A60     		str	r2, [r3, #0]
1685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (0);                                                  /* Function successful */
 248              		.loc 1 1687 0
 249 0054 4FF00003 		mov	r3, #0
 250              	.L12:
1688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 251              		.loc 1 1688 0
 252 0058 1846     		mov	r0, r3
 253 005a 07F10807 		add	r7, r7, #8
 254 005e BD46     		mov	sp, r7
 255 0060 80BD     		pop	{r7, pc}
 256              		.cfi_endproc
 257              	.LFE108:
 259              		.comm	TimerTbl,1024,4
 260              		.global	TimerList
 261 0062 00BF     		.bss
 262              		.align	2
 265              	TimerList:
 266 0000 00000000 		.space	4
 267              		.global	TimerTracker
 268              		.align	2
 271              	TimerTracker:
 272 0004 00000000 		.space	4
 273              		.global	SysTickCount
 274              		.align	2
 277              	SysTickCount:
 278 0008 00000000 		.space	4
 279              		.section	.text.SYSTM002_lInsertTimerList,"ax",%progbits
 280              		.align	2
 281              		.thumb
 282              		.thumb_func
 284              	SYSTM002_lInsertTimerList:
 285              	.LFB112:
 286              		.file 2 "../Dave/Generated/src/SYSTM002/SYSTM002.c"
   1:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
   2:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*CODE_BLOCK_BEGIN[SYSTM002.c]*/
   3:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
   4:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
   5:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  Copyright (c) 2014, Infineon Technologies AG                                 **
   6:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  All rights reserved.                                                         **
   7:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
   8:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  Redistribution and use in source and binary forms, with or without           **
   9:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  modification,are permitted provided that the following conditions are met:   **
  10:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  11:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Redistributions of source code must retain the above copyright notice,      **
  12:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  this list of conditions and the following disclaimer.                        **
  13:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  14:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  this list of conditions and the following disclaimer in the documentation    **
  15:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  and/or other materials provided with the distribution.                       **
  16:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  17:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  may be used to endorse or promote products derived from this software without**
  18:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  specific prior written permission.                                           **
  19:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  20:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  21:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  22:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  23:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  24:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  25:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  26:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  27:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  28:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  29:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  30:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  31:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  32:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  To improve the quality of the software, users are encouraged to share        **
  33:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  34:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  dave@infineon.com).                                                          **
  35:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  36:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  37:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  38:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PLATFORM : Infineon XMC4000/1000 Series                                    **
  39:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  40:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** COMPILER : Compiler Independent                                            **
  41:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  42:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** AUTHOR   : App Developer                                                   **
  43:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  44:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** NOTE     : Any Changes made to this file will be overwritten during Code   **
  45:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **            Generation                                                      **
  46:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  47:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  48:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** VERSION HISTORY:
  49:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  50:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.0, 25 Sept 2013,  SSS: Initial version.
  51:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.2  10 Oct  2013,  SSS: 1. conditional code is added for all the devices.
  52:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             2. SYSTM002_GetTime API made as inline function
  53:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                          and change in the code (divided by 1000 is removed)
  54:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             3.SYSTM002_GetSysTickCount API made as inline 
  55:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                               function. 
  56:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **
  57:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.6  29 Jan  2014,  SSM: 1. DBG002 App changes are taken care.
  58:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             
  59:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.8  06 Feb  2014,     : 1. XMC1000 VQFN package support added;   
  60:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                         XMC4000 Device support extended for XMC4500 AC step,
  61:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                XMC4400 AB Step and XMC4200 AB Step.
  62:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **  
  63:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.10 25 Feb  2014,  SSM: 1. Floating point multiplication and Division     
  64:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                  inside API are removed. 
  65:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             2. SYSTM002_GetSysTickCount(uint32_t Period)API 
  66:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                removed and it is replaced with the macro
  67:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                SYSTM002_SysTickMicroSec(microsec).
  68:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.12 23 Apr  2014,  SSM: 1. Fixes Floating operation issue 
  69:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                in XMC4x series.
  70:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **
  71:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
  72:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  73:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
  74:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @file   SYSTM002.c
  75:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
  76:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief  This file contains public function implementations of SYSTM002.
  77:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
  78:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
  79:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  80:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
  81:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @cond INTERNAL_DOCS
  82:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
  83:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  84:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
  85:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** INCLUDE FILES:
  86:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
  87:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /* Included to access app data structure, functions & enumerations */
  88:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/SYSTM002/SYSTM002.h"
  89:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #if ((__TARGET_DEVICE__ == XMC44) || (__TARGET_DEVICE__ == XMC42) || \
  90:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                    (__TARGET_DEVICE__ == XMC41) || (__TARGET_DEVICE__ == XMC45))
  91:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/CLK001/CLK001.h"
  92:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  93:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #elif ((__TARGET_DEVICE__ == XMC11) || (__TARGET_DEVICE__ == XMC12) || \
  94:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                             (__TARGET_DEVICE__ == XMC13))
  95:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/CLK002/CLK002.h"
  96:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif
  97:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  98:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*****************************************************************************
  99:../Dave/Generated/src/SYSTM002/SYSTM002.c ****               DUMMY DEFINITIONS OF DEBUG LOG MACROS
 100:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *****************************************************************************/
 101:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /* These definitions are included here to avoid compilation errors,
 102:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  since the DBG002 app is not part of the project. All the macros are defined
 103:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  as empty */
 104:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #ifndef _DBG002_H_
 105:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 106:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_MESSAGEID_LITERAL
 107:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_RegisterCallBack(A,B,C)
 108:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_I(e) 
 109:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IG(e,g) 
 110:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IH(e,h) 
 111:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IP(e,p) 
 112:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGH(e,g,h) 
 113:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGP(e,g,p) 
 114:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IHP(e,h,p) 
 115:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGHP(e,g,h,p) 
 116:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_N(e) 
 117:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NG(e,g) 
 118:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NH(e,h) 
 119:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NP(e,p) 
 120:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGH(e,g,h) 
 121:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGP(e,g,p) 
 122:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NHP(e,h,p) 
 123:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGHP(e,g,h,p) 
 124:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ID(e) 
 125:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IS(e) 
 126:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ISG(e,g) 
 127:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_SAFETY_CRITICAL(groupid,messageid,length,value)
 128:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_CRITICAL(groupid,messageid,length,value)
 129:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 130:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_WARNING(groupid,messageid,length,value)
 131:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_INFO(groupid,messageid,length,value)
 132:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_TRACE(groupid,messageid,length,value)
 133:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_FUNCTION_ENTRY(GID, Status) 
 134:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_FUNCTION_EXIT(GID, Status) 
 135:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 136:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif/* End of definitions of dummy Debug Log macros*/                  
 137:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 138:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 139:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE MACRO DEFINITIONS:
 140:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 141:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
 142:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @ingroup SYSTM002_constants
 143:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @{
 144:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 145:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 146:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define APP_GID DBG002_GID_SYSTM002
 147:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
 148:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 149:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
 150:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @}
 151:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 152:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 153:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE TYPE DEFINITIONS:
 154:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 155:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 156:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 157:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE FUNCTION DECLARATIONS:
 158:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 159:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 160:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      This function is called to insert a timer into the timer list.  
 161:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *        
 162:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @param[in]  Index Timer ID
 163:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     none
 164:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 165:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 166:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 167:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 168:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 169:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lInsertTimerList (uint32_t Index);
 170:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 171:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 172:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 173:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      This function is called to remove a timer from the timer list. 
 174:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 175:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @param[in]  Index Timer ID
 176:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     none
 177:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 178:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 179:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 180:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 181:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 182:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lRemoveTimerList(uint32_t Index);
 183:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 184:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 185:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      Handler function called from Systick event handler. 
 186:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 187:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     void 
 188:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 189:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 190:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 191:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 192:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 193:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lTimerHandler (void);
 194:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 195:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 196:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      Systick handler
 197:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 198:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     void 
 199:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 200:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 201:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 202:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 203:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 204:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SysTick_Handler (void);
 205:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 206:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 207:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** GLOBAL CONSTANT DEFINITIONS:
 208:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 209:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 210:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 211:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** GLOBAL VARIABLE DEFINITIONS:
 212:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/  
 213:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** Table which save timer control block. */
 214:../Dave/Generated/src/SYSTM002/SYSTM002.c **** SYSTM002_TimerObject TimerTbl[SYSTM002_CFG_MAX_TMR];
 215:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 216:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** The header of the Timer Control list. */
 217:../Dave/Generated/src/SYSTM002/SYSTM002.c **** SYSTM002_TimerObject*  TimerList = NULL;
 218:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 219:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  /**   Timer ID Tracker  */
 220:../Dave/Generated/src/SYSTM002/SYSTM002.c **** uint32_t TimerTracker = 0UL;
 221:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 222:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** SysTick Counter */
 223:../Dave/Generated/src/SYSTM002/SYSTM002.c **** uint32_t SysTickCount = 0UL;
 224:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 225:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 226:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE CONSTANT DEFINITIONS:
 227:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 228:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 229:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 230:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** FUNCTION LIKE MACRO DEFINITIONS:
 231:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 232:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 233:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 234:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE VARIABLES:
 235:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 236:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 237:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 238:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE FUNCTION DEFINITIONS:
 239:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 240:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 241:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * This function is called to insert a timer into the timer list.
 242:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 243:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  
 244:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lInsertTimerList (uint32_t Index)
 245:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 287              		.loc 2 245 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 24
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0000 80B4     		push	{r7}
 293              	.LCFI11:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 7, -4
 296 0002 87B0     		sub	sp, sp, #28
 297              	.LCFI12:
 298              		.cfi_def_cfa_offset 32
 299 0004 00AF     		add	r7, sp, #0
 300              	.LCFI13:
 301              		.cfi_def_cfa_register 7
 302 0006 7860     		str	r0, [r7, #4]
 246:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 247:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile int32_t DeltaTicks;
 248:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t TempTmrCnt;
 249:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Get timer time */
 250:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TempTmrCnt = TimerTbl[Index].TimerCount;
 303              		.loc 2 250 0
 304 0008 40F20003 		movw	r3, #:lower16:TimerTbl
 305 000c C0F20003 		movt	r3, #:upper16:TimerTbl
 306 0010 7A68     		ldr	r2, [r7, #4]
 307 0012 4FEA4212 		lsl	r2, r2, #5
 308 0016 9B18     		adds	r3, r3, r2
 309 0018 03F10803 		add	r3, r3, #8
 310 001c 1B68     		ldr	r3, [r3, #0]
 311 001e 3B61     		str	r3, [r7, #16]
 251:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if timer count is zero */
 252:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_1>>> */
 253:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 254:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if Timer list is NULL */
 255:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(NULL == TimerList)
 312              		.loc 2 255 0
 313 0020 40F20003 		movw	r3, #:lower16:TimerList
 314 0024 C0F20003 		movt	r3, #:upper16:TimerList
 315 0028 1B68     		ldr	r3, [r3, #0]
 316 002a 002B     		cmp	r3, #0
 317 002c 0DD1     		bne	.L14
 256:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 257:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set this as first Timer */
 258:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerList = &TimerTbl[Index];
 318              		.loc 2 258 0
 319 002e 7B68     		ldr	r3, [r7, #4]
 320 0030 4FEA4312 		lsl	r2, r3, #5
 321 0034 40F20003 		movw	r3, #:lower16:TimerTbl
 322 0038 C0F20003 		movt	r3, #:upper16:TimerTbl
 323 003c D218     		adds	r2, r2, r3
 324 003e 40F20003 		movw	r3, #:lower16:TimerList
 325 0042 C0F20003 		movt	r3, #:upper16:TimerList
 326 0046 1A60     		str	r2, [r3, #0]
 327 0048 DFE0     		b	.L13
 328              	.L14:
 259:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 260:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* If not, find the correct place, and insert the specified timer */
 261:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 262:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 263:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr = TimerList;
 329              		.loc 2 263 0
 330 004a 40F20003 		movw	r3, #:lower16:TimerList
 331 004e C0F20003 		movt	r3, #:upper16:TimerList
 332 0052 1B68     		ldr	r3, [r3, #0]
 333 0054 7B61     		str	r3, [r7, #20]
 264:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Get timer tick */
 265:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DeltaTicks = (int32_t)TempTmrCnt;
 334              		.loc 2 265 0
 335 0056 3B69     		ldr	r3, [r7, #16]
 336 0058 FB60     		str	r3, [r7, #12]
 266:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Find correct place for inserting the timer */
 267:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     while(NULL != TmrObjPtr)
 337              		.loc 2 267 0
 338 005a D2E0     		b	.L16
 339              	.L21:
 268:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 269:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Get timer Count Difference  */
 270:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 340              		.loc 2 270 0
 341 005c FA68     		ldr	r2, [r7, #12]
 342 005e 7B69     		ldr	r3, [r7, #20]
 343 0060 9B68     		ldr	r3, [r3, #8]
 344 0062 D31A     		subs	r3, r2, r3
 345 0064 FB60     		str	r3, [r7, #12]
 271:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Is delta ticks<0? */
 272:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       if(DeltaTicks < 0)
 346              		.loc 2 272 0
 347 0066 FB68     		ldr	r3, [r7, #12]
 348 0068 002B     		cmp	r3, #0
 349 006a 80F29C80 		bge	.L17
 273:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       {
 274:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         /*  Check If head item */
 275:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         if(NULL != TmrObjPtr->TimerPrev)
 350              		.loc 2 275 0
 351 006e 7B69     		ldr	r3, [r7, #20]
 352 0070 DB69     		ldr	r3, [r3, #28]
 353 0072 002B     		cmp	r3, #0
 354 0074 2ED0     		beq	.L18
 276:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 277:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* If Insert to list */
 278:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 355              		.loc 2 278 0
 356 0076 7B69     		ldr	r3, [r7, #20]
 357 0078 DA69     		ldr	r2, [r3, #28]
 358 007a 7B68     		ldr	r3, [r7, #4]
 359 007c 4FEA4311 		lsl	r1, r3, #5
 360 0080 40F20003 		movw	r3, #:lower16:TimerTbl
 361 0084 C0F20003 		movt	r3, #:upper16:TimerTbl
 362 0088 CB18     		adds	r3, r1, r3
 363 008a 9361     		str	r3, [r2, #24]
 279:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 364              		.loc 2 279 0
 365 008c 7B69     		ldr	r3, [r7, #20]
 366 008e DA69     		ldr	r2, [r3, #28]
 367 0090 40F20003 		movw	r3, #:lower16:TimerTbl
 368 0094 C0F20003 		movt	r3, #:upper16:TimerTbl
 369 0098 7968     		ldr	r1, [r7, #4]
 370 009a 4FEA4111 		lsl	r1, r1, #5
 371 009e 5B18     		adds	r3, r3, r1
 372 00a0 03F11C03 		add	r3, r3, #28
 373 00a4 1A60     		str	r2, [r3, #0]
 280:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TmrObjPtr;
 374              		.loc 2 280 0
 375 00a6 40F20003 		movw	r3, #:lower16:TimerTbl
 376 00aa C0F20003 		movt	r3, #:upper16:TimerTbl
 377 00ae 7A68     		ldr	r2, [r7, #4]
 378 00b0 4FEA4212 		lsl	r2, r2, #5
 379 00b4 9B18     		adds	r3, r3, r2
 380 00b6 03F11803 		add	r3, r3, #24
 381 00ba 7A69     		ldr	r2, [r7, #20]
 382 00bc 1A60     		str	r2, [r3, #0]
 281:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev = &TimerTbl[Index];
 383              		.loc 2 281 0
 384 00be 7B68     		ldr	r3, [r7, #4]
 385 00c0 4FEA4312 		lsl	r2, r3, #5
 386 00c4 40F20003 		movw	r3, #:lower16:TimerTbl
 387 00c8 C0F20003 		movt	r3, #:upper16:TimerTbl
 388 00cc D218     		adds	r2, r2, r3
 389 00ce 7B69     		ldr	r3, [r7, #20]
 390 00d0 DA61     		str	r2, [r3, #28]
 391 00d2 2AE0     		b	.L19
 392              	.L18:
 282:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 283:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         else
 284:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 285:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* Set Timer as first item */
 286:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TimerList;
 393              		.loc 2 286 0
 394 00d4 40F20003 		movw	r3, #:lower16:TimerList
 395 00d8 C0F20003 		movt	r3, #:upper16:TimerList
 396 00dc 1A68     		ldr	r2, [r3, #0]
 397 00de 40F20003 		movw	r3, #:lower16:TimerTbl
 398 00e2 C0F20003 		movt	r3, #:upper16:TimerTbl
 399 00e6 7968     		ldr	r1, [r7, #4]
 400 00e8 4FEA4111 		lsl	r1, r1, #5
 401 00ec 5B18     		adds	r3, r3, r1
 402 00ee 03F11803 		add	r3, r3, #24
 403 00f2 1A60     		str	r2, [r3, #0]
 287:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList->TimerPrev = &TimerTbl[Index];
 404              		.loc 2 287 0
 405 00f4 40F20003 		movw	r3, #:lower16:TimerList
 406 00f8 C0F20003 		movt	r3, #:upper16:TimerList
 407 00fc 1A68     		ldr	r2, [r3, #0]
 408 00fe 7B68     		ldr	r3, [r7, #4]
 409 0100 4FEA4311 		lsl	r1, r3, #5
 410 0104 40F20003 		movw	r3, #:lower16:TimerTbl
 411 0108 C0F20003 		movt	r3, #:upper16:TimerTbl
 412 010c CB18     		adds	r3, r1, r3
 413 010e D361     		str	r3, [r2, #28]
 288:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList = &TimerTbl[Index];
 414              		.loc 2 288 0
 415 0110 7B68     		ldr	r3, [r7, #4]
 416 0112 4FEA4312 		lsl	r2, r3, #5
 417 0116 40F20003 		movw	r3, #:lower16:TimerTbl
 418 011a C0F20003 		movt	r3, #:upper16:TimerTbl
 419 011e D218     		adds	r2, r2, r3
 420 0120 40F20003 		movw	r3, #:lower16:TimerList
 421 0124 C0F20003 		movt	r3, #:upper16:TimerList
 422 0128 1A60     		str	r2, [r3, #0]
 423              	.L19:
 289:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 290:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerCount = \
 291:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                 TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 424              		.loc 2 291 0
 425 012a 40F20003 		movw	r3, #:lower16:TimerTbl
 426 012e C0F20003 		movt	r3, #:upper16:TimerTbl
 427 0132 7A68     		ldr	r2, [r7, #4]
 428 0134 4FEA4212 		lsl	r2, r2, #5
 429 0138 9B18     		adds	r3, r3, r2
 430 013a 03F11803 		add	r3, r3, #24
 431 013e 1B68     		ldr	r3, [r3, #0]
 432 0140 9A68     		ldr	r2, [r3, #8]
 433 0142 FB68     		ldr	r3, [r7, #12]
 434 0144 D218     		adds	r2, r2, r3
 290:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerCount = \
 435              		.loc 2 290 0
 436 0146 40F20003 		movw	r3, #:lower16:TimerTbl
 437 014a C0F20003 		movt	r3, #:upper16:TimerTbl
 438 014e 7968     		ldr	r1, [r7, #4]
 439 0150 4FEA4111 		lsl	r1, r1, #5
 440 0154 5B18     		adds	r3, r3, r1
 441 0156 03F10803 		add	r3, r3, #8
 442 015a 1A60     		str	r2, [r3, #0]
 292:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 443              		.loc 2 292 0
 444 015c 40F20003 		movw	r3, #:lower16:TimerTbl
 445 0160 C0F20003 		movt	r3, #:upper16:TimerTbl
 446 0164 7A68     		ldr	r2, [r7, #4]
 447 0166 4FEA4212 		lsl	r2, r2, #5
 448 016a 9B18     		adds	r3, r3, r2
 449 016c 03F11803 		add	r3, r3, #24
 450 0170 1A68     		ldr	r2, [r3, #0]
 451 0172 40F20003 		movw	r3, #:lower16:TimerTbl
 452 0176 C0F20003 		movt	r3, #:upper16:TimerTbl
 453 017a 7968     		ldr	r1, [r7, #4]
 454 017c 4FEA4111 		lsl	r1, r1, #5
 455 0180 5B18     		adds	r3, r3, r1
 456 0182 03F11803 		add	r3, r3, #24
 457 0186 1B68     		ldr	r3, [r3, #0]
 458 0188 9968     		ldr	r1, [r3, #8]
 459 018a 40F20003 		movw	r3, #:lower16:TimerTbl
 460 018e C0F20003 		movt	r3, #:upper16:TimerTbl
 461 0192 7868     		ldr	r0, [r7, #4]
 462 0194 4FEA4010 		lsl	r0, r0, #5
 463 0198 1B18     		adds	r3, r3, r0
 464 019a 03F10803 		add	r3, r3, #8
 465 019e 1B68     		ldr	r3, [r3, #0]
 466 01a0 CB1A     		subs	r3, r1, r3
 467 01a2 9360     		str	r3, [r2, #8]
 293:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         break;
 468              		.loc 2 293 0
 469 01a4 31E0     		b	.L13
 470              	.L17:
 294:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       }
 295:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Is last item in list? */
 296:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       else
 297:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       {
 298:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         if((DeltaTicks >= 0) && (NULL == TmrObjPtr->TimerNext))
 471              		.loc 2 298 0
 472 01a6 FB68     		ldr	r3, [r7, #12]
 473 01a8 002B     		cmp	r3, #0
 474 01aa 27DB     		blt	.L20
 475              		.loc 2 298 0 is_stmt 0 discriminator 1
 476 01ac 7B69     		ldr	r3, [r7, #20]
 477 01ae 9B69     		ldr	r3, [r3, #24]
 478 01b0 002B     		cmp	r3, #0
 479 01b2 23D1     		bne	.L20
 299:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 300:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* Yes, insert into */
 301:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr;
 480              		.loc 2 301 0 is_stmt 1
 481 01b4 40F20003 		movw	r3, #:lower16:TimerTbl
 482 01b8 C0F20003 		movt	r3, #:upper16:TimerTbl
 483 01bc 7A68     		ldr	r2, [r7, #4]
 484 01be 4FEA4212 		lsl	r2, r2, #5
 485 01c2 9B18     		adds	r3, r3, r2
 486 01c4 03F11C03 		add	r3, r3, #28
 487 01c8 7A69     		ldr	r2, [r7, #20]
 488 01ca 1A60     		str	r2, [r3, #0]
 302:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerNext = &TimerTbl[Index];
 489              		.loc 2 302 0
 490 01cc 7B68     		ldr	r3, [r7, #4]
 491 01ce 4FEA4312 		lsl	r2, r3, #5
 492 01d2 40F20003 		movw	r3, #:lower16:TimerTbl
 493 01d6 C0F20003 		movt	r3, #:upper16:TimerTbl
 494 01da D218     		adds	r2, r2, r3
 495 01dc 7B69     		ldr	r3, [r7, #20]
 496 01de 9A61     		str	r2, [r3, #24]
 303:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 497              		.loc 2 303 0
 498 01e0 FB68     		ldr	r3, [r7, #12]
 499 01e2 1A46     		mov	r2, r3
 500 01e4 40F20003 		movw	r3, #:lower16:TimerTbl
 501 01e8 C0F20003 		movt	r3, #:upper16:TimerTbl
 502 01ec 7968     		ldr	r1, [r7, #4]
 503 01ee 4FEA4111 		lsl	r1, r1, #5
 504 01f2 5B18     		adds	r3, r3, r1
 505 01f4 03F10803 		add	r3, r3, #8
 506 01f8 1A60     		str	r2, [r3, #0]
 304:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           break; /* misra's */
 507              		.loc 2 304 0
 508 01fa 06E0     		b	.L13
 509              	.L20:
 305:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 306:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         else
 307:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	{
 308:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	    /* for misra */
 309:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	}
 310:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       }
 311:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Get the next item in timer list    */
 312:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr = TmrObjPtr->TimerNext;
 510              		.loc 2 312 0
 511 01fc 7B69     		ldr	r3, [r7, #20]
 512 01fe 9B69     		ldr	r3, [r3, #24]
 513 0200 7B61     		str	r3, [r7, #20]
 514              	.L16:
 267:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     while(NULL != TmrObjPtr)
 515              		.loc 2 267 0 discriminator 1
 516 0202 7B69     		ldr	r3, [r7, #20]
 517 0204 002B     		cmp	r3, #0
 518 0206 7FF429AF 		bne	.L21
 519              	.L13:
 313:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 314:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 315:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 520              		.loc 2 315 0
 521 020a 07F11C07 		add	r7, r7, #28
 522 020e BD46     		mov	sp, r7
 523 0210 80BC     		pop	{r7}
 524 0212 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE112:
 528              		.section	.text.SYSTM002_lRemoveTimerList,"ax",%progbits
 529              		.align	2
 530              		.thumb
 531              		.thumb_func
 533              	SYSTM002_lRemoveTimerList:
 534              	.LFB113:
 316:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 317:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 318:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * This function is called to remove a timer from the timer list. 
 319:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 320:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lRemoveTimerList(uint32_t Index)
 321:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 535              		.loc 2 321 0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 16
 538              		@ frame_needed = 1, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 540 0000 80B4     		push	{r7}
 541              	.LCFI14:
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 7, -4
 544 0002 85B0     		sub	sp, sp, #20
 545              	.LCFI15:
 546              		.cfi_def_cfa_offset 24
 547 0004 00AF     		add	r7, sp, #0
 548              	.LCFI16:
 549              		.cfi_def_cfa_register 7
 550 0006 7860     		str	r0, [r7, #4]
 322:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 323:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = &TimerTbl[Index];
 551              		.loc 2 323 0
 552 0008 7B68     		ldr	r3, [r7, #4]
 553 000a 4FEA4312 		lsl	r2, r3, #5
 554 000e 40F20003 		movw	r3, #:lower16:TimerTbl
 555 0012 C0F20003 		movt	r3, #:upper16:TimerTbl
 556 0016 D318     		adds	r3, r2, r3
 557 0018 FB60     		str	r3, [r7, #12]
 324:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check whether only one timer available */
 325:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_2>>> */
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 558              		.loc 2 326 0
 559 001a FB68     		ldr	r3, [r7, #12]
 560 001c DB69     		ldr	r3, [r3, #28]
 561 001e 002B     		cmp	r3, #0
 562 0020 0BD1     		bne	.L23
 563              		.loc 2 326 0 is_stmt 0 discriminator 1
 564 0022 FB68     		ldr	r3, [r7, #12]
 565 0024 9B69     		ldr	r3, [r3, #24]
 566 0026 002B     		cmp	r3, #0
 567 0028 07D1     		bne	.L23
 327:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 328:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* set timer list as NULL */ 
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 568              		.loc 2 329 0 is_stmt 1
 569 002a 40F20003 		movw	r3, #:lower16:TimerList
 570 002e C0F20003 		movt	r3, #:upper16:TimerList
 571 0032 4FF00002 		mov	r2, #0
 572 0036 1A60     		str	r2, [r3, #0]
 573 0038 49E0     		b	.L22
 574              	.L23:
 330:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 331:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Check if the first item in timer list   */
 332:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerPrev)     
 575              		.loc 2 332 0
 576 003a FB68     		ldr	r3, [r7, #12]
 577 003c DB69     		ldr	r3, [r3, #28]
 578 003e 002B     		cmp	r3, #0
 579 0040 1CD1     		bne	.L25
 333:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {   
 334:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list, and reset timer list */
 335:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList  = TmrObjPtr->TimerNext;
 580              		.loc 2 335 0
 581 0042 FB68     		ldr	r3, [r7, #12]
 582 0044 9A69     		ldr	r2, [r3, #24]
 583 0046 40F20003 		movw	r3, #:lower16:TimerList
 584 004a C0F20003 		movt	r3, #:upper16:TimerList
 585 004e 1A60     		str	r2, [r3, #0]
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 586              		.loc 2 336 0
 587 0050 40F20003 		movw	r3, #:lower16:TimerList
 588 0054 C0F20003 		movt	r3, #:upper16:TimerList
 589 0058 1B68     		ldr	r3, [r3, #0]
 590 005a 4FF00002 		mov	r2, #0
 591 005e DA61     		str	r2, [r3, #28]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 592              		.loc 2 337 0
 593 0060 FB68     		ldr	r3, [r7, #12]
 594 0062 9B69     		ldr	r3, [r3, #24]
 595 0064 FA68     		ldr	r2, [r7, #12]
 596 0066 9269     		ldr	r2, [r2, #24]
 597 0068 9168     		ldr	r1, [r2, #8]
 598 006a FA68     		ldr	r2, [r7, #12]
 599 006c 9268     		ldr	r2, [r2, #8]
 600 006e 8A18     		adds	r2, r1, r2
 601 0070 9A60     		str	r2, [r3, #8]
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 602              		.loc 2 338 0
 603 0072 FB68     		ldr	r3, [r7, #12]
 604 0074 4FF00002 		mov	r2, #0
 605 0078 9A61     		str	r2, [r3, #24]
 606 007a 28E0     		b	.L22
 607              	.L25:
 339:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 340:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if the last item in timer list */
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 608              		.loc 2 341 0
 609 007c FB68     		ldr	r3, [r7, #12]
 610 007e 9B69     		ldr	r3, [r3, #24]
 611 0080 002B     		cmp	r3, #0
 612 0082 09D1     		bne	.L26
 342:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 343:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list */
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 613              		.loc 2 344 0
 614 0084 FB68     		ldr	r3, [r7, #12]
 615 0086 DB69     		ldr	r3, [r3, #28]
 616 0088 4FF00002 		mov	r2, #0
 617 008c 9A61     		str	r2, [r3, #24]
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 618              		.loc 2 345 0
 619 008e FB68     		ldr	r3, [r7, #12]
 620 0090 4FF00002 		mov	r2, #0
 621 0094 DA61     		str	r2, [r3, #28]
 622 0096 1AE0     		b	.L22
 623              	.L26:
 346:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 347:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else                       
 348:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 349:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list */
 350:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 624              		.loc 2 350 0
 625 0098 FB68     		ldr	r3, [r7, #12]
 626 009a DB69     		ldr	r3, [r3, #28]
 627 009c FA68     		ldr	r2, [r7, #12]
 628 009e 9269     		ldr	r2, [r2, #24]
 629 00a0 9A61     		str	r2, [r3, #24]
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 630              		.loc 2 351 0
 631 00a2 FB68     		ldr	r3, [r7, #12]
 632 00a4 9B69     		ldr	r3, [r3, #24]
 633 00a6 FA68     		ldr	r2, [r7, #12]
 634 00a8 D269     		ldr	r2, [r2, #28]
 635 00aa DA61     		str	r2, [r3, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 636              		.loc 2 352 0
 637 00ac FB68     		ldr	r3, [r7, #12]
 638 00ae 9B69     		ldr	r3, [r3, #24]
 639 00b0 FA68     		ldr	r2, [r7, #12]
 640 00b2 9269     		ldr	r2, [r2, #24]
 641 00b4 9168     		ldr	r1, [r2, #8]
 642 00b6 FA68     		ldr	r2, [r7, #12]
 643 00b8 9268     		ldr	r2, [r2, #8]
 644 00ba 8A18     		adds	r2, r1, r2
 645 00bc 9A60     		str	r2, [r3, #8]
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 646              		.loc 2 353 0
 647 00be FB68     		ldr	r3, [r7, #12]
 648 00c0 4FF00002 		mov	r2, #0
 649 00c4 9A61     		str	r2, [r3, #24]
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 650              		.loc 2 354 0
 651 00c6 FB68     		ldr	r3, [r7, #12]
 652 00c8 4FF00002 		mov	r2, #0
 653 00cc DA61     		str	r2, [r3, #28]
 654              	.L22:
 355:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 356:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 655              		.loc 2 356 0
 656 00ce 07F11407 		add	r7, r7, #20
 657 00d2 BD46     		mov	sp, r7
 658 00d4 80BC     		pop	{r7}
 659 00d6 7047     		bx	lr
 660              		.cfi_endproc
 661              	.LFE113:
 663              		.section	.text.SYSTM002_lTimerHandler,"ax",%progbits
 664              		.align	2
 665              		.thumb
 666              		.thumb_func
 668              	SYSTM002_lTimerHandler:
 669              	.LFB114:
 357:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 358:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 359:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * Handler function called from Systick event handler. 
 360:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 361:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lTimerHandler (void)
 362:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 670              		.loc 2 362 0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 8
 673              		@ frame_needed = 1, uses_anonymous_args = 0
 674 0000 80B5     		push	{r7, lr}
 675              	.LCFI17:
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 7, -8
 678              		.cfi_offset 14, -4
 679 0002 82B0     		sub	sp, sp, #8
 680              	.LCFI18:
 681              		.cfi_def_cfa_offset 16
 682 0004 00AF     		add	r7, sp, #0
 683              	.LCFI19:
 684              		.cfi_def_cfa_register 7
 363:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 364:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Get first item of timer list */
 365:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = TimerList;         
 685              		.loc 2 365 0
 686 0006 40F20003 		movw	r3, #:lower16:TimerList
 687 000a C0F20003 		movt	r3, #:upper16:TimerList
 688 000e 1B68     		ldr	r3, [r3, #0]
 689 0010 7B60     		str	r3, [r7, #4]
 366:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_3>>> */  
 367:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 690              		.loc 2 367 0
 691 0012 31E0     		b	.L28
 692              	.L33:
 368:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {	
 369:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether timer is a one shot timer */
 370:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_ONE_SHOT == TmrObjPtr->TimerType)
 693              		.loc 2 370 0
 694 0014 7B68     		ldr	r3, [r7, #4]
 695 0016 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 696 0018 002B     		cmp	r3, #0
 697 001a 0FD1     		bne	.L29
 371:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 372:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes, remove this timer from timer list */
 373:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 698              		.loc 2 373 0
 699 001c 7B68     		ldr	r3, [r7, #4]
 700 001e 1B68     		ldr	r3, [r3, #0]
 701 0020 1846     		mov	r0, r3
 702 0022 FFF7FEFF 		bl	SYSTM002_lRemoveTimerList
 374:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set timer status as SYSTM002_STATE_STOPPED */
 375:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerState = SYSTM002_STATE_STOPPED;
 703              		.loc 2 375 0
 704 0026 7B68     		ldr	r3, [r7, #4]
 705 0028 4FF00102 		mov	r2, #1
 706 002c 5A71     		strb	r2, [r3, #5]
 376:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Call timer callback function */
 377:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 707              		.loc 2 377 0
 708 002e 7B68     		ldr	r3, [r7, #4]
 709 0030 1B69     		ldr	r3, [r3, #16]
 710 0032 7A68     		ldr	r2, [r7, #4]
 711 0034 5269     		ldr	r2, [r2, #20]
 712 0036 1046     		mov	r0, r2
 713 0038 9847     		blx	r3
 714 003a 17E0     		b	.L30
 715              	.L29:
 378:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 379:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether timer is SYSTM002_PERIODIC */
 380:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else if(SYSTM002_PERIODIC == TmrObjPtr->TimerType)
 716              		.loc 2 380 0
 717 003c 7B68     		ldr	r3, [r7, #4]
 718 003e 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 719 0040 012B     		cmp	r3, #1
 720 0042 21D1     		bne	.L34
 381:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 382:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes, remove this timer from timer list */
 383:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 721              		.loc 2 383 0
 722 0044 7B68     		ldr	r3, [r7, #4]
 723 0046 1B68     		ldr	r3, [r3, #0]
 724 0048 1846     		mov	r0, r3
 725 004a FFF7FEFF 		bl	SYSTM002_lRemoveTimerList
 384:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Reset timer tick */
 385:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 726              		.loc 2 385 0
 727 004e 7B68     		ldr	r3, [r7, #4]
 728 0050 DA68     		ldr	r2, [r3, #12]
 729 0052 7B68     		ldr	r3, [r7, #4]
 730 0054 9A60     		str	r2, [r3, #8]
 386:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         /* Insert timer into timer list */
 387:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList(TmrObjPtr->TimerID);
 731              		.loc 2 387 0
 732 0056 7B68     		ldr	r3, [r7, #4]
 733 0058 1B68     		ldr	r3, [r3, #0]
 734 005a 1846     		mov	r0, r3
 735 005c FFF7FEFF 		bl	SYSTM002_lInsertTimerList
 388:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Call timer callback function */
 389:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 736              		.loc 2 389 0
 737 0060 7B68     		ldr	r3, [r7, #4]
 738 0062 1B69     		ldr	r3, [r3, #16]
 739 0064 7A68     		ldr	r2, [r7, #4]
 740 0066 5269     		ldr	r2, [r2, #20]
 741 0068 1046     		mov	r0, r2
 742 006a 9847     		blx	r3
 743              	.L30:
 390:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 391:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 392:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 393:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       break;
 394:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 395:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Get first item of timer list */
 396:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr = TimerList;
 744              		.loc 2 396 0
 745 006c 40F20003 		movw	r3, #:lower16:TimerList
 746 0070 C0F20003 		movt	r3, #:upper16:TimerList
 747 0074 1B68     		ldr	r3, [r3, #0]
 748 0076 7B60     		str	r3, [r7, #4]
 749              	.L28:
 367:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 750              		.loc 2 367 0 discriminator 1
 751 0078 7B68     		ldr	r3, [r7, #4]
 752 007a 002B     		cmp	r3, #0
 753 007c 05D0     		beq	.L27
 367:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 754              		.loc 2 367 0 is_stmt 0 discriminator 2
 755 007e 7B68     		ldr	r3, [r7, #4]
 756 0080 9B68     		ldr	r3, [r3, #8]
 757 0082 002B     		cmp	r3, #0
 758 0084 C6D0     		beq	.L33
 759 0086 00E0     		b	.L27
 760              	.L34:
 393:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       break;
 761              		.loc 2 393 0 is_stmt 1
 762 0088 00BF     		nop
 763              	.L27:
 397:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 398:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 764              		.loc 2 398 0
 765 008a 07F10807 		add	r7, r7, #8
 766 008e BD46     		mov	sp, r7
 767 0090 80BD     		pop	{r7, pc}
 768              		.cfi_endproc
 769              	.LFE114:
 771 0092 00BF     		.section	.text.SysTick_Handler,"ax",%progbits
 772              		.align	2
 773              		.global	SysTick_Handler
 774              		.thumb
 775              		.thumb_func
 777              	SysTick_Handler:
 778              	.LFB115:
 399:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 400:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 401:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  SysTick Event Handler 
 402:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 403:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SysTick_Handler(void)
 404:../Dave/Generated/src/SYSTM002/SYSTM002.c **** { 
 779              		.loc 2 404 0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 8
 782              		@ frame_needed = 1, uses_anonymous_args = 0
 783 0000 80B5     		push	{r7, lr}
 784              	.LCFI20:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 7, -8
 787              		.cfi_offset 14, -4
 788 0002 82B0     		sub	sp, sp, #8
 789              	.LCFI21:
 790              		.cfi_def_cfa_offset 16
 791 0004 00AF     		add	r7, sp, #0
 792              	.LCFI22:
 793              		.cfi_def_cfa_register 7
 405:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 406:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = TimerList;
 794              		.loc 2 406 0
 795 0006 40F20003 		movw	r3, #:lower16:TimerList
 796 000a C0F20003 		movt	r3, #:upper16:TimerList
 797 000e 1B68     		ldr	r3, [r3, #0]
 798 0010 7B60     		str	r3, [r7, #4]
 407:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_4>>> */
 408:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SysTickCount++;
 799              		.loc 2 408 0
 800 0012 40F20003 		movw	r3, #:lower16:SysTickCount
 801 0016 C0F20003 		movt	r3, #:upper16:SysTickCount
 802 001a 1B68     		ldr	r3, [r3, #0]
 803 001c 03F10102 		add	r2, r3, #1
 804 0020 40F20003 		movw	r3, #:lower16:SysTickCount
 805 0024 C0F20003 		movt	r3, #:upper16:SysTickCount
 806 0028 1A60     		str	r2, [r3, #0]
 409:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 410:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(NULL == TmrObjPtr)
 807              		.loc 2 410 0
 808 002a 7B68     		ldr	r3, [r7, #4]
 809 002c 002B     		cmp	r3, #0
 810 002e 10D0     		beq	.L35
 411:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 412:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Not supposed to be here */
 413:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     ;
 414:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 415:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 416:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 417:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(TmrObjPtr->TimerCount > 1UL)
 811              		.loc 2 417 0
 812 0030 7B68     		ldr	r3, [r7, #4]
 813 0032 9B68     		ldr	r3, [r3, #8]
 814 0034 012B     		cmp	r3, #1
 815 0036 06D9     		bls	.L37
 418:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 419:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount--;
 816              		.loc 2 419 0
 817 0038 7B68     		ldr	r3, [r7, #4]
 818 003a 9B68     		ldr	r3, [r3, #8]
 819 003c 03F1FF32 		add	r2, r3, #-1
 820 0040 7B68     		ldr	r3, [r7, #4]
 821 0042 9A60     		str	r2, [r3, #8]
 822 0044 05E0     		b	.L35
 823              	.L37:
 420:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 421:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 422:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     { 
 423:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = 0UL;
 824              		.loc 2 423 0
 825 0046 7B68     		ldr	r3, [r7, #4]
 826 0048 4FF00002 		mov	r2, #0
 827 004c 9A60     		str	r2, [r3, #8]
 424:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lTimerHandler();
 828              		.loc 2 424 0
 829 004e FFF7FEFF 		bl	SYSTM002_lTimerHandler
 830              	.L35:
 425:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 426:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 427:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 831              		.loc 2 427 0
 832 0052 07F10807 		add	r7, r7, #8
 833 0056 BD46     		mov	sp, r7
 834 0058 80BD     		pop	{r7, pc}
 835              		.cfi_endproc
 836              	.LFE115:
 838 005a 00BF     		.section	.text.SYSTM002_Init,"ax",%progbits
 839              		.align	2
 840              		.global	SYSTM002_Init
 841              		.thumb
 842              		.thumb_func
 844              	SYSTM002_Init:
 845              	.LFB116:
 428:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 429:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 430:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PUBLIC FUNCTION DEFINITIONS:
 431:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/ 
 432:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 433:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @{
 434:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 435:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  
 436:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 437:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Initialization function which initializes the App internal data
 438:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  structures to default values. 
 439:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 440:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SYSTM002_Init( void)
 441:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 846              		.loc 2 441 0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 8
 849              		@ frame_needed = 1, uses_anonymous_args = 0
 850 0000 80B5     		push	{r7, lr}
 851              	.LCFI23:
 852              		.cfi_def_cfa_offset 8
 853              		.cfi_offset 7, -8
 854              		.cfi_offset 14, -4
 855 0002 82B0     		sub	sp, sp, #8
 856              	.LCFI24:
 857              		.cfi_def_cfa_offset 16
 858 0004 00AF     		add	r7, sp, #0
 859              	.LCFI25:
 860              		.cfi_def_cfa_register 7
 442:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile uint32_t Timer_Status = SYSTM002_TIMER_CONFIGURATION_SUCCESS;
 861              		.loc 2 442 0
 862 0006 4FF00003 		mov	r3, #0
 863 000a 7B60     		str	r3, [r7, #4]
 443:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002 _API_1>>> */
 444:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /** Initialize the header of the list */
 445:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TimerList = NULL;
 864              		.loc 2 445 0
 865 000c 40F20003 		movw	r3, #:lower16:TimerList
 866 0010 C0F20003 		movt	r3, #:upper16:TimerList
 867 0014 4FF00002 		mov	r2, #0
 868 0018 1A60     		str	r2, [r3, #0]
 446:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /**   Initialize timer tracker  */
 447:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   Timer_Status = SysTick_Config((uint32_t)(SYSTM002_SysTickMicroSec( \
 869              		.loc 2 447 0
 870 001a 42F6E060 		movw	r0, #12000
 871 001e FFF7FEFF 		bl	SysTick_Config
 872 0022 0346     		mov	r3, r0
 873 0024 7B60     		str	r3, [r7, #4]
 448:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                   SYSTM002_SYSTICK_INTERVAL))); 
 449:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                 
 450:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(SYSTM002_TIMER_CONFIGURATION_FAILURE == Timer_Status)
 874              		.loc 2 450 0
 875 0026 7B68     		ldr	r3, [r7, #4]
 876 0028 012B     		cmp	r3, #1
 877 002a 16D0     		beq	.L38
 451:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 452:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, \
 453:../Dave/Generated/src/SYSTM002/SYSTM002.c ****          sizeof("SYSTM002_Init: Timer reload value out of range"), \
 454:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                      "SYSTM002_Init: Timer reload value out of range");
 455:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 456:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 457:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 458:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  /**  setting of Priority and subpriority value for XMC4000 devices */
 459:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #if ((__TARGET_DEVICE__ == XMC44) || (__TARGET_DEVICE__ == XMC42) || \
 460:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                 (__TARGET_DEVICE__ == XMC41) || (__TARGET_DEVICE__ == XMC45))
 461:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority( \
 878              		.loc 2 461 0
 879 002c FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 880 0030 0346     		mov	r3, r0
 881 0032 1846     		mov	r0, r3
 882 0034 4FF00A01 		mov	r1, #10
 883 0038 4FF00002 		mov	r2, #0
 884 003c FFF7FEFF 		bl	NVIC_EncodePriority
 885 0040 0346     		mov	r3, r0
 886 0042 4FF0FF30 		mov	r0, #-1
 887 0046 1946     		mov	r1, r3
 888 0048 FFF7FEFF 		bl	NVIC_SetPriority
 462:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     NVIC_GetPriorityGrouping(),SYSTM002_PRIORITY,SYSTM002_SUBPRIORITY)); 
 463:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 464:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /**  setting of Priority value for XMC1000 devices */
 465:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #elif ((__TARGET_DEVICE__ == XMC11) || (__TARGET_DEVICE__ == XMC12) \
 466:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                          || (__TARGET_DEVICE__ == XMC13)) 
 467:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   NVIC_SetPriority(SysTick_IRQn, SYSTM002_PRIORITY);
 468:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif      
 469:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerTracker = 0UL;
 889              		.loc 2 469 0
 890 004c 40F20003 		movw	r3, #:lower16:TimerTracker
 891 0050 C0F20003 		movt	r3, #:upper16:TimerTracker
 892 0054 4FF00002 		mov	r2, #0
 893 0058 1A60     		str	r2, [r3, #0]
 894              	.L38:
 470:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 471:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   
 472:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 895              		.loc 2 472 0
 896 005a 07F10807 		add	r7, r7, #8
 897 005e BD46     		mov	sp, r7
 898 0060 80BD     		pop	{r7, pc}
 899              		.cfi_endproc
 900              	.LFE116:
 902 0062 00BF     		.section	.text.SYSTM002_CreateTimer,"ax",%progbits
 903              		.align	2
 904              		.global	SYSTM002_CreateTimer
 905              		.thumb
 906              		.thumb_func
 908              	SYSTM002_CreateTimer:
 909              	.LFB117:
 473:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 474:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 475:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface for creating a new software Timer instance.
 476:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Note: Because of invocation of SYSTM002_Init() : Timer reload value 
 477:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  programmed, Hardware System Timer started. Software Timer will be created
 478:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  using SYSTM002_CreateTimer(). Due to time at which SW timer creation asked
 479:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  by user will not be in sync with HW timer, the count value used below with
 480:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  SW Timer, will not create starting/initial period same as expected value.
 481:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  To SW timer period (Initial one) equal to more than expected, it is decided
 482:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  to add one extra count(HW_TIMER_ADDITIONAL_CNT) with Software timer.
 483:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 484:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Impact: Impact of this additional count(HW_TIMER_ADDITIONAL_CNT) is,
 485:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  First SW Timer period is always equal to or more than expected/configured. 
 486:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 487:../Dave/Generated/src/SYSTM002/SYSTM002.c **** handle_t SYSTM002_CreateTimer
 488:../Dave/Generated/src/SYSTM002/SYSTM002.c **** (
 489:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Period,
 490:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerType TimerType, 
 491:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerCallBackPtr TimerCallBack, 
 492:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   void  * pCallBackArgPtr
 493:../Dave/Generated/src/SYSTM002/SYSTM002.c **** )
 494:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 910              		.loc 2 494 0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 32
 913              		@ frame_needed = 1, uses_anonymous_args = 0
 914              		@ link register save eliminated.
 915 0000 80B4     		push	{r7}
 916              	.LCFI26:
 917              		.cfi_def_cfa_offset 4
 918              		.cfi_offset 7, -4
 919 0002 89B0     		sub	sp, sp, #36
 920              	.LCFI27:
 921              		.cfi_def_cfa_offset 40
 922 0004 00AF     		add	r7, sp, #0
 923              	.LCFI28:
 924              		.cfi_def_cfa_register 7
 925 0006 F860     		str	r0, [r7, #12]
 926 0008 7A60     		str	r2, [r7, #4]
 927 000a 3B60     		str	r3, [r7, #0]
 928 000c 0B46     		mov	r3, r1
 929 000e FB72     		strb	r3, [r7, #11]
 495:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t TimerID = 0UL;
 930              		.loc 2 495 0
 931 0010 4FF00003 		mov	r3, #0
 932 0014 FB61     		str	r3, [r7, #28]
 496:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Count = 0UL;
 933              		.loc 2 496 0
 934 0016 4FF00003 		mov	r3, #0
 935 001a BB61     		str	r3, [r7, #24]
 497:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Error = 0UL;
 936              		.loc 2 497 0
 937 001c 4FF00003 		mov	r3, #0
 938 0020 7B61     		str	r3, [r7, #20]
 498:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t PeriodRatio = 0U;
 939              		.loc 2 498 0
 940 0022 4FF00003 		mov	r3, #0
 941 0026 3B61     		str	r3, [r7, #16]
 499:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 500:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check for input parameter */
 501:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if((SYSTM002_ONE_SHOT != TimerType) && (SYSTM002_PERIODIC != TimerType))
 942              		.loc 2 501 0
 943 0028 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 944 002a 002B     		cmp	r3, #0
 945 002c 05D0     		beq	.L41
 946              		.loc 2 501 0 is_stmt 0 discriminator 1
 947 002e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 948 0030 012B     		cmp	r3, #1
 949 0032 02D0     		beq	.L41
 502:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 503:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 950              		.loc 2 503 0 is_stmt 1
 951 0034 4FF00103 		mov	r3, #1
 952 0038 7B61     		str	r3, [r7, #20]
 953              	.L41:
 504:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 505:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 506:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 507:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 508:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 509:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 510:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 511:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(Period < (uint32_t)SYSTM002_SYSTICK_INTERVAL)
 954              		.loc 2 511 0
 955 003a FB68     		ldr	r3, [r7, #12]
 956 003c 632B     		cmp	r3, #99
 957 003e 02D8     		bhi	.L42
 512:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 513:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 958              		.loc 2 513 0
 959 0040 4FF00103 		mov	r3, #1
 960 0044 7B61     		str	r3, [r7, #20]
 961              	.L42:
 514:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 515:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 516:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 517:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 518:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 519:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 520:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 521:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(0UL == Period)          /* Timer with '0' time is not allowed. */
 962              		.loc 2 521 0
 963 0046 FB68     		ldr	r3, [r7, #12]
 964 0048 002B     		cmp	r3, #0
 965 004a 02D1     		bne	.L43
 522:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 523:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 966              		.loc 2 523 0
 967 004c 4FF00103 		mov	r3, #1
 968 0050 7B61     		str	r3, [r7, #20]
 969              	.L43:
 524:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 525:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 526:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 527:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 528:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 529:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 530:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 531:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(NULL == TimerCallBack)
 970              		.loc 2 531 0
 971 0052 7B68     		ldr	r3, [r7, #4]
 972 0054 002B     		cmp	r3, #0
 973 0056 02D1     		bne	.L44
 532:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 533:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 974              		.loc 2 533 0
 975 0058 4FF00103 		mov	r3, #1
 976 005c 7B61     		str	r3, [r7, #20]
 977              	.L44:
 534:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 535:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       
 536:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 537:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 538:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 539:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 540:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 541:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 542:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if (!Error)	
 978              		.loc 2 542 0
 979 005e 7B69     		ldr	r3, [r7, #20]
 980 0060 002B     		cmp	r3, #0
 981 0062 40F0A380 		bne	.L45
 543:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 982              		.loc 2 544 0
 983 0066 4FF00003 		mov	r3, #0
 984 006a BB61     		str	r3, [r7, #24]
 985 006c 9AE0     		b	.L46
 986              	.L49:
 545:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        {
 546:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            /* Check for free timer ID */
 547:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            if(0UL == (TimerTracker & (SYSTM002_BIT_SET << Count)))
 987              		.loc 2 547 0
 988 006e 40F20003 		movw	r3, #:lower16:TimerTracker
 989 0072 C0F20003 		movt	r3, #:upper16:TimerTracker
 990 0076 1A68     		ldr	r2, [r3, #0]
 991 0078 BB69     		ldr	r3, [r7, #24]
 992 007a 22FA03F3 		lsr	r3, r2, r3
 993 007e 03F00103 		and	r3, r3, #1
 994 0082 002B     		cmp	r3, #0
 995 0084 40F08A80 		bne	.L47
 548:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            {
 549:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                /* If yes,assign ID to this timer      */
 550:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTracker |= (SYSTM002_BIT_SET << Count);
 996              		.loc 2 550 0
 997 0088 BB69     		ldr	r3, [r7, #24]
 998 008a 4FF00102 		mov	r2, #1
 999 008e 02FA03F2 		lsl	r2, r2, r3
 1000 0092 40F20003 		movw	r3, #:lower16:TimerTracker
 1001 0096 C0F20003 		movt	r3, #:upper16:TimerTracker
 1002 009a 1B68     		ldr	r3, [r3, #0]
 1003 009c 1A43     		orrs	r2, r2, r3
 1004 009e 40F20003 		movw	r3, #:lower16:TimerTracker
 1005 00a2 C0F20003 		movt	r3, #:upper16:TimerTracker
 1006 00a6 1A60     		str	r2, [r3, #0]
 551:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                /* Initialize the timer as per input values */
 552:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerID     = Count;
 1007              		.loc 2 552 0
 1008 00a8 40F20003 		movw	r3, #:lower16:TimerTbl
 1009 00ac C0F20003 		movt	r3, #:upper16:TimerTbl
 1010 00b0 BA69     		ldr	r2, [r7, #24]
 1011 00b2 4FEA4212 		lsl	r2, r2, #5
 1012 00b6 9B18     		adds	r3, r3, r2
 1013 00b8 BA69     		ldr	r2, [r7, #24]
 1014 00ba 1A60     		str	r2, [r3, #0]
 553:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerType   = TimerType;
 1015              		.loc 2 553 0
 1016 00bc 40F20003 		movw	r3, #:lower16:TimerTbl
 1017 00c0 C0F20003 		movt	r3, #:upper16:TimerTbl
 1018 00c4 BA69     		ldr	r2, [r7, #24]
 1019 00c6 4FEA4212 		lsl	r2, r2, #5
 1020 00ca 9B18     		adds	r3, r3, r2
 1021 00cc FA7A     		ldrb	r2, [r7, #11]
 1022 00ce 1A71     		strb	r2, [r3, #4]
 554:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerState  = SYSTM002_STATE_STOPPED;
 1023              		.loc 2 554 0
 1024 00d0 40F20003 		movw	r3, #:lower16:TimerTbl
 1025 00d4 C0F20003 		movt	r3, #:upper16:TimerTbl
 1026 00d8 BA69     		ldr	r2, [r7, #24]
 1027 00da 4FEA4212 		lsl	r2, r2, #5
 1028 00de 9B18     		adds	r3, r3, r2
 1029 00e0 4FF00102 		mov	r2, #1
 1030 00e4 5A71     		strb	r2, [r3, #5]
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 1031              		.loc 2 555 0
 1032 00e6 FA68     		ldr	r2, [r7, #12]
 1033 00e8 48F21F53 		movw	r3, #34079
 1034 00ec C5F2EB13 		movt	r3, 20971
 1035 00f0 A3FB0213 		umull	r1, r3, r3, r2
 1036 00f4 4FEA5313 		lsr	r3, r3, #5
 1037 00f8 3B61     		str	r3, [r7, #16]
 556:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 			   
 557:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCount  = \
 558:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                (PeriodRatio + HW_TIMER_ADDITIONAL_CNT);
 1038              		.loc 2 558 0
 1039 00fa 3B69     		ldr	r3, [r7, #16]
 1040 00fc 03F10102 		add	r2, r3, #1
 557:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCount  = \
 1041              		.loc 2 557 0
 1042 0100 40F20003 		movw	r3, #:lower16:TimerTbl
 1043 0104 C0F20003 		movt	r3, #:upper16:TimerTbl
 1044 0108 B969     		ldr	r1, [r7, #24]
 1045 010a 4FEA4111 		lsl	r1, r1, #5
 1046 010e 5B18     		adds	r3, r3, r1
 1047 0110 03F10803 		add	r3, r3, #8
 1048 0114 1A60     		str	r2, [r3, #0]
 559:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerReload  = PeriodRatio;
 1049              		.loc 2 559 0
 1050 0116 40F20003 		movw	r3, #:lower16:TimerTbl
 1051 011a C0F20003 		movt	r3, #:upper16:TimerTbl
 1052 011e BA69     		ldr	r2, [r7, #24]
 1053 0120 4FEA4212 		lsl	r2, r2, #5
 1054 0124 9B18     		adds	r3, r3, r2
 1055 0126 03F10C03 		add	r3, r3, #12
 1056 012a 3A69     		ldr	r2, [r7, #16]
 1057 012c 1A60     		str	r2, [r3, #0]
 560:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 			   
 561:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCallBack = TimerCallBack;
 1058              		.loc 2 561 0
 1059 012e 40F20003 		movw	r3, #:lower16:TimerTbl
 1060 0132 C0F20003 		movt	r3, #:upper16:TimerTbl
 1061 0136 BA69     		ldr	r2, [r7, #24]
 1062 0138 4FEA4212 		lsl	r2, r2, #5
 1063 013c 9B18     		adds	r3, r3, r2
 1064 013e 03F11003 		add	r3, r3, #16
 1065 0142 7A68     		ldr	r2, [r7, #4]
 1066 0144 1A60     		str	r2, [r3, #0]
 562:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 1067              		.loc 2 562 0
 1068 0146 40F20003 		movw	r3, #:lower16:TimerTbl
 1069 014a C0F20003 		movt	r3, #:upper16:TimerTbl
 1070 014e BA69     		ldr	r2, [r7, #24]
 1071 0150 4FEA4212 		lsl	r2, r2, #5
 1072 0154 9B18     		adds	r3, r3, r2
 1073 0156 03F11403 		add	r3, r3, #20
 1074 015a 3A68     		ldr	r2, [r7, #0]
 1075 015c 1A60     		str	r2, [r3, #0]
 563:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerPrev   = NULL;
 1076              		.loc 2 563 0
 1077 015e 40F20003 		movw	r3, #:lower16:TimerTbl
 1078 0162 C0F20003 		movt	r3, #:upper16:TimerTbl
 1079 0166 BA69     		ldr	r2, [r7, #24]
 1080 0168 4FEA4212 		lsl	r2, r2, #5
 1081 016c 9B18     		adds	r3, r3, r2
 1082 016e 03F11C03 		add	r3, r3, #28
 1083 0172 4FF00002 		mov	r2, #0
 1084 0176 1A60     		str	r2, [r3, #0]
 564:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerNext   = NULL;
 1085              		.loc 2 564 0
 1086 0178 40F20003 		movw	r3, #:lower16:TimerTbl
 1087 017c C0F20003 		movt	r3, #:upper16:TimerTbl
 1088 0180 BA69     		ldr	r2, [r7, #24]
 1089 0182 4FEA4212 		lsl	r2, r2, #5
 1090 0186 9B18     		adds	r3, r3, r2
 1091 0188 03F11803 		add	r3, r3, #24
 1092 018c 4FF00002 		mov	r2, #0
 1093 0190 1A60     		str	r2, [r3, #0]
 565:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerID = Count + SYSTM002_INCREMENT_COUNT;
 1094              		.loc 2 565 0
 1095 0192 BB69     		ldr	r3, [r7, #24]
 1096 0194 03F10103 		add	r3, r3, #1
 1097 0198 FB61     		str	r3, [r7, #28]
 566:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                break;
 1098              		.loc 2 566 0
 1099 019a 07E0     		b	.L45
 1100              	.L47:
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 1101              		.loc 2 544 0
 1102 019c BB69     		ldr	r3, [r7, #24]
 1103 019e 03F10103 		add	r3, r3, #1
 1104 01a2 BB61     		str	r3, [r7, #24]
 1105              	.L46:
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 1106              		.loc 2 544 0 is_stmt 0 discriminator 1
 1107 01a4 BB69     		ldr	r3, [r7, #24]
 1108 01a6 1F2B     		cmp	r3, #31
 1109 01a8 7FF661AF 		bls	.L49
 1110              	.L45:
 567:../Dave/Generated/src/SYSTM002/SYSTM002.c ****             }
 568:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            else
 569:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            {
 570:../Dave/Generated/src/SYSTM002/SYSTM002.c ****              /* for misra */
 571:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            }
 572:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 573:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 574:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 575:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 576:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 577:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 578:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 579:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return (handle_t)TimerID;
 1111              		.loc 2 579 0 is_stmt 1
 1112 01ac FB69     		ldr	r3, [r7, #28]
 580:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }  
 1113              		.loc 2 580 0
 1114 01ae 1846     		mov	r0, r3
 1115 01b0 07F12407 		add	r7, r7, #36
 1116 01b4 BD46     		mov	sp, r7
 1117 01b6 80BC     		pop	{r7}
 1118 01b8 7047     		bx	lr
 1119              		.cfi_endproc
 1120              	.LFE117:
 1122 01ba 00BF     		.section	.text.SYSTM002_StartTimer,"ax",%progbits
 1123              		.align	2
 1124              		.global	SYSTM002_StartTimer
 1125              		.thumb
 1126              		.thumb_func
 1128              	SYSTM002_StartTimer:
 1129              	.LFB118:
 581:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 582:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 583:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to start the software timer .
 584:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 585:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_StartTimer(handle_t  Handle) 
 586:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 1130              		.loc 2 586 0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 16
 1133              		@ frame_needed = 1, uses_anonymous_args = 0
 1134 0000 80B5     		push	{r7, lr}
 1135              	.LCFI29:
 1136              		.cfi_def_cfa_offset 8
 1137              		.cfi_offset 7, -8
 1138              		.cfi_offset 14, -4
 1139 0002 84B0     		sub	sp, sp, #16
 1140              	.LCFI30:
 1141              		.cfi_def_cfa_offset 24
 1142 0004 00AF     		add	r7, sp, #0
 1143              	.LCFI31:
 1144              		.cfi_def_cfa_register 7
 1145 0006 7860     		str	r0, [r7, #4]
 587:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1146              		.loc 2 587 0
 1147 0008 4FF00003 		mov	r3, #0
 1148 000c FB60     		str	r3, [r7, #12]
 588:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 589:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter */
 590:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 1149              		.loc 2 590 0
 1150 000e 7B68     		ldr	r3, [r7, #4]
 1151 0010 202B     		cmp	r3, #32
 1152 0012 02D9     		bls	.L52
 591:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 592:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t)SYSTM002_INVALID_HANDLE_ERROR;
 1153              		.loc 2 592 0
 1154 0014 4FF00103 		mov	r3, #1
 1155 0018 FB60     		str	r3, [r7, #12]
 1156              	.L52:
 593:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 594:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 595:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 596:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 597:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 598:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 599:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 1157              		.loc 2 599 0
 1158 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1159 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1160 0022 1A68     		ldr	r2, [r3, #0]
 1161 0024 7B68     		ldr	r3, [r7, #4]
 1162 0026 03F1FF33 		add	r3, r3, #-1
 1163 002a 22FA03F3 		lsr	r3, r2, r3
 1164 002e 03F00103 		and	r3, r3, #1
 1165 0032 002B     		cmp	r3, #0
 1166 0034 02D1     		bne	.L53
 600:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 601:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1167              		.loc 2 601 0
 1168 0036 4FF00103 		mov	r3, #1
 1169 003a FB60     		str	r3, [r7, #12]
 1170              	.L53:
 602:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 603:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 604:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 605:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 606:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 607:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 608:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Any timer with time '0', can't start again. */
 609:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == TimerTbl[Handle - 1U].TimerCount)
 1171              		.loc 2 609 0
 1172 003c 7B68     		ldr	r3, [r7, #4]
 1173 003e 03F1FF32 		add	r2, r3, #-1
 1174 0042 40F20003 		movw	r3, #:lower16:TimerTbl
 1175 0046 C0F20003 		movt	r3, #:upper16:TimerTbl
 1176 004a 4FEA4212 		lsl	r2, r2, #5
 1177 004e 9B18     		adds	r3, r3, r2
 1178 0050 03F10803 		add	r3, r3, #8
 1179 0054 1B68     		ldr	r3, [r3, #0]
 1180 0056 002B     		cmp	r3, #0
 1181 0058 02D1     		bne	.L54
 610:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 611:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1182              		.loc 2 611 0
 1183 005a 4FF00103 		mov	r3, #1
 1184 005e FB60     		str	r3, [r7, #12]
 1185              	.L54:
 612:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 613:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 614:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 615:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 616:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 617:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 618:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   
 619:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 1186              		.loc 2 619 0
 1187 0060 FB68     		ldr	r3, [r7, #12]
 1188 0062 002B     		cmp	r3, #0
 1189 0064 1FD1     		bne	.L55
 620:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 621:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check if timer is running */
 622:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_RUNNING != TimerTbl[(Handle - 1U)].TimerState)
 1190              		.loc 2 622 0
 1191 0066 7B68     		ldr	r3, [r7, #4]
 1192 0068 03F1FF32 		add	r2, r3, #-1
 1193 006c 40F20003 		movw	r3, #:lower16:TimerTbl
 1194 0070 C0F20003 		movt	r3, #:upper16:TimerTbl
 1195 0074 4FEA4212 		lsl	r2, r2, #5
 1196 0078 9B18     		adds	r3, r3, r2
 1197 007a 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1198 007c 002B     		cmp	r3, #0
 1199 007e 12D0     		beq	.L55
 623:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 624:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* set timer status as SYSTM002_STATE_RUNNING */
 625:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_RUNNING;
 1200              		.loc 2 625 0
 1201 0080 7B68     		ldr	r3, [r7, #4]
 1202 0082 03F1FF32 		add	r2, r3, #-1
 1203 0086 40F20003 		movw	r3, #:lower16:TimerTbl
 1204 008a C0F20003 		movt	r3, #:upper16:TimerTbl
 1205 008e 4FEA4212 		lsl	r2, r2, #5
 1206 0092 9B18     		adds	r3, r3, r2
 1207 0094 4FF00002 		mov	r2, #0
 1208 0098 5A71     		strb	r2, [r3, #5]
 626:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Insert this timer into timer list  */
 627:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList((Handle - 1U));
 1209              		.loc 2 627 0
 1210 009a 7B68     		ldr	r3, [r7, #4]
 1211 009c 03F1FF33 		add	r3, r3, #-1
 1212 00a0 1846     		mov	r0, r3
 1213 00a2 FFF7FEFF 		bl	SYSTM002_lInsertTimerList
 1214              	.L55:
 628:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 629:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 630:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 631:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 632:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 633:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 634:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 635:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 636:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 637:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 638:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 639:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 1215              		.loc 2 639 0
 1216 00a6 FB68     		ldr	r3, [r7, #12]
 640:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 1217              		.loc 2 640 0
 1218 00a8 1846     		mov	r0, r3
 1219 00aa 07F11007 		add	r7, r7, #16
 1220 00ae BD46     		mov	sp, r7
 1221 00b0 80BD     		pop	{r7, pc}
 1222              		.cfi_endproc
 1223              	.LFE118:
 1225 00b2 00BF     		.section	.text.SYSTM002_StopTimer,"ax",%progbits
 1226              		.align	2
 1227              		.global	SYSTM002_StopTimer
 1228              		.thumb
 1229              		.thumb_func
 1231              	SYSTM002_StopTimer:
 1232              	.LFB119:
 641:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 642:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 643:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 644:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to stop the software timer.
 645:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 646:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_StopTimer(handle_t Handle) 
 647:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 1233              		.loc 2 647 0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 16
 1236              		@ frame_needed = 1, uses_anonymous_args = 0
 1237 0000 80B5     		push	{r7, lr}
 1238              	.LCFI32:
 1239              		.cfi_def_cfa_offset 8
 1240              		.cfi_offset 7, -8
 1241              		.cfi_offset 14, -4
 1242 0002 84B0     		sub	sp, sp, #16
 1243              	.LCFI33:
 1244              		.cfi_def_cfa_offset 24
 1245 0004 00AF     		add	r7, sp, #0
 1246              	.LCFI34:
 1247              		.cfi_def_cfa_register 7
 1248 0006 7860     		str	r0, [r7, #4]
 648:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1249              		.loc 2 648 0
 1250 0008 4FF00003 		mov	r3, #0
 1251 000c FB60     		str	r3, [r7, #12]
 649:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 650:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter        */
 651:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 1252              		.loc 2 651 0
 1253 000e 7B68     		ldr	r3, [r7, #4]
 1254 0010 202B     		cmp	r3, #32
 1255 0012 02D9     		bls	.L58
 652:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 653:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1256              		.loc 2 653 0
 1257 0014 4FF00103 		mov	r3, #1
 1258 0018 FB60     		str	r3, [r7, #12]
 1259              	.L58:
 654:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 655:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 656:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 657:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 658:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 659:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 660:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 1260              		.loc 2 660 0
 1261 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1262 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1263 0022 1A68     		ldr	r2, [r3, #0]
 1264 0024 7B68     		ldr	r3, [r7, #4]
 1265 0026 03F1FF33 		add	r3, r3, #-1
 1266 002a 22FA03F3 		lsr	r3, r2, r3
 1267 002e 03F00103 		and	r3, r3, #1
 1268 0032 002B     		cmp	r3, #0
 1269 0034 02D1     		bne	.L59
 661:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 662:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1270              		.loc 2 662 0
 1271 0036 4FF00103 		mov	r3, #1
 1272 003a FB60     		str	r3, [r7, #12]
 1273              	.L59:
 663:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 664:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 665:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 666:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 667:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 668:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 669:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 670:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 1274              		.loc 2 670 0
 1275 003c FB68     		ldr	r3, [r7, #12]
 1276 003e 002B     		cmp	r3, #0
 1277 0040 1FD1     		bne	.L60
 671:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 672:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether Timer is in Stop state */
 673:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_STOPPED != TimerTbl[(Handle - 1U)].TimerState)
 1278              		.loc 2 673 0
 1279 0042 7B68     		ldr	r3, [r7, #4]
 1280 0044 03F1FF32 		add	r2, r3, #-1
 1281 0048 40F20003 		movw	r3, #:lower16:TimerTbl
 1282 004c C0F20003 		movt	r3, #:upper16:TimerTbl
 1283 0050 4FEA4212 		lsl	r2, r2, #5
 1284 0054 9B18     		adds	r3, r3, r2
 1285 0056 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1286 0058 012B     		cmp	r3, #1
 1287 005a 12D0     		beq	.L60
 674:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 675:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* remove Timer from node list */
 676:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList((Handle - 1U));
 1288              		.loc 2 676 0
 1289 005c 7B68     		ldr	r3, [r7, #4]
 1290 005e 03F1FF33 		add	r3, r3, #-1
 1291 0062 1846     		mov	r0, r3
 1292 0064 FFF7FEFF 		bl	SYSTM002_lRemoveTimerList
 677:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 678:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set timer status as SYSTM002_STATE_STOPPED  */
 679:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_STOPPED;
 1293              		.loc 2 679 0
 1294 0068 7B68     		ldr	r3, [r7, #4]
 1295 006a 03F1FF32 		add	r2, r3, #-1
 1296 006e 40F20003 		movw	r3, #:lower16:TimerTbl
 1297 0072 C0F20003 		movt	r3, #:upper16:TimerTbl
 1298 0076 4FEA4212 		lsl	r2, r2, #5
 1299 007a 9B18     		adds	r3, r3, r2
 1300 007c 4FF00102 		mov	r2, #1
 1301 0080 5A71     		strb	r2, [r3, #5]
 1302              	.L60:
 680:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 681:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 682:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 683:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 684:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 685:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 686:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 687:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 688:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 689:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 690:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 691:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 1303              		.loc 2 691 0
 1304 0082 FB68     		ldr	r3, [r7, #12]
 692:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 1305              		.loc 2 692 0
 1306 0084 1846     		mov	r0, r3
 1307 0086 07F11007 		add	r7, r7, #16
 1308 008a BD46     		mov	sp, r7
 1309 008c 80BD     		pop	{r7, pc}
 1310              		.cfi_endproc
 1311              	.LFE119:
 1313 008e 00BF     		.section	.text.SYSTM002_DeleteTimer,"ax",%progbits
 1314              		.align	2
 1315              		.global	SYSTM002_DeleteTimer
 1316              		.thumb
 1317              		.thumb_func
 1319              	SYSTM002_DeleteTimer:
 1320              	.LFB120:
 693:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 694:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 695:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Function to delete the Timer instance.
 696:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 697:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_DeleteTimer(handle_t Handle) 
 698:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 1321              		.loc 2 698 0
 1322              		.cfi_startproc
 1323              		@ args = 0, pretend = 0, frame = 16
 1324              		@ frame_needed = 1, uses_anonymous_args = 0
 1325 0000 80B5     		push	{r7, lr}
 1326              	.LCFI35:
 1327              		.cfi_def_cfa_offset 8
 1328              		.cfi_offset 7, -8
 1329              		.cfi_offset 14, -4
 1330 0002 84B0     		sub	sp, sp, #16
 1331              	.LCFI36:
 1332              		.cfi_def_cfa_offset 24
 1333 0004 00AF     		add	r7, sp, #0
 1334              	.LCFI37:
 1335              		.cfi_def_cfa_register 7
 1336 0006 7860     		str	r0, [r7, #4]
 699:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1337              		.loc 2 699 0
 1338 0008 4FF00003 		mov	r3, #0
 1339 000c FB60     		str	r3, [r7, #12]
 700:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 701:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter      */
 702:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 1340              		.loc 2 702 0
 1341 000e 7B68     		ldr	r3, [r7, #4]
 1342 0010 202B     		cmp	r3, #32
 1343 0012 02D9     		bls	.L63
 703:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 704:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1344              		.loc 2 704 0
 1345 0014 4FF00103 		mov	r3, #1
 1346 0018 FB60     		str	r3, [r7, #12]
 1347              	.L63:
 705:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 706:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 707:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 708:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 709:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* for misra */
 710:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 711:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 1348              		.loc 2 711 0
 1349 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1350 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1351 0022 1A68     		ldr	r2, [r3, #0]
 1352 0024 7B68     		ldr	r3, [r7, #4]
 1353 0026 03F1FF33 		add	r3, r3, #-1
 1354 002a 22FA03F3 		lsr	r3, r2, r3
 1355 002e 03F00103 		and	r3, r3, #1
 1356 0032 002B     		cmp	r3, #0
 1357 0034 02D1     		bne	.L64
 712:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 713:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 1358              		.loc 2 713 0
 1359 0036 4FF00103 		mov	r3, #1
 1360 003a FB60     		str	r3, [r7, #12]
 1361              	.L64:
 714:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 715:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 716:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 717:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 718:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 719:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 720:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 721:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 1362              		.loc 2 721 0
 1363 003c FB68     		ldr	r3, [r7, #12]
 1364 003e 002B     		cmp	r3, #0
 1365 0040 26D1     		bne	.L65
 722:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 723:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check if timer is running */
 724:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_RUNNING == TimerTbl[(Handle - 1U)].TimerState)
 1366              		.loc 2 724 0
 1367 0042 7B68     		ldr	r3, [r7, #4]
 1368 0044 03F1FF32 		add	r2, r3, #-1
 1369 0048 40F20003 		movw	r3, #:lower16:TimerTbl
 1370 004c C0F20003 		movt	r3, #:upper16:TimerTbl
 1371 0050 4FEA4212 		lsl	r2, r2, #5
 1372 0054 9B18     		adds	r3, r3, r2
 1373 0056 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1374 0058 002B     		cmp	r3, #0
 1375 005a 05D1     		bne	.L66
 725:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 726:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes,remove this timer from timer list*/
 727:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList((Handle - 1U));
 1376              		.loc 2 727 0
 1377 005c 7B68     		ldr	r3, [r7, #4]
 1378 005e 03F1FF33 		add	r3, r3, #-1
 1379 0062 1846     		mov	r0, r3
 1380 0064 FFF7FEFF 		bl	SYSTM002_lRemoveTimerList
 1381              	.L66:
 728:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 729:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 730:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 731:../Dave/Generated/src/SYSTM002/SYSTM002.c ****      /* for misra */
 732:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 733:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 734:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Release resource that this timer hold */
 735:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerTracker &=~(SYSTM002_BIT_SET << (Handle - 1UL));
 1382              		.loc 2 735 0
 1383 0068 7B68     		ldr	r3, [r7, #4]
 1384 006a 03F1FF33 		add	r3, r3, #-1
 1385 006e 4FF00102 		mov	r2, #1
 1386 0072 02FA03F3 		lsl	r3, r2, r3
 1387 0076 6FEA0302 		mvn	r2, r3
 1388 007a 40F20003 		movw	r3, #:lower16:TimerTracker
 1389 007e C0F20003 		movt	r3, #:upper16:TimerTracker
 1390 0082 1B68     		ldr	r3, [r3, #0]
 1391 0084 1A40     		ands	r2, r2, r3
 1392 0086 40F20003 		movw	r3, #:lower16:TimerTracker
 1393 008a C0F20003 		movt	r3, #:upper16:TimerTracker
 1394 008e 1A60     		str	r2, [r3, #0]
 1395              	.L65:
 736:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 737:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 738:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 739:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 740:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 741:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 742:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 1396              		.loc 2 742 0
 1397 0090 FB68     		ldr	r3, [r7, #12]
 743:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 744:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 1398              		.loc 2 744 0
 1399 0092 1846     		mov	r0, r3
 1400 0094 07F11007 		add	r7, r7, #16
 1401 0098 BD46     		mov	sp, r7
 1402 009a 80BD     		pop	{r7, pc}
 1403              		.cfi_endproc
 1404              	.LFE120:
 1406              		.section	.text.SYSTM002_GetTime,"ax",%progbits
 1407              		.align	2
 1408              		.global	SYSTM002_GetTime
 1409              		.thumb
 1410              		.thumb_func
 1412              	SYSTM002_GetTime:
 1413              	.LFB121:
 745:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 746:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 747:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to get the current system time in microsecond.
 748:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 749:../Dave/Generated/src/SYSTM002/SYSTM002.c **** inline uint32_t  SYSTM002_GetTime(void)
 750:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 1414              		.loc 2 750 0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 0
 1417              		@ frame_needed = 1, uses_anonymous_args = 0
 1418              		@ link register save eliminated.
 1419 0000 80B4     		push	{r7}
 1420              	.LCFI38:
 1421              		.cfi_def_cfa_offset 4
 1422              		.cfi_offset 7, -4
 1423 0002 00AF     		add	r7, sp, #0
 1424              	.LCFI39:
 1425              		.cfi_def_cfa_register 7
 751:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002 _API_6>>> */
 752:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return (SysTickCount * SYSTM002_SYSTICK_INTERVAL);
 1426              		.loc 2 752 0
 1427 0004 40F20003 		movw	r3, #:lower16:SysTickCount
 1428 0008 C0F20003 		movt	r3, #:upper16:SysTickCount
 1429 000c 1B68     		ldr	r3, [r3, #0]
 1430 000e 4FF06402 		mov	r2, #100
 1431 0012 02FB03F3 		mul	r3, r2, r3
 753:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    
 754:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 1432              		.loc 2 754 0
 1433 0016 1846     		mov	r0, r3
 1434 0018 BD46     		mov	sp, r7
 1435 001a 80BC     		pop	{r7}
 1436 001c 7047     		bx	lr
 1437              		.cfi_endproc
 1438              	.LFE121:
 1440 001e 00BF     		.text
 1441              	.Letext0:
 1442              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1443              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1444              		.file 5 "../Dave/Generated/src/SYSTM002/../../inc/SYSTM002/../../inc/LIBS/types.h"
 1445              		.file 6 "../Dave/Generated/src/SYSTM002/../../inc/SYSTM002/SYSTM002.h"
DEFINED SYMBOLS
                            *ABS*:00000000 SYSTM002.c
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:54     .text.NVIC_SetPriority:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:58     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:116    .text.NVIC_EncodePriority:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:120    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:196    .text.SysTick_Config:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:200    .text.SysTick_Config:00000000 SysTick_Config
                            *COM*:00000400 TimerTbl
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:265    .bss:00000000 TimerList
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:262    .bss:00000000 $d
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:271    .bss:00000004 TimerTracker
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:277    .bss:00000008 SysTickCount
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:280    .text.SYSTM002_lInsertTimerList:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:284    .text.SYSTM002_lInsertTimerList:00000000 SYSTM002_lInsertTimerList
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:529    .text.SYSTM002_lRemoveTimerList:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:533    .text.SYSTM002_lRemoveTimerList:00000000 SYSTM002_lRemoveTimerList
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:664    .text.SYSTM002_lTimerHandler:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:668    .text.SYSTM002_lTimerHandler:00000000 SYSTM002_lTimerHandler
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:772    .text.SysTick_Handler:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:777    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:839    .text.SYSTM002_Init:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:844    .text.SYSTM002_Init:00000000 SYSTM002_Init
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:903    .text.SYSTM002_CreateTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:908    .text.SYSTM002_CreateTimer:00000000 SYSTM002_CreateTimer
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1123   .text.SYSTM002_StartTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1128   .text.SYSTM002_StartTimer:00000000 SYSTM002_StartTimer
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1226   .text.SYSTM002_StopTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1231   .text.SYSTM002_StopTimer:00000000 SYSTM002_StopTimer
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1314   .text.SYSTM002_DeleteTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1319   .text.SYSTM002_DeleteTimer:00000000 SYSTM002_DeleteTimer
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1407   .text.SYSTM002_GetTime:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\cc7EVL98.s:1412   .text.SYSTM002_GetTime:00000000 SYSTM002_GetTime
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.SYSTM002_Conf.h.70.e893767dc4d518b087b4a20e349ac4d8
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.SYSTM002.h.98.0f398400b32186dea0837ac3b6c1ddcb
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.2b7f5ec7311f4adf3e25cf7854109544

NO UNDEFINED SYMBOLS
