# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:02 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:32:02 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:32:03 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# ** Error: Cannot open macro file: line_drawer_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: line_drawer_wave.do
#     while executing
# "do line_drawer_wave.do"
add wave -position end  sim:/line_drawer_testbench/clk
add wave -position end  sim:/line_drawer_testbench/reset
add wave -position end  sim:/line_drawer_testbench/x0
add wave -position end  sim:/line_drawer_testbench/y0
add wave -position end  sim:/line_drawer_testbench/x1
add wave -position end  sim:/line_drawer_testbench/y1
add wave -position end  sim:/line_drawer_testbench/done
add wave -position end  sim:/line_drawer_testbench/x
add wave -position end  sim:/line_drawer_testbench/y
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/line_drawer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:32 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:32:32 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:32:32 on May 13,2022, Elapsed time: 0:00:29
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:32:32 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(101)
#    Time: 50 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:33:20 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:33:22 on May 13,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:33:22 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(102)
#    Time: 250 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 102
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:22 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:34:22 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:34:23 on May 13,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:34:23 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(102)
#    Time: 30 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 102
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:13 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:36:13 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:36:13 on May 13,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:36:13 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(104)
#    Time: 30 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:37:37 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:37:38 on May 13,2022, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:37:38 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(108)
#    Time: 130 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 108
add wave -position end  sim:/line_drawer_testbench/dut/error
add wave -position end  sim:/line_drawer_testbench/dut/e2
add wave -position end  sim:/line_drawer_testbench/dut/dx
add wave -position end  sim:/line_drawer_testbench/dut/dy
add wave -position end  sim:/line_drawer_testbench/dut/sx
add wave -position end  sim:/line_drawer_testbench/dut/sy
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/line_drawer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:41 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:38:41 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:38:42 on May 13,2022, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:38:42 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 370 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 121
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:34 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:39:34 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:39:36 on May 13,2022, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:39:36 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 370 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 121
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:39 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:40:39 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:40:41 on May 13,2022, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:40:41 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(122)
#    Time: 370 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 122
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:18 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:43:18 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:43:20 on May 13,2022, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:43:20 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 370 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 121
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:28 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:47:28 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:30 on May 13,2022, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:47:30 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 370 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 121
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:55 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:47:55 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:57 on May 13,2022, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:47:57 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(151)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 151
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/line_drawer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:52 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:48:52 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:48:53 on May 13,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:48:53 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(151)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 151
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:53 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:49:53 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:49:54 on May 13,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:49:55 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:53:41 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:53:41 on May 13,2022, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:53:42 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:00 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:54:00 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:02 on May 13,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:54:02 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:19 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:55:19 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:21 on May 13,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:55:21 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:56 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:56:56 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:56:59 on May 13,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:56:59 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:05 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 21:59:05 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:08 on May 13,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 21:59:08 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:05 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:01:05 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:01:06 on May 13,2022, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:01:06 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:27 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:03:27 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:03:29 on May 13,2022, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:03:29 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:10 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:05:10 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:05:12 on May 13,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:05:12 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:02 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:09:02 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:09:04 on May 13,2022, Elapsed time: 0:03:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:09:04 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:19 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:12:19 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:12:21 on May 13,2022, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:12:21 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:28 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:19:28 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:19:30 on May 13,2022, Elapsed time: 0:07:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:19:30 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(152)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:31 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:22:31 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:22:32 on May 13,2022, Elapsed time: 0:03:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:22:32 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 156
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/line_drawer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:22 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:23:22 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:23:23 on May 13,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:23:23 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 970 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 156
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:29 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:24:29 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:24:31 on May 13,2022, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:24:31 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:17 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:25:17 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:25:19 on May 13,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:25:19 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:25 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:27:25 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:27:27 on May 13,2022, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:27:27 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:48 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:28:48 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:28:50 on May 13,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:28:50 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:21 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:29:22 on May 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:29:24 on May 13,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:29:24 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:19 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:30:19 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:30:21 on May 13,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:30:21 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:02 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:31:02 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:04 on May 13,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:31:04 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(149)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 149
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:49 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:33:49 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:33:51 on May 13,2022, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:33:51 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(155)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:24 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:35:24 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:25 on May 13,2022, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:35:25 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(155)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:51 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:43:51 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:43:52 on May 13,2022, Elapsed time: 0:08:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:43:52 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(162)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 162
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:17 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:55:17 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:18 on May 13,2022, Elapsed time: 0:11:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:55:18 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 156
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 22:59:15 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:16 on May 13,2022, Elapsed time: 0:03:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 22:59:16 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(161)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:23 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:02:23 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:02:25 on May 13,2022, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:02:25 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(157)
#    Time: 830 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 157
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:49 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:17:49 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:17:51 on May 13,2022, Elapsed time: 0:15:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:17:51 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(156)
#    Time: 630 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 156
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:19 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:18:19 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:18:21 on May 13,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:18:21 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 650 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 118
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:14 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:41:14 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:41:17 on May 13,2022, Elapsed time: 0:22:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:41:17 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:42:24 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:42:26 on May 13,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:42:26 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:41 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:43:41 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:42 on May 13,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:43:42 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:02 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:46:02 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:46:10 on May 13,2022, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:46:10 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:47:30 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:47:32 on May 13,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:47:32 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:50 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:48:50 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:48:52 on May 13,2022, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:48:52 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:30 on May 13,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:54:30 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:54:32 on May 13,2022, Elapsed time: 0:05:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 23:54:32 on May 13,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 6010 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 117
# End time: 00:06:30 on May 14,2022, Elapsed time: 0:11:58
# Errors: 0, Warnings: 0
