#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x132712140 .scope module, "test_alu" "test_alu" 2 5;
 .timescale -9 -12;
v0x132722f70_0 .net "flags", 2 0, v0x132722160_0;  1 drivers
v0x132723000_0 .var "instruction", 31 0;
v0x132723090_0 .var "regA", 31 0;
v0x132723120_0 .var "regB", 31 0;
v0x1327231d0_0 .net "result", 31 0, v0x1327228c0_0;  1 drivers
S_0x1327122b0 .scope module, "test" "alu" 2 11, 3 1 0, S_0x132712140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "regA";
    .port_info 2 /INPUT 32 "regB";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
v0x132722160_0 .var "flags", 2 0;
v0x132722220_0 .var "funct", 5 0;
v0x1327222c0_0 .var "immediate", 15 0;
v0x132722370_0 .net "instruction", 31 0, v0x132723000_0;  1 drivers
v0x132722420_0 .var "negative", 0 0;
v0x132722500_0 .net "opcode", 5 0, L_0x1327232a0;  1 drivers
v0x1327225b0_0 .var "overflow", 0 0;
v0x132722650_0 .var "rd", 4 0;
v0x132722700_0 .net "regA", 31 0, v0x132723090_0;  1 drivers
v0x132722810_0 .net "regB", 31 0, v0x132723120_0;  1 drivers
v0x1327228c0_0 .var "result", 31 0;
v0x132722970_0 .var "rs", 4 0;
v0x132722a20_0 .var "rs_reg", 31 0;
v0x132722ad0_0 .var "rt", 4 0;
v0x132722b80_0 .var "rt_reg", 31 0;
v0x132722c30_0 .var "shamt", 4 0;
v0x132722ce0_0 .var "temp_reg", 31 0;
v0x132722e70_0 .var "zero", 0 0;
E_0x132712030 .event anyedge, v0x132722ce0_0, v0x132722e70_0, v0x132722420_0, v0x1327225b0_0;
E_0x1327124f0/0 .event anyedge, v0x132722500_0, v0x132722220_0, v0x132722700_0, v0x132722810_0;
E_0x1327124f0/1 .event anyedge, v0x132722a20_0, v0x132722b80_0, v0x132722ce0_0, v0x1327222c0_0;
E_0x1327124f0/2 .event anyedge, v0x1327220c0_0, v0x132721c70_0, v0x132721dd0_0;
E_0x1327124f0 .event/or E_0x1327124f0/0, E_0x1327124f0/1, E_0x1327124f0/2;
E_0x132712590 .event anyedge, v0x132722370_0, v0x132722500_0, v0x1327222c0_0;
L_0x1327232a0 .part v0x132723000_0, 26, 6;
S_0x1327125d0 .scope task, "update_flags" "update_flags" 3 24, 3 24 0, S_0x1327122b0;
 .timescale 0 0;
v0x132712790_0 .var "funct", 5 0;
v0x132721c70_0 .var "negative_flag", 0 0;
v0x132721d10_0 .var "opcode", 5 0;
v0x132721dd0_0 .var "overflow_flag", 0 0;
v0x132721e70_0 .var "regA", 31 0;
v0x132721f60_0 .var "regB", 31 0;
v0x132722010_0 .var "result", 31 0;
v0x1327220c0_0 .var "zero_flag", 0 0;
TD_test_alu.test.update_flags ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327220c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132721c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132721dd0_0, 0, 1;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x132712790_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 8, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v0x132712790_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x132721e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x132721f60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x132722010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x132721e70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %store/vec4 v0x132721dd0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 4, 0, 6;
    %jmp/1 T_0.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
T_0.9;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0x132722010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1327220c0_0, 0, 1;
T_0.7 ;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v0x132712790_0;
    %cmpi/e 42, 0, 6;
    %flag_get/vec4 4;
    %jmp/1 T_0.14, 4;
    %load/vec4 v0x132712790_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.14;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/1 T_0.12, 8;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 10, 0, 6;
    %jmp/1 T_0.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x132721d10_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 9;
T_0.15;
    %flag_or 8, 4;
T_0.12;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x132722010_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x132721c70_0, 0, 1;
T_0.10 ;
    %end;
    .scope S_0x1327122b0;
T_1 ;
    %wait E_0x132712590;
    %load/vec4 v0x132722370_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x132722220_0, 0, 6;
    %load/vec4 v0x132722370_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x132722970_0, 0, 5;
    %load/vec4 v0x132722370_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x132722ad0_0, 0, 5;
    %load/vec4 v0x132722370_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x132722650_0, 0, 5;
    %load/vec4 v0x132722370_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x132722c30_0, 0, 5;
    %load/vec4 v0x132722370_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x1327222c0_0, 0, 16;
    %load/vec4 v0x132722500_0;
    %cmpi/e 8, 0, 6;
    %jmp/1 T_1.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x132722500_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
T_1.3;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x132722500_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x132722370_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1327222c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x1327222c0_0, 0, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1327122b0;
T_2 ;
    %wait E_0x1327124f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132722e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132722420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327225b0_0, 0, 1;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %add;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 107 "$display", "--add--%d = %d + %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.0 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_2.3, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 117 "$display", "--addi--%d = %d + %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %add;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 128 "$display", "--addu--%d = %d + %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.5 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 138 "$display", "--addiu--%d = %d + %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.8 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.12, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %sub;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 149 "$display", "--sub--%d = %d - %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.10 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.15, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %sub;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 160 "$display", "--subu--%d = %d - %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.13 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.18, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %and;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 171 "$display", "--and--%d = %d & %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.16 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 181 "$display", "--andi--%d = %d & %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.19 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.23, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %or;
    %inv;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 192 "$display", "--nor--%d = ~(%d | %d)", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.21 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.26, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %or;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 203 "$display", "--or--%d = %d | %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.24 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 213 "$display", "--ori--%d = %d | %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.27 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.31, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %xor;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 224 "$display", "--xor--%d = %d ^ %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.29 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 234 "$display", "--xori--%d = %d ^ %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.32 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %cmp/e;
    %jmp/0xz  T_2.36, 4;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 246 "$display", "--beq--%d = %d", v0x132722ce0_0, v0x1327222c0_0 {0 0 0};
T_2.36 ;
T_2.34 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %cmp/ne;
    %jmp/0xz  T_2.40, 4;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 259 "$display", "--bne--%d = %d", v0x132722ce0_0, v0x1327222c0_0 {0 0 0};
T_2.40 ;
T_2.38 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.44, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 271 "$display", "--slt--%d = %d < %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.42 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_2.47, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 281 "$display", "--slti--%d = %d < %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.47 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_2.51, 4;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x1327222c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.54, 8;
T_2.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.54, 8;
 ; End of false expr.
    %blend;
T_2.54;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 291 "$display", "--sltiu--%d = %d < %d", v0x132722ce0_0, v0x132722a20_0, v0x1327222c0_0 {0 0 0};
T_2.51 ;
    %load/vec4 v0x132722500_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.57, 4;
    %load/vec4 v0x132722220_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.55, 8;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132722a20_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132722b80_0, 0, 32;
    %load/vec4 v0x132722a20_0;
    %load/vec4 v0x132722b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.58, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.59, 8;
T_2.58 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.59, 8;
 ; End of false expr.
    %blend;
T_2.59;
    %store/vec4 v0x132722ce0_0, 0, 32;
    %vpi_call 3 302 "$display", "--sltu--%d = %d < %d", v0x132722ce0_0, v0x132722a20_0, v0x132722b80_0 {0 0 0};
T_2.55 ;
    %load/vec4 v0x132722500_0;
    %store/vec4 v0x132721d10_0, 0, 6;
    %load/vec4 v0x132722220_0;
    %store/vec4 v0x132712790_0, 0, 6;
    %load/vec4 v0x132722ce0_0;
    %store/vec4 v0x132722010_0, 0, 32;
    %load/vec4 v0x132722700_0;
    %store/vec4 v0x132721e70_0, 0, 32;
    %load/vec4 v0x132722810_0;
    %store/vec4 v0x132721f60_0, 0, 32;
    %fork TD_test_alu.test.update_flags, S_0x1327125d0;
    %join;
    %load/vec4 v0x1327220c0_0;
    %store/vec4 v0x132722e70_0, 0, 1;
    %load/vec4 v0x132721c70_0;
    %store/vec4 v0x132722420_0, 0, 1;
    %load/vec4 v0x132721dd0_0;
    %store/vec4 v0x1327225b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1327122b0;
T_3 ;
    %wait E_0x132712030;
    %load/vec4 v0x132722ce0_0;
    %store/vec4 v0x1327228c0_0, 0, 32;
    %load/vec4 v0x132722e70_0;
    %load/vec4 v0x132722420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327225b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132722160_0, 0, 3;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x132712140;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x132712140 {0 0 0};
    %vpi_call 2 23 "$monitor", "Time: %3d\012  Instruction: %32b\012  regA: %32b\012  regB: %32b\012  result: %32b\012  flags: Zero = %b, Negative = %b, Overflow = %b\012In Decimals:\012  regA: %d\012  regB: %d\012  result: %d\012", $time, v0x132723000_0, v0x132723090_0, v0x132723120_0, v0x1327231d0_0, &PV<v0x132722f70_0, 2, 1>, &PV<v0x132722f70_0, 1, 1>, &PV<v0x132722f70_0, 0, 1>, v0x132723090_0, v0x132723120_0, v0x1327231d0_0 {0 0 0};
    %vpi_call 2 29 "$display", "Testing ADD..." {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 36 "$display", "Testing ADDI..." {0 0 0};
    %pushi/vec4 536870917, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 43 "$display", "Testing ADDU..." {0 0 0};
    %pushi/vec4 33, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 50 "$display", "Testing ADDIU..." {0 0 0};
    %pushi/vec4 604045311, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "Testing SUB..." {0 0 0};
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 4294967266, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 63 "$display", "Testing SUBU..." {0 0 0};
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 70 "$display", "Testing AND..." {0 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 77 "$display", "Testing ANDI..." {0 0 0};
    %pushi/vec4 805306380, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 84 "$display", "Testing NOR..." {0 0 0};
    %pushi/vec4 39, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 91 "$display", "Testing OR..." {0 0 0};
    %pushi/vec4 37, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 98 "$display", "Testing ORI..." {0 0 0};
    %pushi/vec4 872415244, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "Testing XOR..." {0 0 0};
    %pushi/vec4 38, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 112 "$display", "Testing XORI..." {0 0 0};
    %pushi/vec4 939524108, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 119 "$display", "Testing BEQ..." {0 0 0};
    %pushi/vec4 268435458, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 126 "$display", "Testing BNE..." {0 0 0};
    %pushi/vec4 335544322, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 133 "$display", "Testing SLT..." {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 140 "$display", "Testing SLTI..." {0 0 0};
    %pushi/vec4 671088642, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 147 "$display", "Testing SLTIU..." {0 0 0};
    %pushi/vec4 738197506, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 154 "$display", "Testing SLTU..." {0 0 0};
    %pushi/vec4 43, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 161 "$display", "Testing LW..." {0 0 0};
    %pushi/vec4 2348810242, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 168 "$display", "Testing SW..." {0 0 0};
    %pushi/vec4 2885681154, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 175 "$display", "Testing SLL..." {0 0 0};
    %pushi/vec4 20480, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 182 "$display", "Testing SLLV..." {0 0 0};
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 189 "$display", "Testing SRL..." {0 0 0};
    %pushi/vec4 20482, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 196 "$display", "Testing SRLV..." {0 0 0};
    %pushi/vec4 4102, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 203 "$display", "Testing SRA..." {0 0 0};
    %pushi/vec4 20483, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 210 "$display", "Testing SRAV..." {0 0 0};
    %pushi/vec4 4103, 0, 32;
    %store/vec4 v0x132723000_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x132723090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132723120_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 217 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_alu.v";
    "alu.v";
