## ğŸš€ ë°˜ë„ì²´ ì„¤ê³„ ë° ê²€ì¦ ê°œë°œì | SoC Design & Verification

ì•ˆë…•í•˜ì„¸ìš”!  
ë°˜ë„ì²´ ì„¤ê³„ ë° ê²€ì¦ì— ê´€ì‹¬ì´ ë§ìœ¼ë©°, í˜„ì¬ **HARMAN Semicon Academy**ì—ì„œ  
ASIC ë° FPGA ì„¤ê³„, ê²€ì¦ ê´€ë ¨ ê¸°ìˆ ì„ í•™ìŠµ ì¤‘ì…ë‹ˆë‹¤.  
Pythonì„ í™œìš©í•œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸ì™€ Verilog/SystemVerilog ê¸°ë°˜ì˜ ê²€ì¦ í™˜ê²½ êµ¬ì¶•ì„ ëª©í‘œë¡œ í•˜ê³  ìˆìŠµë‹ˆë‹¤.

---

### ğŸ› ï¸ **ê¸°ìˆ  ìŠ¤íƒ**
![Verilog](https://img.shields.io/badge/-Verilog-000?&logo=verilog)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-000?&logo=systemverilog)
![Python](https://img.shields.io/badge/-Python-3776AB?&logo=python&logoColor=white)
![C](https://img.shields.io/badge/-C-00599C?&logo=c&logoColor=white)

---

### ğŸ“š **í•™ìŠµ ë° í”„ë¡œì íŠ¸**
- âœ… VerilogHDL ë° SystemVerilog ê¸°ë°˜ ì„¤ê³„ ë° ê²€ì¦
- âœ… **[Project] CPU Design and Verification**
- âœ… **[Project] SoC AXI Peripheral Design with UVM**
- âœ… Cortex-M ARM Architecture ë° System Programming
- âœ… Python ìë™í™” ìŠ¤í¬ë¦½íŠ¸ ê°œë°œ  
- âœ… UVM (Universal Verification Methodology)

---

### ğŸ“Š **GitHub í†µê³„**
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=YOUR_GITHUB_USERNAME&show_icons=true&theme=dark)  
![Most Used Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_GITHUB_USERNAME&layout=compact&theme=dark)

---

### ğŸ“« **ì—°ë½ ë° ì†Œì…œ ë¯¸ë””ì–´**
[![GitHub](https://img.shields.io/badge/GitHub-000?logo=github)](https://github.com/YOUR_GITHUB_USERNAME)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/YOUR_LINKEDIN)
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:YOUR_EMAIL@example.com)

---

ğŸ”¥ **ìµœì¢… ëª©í‘œ**: ë°˜ë„ì²´ ì„¤ê³„ ë° ê²€ì¦ì„ ìë™í™”í•˜ê³ , ë” íš¨ìœ¨ì ì¸ Verification í™˜ê²½ì„ êµ¬ì¶•í•˜ëŠ” ê²ƒ!  
