`timescale 1ns / 1ps

module alubit(opcode,a,b,out);
	 input [3:0]a,b;
	 input [2:0]opcode;
	 output reg[3:0]out;

	 always@ (*)
	 begin
	 case(opcode)
	  3'b000: out= 0;
	    3'b001: out=a+b;
	    3'b010: out=a-b;
	    3'b011: out=a&b;
	    3'b100: out=a|b;
	    3'b101: out=~a;
	    3'b110: out=~b;
	    3'b111: out=a*b;
	  endcase
	 end
endmodule
