[{"raw":{},"required":["Filename","Size"],"package":"covered","version":"0.7.10-1","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.11)","tcl8.5 (>= 8.5.0)","tk8.5 (>= 8.5.0)","zlib1g (>= 1:1.1.4)","tklib"],"recommends":["iverilog | verilog | gplcver (>= 2.12a-1.1)"],"installedSize":2420,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Verilog code coverage analysis tool","homepage":"http://covered.sourceforge.net/","filename":"pool/universe/c/covered/covered_0.7.10-1_amd64.deb","size":863396,"md5":"0d9c7aeedf6fbc52f32a148d14c874e1","sha1":"6341d593988d29d8d95ce998beeedb4b38a79203","sha256":"be5fafca882d7b91e61239fcba355a968f710bae9fe79430e238855614da2940","descriptionMd5":"86b156bb1e738b3df7a11df6bbe5429e"}]