-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "07/28/2022 12:33:48"

-- 
-- Device: Altera EP4CE10F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	CLK : IN std_logic;
	MS_SELECT : IN std_logic;
	SYNC_MAIN : BUFFER std_logic;
	SYNC_REF : BUFFER std_logic;
	RXF_N : IN std_logic;
	USB_DATA : BUFFER std_logic_vector(7 DOWNTO 0);
	RD_N : BUFFER std_logic;
	DATA : BUFFER std_logic_vector(31 DOWNTO 0);
	ILLUMI : BUFFER std_logic_vector(2 DOWNTO 0);
	RCLK : BUFFER std_logic_vector(3 DOWNTO 0);
	SCLK : BUFFER std_logic_vector(3 DOWNTO 0);
	VS_TOG : BUFFER std_logic;
	LED : BUFFER std_logic_vector(3 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- SYNC_REF	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD_N	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[2]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[8]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[10]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[11]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[12]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[13]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[14]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[15]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[16]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[17]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[18]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[19]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[20]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[21]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[22]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[23]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[24]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[25]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[26]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[27]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[28]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[29]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[30]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[31]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ILLUMI[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ILLUMI[1]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ILLUMI[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RCLK[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RCLK[1]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RCLK[2]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RCLK[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SCLK[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SCLK[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SCLK[2]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SCLK[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VS_TOG	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SYNC_MAIN	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[4]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[5]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- USB_DATA[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RXF_N	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MS_SELECT	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_MS_SELECT : std_logic;
SIGNAL ww_SYNC_MAIN : std_logic;
SIGNAL ww_SYNC_REF : std_logic;
SIGNAL ww_RXF_N : std_logic;
SIGNAL ww_USB_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_RD_N : std_logic;
SIGNAL ww_DATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ILLUMI : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RCLK : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SCLK : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VS_TOG : std_logic;
SIGNAL ww_LED : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_Masterclock|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst_Counter|count_s[0]~10_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~0_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~1\ : std_logic;
SIGNAL \inst_Counter|Add0~2_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~3\ : std_logic;
SIGNAL \inst_Counter|Add0~4_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~5\ : std_logic;
SIGNAL \inst_Counter|Add0~6_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~0_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~7\ : std_logic;
SIGNAL \inst_Counter|Add0~8_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~2_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~9\ : std_logic;
SIGNAL \inst_Counter|Add0~10_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~3_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~11\ : std_logic;
SIGNAL \inst_Counter|Add0~12_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~4_combout\ : std_logic;
SIGNAL \inst_Counter|Add0~13\ : std_logic;
SIGNAL \inst_Counter|Add0~14_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~5_combout\ : std_logic;
SIGNAL \inst_Counter|Equal0~1_combout\ : std_logic;
SIGNAL \inst_Counter|dcount~1_combout\ : std_logic;
SIGNAL \inst_Counter|Equal0~0_combout\ : std_logic;
SIGNAL \MS_SELECT~input_o\ : std_logic;
SIGNAL \SYNC_MAIN~input_o\ : std_logic;
SIGNAL \sync_reset~0_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[1]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[2]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[4]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[7]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[8]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[10]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[12]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[13]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[14]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[16]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[17]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[18]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[19]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[20]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[21]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[22]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[23]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[25]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[26]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|data[27]~feeder_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[0]~5_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1~0_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[0]~6\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[1]~7_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[1]~8\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[2]~9_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[2]~10\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[3]~11_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~0_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1[0]~1_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~1\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~2_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1[1]~2_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~3\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~4_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1[2]~3_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|LessThan0~0_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|LessThan0~1_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~5\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~6_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1[3]~4_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|LessThan0~2_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~7\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|Add3~8_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_1[4]~5_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[3]~12\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|count_0[4]~13_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|LessThan0~3_combout\ : std_logic;
SIGNAL \inst_Counter|inst_RSSFilter|sout~q\ : std_logic;
SIGNAL \inst_Counter|prev_res~0_combout\ : std_logic;
SIGNAL \inst_Counter|prev_res~q\ : std_logic;
SIGNAL \inst_Counter|dflag~0_combout\ : std_logic;
SIGNAL \inst_Counter|dflag~1_combout\ : std_logic;
SIGNAL \inst_Counter|dflag~q\ : std_logic;
SIGNAL \inst_Counter|count_s~30_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[0]~11\ : std_logic;
SIGNAL \inst_Counter|count_s[1]~12_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[1]~13\ : std_logic;
SIGNAL \inst_Counter|count_s[2]~14_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[2]~15\ : std_logic;
SIGNAL \inst_Counter|count_s[3]~16_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[3]~17\ : std_logic;
SIGNAL \inst_Counter|count_s[4]~18_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[4]~19\ : std_logic;
SIGNAL \inst_Counter|count_s[5]~20_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[5]~21\ : std_logic;
SIGNAL \inst_Counter|count_s[6]~22_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[6]~23\ : std_logic;
SIGNAL \inst_Counter|count_s[7]~24_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[7]~25\ : std_logic;
SIGNAL \inst_Counter|count_s[8]~26_combout\ : std_logic;
SIGNAL \inst_Counter|count_s[8]~27\ : std_logic;
SIGNAL \inst_Counter|count_s[9]~28_combout\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst_ParallelReceiver|rd_state[1]~0_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_rd_s~0_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_rd_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~28_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~78\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[25]~79_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Start~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[0]~25_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[1]~26_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[1]~27\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[2]~28_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[2]~29\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[3]~30_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[3]~31\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[4]~32_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[4]~33\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[5]~34_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[5]~35\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[6]~36_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[6]~37\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[7]~38_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[7]~39\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[8]~40_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[8]~41\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[9]~42_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[9]~43\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[10]~44_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[10]~45\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[11]~46_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[11]~47\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[12]~48_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[12]~49\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[13]~50_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[13]~51\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[14]~52_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[14]~53\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[15]~54_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[15]~55\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[16]~56_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[16]~57\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[17]~58_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[17]~59\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[18]~60_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[18]~61\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[19]~62_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[19]~63\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[20]~64_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[20]~65\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[21]~66_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[21]~67\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[22]~68_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[22]~69\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[23]~70_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[23]~71\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[24]~72_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[24]~73\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt[25]~74_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal0~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \USB_DATA[7]~input_o\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_do_s[7]~feeder_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|Mux3~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|q_in[7]~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector5~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[0]~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[0]~9\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[1]~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[0]~9_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[6]~21_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[7]~23_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[7]~24\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[8]~25_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector3~2_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[3]~25_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector4~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|t_en_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|t_flag_s~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|p_enable_d~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector5~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector5~1_combout\ : std_logic;
SIGNAL \USB_DATA[6]~input_o\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_do_s[6]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector5~2_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[6]~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector24~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[3]~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector23~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[4]~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector22~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[5]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector21~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[6]~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[6]~21\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[7]~23_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector20~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[7]~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector27~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[0]~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector26~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[1]~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector25~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|address_in[2]~7_combout\ : std_logic;
SIGNAL \USB_DATA[5]~input_o\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector6~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[5]~1_combout\ : std_logic;
SIGNAL \USB_DATA[4]~input_o\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_do_s[4]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector7~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[4]~2_combout\ : std_logic;
SIGNAL \USB_DATA[3]~input_o\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector8~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[3]~3_combout\ : std_logic;
SIGNAL \USB_DATA[2]~input_o\ : std_logic;
SIGNAL \inst_ParallelReceiver|tg_do_s[2]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector9~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[2]~4_combout\ : std_logic;
SIGNAL \USB_DATA[1]~input_o\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector10~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[1]~5_combout\ : std_logic;
SIGNAL \USB_DATA[0]~input_o\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector11~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|amplitude_in[0]~6_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|a_enable_d~0_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector4~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|LessThan1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|LessThan1~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|LessThan0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal1~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|LessThan0~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal1~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal1~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[7]~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_s[0]~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_s[0]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[5]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[4]~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[3]~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[2]~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_s[2]~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[1]~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[0]~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~1\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~3\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~5\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~7\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~9\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~11\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~13\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[0]~9_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[0]~10\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[1]~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[1]~12\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[2]~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[2]~14\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[3]~15_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[3]~16\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[4]~17_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[4]~18\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[5]~19_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[5]~20\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[6]~21_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[6]~22\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt[7]~23_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector4~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|oldtiming~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|oldtiming~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector3~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector2~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector2~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector3~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[1]~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[2]~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[3]~15_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[4]~17_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt[5]~19_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector13~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector13~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|byte_in_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector4~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[1]~11\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[2]~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[2]~13\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[3]~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[3]~15\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[4]~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[4]~17\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[5]~18_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[5]~19\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|byteCount[6]~20_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Equal0~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector3~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector19~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder1~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg[6]~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Add2~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal3~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector23~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector23~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector23~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Selector23~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|rdreq~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~31_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~33_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~35_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~37_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~39_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~41_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~43_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~45_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~47_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~49_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~51_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~53_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~55_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~57_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~59_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~61_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~63_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~65_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~67_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~69_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~71_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~73_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~75_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~77_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|Equal4~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|sclr~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ready_s~q\ : std_logic;
SIGNAL \RXF_N~input_o\ : std_logic;
SIGNAL \inst_ParallelReceiver|rxf_reg~0_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|rxf_reg~q\ : std_logic;
SIGNAL \inst_ParallelReceiver|Mux2~0_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|rd_n_s~0_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|rd_n_s~1_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|rd_n_s~q\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector28~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector28~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector28~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Selector28~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgbFlag~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_en_s~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_en_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state.Idle~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state.Red~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state.Green~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state.Blue~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|state.Output~q\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|gammastart_s~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|gammastart_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|t_aswap_s~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|old_rgben~feeder_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|old_rgben~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|a_swap_d~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|a_swap_d~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|a_swap_s~q\ : std_logic;
SIGNAL \inst_AllChannels|a_state~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|a_state~q\ : std_logic;
SIGNAL \inst_AllChannels|a_wraddr[8]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|a_state_ff[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|a_state_ff[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|Equal0~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|Equal0~1_combout\ : std_logic;
SIGNAL \inst_AllChannels|Equal0~2_combout\ : std_logic;
SIGNAL \inst_AllChannels|a_state_n~q\ : std_logic;
SIGNAL \inst_AllChannels|a_state_n~_wirecell_combout\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ : std_logic;
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|mux_count[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|mux_count[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|mux_count[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|mux_count[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|count_d1[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|mux_count[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|count_d1[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~21\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]~22_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~14_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~10_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~q\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[8]~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector23~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[0]~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector7~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[16]~9_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector15~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~9_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[9]~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector22~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[1]~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector6~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[17]~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector14~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[2]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[10]~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector21~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector5~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[18]~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector13~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[3]~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[11]~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector20~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector4~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~15_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[19]~15_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector12~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[12]~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector19~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[4]~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector3~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~17_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[20]~17_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector11~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[5]~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[13]~18_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector18~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector2~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[21]~19_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector10~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[6]~6_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~18_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[14]~20_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector17~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector1~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~19_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[22]~21_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector9~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~20_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[15]~22_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector16~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~8_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[7]~7_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector0~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|Decoder0~21_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s[23]~23_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector8~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector47~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[8]~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[8]~feeder_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|c_enable_s~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|process_0~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|c_swap_d~q\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|c_swap_s~q\ : std_logic;
SIGNAL \inst_AllChannels|c_state~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|c_state~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|c_state~q\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[8]~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[8]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[8]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[8]~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[8]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|c_state_ff[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|c_state_n~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|c_state_n~q\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~0_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d1[8]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector48~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[7]~1_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[7]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~1_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector49~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[6]~2_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[6]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector50~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[5]~3_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[5]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[5]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[5]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector51~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[4]~4_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector52~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[3]~5_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~5_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector53~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[2]~6_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[2]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~6_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_d[0]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector54~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[1]~7_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~7_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0[1]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|count_d1[0]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector55~1_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[0]~8_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[0]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~8_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan0~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector38~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[17]~9_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[17]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[17]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[17]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~9_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d1[17]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector39~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[16]~10_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[16]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[16]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[16]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~10_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector40~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[15]~11_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[15]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~11_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector41~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[14]~12_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[14]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~12_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector42~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[13]~13_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[13]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[13]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[13]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[13]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~13_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector43~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[12]~14_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[12]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[12]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[12]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~14_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector44~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[11]~15_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[11]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~15_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector45~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[10]~16_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[10]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector46~1_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[9]~17_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[9]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~17_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan1~16_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector29~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[26]~18_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[26]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[26]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~18_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d1[26]~feeder_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector30~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[25]~19_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[25]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[25]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[25]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[25]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~19_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector31~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[24]~20_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[24]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[24]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~20_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector32~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[23]~21_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[23]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~21_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector33~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[22]~22_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[22]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[22]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[22]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~22_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector34~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[21]~23_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[21]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[21]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[21]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~23_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector35~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[20]~24_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[20]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~24_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector36~0_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[19]~25_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff1[19]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~25_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_GammaCorrection|Selector37~1_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|color_in[18]~26_combout\ : std_logic;
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg1_ff0[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff0[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_reg0_ff1[18]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|color_out_d0~26_combout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\ : std_logic;
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|LessThan2~16_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_d[3]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_d[4]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_d[5]~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_s~feeder_combout\ : std_logic;
SIGNAL \inst_AllChannels|rclk_s~q\ : std_logic;
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|debugled[0]~4_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|debugled[1]~2_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|debugled[2]~3_combout\ : std_logic;
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|q_init\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_Counter|count_s\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst_AllChannels|color_out_d0\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|mux_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|bytecnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_ParallelReceiver|rd_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|byteCount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|divcnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Counter|dcount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|sclrcnt\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|seccnt\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\ : std_logic_vector(223 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|rclk_d\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\ : std_logic_vector(223 DOWNTO 0);
SIGNAL \inst_Counter|inst_RSSFilter|count_0\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|color_out_s\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|count_d1\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|color_out_d1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|PulseWidthModulator_inst|count_d0\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|divider_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Counter|inst_RSSFilter|count_1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_AllChannels|a_wraddr\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg0_ff1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg1_ff1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|divider_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_Counter|inst_RSSFilter|data\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|t_data_s\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|t_address_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|a_state_ff\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg0_ff0\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg1_ff0\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|c_state_ff\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_ParallelReceiver|tg_do_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg0\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_AllChannels|color_reg1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|gammaout_s\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst_Distribute|inst_GammaCorrection|gammareg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_Distribute|inst_CommandReader|rgb_data_s\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[2]~3_combout\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[1]~2_combout\ : std_logic;
SIGNAL \inst_ParallelReceiver|ALT_INV_rd_n_s~q\ : std_logic;
SIGNAL \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\ : std_logic;
SIGNAL \inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_MS_SELECT <= MS_SELECT;
SYNC_MAIN <= ww_SYNC_MAIN;
SYNC_REF <= ww_SYNC_REF;
ww_RXF_N <= RXF_N;
USB_DATA <= ww_USB_DATA;
RD_N <= ww_RD_N;
DATA <= ww_DATA;
ILLUMI <= ww_ILLUMI;
RCLK <= ww_RCLK;
SCLK <= ww_SCLK;
VS_TOG <= ww_VS_TOG;
LED <= ww_LED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst_Masterclock|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK~input_o\);

\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a2\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(6) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(13) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(20) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(27) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(34) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(41) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(48) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(55) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(62) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(69) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(76) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(83) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(90) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(97) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(104) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(111) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(118) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(125) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(132) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(139) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(146) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(153) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(160) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(167) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(174) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(181) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(188) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(195) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(202) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(209) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(216) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(223) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a2\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a11\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a11\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a12\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(4) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(11) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(18) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(25) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(32) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(39) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(46) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(53) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(60) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(67) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(74) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(81) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(88) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(95) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(102) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(109) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(116) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(123) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(130) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(137) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(144) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(151) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(158) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(165) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(172) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(179) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(186) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(193) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(200) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(207) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(214) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(221) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a12\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a13\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a13\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a14\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(2) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(9) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(16) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(23) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(30) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(37) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(44) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(51) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(58) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(65) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(72) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(79) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(86) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(93) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(100) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(107) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(114) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(121) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(128) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(135) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(142) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(149) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(156) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(163) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(170) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(177) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(184) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(191) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(198) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(205) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(212) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(219) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a14\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a15\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a15\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(31);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a16\;

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(0) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(7) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(14) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(21) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(28) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(35) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(42) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(49) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(56) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(63) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(70) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(77) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(84) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(91) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(98) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(105) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(112) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(119) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(126) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(133) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(140) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(147) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(154) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(161) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(168) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(175) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(182) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(189) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(196) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(203) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(210) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(217) <= \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a16\;

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst_AllChannels|a_wraddr\(8) & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\);

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst_AllChannels|a_state_n~_wirecell_combout\ & \inst_Counter|count_s\(2) & \inst_Counter|count_s\(1) & \inst_Counter|count_s\(0));

\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217) <= \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst_CalibrationAndMapping|a_enable_d~0_combout\ & 
\inst_CalibrationAndMapping|amplitude_in[0]~6_combout\ & \inst_CalibrationAndMapping|amplitude_in[1]~5_combout\ & \inst_CalibrationAndMapping|amplitude_in[2]~4_combout\ & \inst_CalibrationAndMapping|amplitude_in[3]~3_combout\ & 
\inst_CalibrationAndMapping|amplitude_in[4]~2_combout\ & \inst_CalibrationAndMapping|amplitude_in[5]~1_combout\ & \inst_CalibrationAndMapping|address_in[2]~7_combout\ & \inst_CalibrationAndMapping|address_in[1]~6_combout\ & 
\inst_CalibrationAndMapping|address_in[0]~5_combout\ & \inst_CalibrationAndMapping|address_in[7]~4_combout\ & \inst_CalibrationAndMapping|address_in[6]~3_combout\ & \inst_CalibrationAndMapping|address_in[5]~2_combout\ & 
\inst_CalibrationAndMapping|address_in[4]~1_combout\ & \inst_CalibrationAndMapping|address_in[3]~0_combout\ & \inst_CalibrationAndMapping|amplitude_in[6]~0_combout\ & \inst_CalibrationAndMapping|p_enable_d~0_combout\ & \inst_Counter|count_s\(9));

\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ <= (\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ <= (\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\(0));

\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(0);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(1);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(2);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(3);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(4);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(5);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(6);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(7);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(8);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(9);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(10);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(11);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(12);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(13);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(14);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(15);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(16);
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ <= \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(17);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(7);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(7);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(6);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(6);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(5);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(5);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(4);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(4);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(3);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(3);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(2);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(2);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(1);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(1);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \inst_ParallelReceiver|tg_do_s\(0);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout\ <= \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst_Distribute|inst_GammaCorrection|address\(7) & \inst_Distribute|inst_GammaCorrection|address\(6) & 
\inst_Distribute|inst_GammaCorrection|address\(5) & \inst_Distribute|inst_GammaCorrection|address\(4) & \inst_Distribute|inst_GammaCorrection|address\(3) & \inst_Distribute|inst_GammaCorrection|address\(2) & 
\inst_Distribute|inst_GammaCorrection|address\(1) & \inst_Distribute|inst_GammaCorrection|address\(0));

\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8) <= \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(1));

\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[2]~3_combout\ <= NOT \inst_Distribute|inst_FrameBufferController|debugled[2]~3_combout\;
\inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[1]~2_combout\ <= NOT \inst_Distribute|inst_FrameBufferController|debugled[1]~2_combout\;
\inst_ParallelReceiver|ALT_INV_rd_n_s~q\ <= NOT \inst_ParallelReceiver|rd_n_s~q\;
\inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\ <= NOT \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\;
\inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ <= NOT \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\;

-- Location: IOOBUF_X32_Y24_N16
\SYNC_REF~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Counter|count_s\(9),
	devoe => ww_devoe,
	o => ww_SYNC_REF);

-- Location: IOOBUF_X16_Y24_N23
\RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_ParallelReceiver|ALT_INV_rd_n_s~q\,
	devoe => ww_devoe,
	o => ww_RD_N);

-- Location: IOOBUF_X16_Y0_N16
\DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(0));

-- Location: IOOBUF_X1_Y0_N16
\DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(1));

-- Location: IOOBUF_X0_Y6_N23
\DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(2));

-- Location: IOOBUF_X0_Y4_N16
\DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(3));

-- Location: IOOBUF_X0_Y8_N16
\DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(4));

-- Location: IOOBUF_X0_Y10_N2
\DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(5));

-- Location: IOOBUF_X0_Y21_N23
\DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(6));

-- Location: IOOBUF_X3_Y24_N23
\DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(7));

-- Location: IOOBUF_X0_Y9_N9
\DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(8));

-- Location: IOOBUF_X7_Y0_N16
\DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(9));

-- Location: IOOBUF_X3_Y0_N2
\DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(10));

-- Location: IOOBUF_X0_Y7_N16
\DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(11));

-- Location: IOOBUF_X0_Y8_N2
\DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(12));

-- Location: IOOBUF_X0_Y18_N16
\DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(13));

-- Location: IOOBUF_X0_Y22_N2
\DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(14));

-- Location: IOOBUF_X5_Y24_N23
\DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(15));

-- Location: IOOBUF_X23_Y0_N2
\DATA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(16));

-- Location: IOOBUF_X30_Y0_N2
\DATA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(17));

-- Location: IOOBUF_X34_Y7_N23
\DATA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(18));

-- Location: IOOBUF_X34_Y9_N16
\DATA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(19));

-- Location: IOOBUF_X34_Y17_N16
\DATA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(20));

-- Location: IOOBUF_X28_Y0_N2
\DATA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(21));

-- Location: IOOBUF_X34_Y2_N16
\DATA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(22));

-- Location: IOOBUF_X32_Y0_N16
\DATA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(23));

-- Location: IOOBUF_X28_Y0_N16
\DATA[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(24));

-- Location: IOOBUF_X34_Y5_N16
\DATA[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(25));

-- Location: IOOBUF_X34_Y5_N23
\DATA[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(26));

-- Location: IOOBUF_X34_Y8_N16
\DATA[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(27));

-- Location: IOOBUF_X34_Y9_N2
\DATA[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(28));

-- Location: IOOBUF_X34_Y18_N16
\DATA[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(29));

-- Location: IOOBUF_X34_Y7_N9
\DATA[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(30));

-- Location: IOOBUF_X34_Y11_N9
\DATA[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~q\,
	devoe => ww_devoe,
	o => ww_DATA(31));

-- Location: IOOBUF_X32_Y0_N2
\ILLUMI[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(0),
	devoe => ww_devoe,
	o => ww_ILLUMI(0));

-- Location: IOOBUF_X21_Y0_N16
\ILLUMI[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(1),
	devoe => ww_devoe,
	o => ww_ILLUMI(1));

-- Location: IOOBUF_X21_Y0_N2
\ILLUMI[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(2),
	devoe => ww_devoe,
	o => ww_ILLUMI(2));

-- Location: IOOBUF_X23_Y24_N23
\RCLK[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|rclk_s~q\,
	devoe => ww_devoe,
	o => ww_RCLK(0));

-- Location: IOOBUF_X25_Y0_N16
\RCLK[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|rclk_s~q\,
	devoe => ww_devoe,
	o => ww_RCLK(1));

-- Location: IOOBUF_X0_Y23_N2
\RCLK[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|rclk_s~q\,
	devoe => ww_devoe,
	o => ww_RCLK(2));

-- Location: IOOBUF_X1_Y24_N2
\RCLK[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_AllChannels|rclk_s~q\,
	devoe => ww_devoe,
	o => ww_RCLK(3));

-- Location: IOOBUF_X34_Y19_N9
\SCLK[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SCLK(0));

-- Location: IOOBUF_X34_Y19_N16
\SCLK[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SCLK(1));

-- Location: IOOBUF_X0_Y19_N2
\SCLK[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SCLK(2));

-- Location: IOOBUF_X0_Y10_N23
\SCLK[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Masterclock|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SCLK(3));

-- Location: IOOBUF_X32_Y24_N9
\VS_TOG~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VS_TOG);

-- Location: IOOBUF_X30_Y24_N2
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Distribute|inst_FrameBufferController|debugled[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X23_Y24_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[1]~2_combout\,
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X21_Y24_N16
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Distribute|inst_FrameBufferController|ALT_INV_debugled[2]~3_combout\,
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X11_Y24_N9
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X30_Y0_N16
\SYNC_MAIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_Counter|count_s\(9),
	oe => \MS_SELECT~input_o\,
	devoe => ww_devoe,
	o => ww_SYNC_MAIN);

-- Location: IOOBUF_X11_Y24_N2
\USB_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(0));

-- Location: IOOBUF_X7_Y24_N9
\USB_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(1));

-- Location: IOOBUF_X16_Y24_N16
\USB_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(2));

-- Location: IOOBUF_X9_Y24_N16
\USB_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(3));

-- Location: IOOBUF_X0_Y23_N9
\USB_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(4));

-- Location: IOOBUF_X11_Y24_N16
\USB_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(5));

-- Location: IOOBUF_X9_Y24_N23
\USB_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(6));

-- Location: IOOBUF_X5_Y24_N9
\USB_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_USB_DATA(7));

-- Location: IOIBUF_X34_Y12_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: PLL_2
\inst_Masterclock|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 8,
	c0_initial => 1,
	c0_low => 7,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 8,
	c1_initial => 1,
	c1_low => 7,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 105,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 86,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 105,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 86,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 86,
	m_initial => 1,
	m_ph => 0,
	n => 7,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 203,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst_Masterclock|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst_Masterclock|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y11_N10
\inst_Counter|count_s[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[0]~10_combout\ = \inst_Counter|count_s\(0) $ (VCC)
-- \inst_Counter|count_s[0]~11\ = CARRY(\inst_Counter|count_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|count_s\(0),
	datad => VCC,
	combout => \inst_Counter|count_s[0]~10_combout\,
	cout => \inst_Counter|count_s[0]~11\);

-- Location: LCCOMB_X22_Y9_N14
\inst_Counter|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~0_combout\ = \inst_Counter|dcount\(0) $ (VCC)
-- \inst_Counter|Add0~1\ = CARRY(\inst_Counter|dcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|dcount\(0),
	datad => VCC,
	combout => \inst_Counter|Add0~0_combout\,
	cout => \inst_Counter|Add0~1\);

-- Location: FF_X22_Y9_N15
\inst_Counter|dcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|Add0~0_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(0));

-- Location: LCCOMB_X22_Y9_N16
\inst_Counter|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~2_combout\ = (\inst_Counter|dcount\(1) & (!\inst_Counter|Add0~1\)) # (!\inst_Counter|dcount\(1) & ((\inst_Counter|Add0~1\) # (GND)))
-- \inst_Counter|Add0~3\ = CARRY((!\inst_Counter|Add0~1\) # (!\inst_Counter|dcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|dcount\(1),
	datad => VCC,
	cin => \inst_Counter|Add0~1\,
	combout => \inst_Counter|Add0~2_combout\,
	cout => \inst_Counter|Add0~3\);

-- Location: LCCOMB_X22_Y9_N18
\inst_Counter|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~4_combout\ = (\inst_Counter|dcount\(2) & (\inst_Counter|Add0~3\ $ (GND))) # (!\inst_Counter|dcount\(2) & (!\inst_Counter|Add0~3\ & VCC))
-- \inst_Counter|Add0~5\ = CARRY((\inst_Counter|dcount\(2) & !\inst_Counter|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|dcount\(2),
	datad => VCC,
	cin => \inst_Counter|Add0~3\,
	combout => \inst_Counter|Add0~4_combout\,
	cout => \inst_Counter|Add0~5\);

-- Location: FF_X22_Y9_N19
\inst_Counter|dcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|Add0~4_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(2));

-- Location: LCCOMB_X22_Y9_N20
\inst_Counter|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~6_combout\ = (\inst_Counter|dcount\(3) & (!\inst_Counter|Add0~5\)) # (!\inst_Counter|dcount\(3) & ((\inst_Counter|Add0~5\) # (GND)))
-- \inst_Counter|Add0~7\ = CARRY((!\inst_Counter|Add0~5\) # (!\inst_Counter|dcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|dcount\(3),
	datad => VCC,
	cin => \inst_Counter|Add0~5\,
	combout => \inst_Counter|Add0~6_combout\,
	cout => \inst_Counter|Add0~7\);

-- Location: LCCOMB_X22_Y9_N0
\inst_Counter|dcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~0_combout\ = (\inst_Counter|Add0~6_combout\ & ((!\inst_Counter|Equal0~1_combout\) # (!\inst_Counter|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|Add0~6_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	datad => \inst_Counter|Equal0~1_combout\,
	combout => \inst_Counter|dcount~0_combout\);

-- Location: FF_X22_Y9_N1
\inst_Counter|dcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~0_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(3));

-- Location: LCCOMB_X22_Y9_N22
\inst_Counter|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~8_combout\ = (\inst_Counter|dcount\(4) & (\inst_Counter|Add0~7\ $ (GND))) # (!\inst_Counter|dcount\(4) & (!\inst_Counter|Add0~7\ & VCC))
-- \inst_Counter|Add0~9\ = CARRY((\inst_Counter|dcount\(4) & !\inst_Counter|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|dcount\(4),
	datad => VCC,
	cin => \inst_Counter|Add0~7\,
	combout => \inst_Counter|Add0~8_combout\,
	cout => \inst_Counter|Add0~9\);

-- Location: LCCOMB_X22_Y9_N6
\inst_Counter|dcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~2_combout\ = (\inst_Counter|Add0~8_combout\ & ((!\inst_Counter|Equal0~0_combout\) # (!\inst_Counter|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|Add0~8_combout\,
	datab => \inst_Counter|Equal0~1_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	combout => \inst_Counter|dcount~2_combout\);

-- Location: FF_X22_Y9_N7
\inst_Counter|dcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~2_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(4));

-- Location: LCCOMB_X22_Y9_N24
\inst_Counter|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~10_combout\ = (\inst_Counter|dcount\(5) & (!\inst_Counter|Add0~9\)) # (!\inst_Counter|dcount\(5) & ((\inst_Counter|Add0~9\) # (GND)))
-- \inst_Counter|Add0~11\ = CARRY((!\inst_Counter|Add0~9\) # (!\inst_Counter|dcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|dcount\(5),
	datad => VCC,
	cin => \inst_Counter|Add0~9\,
	combout => \inst_Counter|Add0~10_combout\,
	cout => \inst_Counter|Add0~11\);

-- Location: LCCOMB_X22_Y9_N8
\inst_Counter|dcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~3_combout\ = (\inst_Counter|Add0~10_combout\ & ((!\inst_Counter|Equal0~1_combout\) # (!\inst_Counter|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|Add0~10_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	datad => \inst_Counter|Equal0~1_combout\,
	combout => \inst_Counter|dcount~3_combout\);

-- Location: FF_X22_Y9_N9
\inst_Counter|dcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~3_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(5));

-- Location: LCCOMB_X22_Y9_N26
\inst_Counter|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~12_combout\ = (\inst_Counter|dcount\(6) & (\inst_Counter|Add0~11\ $ (GND))) # (!\inst_Counter|dcount\(6) & (!\inst_Counter|Add0~11\ & VCC))
-- \inst_Counter|Add0~13\ = CARRY((\inst_Counter|dcount\(6) & !\inst_Counter|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|dcount\(6),
	datad => VCC,
	cin => \inst_Counter|Add0~11\,
	combout => \inst_Counter|Add0~12_combout\,
	cout => \inst_Counter|Add0~13\);

-- Location: LCCOMB_X22_Y9_N2
\inst_Counter|dcount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~4_combout\ = (\inst_Counter|Add0~12_combout\ & ((!\inst_Counter|Equal0~0_combout\) # (!\inst_Counter|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|Add0~12_combout\,
	datab => \inst_Counter|Equal0~1_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	combout => \inst_Counter|dcount~4_combout\);

-- Location: FF_X22_Y9_N3
\inst_Counter|dcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~4_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(6));

-- Location: LCCOMB_X22_Y9_N28
\inst_Counter|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Add0~14_combout\ = \inst_Counter|Add0~13\ $ (\inst_Counter|dcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|dcount\(7),
	cin => \inst_Counter|Add0~13\,
	combout => \inst_Counter|Add0~14_combout\);

-- Location: LCCOMB_X22_Y9_N12
\inst_Counter|dcount~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~5_combout\ = (\inst_Counter|Add0~14_combout\ & ((!\inst_Counter|Equal0~1_combout\) # (!\inst_Counter|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|Add0~14_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	datad => \inst_Counter|Equal0~1_combout\,
	combout => \inst_Counter|dcount~5_combout\);

-- Location: FF_X22_Y9_N13
\inst_Counter|dcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~5_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(7));

-- Location: LCCOMB_X22_Y9_N30
\inst_Counter|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Equal0~1_combout\ = (\inst_Counter|dcount\(7) & (\inst_Counter|dcount\(5) & (\inst_Counter|dcount\(6) & \inst_Counter|dcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|dcount\(7),
	datab => \inst_Counter|dcount\(5),
	datac => \inst_Counter|dcount\(6),
	datad => \inst_Counter|dcount\(4),
	combout => \inst_Counter|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y9_N10
\inst_Counter|dcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dcount~1_combout\ = (\inst_Counter|Add0~2_combout\ & ((!\inst_Counter|Equal0~1_combout\) # (!\inst_Counter|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|Add0~2_combout\,
	datac => \inst_Counter|Equal0~0_combout\,
	datad => \inst_Counter|Equal0~1_combout\,
	combout => \inst_Counter|dcount~1_combout\);

-- Location: FF_X22_Y9_N11
\inst_Counter|dcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dcount~1_combout\,
	ena => \inst_Counter|dflag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dcount\(1));

-- Location: LCCOMB_X22_Y9_N4
\inst_Counter|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|Equal0~0_combout\ = (!\inst_Counter|dcount\(1) & (\inst_Counter|dcount\(3) & (\inst_Counter|dcount\(0) & !\inst_Counter|dcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|dcount\(1),
	datab => \inst_Counter|dcount\(3),
	datac => \inst_Counter|dcount\(0),
	datad => \inst_Counter|dcount\(2),
	combout => \inst_Counter|Equal0~0_combout\);

-- Location: IOIBUF_X0_Y19_N15
\MS_SELECT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MS_SELECT,
	o => \MS_SELECT~input_o\);

-- Location: IOIBUF_X30_Y0_N15
\SYNC_MAIN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SYNC_MAIN,
	o => \SYNC_MAIN~input_o\);

-- Location: LCCOMB_X16_Y8_N6
\sync_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sync_reset~0_combout\ = (\MS_SELECT~input_o\) # (!\SYNC_MAIN~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MS_SELECT~input_o\,
	datad => \SYNC_MAIN~input_o\,
	combout => \sync_reset~0_combout\);

-- Location: FF_X16_Y8_N7
\inst_Counter|inst_RSSFilter|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sync_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(0));

-- Location: LCCOMB_X16_Y8_N8
\inst_Counter|inst_RSSFilter|data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[1]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(0),
	combout => \inst_Counter|inst_RSSFilter|data[1]~feeder_combout\);

-- Location: FF_X16_Y8_N9
\inst_Counter|inst_RSSFilter|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(1));

-- Location: LCCOMB_X16_Y8_N22
\inst_Counter|inst_RSSFilter|data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[2]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(1),
	combout => \inst_Counter|inst_RSSFilter|data[2]~feeder_combout\);

-- Location: FF_X16_Y8_N23
\inst_Counter|inst_RSSFilter|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(2));

-- Location: FF_X16_Y8_N21
\inst_Counter|inst_RSSFilter|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(3));

-- Location: LCCOMB_X16_Y8_N10
\inst_Counter|inst_RSSFilter|data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[4]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(3),
	combout => \inst_Counter|inst_RSSFilter|data[4]~feeder_combout\);

-- Location: FF_X16_Y8_N11
\inst_Counter|inst_RSSFilter|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(4));

-- Location: FF_X16_Y8_N19
\inst_Counter|inst_RSSFilter|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(5));

-- Location: FF_X16_Y5_N7
\inst_Counter|inst_RSSFilter|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(6));

-- Location: LCCOMB_X16_Y5_N12
\inst_Counter|inst_RSSFilter|data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[7]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(6),
	combout => \inst_Counter|inst_RSSFilter|data[7]~feeder_combout\);

-- Location: FF_X16_Y5_N13
\inst_Counter|inst_RSSFilter|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(7));

-- Location: LCCOMB_X16_Y5_N26
\inst_Counter|inst_RSSFilter|data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[8]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(7),
	combout => \inst_Counter|inst_RSSFilter|data[8]~feeder_combout\);

-- Location: FF_X16_Y5_N27
\inst_Counter|inst_RSSFilter|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(8));

-- Location: FF_X16_Y5_N17
\inst_Counter|inst_RSSFilter|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(9));

-- Location: LCCOMB_X16_Y5_N22
\inst_Counter|inst_RSSFilter|data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[10]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(9),
	combout => \inst_Counter|inst_RSSFilter|data[10]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\inst_Counter|inst_RSSFilter|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(10));

-- Location: FF_X16_Y5_N21
\inst_Counter|inst_RSSFilter|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(11));

-- Location: LCCOMB_X16_Y5_N10
\inst_Counter|inst_RSSFilter|data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[12]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(11),
	combout => \inst_Counter|inst_RSSFilter|data[12]~feeder_combout\);

-- Location: FF_X16_Y5_N11
\inst_Counter|inst_RSSFilter|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(12));

-- Location: LCCOMB_X16_Y5_N24
\inst_Counter|inst_RSSFilter|data[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[13]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(12),
	combout => \inst_Counter|inst_RSSFilter|data[13]~feeder_combout\);

-- Location: FF_X16_Y5_N25
\inst_Counter|inst_RSSFilter|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(13));

-- Location: LCCOMB_X16_Y5_N14
\inst_Counter|inst_RSSFilter|data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[14]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(13),
	combout => \inst_Counter|inst_RSSFilter|data[14]~feeder_combout\);

-- Location: FF_X16_Y5_N15
\inst_Counter|inst_RSSFilter|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(14));

-- Location: FF_X16_Y5_N29
\inst_Counter|inst_RSSFilter|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(15));

-- Location: LCCOMB_X16_Y5_N18
\inst_Counter|inst_RSSFilter|data[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[16]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(15),
	combout => \inst_Counter|inst_RSSFilter|data[16]~feeder_combout\);

-- Location: FF_X16_Y5_N19
\inst_Counter|inst_RSSFilter|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(16));

-- Location: LCCOMB_X16_Y5_N0
\inst_Counter|inst_RSSFilter|data[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[17]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(16),
	combout => \inst_Counter|inst_RSSFilter|data[17]~feeder_combout\);

-- Location: FF_X16_Y5_N1
\inst_Counter|inst_RSSFilter|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(17));

-- Location: LCCOMB_X16_Y6_N0
\inst_Counter|inst_RSSFilter|data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[18]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(17),
	combout => \inst_Counter|inst_RSSFilter|data[18]~feeder_combout\);

-- Location: FF_X16_Y6_N1
\inst_Counter|inst_RSSFilter|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(18));

-- Location: LCCOMB_X16_Y6_N6
\inst_Counter|inst_RSSFilter|data[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[19]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(18),
	combout => \inst_Counter|inst_RSSFilter|data[19]~feeder_combout\);

-- Location: FF_X16_Y6_N7
\inst_Counter|inst_RSSFilter|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(19));

-- Location: LCCOMB_X16_Y6_N20
\inst_Counter|inst_RSSFilter|data[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[20]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(19),
	combout => \inst_Counter|inst_RSSFilter|data[20]~feeder_combout\);

-- Location: FF_X16_Y6_N21
\inst_Counter|inst_RSSFilter|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(20));

-- Location: LCCOMB_X16_Y6_N10
\inst_Counter|inst_RSSFilter|data[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[21]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(20),
	combout => \inst_Counter|inst_RSSFilter|data[21]~feeder_combout\);

-- Location: FF_X16_Y6_N11
\inst_Counter|inst_RSSFilter|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(21));

-- Location: LCCOMB_X16_Y6_N16
\inst_Counter|inst_RSSFilter|data[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[22]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(21),
	combout => \inst_Counter|inst_RSSFilter|data[22]~feeder_combout\);

-- Location: FF_X16_Y6_N17
\inst_Counter|inst_RSSFilter|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(22));

-- Location: LCCOMB_X16_Y6_N22
\inst_Counter|inst_RSSFilter|data[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[23]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(22),
	combout => \inst_Counter|inst_RSSFilter|data[23]~feeder_combout\);

-- Location: FF_X16_Y6_N23
\inst_Counter|inst_RSSFilter|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(23));

-- Location: FF_X16_Y6_N13
\inst_Counter|inst_RSSFilter|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(24));

-- Location: LCCOMB_X16_Y6_N18
\inst_Counter|inst_RSSFilter|data[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[25]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(24),
	combout => \inst_Counter|inst_RSSFilter|data[25]~feeder_combout\);

-- Location: FF_X16_Y6_N19
\inst_Counter|inst_RSSFilter|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(25));

-- Location: LCCOMB_X16_Y6_N24
\inst_Counter|inst_RSSFilter|data[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[26]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(25),
	combout => \inst_Counter|inst_RSSFilter|data[26]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\inst_Counter|inst_RSSFilter|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(26));

-- Location: LCCOMB_X16_Y8_N24
\inst_Counter|inst_RSSFilter|data[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|data[27]~feeder_combout\ = \inst_Counter|inst_RSSFilter|data\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|data\(26),
	combout => \inst_Counter|inst_RSSFilter|data[27]~feeder_combout\);

-- Location: FF_X16_Y8_N25
\inst_Counter|inst_RSSFilter|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|data[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(27));

-- Location: FF_X16_Y8_N31
\inst_Counter|inst_RSSFilter|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(28));

-- Location: FF_X16_Y8_N5
\inst_Counter|inst_RSSFilter|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(29));

-- Location: FF_X16_Y8_N17
\inst_Counter|inst_RSSFilter|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|inst_RSSFilter|data\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|data\(30));

-- Location: LCCOMB_X16_Y8_N16
\inst_Counter|inst_RSSFilter|pRSSFilter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ = (!\inst_Counter|inst_RSSFilter|data\(30) & \inst_Counter|inst_RSSFilter|data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Counter|inst_RSSFilter|data\(30),
	datad => \inst_Counter|inst_RSSFilter|data\(0),
	combout => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\);

-- Location: LCCOMB_X14_Y8_N6
\inst_Counter|inst_RSSFilter|count_0[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_0[0]~5_combout\ = \inst_Counter|inst_RSSFilter|count_0\(0) $ (VCC)
-- \inst_Counter|inst_RSSFilter|count_0[0]~6\ = CARRY(\inst_Counter|inst_RSSFilter|count_0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_0\(0),
	datad => VCC,
	combout => \inst_Counter|inst_RSSFilter|count_0[0]~5_combout\,
	cout => \inst_Counter|inst_RSSFilter|count_0[0]~6\);

-- Location: LCCOMB_X16_Y8_N18
\inst_Counter|inst_RSSFilter|count_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1~0_combout\ = \inst_Counter|inst_RSSFilter|data\(0) $ (\inst_Counter|inst_RSSFilter|data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|data\(0),
	datad => \inst_Counter|inst_RSSFilter|data\(30),
	combout => \inst_Counter|inst_RSSFilter|count_1~0_combout\);

-- Location: FF_X14_Y8_N7
\inst_Counter|inst_RSSFilter|count_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_0[0]~5_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_0\(0));

-- Location: LCCOMB_X14_Y8_N8
\inst_Counter|inst_RSSFilter|count_0[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_0[1]~7_combout\ = (\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((\inst_Counter|inst_RSSFilter|count_0\(1) & (!\inst_Counter|inst_RSSFilter|count_0[0]~6\)) # (!\inst_Counter|inst_RSSFilter|count_0\(1) & 
-- ((\inst_Counter|inst_RSSFilter|count_0[0]~6\) # (GND))))) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((\inst_Counter|inst_RSSFilter|count_0\(1) & (\inst_Counter|inst_RSSFilter|count_0[0]~6\ & VCC)) # 
-- (!\inst_Counter|inst_RSSFilter|count_0\(1) & (!\inst_Counter|inst_RSSFilter|count_0[0]~6\))))
-- \inst_Counter|inst_RSSFilter|count_0[1]~8\ = CARRY((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((!\inst_Counter|inst_RSSFilter|count_0[0]~6\) # (!\inst_Counter|inst_RSSFilter|count_0\(1)))) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ 
-- & (!\inst_Counter|inst_RSSFilter|count_0\(1) & !\inst_Counter|inst_RSSFilter|count_0[0]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datab => \inst_Counter|inst_RSSFilter|count_0\(1),
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|count_0[0]~6\,
	combout => \inst_Counter|inst_RSSFilter|count_0[1]~7_combout\,
	cout => \inst_Counter|inst_RSSFilter|count_0[1]~8\);

-- Location: FF_X14_Y8_N9
\inst_Counter|inst_RSSFilter|count_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_0[1]~7_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_0\(1));

-- Location: LCCOMB_X14_Y8_N10
\inst_Counter|inst_RSSFilter|count_0[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_0[2]~9_combout\ = ((\inst_Counter|inst_RSSFilter|count_0\(2) $ (\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ $ (\inst_Counter|inst_RSSFilter|count_0[1]~8\)))) # (GND)
-- \inst_Counter|inst_RSSFilter|count_0[2]~10\ = CARRY((\inst_Counter|inst_RSSFilter|count_0\(2) & ((!\inst_Counter|inst_RSSFilter|count_0[1]~8\) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\))) # (!\inst_Counter|inst_RSSFilter|count_0\(2) & 
-- (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & !\inst_Counter|inst_RSSFilter|count_0[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_0\(2),
	datab => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|count_0[1]~8\,
	combout => \inst_Counter|inst_RSSFilter|count_0[2]~9_combout\,
	cout => \inst_Counter|inst_RSSFilter|count_0[2]~10\);

-- Location: FF_X14_Y8_N11
\inst_Counter|inst_RSSFilter|count_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_0[2]~9_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_0\(2));

-- Location: LCCOMB_X14_Y8_N12
\inst_Counter|inst_RSSFilter|count_0[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_0[3]~11_combout\ = (\inst_Counter|inst_RSSFilter|count_0\(3) & ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & (!\inst_Counter|inst_RSSFilter|count_0[2]~10\)) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ 
-- & (\inst_Counter|inst_RSSFilter|count_0[2]~10\ & VCC)))) # (!\inst_Counter|inst_RSSFilter|count_0\(3) & ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((\inst_Counter|inst_RSSFilter|count_0[2]~10\) # (GND))) # 
-- (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & (!\inst_Counter|inst_RSSFilter|count_0[2]~10\))))
-- \inst_Counter|inst_RSSFilter|count_0[3]~12\ = CARRY((\inst_Counter|inst_RSSFilter|count_0\(3) & (\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & !\inst_Counter|inst_RSSFilter|count_0[2]~10\)) # (!\inst_Counter|inst_RSSFilter|count_0\(3) & 
-- ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\) # (!\inst_Counter|inst_RSSFilter|count_0[2]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_0\(3),
	datab => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|count_0[2]~10\,
	combout => \inst_Counter|inst_RSSFilter|count_0[3]~11_combout\,
	cout => \inst_Counter|inst_RSSFilter|count_0[3]~12\);

-- Location: FF_X14_Y8_N13
\inst_Counter|inst_RSSFilter|count_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_0[3]~11_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_0\(3));

-- Location: LCCOMB_X14_Y8_N20
\inst_Counter|inst_RSSFilter|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|Add3~0_combout\ = \inst_Counter|inst_RSSFilter|count_1\(0) $ (GND)
-- \inst_Counter|inst_RSSFilter|Add3~1\ = CARRY(!\inst_Counter|inst_RSSFilter|count_1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|inst_RSSFilter|count_1\(0),
	datad => VCC,
	combout => \inst_Counter|inst_RSSFilter|Add3~0_combout\,
	cout => \inst_Counter|inst_RSSFilter|Add3~1\);

-- Location: LCCOMB_X16_Y8_N0
\inst_Counter|inst_RSSFilter|count_1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1[0]~1_combout\ = !\inst_Counter|inst_RSSFilter|Add3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|Add3~0_combout\,
	combout => \inst_Counter|inst_RSSFilter|count_1[0]~1_combout\);

-- Location: FF_X16_Y8_N1
\inst_Counter|inst_RSSFilter|count_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_1[0]~1_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_1\(0));

-- Location: LCCOMB_X14_Y8_N22
\inst_Counter|inst_RSSFilter|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|Add3~2_combout\ = (\inst_Counter|inst_RSSFilter|count_1\(1) & ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & (!\inst_Counter|inst_RSSFilter|Add3~1\)) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & 
-- ((\inst_Counter|inst_RSSFilter|Add3~1\) # (GND))))) # (!\inst_Counter|inst_RSSFilter|count_1\(1) & ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & (\inst_Counter|inst_RSSFilter|Add3~1\ & VCC)) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ 
-- & (!\inst_Counter|inst_RSSFilter|Add3~1\))))
-- \inst_Counter|inst_RSSFilter|Add3~3\ = CARRY((\inst_Counter|inst_RSSFilter|count_1\(1) & ((!\inst_Counter|inst_RSSFilter|Add3~1\) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\))) # (!\inst_Counter|inst_RSSFilter|count_1\(1) & 
-- (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & !\inst_Counter|inst_RSSFilter|Add3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_1\(1),
	datab => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|Add3~1\,
	combout => \inst_Counter|inst_RSSFilter|Add3~2_combout\,
	cout => \inst_Counter|inst_RSSFilter|Add3~3\);

-- Location: LCCOMB_X16_Y8_N26
\inst_Counter|inst_RSSFilter|count_1[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1[1]~2_combout\ = !\inst_Counter|inst_RSSFilter|Add3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|Add3~2_combout\,
	combout => \inst_Counter|inst_RSSFilter|count_1[1]~2_combout\);

-- Location: FF_X16_Y8_N27
\inst_Counter|inst_RSSFilter|count_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_1[1]~2_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_1\(1));

-- Location: LCCOMB_X14_Y8_N24
\inst_Counter|inst_RSSFilter|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|Add3~4_combout\ = ((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ $ (\inst_Counter|inst_RSSFilter|count_1\(2) $ (\inst_Counter|inst_RSSFilter|Add3~3\)))) # (GND)
-- \inst_Counter|inst_RSSFilter|Add3~5\ = CARRY((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((!\inst_Counter|inst_RSSFilter|Add3~3\) # (!\inst_Counter|inst_RSSFilter|count_1\(2)))) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & 
-- (!\inst_Counter|inst_RSSFilter|count_1\(2) & !\inst_Counter|inst_RSSFilter|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datab => \inst_Counter|inst_RSSFilter|count_1\(2),
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|Add3~3\,
	combout => \inst_Counter|inst_RSSFilter|Add3~4_combout\,
	cout => \inst_Counter|inst_RSSFilter|Add3~5\);

-- Location: LCCOMB_X14_Y8_N4
\inst_Counter|inst_RSSFilter|count_1[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1[2]~3_combout\ = !\inst_Counter|inst_RSSFilter|Add3~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|Add3~4_combout\,
	combout => \inst_Counter|inst_RSSFilter|count_1[2]~3_combout\);

-- Location: FF_X14_Y8_N5
\inst_Counter|inst_RSSFilter|count_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_1[2]~3_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_1\(2));

-- Location: LCCOMB_X14_Y8_N2
\inst_Counter|inst_RSSFilter|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|LessThan0~0_combout\ = (\inst_Counter|inst_RSSFilter|count_1\(1) & (!\inst_Counter|inst_RSSFilter|count_1\(0) & (!\inst_Counter|inst_RSSFilter|count_0\(1) & !\inst_Counter|inst_RSSFilter|count_0\(0)))) # 
-- (!\inst_Counter|inst_RSSFilter|count_1\(1) & (((!\inst_Counter|inst_RSSFilter|count_1\(0) & !\inst_Counter|inst_RSSFilter|count_0\(0))) # (!\inst_Counter|inst_RSSFilter|count_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_1\(1),
	datab => \inst_Counter|inst_RSSFilter|count_1\(0),
	datac => \inst_Counter|inst_RSSFilter|count_0\(1),
	datad => \inst_Counter|inst_RSSFilter|count_0\(0),
	combout => \inst_Counter|inst_RSSFilter|LessThan0~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\inst_Counter|inst_RSSFilter|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|LessThan0~1_combout\ = (\inst_Counter|inst_RSSFilter|count_0\(2) & (!\inst_Counter|inst_RSSFilter|count_1\(2) & \inst_Counter|inst_RSSFilter|LessThan0~0_combout\)) # (!\inst_Counter|inst_RSSFilter|count_0\(2) & 
-- ((\inst_Counter|inst_RSSFilter|LessThan0~0_combout\) # (!\inst_Counter|inst_RSSFilter|count_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_0\(2),
	datac => \inst_Counter|inst_RSSFilter|count_1\(2),
	datad => \inst_Counter|inst_RSSFilter|LessThan0~0_combout\,
	combout => \inst_Counter|inst_RSSFilter|LessThan0~1_combout\);

-- Location: LCCOMB_X14_Y8_N26
\inst_Counter|inst_RSSFilter|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|Add3~6_combout\ = (\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((\inst_Counter|inst_RSSFilter|count_1\(3) & (!\inst_Counter|inst_RSSFilter|Add3~5\)) # (!\inst_Counter|inst_RSSFilter|count_1\(3) & 
-- (\inst_Counter|inst_RSSFilter|Add3~5\ & VCC)))) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & ((\inst_Counter|inst_RSSFilter|count_1\(3) & ((\inst_Counter|inst_RSSFilter|Add3~5\) # (GND))) # (!\inst_Counter|inst_RSSFilter|count_1\(3) & 
-- (!\inst_Counter|inst_RSSFilter|Add3~5\))))
-- \inst_Counter|inst_RSSFilter|Add3~7\ = CARRY((\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & (\inst_Counter|inst_RSSFilter|count_1\(3) & !\inst_Counter|inst_RSSFilter|Add3~5\)) # (!\inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ & 
-- ((\inst_Counter|inst_RSSFilter|count_1\(3)) # (!\inst_Counter|inst_RSSFilter|Add3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datab => \inst_Counter|inst_RSSFilter|count_1\(3),
	datad => VCC,
	cin => \inst_Counter|inst_RSSFilter|Add3~5\,
	combout => \inst_Counter|inst_RSSFilter|Add3~6_combout\,
	cout => \inst_Counter|inst_RSSFilter|Add3~7\);

-- Location: LCCOMB_X14_Y8_N18
\inst_Counter|inst_RSSFilter|count_1[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1[3]~4_combout\ = !\inst_Counter|inst_RSSFilter|Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Counter|inst_RSSFilter|Add3~6_combout\,
	combout => \inst_Counter|inst_RSSFilter|count_1[3]~4_combout\);

-- Location: FF_X14_Y8_N19
\inst_Counter|inst_RSSFilter|count_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_1[3]~4_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_1\(3));

-- Location: LCCOMB_X14_Y8_N30
\inst_Counter|inst_RSSFilter|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|LessThan0~2_combout\ = (\inst_Counter|inst_RSSFilter|count_0\(3) & (\inst_Counter|inst_RSSFilter|LessThan0~1_combout\ & !\inst_Counter|inst_RSSFilter|count_1\(3))) # (!\inst_Counter|inst_RSSFilter|count_0\(3) & 
-- ((\inst_Counter|inst_RSSFilter|LessThan0~1_combout\) # (!\inst_Counter|inst_RSSFilter|count_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|count_0\(3),
	datab => \inst_Counter|inst_RSSFilter|LessThan0~1_combout\,
	datad => \inst_Counter|inst_RSSFilter|count_1\(3),
	combout => \inst_Counter|inst_RSSFilter|LessThan0~2_combout\);

-- Location: LCCOMB_X14_Y8_N28
\inst_Counter|inst_RSSFilter|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|Add3~8_combout\ = \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ $ (\inst_Counter|inst_RSSFilter|Add3~7\ $ (\inst_Counter|inst_RSSFilter|count_1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datad => \inst_Counter|inst_RSSFilter|count_1\(4),
	cin => \inst_Counter|inst_RSSFilter|Add3~7\,
	combout => \inst_Counter|inst_RSSFilter|Add3~8_combout\);

-- Location: LCCOMB_X16_Y8_N28
\inst_Counter|inst_RSSFilter|count_1[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_1[4]~5_combout\ = !\inst_Counter|inst_RSSFilter|Add3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|Add3~8_combout\,
	combout => \inst_Counter|inst_RSSFilter|count_1[4]~5_combout\);

-- Location: FF_X16_Y8_N29
\inst_Counter|inst_RSSFilter|count_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_1[4]~5_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_1\(4));

-- Location: LCCOMB_X14_Y8_N14
\inst_Counter|inst_RSSFilter|count_0[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|count_0[4]~13_combout\ = \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\ $ (\inst_Counter|inst_RSSFilter|count_0[3]~12\ $ (\inst_Counter|inst_RSSFilter|count_0\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|inst_RSSFilter|pRSSFilter~0_combout\,
	datad => \inst_Counter|inst_RSSFilter|count_0\(4),
	cin => \inst_Counter|inst_RSSFilter|count_0[3]~12\,
	combout => \inst_Counter|inst_RSSFilter|count_0[4]~13_combout\);

-- Location: FF_X14_Y8_N15
\inst_Counter|inst_RSSFilter|count_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|count_0[4]~13_combout\,
	ena => \inst_Counter|inst_RSSFilter|count_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|count_0\(4));

-- Location: LCCOMB_X14_Y8_N16
\inst_Counter|inst_RSSFilter|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|inst_RSSFilter|LessThan0~3_combout\ = (\inst_Counter|inst_RSSFilter|LessThan0~2_combout\ & (\inst_Counter|inst_RSSFilter|count_1\(4) & \inst_Counter|inst_RSSFilter|count_0\(4))) # (!\inst_Counter|inst_RSSFilter|LessThan0~2_combout\ & 
-- ((\inst_Counter|inst_RSSFilter|count_1\(4)) # (\inst_Counter|inst_RSSFilter|count_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|inst_RSSFilter|LessThan0~2_combout\,
	datab => \inst_Counter|inst_RSSFilter|count_1\(4),
	datac => \inst_Counter|inst_RSSFilter|count_0\(4),
	combout => \inst_Counter|inst_RSSFilter|LessThan0~3_combout\);

-- Location: FF_X14_Y8_N17
\inst_Counter|inst_RSSFilter|sout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|inst_RSSFilter|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|inst_RSSFilter|sout~q\);

-- Location: LCCOMB_X21_Y8_N10
\inst_Counter|prev_res~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|prev_res~0_combout\ = !\inst_Counter|inst_RSSFilter|sout~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|inst_RSSFilter|sout~q\,
	combout => \inst_Counter|prev_res~0_combout\);

-- Location: FF_X21_Y8_N11
\inst_Counter|prev_res\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|prev_res~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|prev_res~q\);

-- Location: LCCOMB_X21_Y8_N12
\inst_Counter|dflag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dflag~0_combout\ = (!\inst_Counter|prev_res~q\ & (!\inst_Counter|inst_RSSFilter|sout~q\ & !\inst_Counter|dflag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|prev_res~q\,
	datab => \inst_Counter|inst_RSSFilter|sout~q\,
	datac => \inst_Counter|dflag~q\,
	combout => \inst_Counter|dflag~0_combout\);

-- Location: LCCOMB_X21_Y8_N8
\inst_Counter|dflag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|dflag~1_combout\ = (\inst_Counter|dflag~0_combout\) # ((\inst_Counter|dflag~q\ & ((!\inst_Counter|Equal0~1_combout\) # (!\inst_Counter|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|Equal0~0_combout\,
	datab => \inst_Counter|Equal0~1_combout\,
	datac => \inst_Counter|dflag~q\,
	datad => \inst_Counter|dflag~0_combout\,
	combout => \inst_Counter|dflag~1_combout\);

-- Location: FF_X21_Y8_N9
\inst_Counter|dflag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|dflag~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|dflag~q\);

-- Location: LCCOMB_X22_Y8_N0
\inst_Counter|count_s~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s~30_combout\ = (\inst_Counter|dflag~q\ & (\inst_Counter|Equal0~1_combout\ & \inst_Counter|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|dflag~q\,
	datac => \inst_Counter|Equal0~1_combout\,
	datad => \inst_Counter|Equal0~0_combout\,
	combout => \inst_Counter|count_s~30_combout\);

-- Location: FF_X21_Y11_N11
\inst_Counter|count_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[0]~10_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(0));

-- Location: LCCOMB_X21_Y11_N12
\inst_Counter|count_s[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[1]~12_combout\ = (\inst_Counter|count_s\(1) & (!\inst_Counter|count_s[0]~11\)) # (!\inst_Counter|count_s\(1) & ((\inst_Counter|count_s[0]~11\) # (GND)))
-- \inst_Counter|count_s[1]~13\ = CARRY((!\inst_Counter|count_s[0]~11\) # (!\inst_Counter|count_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(1),
	datad => VCC,
	cin => \inst_Counter|count_s[0]~11\,
	combout => \inst_Counter|count_s[1]~12_combout\,
	cout => \inst_Counter|count_s[1]~13\);

-- Location: FF_X21_Y11_N13
\inst_Counter|count_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[1]~12_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(1));

-- Location: LCCOMB_X21_Y11_N14
\inst_Counter|count_s[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[2]~14_combout\ = (\inst_Counter|count_s\(2) & (\inst_Counter|count_s[1]~13\ $ (GND))) # (!\inst_Counter|count_s\(2) & (!\inst_Counter|count_s[1]~13\ & VCC))
-- \inst_Counter|count_s[2]~15\ = CARRY((\inst_Counter|count_s\(2) & !\inst_Counter|count_s[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(2),
	datad => VCC,
	cin => \inst_Counter|count_s[1]~13\,
	combout => \inst_Counter|count_s[2]~14_combout\,
	cout => \inst_Counter|count_s[2]~15\);

-- Location: FF_X21_Y11_N15
\inst_Counter|count_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[2]~14_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(2));

-- Location: LCCOMB_X21_Y11_N16
\inst_Counter|count_s[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[3]~16_combout\ = (\inst_Counter|count_s\(3) & (!\inst_Counter|count_s[2]~15\)) # (!\inst_Counter|count_s\(3) & ((\inst_Counter|count_s[2]~15\) # (GND)))
-- \inst_Counter|count_s[3]~17\ = CARRY((!\inst_Counter|count_s[2]~15\) # (!\inst_Counter|count_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(3),
	datad => VCC,
	cin => \inst_Counter|count_s[2]~15\,
	combout => \inst_Counter|count_s[3]~16_combout\,
	cout => \inst_Counter|count_s[3]~17\);

-- Location: FF_X21_Y11_N17
\inst_Counter|count_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[3]~16_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(3));

-- Location: LCCOMB_X21_Y11_N18
\inst_Counter|count_s[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[4]~18_combout\ = (\inst_Counter|count_s\(4) & (\inst_Counter|count_s[3]~17\ $ (GND))) # (!\inst_Counter|count_s\(4) & (!\inst_Counter|count_s[3]~17\ & VCC))
-- \inst_Counter|count_s[4]~19\ = CARRY((\inst_Counter|count_s\(4) & !\inst_Counter|count_s[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(4),
	datad => VCC,
	cin => \inst_Counter|count_s[3]~17\,
	combout => \inst_Counter|count_s[4]~18_combout\,
	cout => \inst_Counter|count_s[4]~19\);

-- Location: FF_X21_Y11_N19
\inst_Counter|count_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[4]~18_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(4));

-- Location: LCCOMB_X21_Y11_N20
\inst_Counter|count_s[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[5]~20_combout\ = (\inst_Counter|count_s\(5) & (!\inst_Counter|count_s[4]~19\)) # (!\inst_Counter|count_s\(5) & ((\inst_Counter|count_s[4]~19\) # (GND)))
-- \inst_Counter|count_s[5]~21\ = CARRY((!\inst_Counter|count_s[4]~19\) # (!\inst_Counter|count_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(5),
	datad => VCC,
	cin => \inst_Counter|count_s[4]~19\,
	combout => \inst_Counter|count_s[5]~20_combout\,
	cout => \inst_Counter|count_s[5]~21\);

-- Location: FF_X21_Y11_N21
\inst_Counter|count_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[5]~20_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(5));

-- Location: LCCOMB_X21_Y11_N22
\inst_Counter|count_s[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[6]~22_combout\ = (\inst_Counter|count_s\(6) & (\inst_Counter|count_s[5]~21\ $ (GND))) # (!\inst_Counter|count_s\(6) & (!\inst_Counter|count_s[5]~21\ & VCC))
-- \inst_Counter|count_s[6]~23\ = CARRY((\inst_Counter|count_s\(6) & !\inst_Counter|count_s[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|count_s\(6),
	datad => VCC,
	cin => \inst_Counter|count_s[5]~21\,
	combout => \inst_Counter|count_s[6]~22_combout\,
	cout => \inst_Counter|count_s[6]~23\);

-- Location: FF_X21_Y11_N23
\inst_Counter|count_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[6]~22_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(6));

-- Location: LCCOMB_X21_Y11_N24
\inst_Counter|count_s[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[7]~24_combout\ = (\inst_Counter|count_s\(7) & (!\inst_Counter|count_s[6]~23\)) # (!\inst_Counter|count_s\(7) & ((\inst_Counter|count_s[6]~23\) # (GND)))
-- \inst_Counter|count_s[7]~25\ = CARRY((!\inst_Counter|count_s[6]~23\) # (!\inst_Counter|count_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|count_s\(7),
	datad => VCC,
	cin => \inst_Counter|count_s[6]~23\,
	combout => \inst_Counter|count_s[7]~24_combout\,
	cout => \inst_Counter|count_s[7]~25\);

-- Location: FF_X21_Y11_N25
\inst_Counter|count_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[7]~24_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(7));

-- Location: LCCOMB_X21_Y11_N26
\inst_Counter|count_s[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[8]~26_combout\ = (\inst_Counter|count_s\(8) & (\inst_Counter|count_s[7]~25\ $ (GND))) # (!\inst_Counter|count_s\(8) & (!\inst_Counter|count_s[7]~25\ & VCC))
-- \inst_Counter|count_s[8]~27\ = CARRY((\inst_Counter|count_s\(8) & !\inst_Counter|count_s[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|count_s\(8),
	datad => VCC,
	cin => \inst_Counter|count_s[7]~25\,
	combout => \inst_Counter|count_s[8]~26_combout\,
	cout => \inst_Counter|count_s[8]~27\);

-- Location: FF_X21_Y11_N27
\inst_Counter|count_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[8]~26_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(8));

-- Location: LCCOMB_X21_Y11_N28
\inst_Counter|count_s[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|count_s[9]~28_combout\ = \inst_Counter|count_s[8]~27\ $ (\inst_Counter|count_s\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(9),
	cin => \inst_Counter|count_s[8]~27\,
	combout => \inst_Counter|count_s[9]~28_combout\);

-- Location: FF_X21_Y11_N29
\inst_Counter|count_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_Counter|count_s[9]~28_combout\,
	sclr => \inst_Counter|count_s~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|count_s\(9));

-- Location: CLKCTRL_G7
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X16_Y20_N28
\inst_ParallelReceiver|rd_state[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|rd_state[1]~0_combout\ = \inst_ParallelReceiver|rd_state\(0) $ (\inst_ParallelReceiver|rd_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_ParallelReceiver|rd_state\(0),
	datac => \inst_ParallelReceiver|rd_state\(1),
	combout => \inst_ParallelReceiver|rd_state[1]~0_combout\);

-- Location: FF_X16_Y20_N29
\inst_ParallelReceiver|rd_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|rd_state[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|rd_state\(1));

-- Location: LCCOMB_X16_Y20_N2
\inst_ParallelReceiver|tg_rd_s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|tg_rd_s~0_combout\ = (\inst_ParallelReceiver|rd_state\(1) & (!\inst_ParallelReceiver|rd_state\(0))) # (!\inst_ParallelReceiver|rd_state\(1) & ((\inst_ParallelReceiver|tg_rd_s~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_ParallelReceiver|rd_state\(0),
	datab => \inst_ParallelReceiver|rd_state\(1),
	datac => \inst_ParallelReceiver|tg_rd_s~q\,
	combout => \inst_ParallelReceiver|tg_rd_s~0_combout\);

-- Location: FF_X16_Y20_N3
\inst_ParallelReceiver|tg_rd_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|tg_rd_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_rd_s~q\);

-- Location: LCCOMB_X12_Y8_N6
\inst_Distribute|inst_FrameBufferController|sclrcnt[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~28_combout\ = \inst_Distribute|inst_FrameBufferController|sclrcnt\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\ = CARRY(\inst_Distribute|inst_FrameBufferController|sclrcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~28_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\);

-- Location: LCCOMB_X12_Y7_N22
\inst_Distribute|inst_FrameBufferController|sclrcnt[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~77_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(24) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(24) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~78\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(24) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(24),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~77_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~78\);

-- Location: LCCOMB_X12_Y7_N24
\inst_Distribute|inst_FrameBufferController|sclrcnt[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[25]~79_combout\ = \inst_Distribute|inst_FrameBufferController|sclrcnt\(25) $ (\inst_Distribute|inst_FrameBufferController|sclrcnt[24]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(25),
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~78\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[25]~79_combout\);

-- Location: FF_X12_Y7_N25
\inst_Distribute|inst_FrameBufferController|sclrcnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[25]~79_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(25));

-- Location: LCCOMB_X12_Y7_N30
\inst_Distribute|inst_FrameBufferController|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(23) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(22) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(20) & 
-- \inst_Distribute|inst_FrameBufferController|sclrcnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(23),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(22),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(20),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(21),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\);

-- Location: LCCOMB_X13_Y7_N6
\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(25) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(24) & \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(25),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(24),
	datad => \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81_combout\);

-- Location: LCCOMB_X12_Y7_N28
\inst_Distribute|inst_FrameBufferController|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~5_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(18) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(19) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(17) & 
-- !\inst_Distribute|inst_FrameBufferController|sclrcnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(18),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(19),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(17),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(16),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~5_combout\);

-- Location: LCCOMB_X21_Y19_N2
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X21_Y18_N8
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X14_Y18_N2
\inst_Distribute|inst_FrameBufferController|ReadState.Start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Start~0_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\) # (!\inst_Distribute|inst_FrameBufferController|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Start~0_combout\);

-- Location: FF_X14_Y18_N3
\inst_Distribute|inst_FrameBufferController|ReadState.Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|ReadState.Start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\);

-- Location: LCCOMB_X14_Y18_N4
\inst_Distribute|inst_FrameBufferController|seccnt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[0]~25_combout\ = \inst_Distribute|inst_FrameBufferController|seccnt\(0) $ (!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(0),
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[0]~25_combout\);

-- Location: FF_X14_Y18_N5
\inst_Distribute|inst_FrameBufferController|seccnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(0));

-- Location: LCCOMB_X12_Y19_N8
\inst_Distribute|inst_FrameBufferController|seccnt[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[1]~26_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(0) & (\inst_Distribute|inst_FrameBufferController|seccnt\(1) $ (VCC))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|seccnt\(1) & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[1]~27\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(0) & \inst_Distribute|inst_FrameBufferController|seccnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(0),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(1),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[1]~26_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[1]~27\);

-- Location: FF_X12_Y19_N9
\inst_Distribute|inst_FrameBufferController|seccnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[1]~26_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(1));

-- Location: LCCOMB_X12_Y19_N10
\inst_Distribute|inst_FrameBufferController|seccnt[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[2]~28_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(2) & (!\inst_Distribute|inst_FrameBufferController|seccnt[1]~27\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(2) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[1]~27\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[2]~29\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[1]~27\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[1]~27\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[2]~28_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[2]~29\);

-- Location: FF_X12_Y19_N11
\inst_Distribute|inst_FrameBufferController|seccnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[2]~28_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(2));

-- Location: LCCOMB_X12_Y19_N12
\inst_Distribute|inst_FrameBufferController|seccnt[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[3]~30_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(3) & (\inst_Distribute|inst_FrameBufferController|seccnt[2]~29\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(3) & 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt[2]~29\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[3]~31\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(3) & !\inst_Distribute|inst_FrameBufferController|seccnt[2]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[2]~29\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[3]~30_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[3]~31\);

-- Location: FF_X12_Y19_N13
\inst_Distribute|inst_FrameBufferController|seccnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[3]~30_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(3));

-- Location: LCCOMB_X12_Y19_N14
\inst_Distribute|inst_FrameBufferController|seccnt[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[4]~32_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(4) & (!\inst_Distribute|inst_FrameBufferController|seccnt[3]~31\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(4) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[3]~31\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[4]~33\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[3]~31\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[3]~31\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[4]~32_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[4]~33\);

-- Location: FF_X12_Y19_N15
\inst_Distribute|inst_FrameBufferController|seccnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[4]~32_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(4));

-- Location: LCCOMB_X12_Y19_N16
\inst_Distribute|inst_FrameBufferController|seccnt[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[5]~34_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(5) & (\inst_Distribute|inst_FrameBufferController|seccnt[4]~33\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(5) & 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt[4]~33\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[5]~35\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(5) & !\inst_Distribute|inst_FrameBufferController|seccnt[4]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[4]~33\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[5]~34_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[5]~35\);

-- Location: FF_X12_Y19_N17
\inst_Distribute|inst_FrameBufferController|seccnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[5]~34_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(5));

-- Location: LCCOMB_X12_Y19_N18
\inst_Distribute|inst_FrameBufferController|seccnt[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[6]~36_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(6) & (!\inst_Distribute|inst_FrameBufferController|seccnt[5]~35\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(6) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[5]~35\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[6]~37\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[5]~35\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[5]~35\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[6]~36_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[6]~37\);

-- Location: FF_X12_Y19_N19
\inst_Distribute|inst_FrameBufferController|seccnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[6]~36_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(6));

-- Location: LCCOMB_X12_Y19_N20
\inst_Distribute|inst_FrameBufferController|seccnt[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[7]~38_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(7) & (\inst_Distribute|inst_FrameBufferController|seccnt[6]~37\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(7) & 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt[6]~37\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[7]~39\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(7) & !\inst_Distribute|inst_FrameBufferController|seccnt[6]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(7),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[6]~37\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[7]~38_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[7]~39\);

-- Location: FF_X12_Y19_N21
\inst_Distribute|inst_FrameBufferController|seccnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[7]~38_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(7));

-- Location: LCCOMB_X12_Y19_N22
\inst_Distribute|inst_FrameBufferController|seccnt[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[8]~40_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(8) & (!\inst_Distribute|inst_FrameBufferController|seccnt[7]~39\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(8) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[7]~39\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[8]~41\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[7]~39\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(8),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[7]~39\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[8]~40_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[8]~41\);

-- Location: FF_X12_Y19_N23
\inst_Distribute|inst_FrameBufferController|seccnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[8]~40_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(8));

-- Location: LCCOMB_X12_Y19_N24
\inst_Distribute|inst_FrameBufferController|seccnt[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[9]~42_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(9) & (\inst_Distribute|inst_FrameBufferController|seccnt[8]~41\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(9) & 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt[8]~41\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[9]~43\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(9) & !\inst_Distribute|inst_FrameBufferController|seccnt[8]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(9),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[8]~41\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[9]~42_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[9]~43\);

-- Location: FF_X12_Y19_N25
\inst_Distribute|inst_FrameBufferController|seccnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[9]~42_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(9));

-- Location: LCCOMB_X12_Y19_N26
\inst_Distribute|inst_FrameBufferController|seccnt[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[10]~44_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(10) & (!\inst_Distribute|inst_FrameBufferController|seccnt[9]~43\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(10) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[9]~43\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[10]~45\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[9]~43\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(10),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[9]~43\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[10]~44_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[10]~45\);

-- Location: FF_X12_Y19_N27
\inst_Distribute|inst_FrameBufferController|seccnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[10]~44_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(10));

-- Location: LCCOMB_X12_Y19_N28
\inst_Distribute|inst_FrameBufferController|seccnt[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[11]~46_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(11) & (\inst_Distribute|inst_FrameBufferController|seccnt[10]~45\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(11) & (!\inst_Distribute|inst_FrameBufferController|seccnt[10]~45\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[11]~47\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(11) & !\inst_Distribute|inst_FrameBufferController|seccnt[10]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(11),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[10]~45\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[11]~46_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[11]~47\);

-- Location: FF_X12_Y19_N29
\inst_Distribute|inst_FrameBufferController|seccnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[11]~46_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(11));

-- Location: LCCOMB_X12_Y19_N30
\inst_Distribute|inst_FrameBufferController|seccnt[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[12]~48_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(12) & (!\inst_Distribute|inst_FrameBufferController|seccnt[11]~47\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(12) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[11]~47\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[12]~49\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[11]~47\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(12),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[11]~47\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[12]~48_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[12]~49\);

-- Location: FF_X12_Y19_N31
\inst_Distribute|inst_FrameBufferController|seccnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[12]~48_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(12));

-- Location: LCCOMB_X12_Y18_N0
\inst_Distribute|inst_FrameBufferController|seccnt[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[13]~50_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(13) & (\inst_Distribute|inst_FrameBufferController|seccnt[12]~49\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(13) & (!\inst_Distribute|inst_FrameBufferController|seccnt[12]~49\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[13]~51\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(13) & !\inst_Distribute|inst_FrameBufferController|seccnt[12]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(13),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[12]~49\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[13]~50_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[13]~51\);

-- Location: FF_X12_Y18_N1
\inst_Distribute|inst_FrameBufferController|seccnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[13]~50_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(13));

-- Location: LCCOMB_X12_Y18_N2
\inst_Distribute|inst_FrameBufferController|seccnt[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[14]~52_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(14) & (!\inst_Distribute|inst_FrameBufferController|seccnt[13]~51\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(14) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[13]~51\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[14]~53\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[13]~51\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(14),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[13]~51\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[14]~52_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[14]~53\);

-- Location: FF_X12_Y18_N3
\inst_Distribute|inst_FrameBufferController|seccnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[14]~52_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(14));

-- Location: LCCOMB_X12_Y18_N4
\inst_Distribute|inst_FrameBufferController|seccnt[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[15]~54_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(15) & (\inst_Distribute|inst_FrameBufferController|seccnt[14]~53\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(15) & (!\inst_Distribute|inst_FrameBufferController|seccnt[14]~53\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[15]~55\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(15) & !\inst_Distribute|inst_FrameBufferController|seccnt[14]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(15),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[14]~53\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[15]~54_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[15]~55\);

-- Location: FF_X12_Y18_N5
\inst_Distribute|inst_FrameBufferController|seccnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[15]~54_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(15));

-- Location: LCCOMB_X12_Y18_N26
\inst_Distribute|inst_FrameBufferController|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~3_combout\ = (((!\inst_Distribute|inst_FrameBufferController|seccnt\(13)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(15))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(14))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(12),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(14),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(15),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(13),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~3_combout\);

-- Location: LCCOMB_X12_Y19_N2
\inst_Distribute|inst_FrameBufferController|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~1_combout\ = ((\inst_Distribute|inst_FrameBufferController|seccnt\(7)) # ((!\inst_Distribute|inst_FrameBufferController|seccnt\(5)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(4)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(6),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(7),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(4),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(5),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~1_combout\);

-- Location: LCCOMB_X12_Y19_N4
\inst_Distribute|inst_FrameBufferController|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~2_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(10)) # ((\inst_Distribute|inst_FrameBufferController|seccnt\(9)) # ((\inst_Distribute|inst_FrameBufferController|seccnt\(8)) # 
-- (\inst_Distribute|inst_FrameBufferController|seccnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(10),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(9),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(8),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(11),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~2_combout\);

-- Location: LCCOMB_X12_Y19_N0
\inst_Distribute|inst_FrameBufferController|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~0_combout\ = (((!\inst_Distribute|inst_FrameBufferController|seccnt\(3)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(0))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(1))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(2),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(1),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(0),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(3),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~0_combout\);

-- Location: LCCOMB_X12_Y19_N6
\inst_Distribute|inst_FrameBufferController|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~4_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal1~3_combout\) # ((\inst_Distribute|inst_FrameBufferController|Equal1~1_combout\) # 
-- ((\inst_Distribute|inst_FrameBufferController|Equal1~2_combout\) # (\inst_Distribute|inst_FrameBufferController|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal1~3_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal1~1_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal1~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal1~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~4_combout\);

-- Location: LCCOMB_X12_Y18_N6
\inst_Distribute|inst_FrameBufferController|seccnt[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[16]~56_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(16) & (!\inst_Distribute|inst_FrameBufferController|seccnt[15]~55\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(16) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[15]~55\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[16]~57\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[15]~55\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(16),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[15]~55\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[16]~56_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[16]~57\);

-- Location: FF_X12_Y18_N7
\inst_Distribute|inst_FrameBufferController|seccnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[16]~56_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(16));

-- Location: LCCOMB_X12_Y18_N8
\inst_Distribute|inst_FrameBufferController|seccnt[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[17]~58_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(17) & (\inst_Distribute|inst_FrameBufferController|seccnt[16]~57\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(17) & (!\inst_Distribute|inst_FrameBufferController|seccnt[16]~57\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[17]~59\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(17) & !\inst_Distribute|inst_FrameBufferController|seccnt[16]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(17),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[16]~57\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[17]~58_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[17]~59\);

-- Location: FF_X12_Y18_N9
\inst_Distribute|inst_FrameBufferController|seccnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[17]~58_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(17));

-- Location: LCCOMB_X12_Y18_N10
\inst_Distribute|inst_FrameBufferController|seccnt[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[18]~60_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(18) & (!\inst_Distribute|inst_FrameBufferController|seccnt[17]~59\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(18) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[17]~59\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[18]~61\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[17]~59\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(18),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[17]~59\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[18]~60_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[18]~61\);

-- Location: FF_X12_Y18_N11
\inst_Distribute|inst_FrameBufferController|seccnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[18]~60_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(18));

-- Location: LCCOMB_X12_Y18_N12
\inst_Distribute|inst_FrameBufferController|seccnt[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[19]~62_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(19) & (\inst_Distribute|inst_FrameBufferController|seccnt[18]~61\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(19) & (!\inst_Distribute|inst_FrameBufferController|seccnt[18]~61\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[19]~63\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(19) & !\inst_Distribute|inst_FrameBufferController|seccnt[18]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(19),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[18]~61\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[19]~62_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[19]~63\);

-- Location: FF_X12_Y18_N13
\inst_Distribute|inst_FrameBufferController|seccnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[19]~62_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(19));

-- Location: LCCOMB_X12_Y18_N14
\inst_Distribute|inst_FrameBufferController|seccnt[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[20]~64_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(20) & (!\inst_Distribute|inst_FrameBufferController|seccnt[19]~63\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(20) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[19]~63\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[20]~65\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[19]~63\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(20),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[19]~63\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[20]~64_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[20]~65\);

-- Location: FF_X12_Y18_N15
\inst_Distribute|inst_FrameBufferController|seccnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[20]~64_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(20));

-- Location: LCCOMB_X12_Y18_N16
\inst_Distribute|inst_FrameBufferController|seccnt[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[21]~66_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(21) & (\inst_Distribute|inst_FrameBufferController|seccnt[20]~65\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(21) & (!\inst_Distribute|inst_FrameBufferController|seccnt[20]~65\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[21]~67\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(21) & !\inst_Distribute|inst_FrameBufferController|seccnt[20]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(21),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[20]~65\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[21]~66_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[21]~67\);

-- Location: FF_X12_Y18_N17
\inst_Distribute|inst_FrameBufferController|seccnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[21]~66_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(21));

-- Location: LCCOMB_X12_Y18_N18
\inst_Distribute|inst_FrameBufferController|seccnt[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[22]~68_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(22) & (!\inst_Distribute|inst_FrameBufferController|seccnt[21]~67\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(22) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[21]~67\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[22]~69\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[21]~67\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(22),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[21]~67\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[22]~68_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[22]~69\);

-- Location: FF_X12_Y18_N19
\inst_Distribute|inst_FrameBufferController|seccnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[22]~68_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(22));

-- Location: LCCOMB_X12_Y18_N20
\inst_Distribute|inst_FrameBufferController|seccnt[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[23]~70_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(23) & (\inst_Distribute|inst_FrameBufferController|seccnt[22]~69\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(23) & (!\inst_Distribute|inst_FrameBufferController|seccnt[22]~69\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|seccnt[23]~71\ = CARRY((\inst_Distribute|inst_FrameBufferController|seccnt\(23) & !\inst_Distribute|inst_FrameBufferController|seccnt[22]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(23),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[22]~69\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[23]~70_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[23]~71\);

-- Location: FF_X12_Y18_N21
\inst_Distribute|inst_FrameBufferController|seccnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[23]~70_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(23));

-- Location: LCCOMB_X12_Y18_N28
\inst_Distribute|inst_FrameBufferController|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~6_combout\ = (((!\inst_Distribute|inst_FrameBufferController|seccnt\(21)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(20))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(22))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(23),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(22),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(20),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(21),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~6_combout\);

-- Location: LCCOMB_X12_Y18_N22
\inst_Distribute|inst_FrameBufferController|seccnt[24]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[24]~72_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(24) & (!\inst_Distribute|inst_FrameBufferController|seccnt[23]~71\)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(24) & 
-- ((\inst_Distribute|inst_FrameBufferController|seccnt[23]~71\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|seccnt[24]~73\ = CARRY((!\inst_Distribute|inst_FrameBufferController|seccnt[23]~71\) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(24),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[23]~71\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[24]~72_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|seccnt[24]~73\);

-- Location: FF_X12_Y18_N23
\inst_Distribute|inst_FrameBufferController|seccnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[24]~72_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(24));

-- Location: LCCOMB_X12_Y18_N24
\inst_Distribute|inst_FrameBufferController|seccnt[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|seccnt[25]~74_combout\ = \inst_Distribute|inst_FrameBufferController|seccnt\(25) $ (!\inst_Distribute|inst_FrameBufferController|seccnt[24]~73\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(25),
	cin => \inst_Distribute|inst_FrameBufferController|seccnt[24]~73\,
	combout => \inst_Distribute|inst_FrameBufferController|seccnt[25]~74_combout\);

-- Location: FF_X12_Y18_N25
\inst_Distribute|inst_FrameBufferController|seccnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|seccnt[25]~74_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|ALT_INV_ReadState.Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|seccnt\(25));

-- Location: LCCOMB_X13_Y18_N12
\inst_Distribute|inst_FrameBufferController|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~7_combout\ = (\inst_Distribute|inst_FrameBufferController|seccnt\(24)) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(24),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(25),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~7_combout\);

-- Location: LCCOMB_X13_Y18_N18
\inst_Distribute|inst_FrameBufferController|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~5_combout\ = (((\inst_Distribute|inst_FrameBufferController|seccnt\(16)) # (\inst_Distribute|inst_FrameBufferController|seccnt\(18))) # (!\inst_Distribute|inst_FrameBufferController|seccnt\(17))) # 
-- (!\inst_Distribute|inst_FrameBufferController|seccnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|seccnt\(19),
	datab => \inst_Distribute|inst_FrameBufferController|seccnt\(17),
	datac => \inst_Distribute|inst_FrameBufferController|seccnt\(16),
	datad => \inst_Distribute|inst_FrameBufferController|seccnt\(18),
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~5_combout\);

-- Location: LCCOMB_X12_Y18_N30
\inst_Distribute|inst_FrameBufferController|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal1~4_combout\) # ((\inst_Distribute|inst_FrameBufferController|Equal1~6_combout\) # 
-- ((\inst_Distribute|inst_FrameBufferController|Equal1~7_combout\) # (\inst_Distribute|inst_FrameBufferController|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal1~4_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal1~6_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal1~7_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal1~5_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\);

-- Location: LCCOMB_X14_Y18_N6
\inst_Distribute|inst_FrameBufferController|ReadState.Init~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~2_combout\ = (!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\ & ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\) # 
-- (!\inst_Distribute|inst_FrameBufferController|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~2_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = 
-- CARRY(\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X19_Y20_N30
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\ = (\inst_Distribute|inst_FrameBufferController|sclr~q\) # ((\inst_ParallelReceiver|tg_rd_s~q\ & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_ParallelReceiver|tg_rd_s~q\,
	datac => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X19_Y20_N3
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X19_Y20_N4
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y20_N5
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X19_Y20_N6
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X19_Y20_N7
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X19_Y20_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X19_Y20_N9
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y20_N10
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X19_Y20_N11
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X19_Y20_N12
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X19_Y20_N13
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y20_N14
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X19_Y20_N15
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LCCOMB_X19_Y20_N16
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: FF_X19_Y20_N17
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LCCOMB_X19_Y20_N18
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X19_Y20_N19
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LCCOMB_X19_Y20_N20
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X19_Y20_N21
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LCCOMB_X19_Y20_N22
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X19_Y20_N23
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LCCOMB_X19_Y20_N24
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\);

-- Location: FF_X19_Y20_N25
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: LCCOMB_X19_Y20_N26
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\);

-- Location: FF_X19_Y20_N27
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12));

-- Location: LCCOMB_X19_Y20_N28
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\);

-- Location: FF_X19_Y20_N29
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13));

-- Location: LCCOMB_X21_Y20_N20
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1) = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & (\inst_ParallelReceiver|tg_rd_s~q\ & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datac => \inst_ParallelReceiver|tg_rd_s~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1));

-- Location: LCCOMB_X21_Y19_N0
\inst_Distribute|inst_FrameBufferController|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal0~1_combout\ = (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst_Distribute|inst_FrameBufferController|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y20_N28
\inst_Distribute|inst_FrameBufferController|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal0~0_combout\ = (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	combout => \inst_Distribute|inst_FrameBufferController|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y20_N14
\inst_Distribute|inst_FrameBufferController|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\ = (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- (\inst_Distribute|inst_FrameBufferController|Equal0~1_combout\ & (\inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\ & \inst_Distribute|inst_FrameBufferController|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datab => \inst_Distribute|inst_FrameBufferController|Equal0~1_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal0~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (((!\inst_Distribute|inst_FrameBufferController|Equal0~2_combout\) # 
-- (!\inst_Distribute|inst_FrameBufferController|rdreq~q\)) # (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # ((\inst_ParallelReceiver|tg_rd_s~q\) # 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst_ParallelReceiver|tg_rd_s~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X21_Y20_N17
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X21_Y17_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\inst_Distribute|inst_FrameBufferController|sclr~q\) # ((\inst_Distribute|inst_FrameBufferController|rdreq~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datac => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: IOIBUF_X5_Y24_N8
\USB_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(7),
	o => \USB_DATA[7]~input_o\);

-- Location: LCCOMB_X16_Y20_N20
\inst_ParallelReceiver|tg_do_s[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|tg_do_s[7]~feeder_combout\ = \USB_DATA[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \USB_DATA[7]~input_o\,
	combout => \inst_ParallelReceiver|tg_do_s[7]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N14
\inst_ParallelReceiver|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|Mux3~0_combout\ = (\inst_ParallelReceiver|rd_state\(1) & !\inst_ParallelReceiver|rd_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_ParallelReceiver|rd_state\(1),
	datac => \inst_ParallelReceiver|rd_state\(0),
	combout => \inst_ParallelReceiver|Mux3~0_combout\);

-- Location: FF_X16_Y20_N21
\inst_ParallelReceiver|tg_do_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|tg_do_s[7]~feeder_combout\,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(7));

-- Location: LCCOMB_X19_Y17_N4
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = 
-- CARRY(\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X19_Y17_N5
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y17_N2
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) & !\inst_Distribute|inst_FrameBufferController|sclr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: LCCOMB_X19_Y17_N6
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y17_N7
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y17_N4
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LCCOMB_X19_Y17_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X19_Y17_N9
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y17_N22
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X19_Y17_N11
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y17_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: LCCOMB_X19_Y17_N12
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X19_Y17_N13
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X19_Y17_N2
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\);

-- Location: FF_X19_Y17_N15
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y17_N16
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LCCOMB_X19_Y17_N16
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\);

-- Location: FF_X19_Y17_N17
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6));

-- Location: LCCOMB_X21_Y17_N10
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\);

-- Location: FF_X19_Y17_N19
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7));

-- Location: LCCOMB_X21_Y17_N20
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & !\inst_Distribute|inst_FrameBufferController|sclr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7),
	datad => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: LCCOMB_X19_Y17_N20
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\);

-- Location: FF_X19_Y17_N21
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8));

-- Location: LCCOMB_X21_Y17_N14
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~9_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\);

-- Location: FF_X19_Y17_N23
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9));

-- Location: LCCOMB_X21_Y17_N24
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~10_combout\);

-- Location: LCCOMB_X19_Y17_N24
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\);

-- Location: FF_X19_Y17_N25
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10));

-- Location: LCCOMB_X21_Y17_N26
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~11_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\);

-- Location: FF_X19_Y17_N27
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11));

-- Location: LCCOMB_X21_Y17_N12
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~12_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\);

-- Location: FF_X19_Y17_N29
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12));

-- Location: LCCOMB_X21_Y17_N30
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & !\inst_Distribute|inst_FrameBufferController|sclr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12),
	datad => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~13_combout\);

-- Location: M9K_X15_Y12_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y20_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0) = 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & (\inst_ParallelReceiver|tg_rd_s~q\ & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datac => \inst_ParallelReceiver|tg_rd_s~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0));

-- Location: M9K_X15_Y20_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y17_N30
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13) $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13),
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\);

-- Location: FF_X19_Y17_N31
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13));

-- Location: LCCOMB_X16_Y14_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~14_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~14_combout\);

-- Location: FF_X16_Y14_N9
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0));

-- Location: LCCOMB_X16_Y12_N26
\inst_Distribute|inst_FrameBufferController|q_in[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|q_in[7]~1_combout\ = (!\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	combout => \inst_Distribute|inst_FrameBufferController|q_in[7]~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\inst_Distribute|inst_FrameBufferController|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector5~2_combout\ = (\inst_Distribute|inst_FrameBufferController|q_init\(7) & (((!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\) # 
-- (!\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\)))) # (!\inst_Distribute|inst_FrameBufferController|q_init\(7) & (!\inst_Distribute|inst_FrameBufferController|Equal1~8_combout\ & 
-- ((!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datac => \inst_Distribute|inst_FrameBufferController|q_init\(7),
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector5~2_combout\);

-- Location: FF_X14_Y18_N17
\inst_Distribute|inst_FrameBufferController|q_init[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|q_init\(7));

-- Location: LCCOMB_X17_Y12_N26
\inst_Distribute|inst_FrameBufferController|q_in[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ = (\inst_Distribute|inst_FrameBufferController|q_in[7]~1_combout\) # ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & \inst_Distribute|inst_FrameBufferController|q_init\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datac => \inst_Distribute|inst_FrameBufferController|q_in[7]~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|q_init\(7),
	combout => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\);

-- Location: LCCOMB_X13_Y14_N6
\inst_Distribute|inst_CommandReader|byteCount[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[0]~8_combout\ = \inst_Distribute|inst_CommandReader|byteCount\(0) $ (VCC)
-- \inst_Distribute|inst_CommandReader|byteCount[0]~9\ = CARRY(\inst_Distribute|inst_CommandReader|byteCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_CommandReader|byteCount[0]~8_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[0]~9\);

-- Location: LCCOMB_X13_Y14_N8
\inst_Distribute|inst_CommandReader|byteCount[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[1]~10_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(1) & (!\inst_Distribute|inst_CommandReader|byteCount[0]~9\)) # (!\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- ((\inst_Distribute|inst_CommandReader|byteCount[0]~9\) # (GND)))
-- \inst_Distribute|inst_CommandReader|byteCount[1]~11\ = CARRY((!\inst_Distribute|inst_CommandReader|byteCount[0]~9\) # (!\inst_Distribute|inst_CommandReader|byteCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[0]~9\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[1]~10_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[1]~11\);

-- Location: LCCOMB_X17_Y18_N6
\inst_Distribute|inst_FrameBufferController|bytecnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[0]~9_combout\ = \inst_Distribute|inst_FrameBufferController|bytecnt\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\ = CARRY(\inst_Distribute|inst_FrameBufferController|bytecnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[0]~9_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\);

-- Location: LCCOMB_X17_Y18_N0
\inst_Distribute|inst_FrameBufferController|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(3) & (\inst_Distribute|inst_FrameBufferController|bytecnt\(2) & (\inst_Distribute|inst_FrameBufferController|bytecnt\(1) & 
-- \inst_Distribute|inst_FrameBufferController|bytecnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(3),
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(2),
	datac => \inst_Distribute|inst_FrameBufferController|bytecnt\(1),
	datad => \inst_Distribute|inst_FrameBufferController|bytecnt\(0),
	combout => \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\);

-- Location: LCCOMB_X17_Y18_N16
\inst_Distribute|inst_FrameBufferController|bytecnt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[5]~19_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(5) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\)) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(5) & 
-- ((\inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\ = CARRY((!\inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[5]~19_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\);

-- Location: LCCOMB_X17_Y18_N18
\inst_Distribute|inst_FrameBufferController|bytecnt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[6]~21_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(6) & (\inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|bytecnt\(6) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\ = CARRY((\inst_Distribute|inst_FrameBufferController|bytecnt\(6) & !\inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[5]~20\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[6]~21_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\);

-- Location: FF_X17_Y18_N19
\inst_Distribute|inst_FrameBufferController|bytecnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[6]~21_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(6));

-- Location: LCCOMB_X17_Y18_N20
\inst_Distribute|inst_FrameBufferController|bytecnt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[7]~23_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(7) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\)) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(7) & 
-- ((\inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[7]~24\ = CARRY((!\inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(7),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[6]~22\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[7]~23_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[7]~24\);

-- Location: FF_X17_Y18_N21
\inst_Distribute|inst_FrameBufferController|bytecnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[7]~23_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(7));

-- Location: LCCOMB_X17_Y18_N22
\inst_Distribute|inst_FrameBufferController|bytecnt[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[8]~25_combout\ = \inst_Distribute|inst_FrameBufferController|bytecnt\(8) $ (!\inst_Distribute|inst_FrameBufferController|bytecnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(8),
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[7]~24\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[8]~25_combout\);

-- Location: FF_X17_Y18_N23
\inst_Distribute|inst_FrameBufferController|bytecnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[8]~25_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(8));

-- Location: LCCOMB_X17_Y18_N28
\inst_Distribute|inst_FrameBufferController|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector3~2_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\ & (((!\inst_Distribute|inst_FrameBufferController|bytecnt\(8)) # 
-- (!\inst_Distribute|inst_FrameBufferController|Equal2~0_combout\)) # (!\inst_Distribute|inst_FrameBufferController|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|bytecnt\(8),
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector3~2_combout\);

-- Location: LCCOMB_X17_Y14_N26
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ = \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ = CARRY(\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	cout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\);

-- Location: LCCOMB_X17_Y14_N28
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ = (\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\)) # 
-- (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ((\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # (GND)))
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ = CARRY((!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\,
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	cout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\);

-- Location: LCCOMB_X17_Y14_N30
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ = !\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\,
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\);

-- Location: LCCOMB_X17_Y14_N10
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ & 
-- (\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ & ((\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	datab => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X17_Y14_N11
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X17_Y14_N24
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ & 
-- (\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ & ((\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datab => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X17_Y14_N25
\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X14_Y14_N19
\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\(0));

-- Location: LCCOMB_X17_Y14_N12
\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~0_combout\ = !\inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|timing_ff1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X17_Y14_N13
\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\(1));

-- Location: LCCOMB_X17_Y14_N22
\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = !\inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a\(1),
	combout => \inst_Counter|timing_ff1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LCCOMB_X12_Y14_N10
\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~0_combout\ = (\inst_Distribute|inst_CommandReader|Equal0~1_combout\ & (((\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\)))) # 
-- (!\inst_Distribute|inst_CommandReader|Equal0~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\)) # (!\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & 
-- ((\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal0~1_combout\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~0_combout\);

-- Location: FF_X12_Y14_N11
\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\);

-- Location: LCCOMB_X12_Y14_N0
\inst_Distribute|inst_CommandReader|byteCount[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[3]~25_combout\ = (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\ & !\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	datad => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[3]~25_combout\);

-- Location: LCCOMB_X12_Y14_N8
\inst_Distribute|inst_CommandReader|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector4~1_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (((\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ & !\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\)) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount[3]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount[3]~25_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector4~1_combout\);

-- Location: FF_X12_Y14_N9
\inst_Distribute|inst_CommandReader|t_en_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_en_s~q\);

-- Location: FF_X12_Y14_N13
\inst_Distribute|inst_CommandReader|t_flag_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_flag_s~q\);

-- Location: LCCOMB_X12_Y14_N4
\inst_CalibrationAndMapping|p_enable_d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|p_enable_d~0_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & !\inst_Distribute|inst_CommandReader|t_flag_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_flag_s~q\,
	combout => \inst_CalibrationAndMapping|p_enable_d~0_combout\);

-- Location: LCCOMB_X12_Y14_N20
\inst_Distribute|inst_CommandReader|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector5~0_combout\ = (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & (!\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & \inst_Distribute|inst_FrameBufferController|byte_in_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector5~0_combout\);

-- Location: LCCOMB_X16_Y14_N30
\inst_Distribute|inst_CommandReader|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector5~1_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~0_combout\ & ((\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\) # (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|Selector5~0_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|Selector5~1_combout\);

-- Location: IOIBUF_X9_Y24_N22
\USB_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(6),
	o => \USB_DATA[6]~input_o\);

-- Location: LCCOMB_X16_Y20_N8
\inst_ParallelReceiver|tg_do_s[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|tg_do_s[6]~feeder_combout\ = \USB_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \USB_DATA[6]~input_o\,
	combout => \inst_ParallelReceiver|tg_do_s[6]~feeder_combout\);

-- Location: FF_X16_Y20_N9
\inst_ParallelReceiver|tg_do_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|tg_do_s[6]~feeder_combout\,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(6));

-- Location: M9K_X27_Y20_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y22_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N18
\inst_Distribute|inst_CommandReader|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector5~2_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector5~2_combout\);

-- Location: FF_X16_Y14_N19
\inst_Distribute|inst_CommandReader|t_data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(6));

-- Location: LCCOMB_X16_Y14_N4
\inst_CalibrationAndMapping|amplitude_in[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[6]~0_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_data_s\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_data_s\(6),
	combout => \inst_CalibrationAndMapping|amplitude_in[6]~0_combout\);

-- Location: LCCOMB_X14_Y14_N12
\inst_Distribute|inst_CommandReader|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector24~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(3),
	combout => \inst_Distribute|inst_CommandReader|Selector24~0_combout\);

-- Location: FF_X14_Y14_N13
\inst_Distribute|inst_CommandReader|t_address_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(3));

-- Location: LCCOMB_X14_Y14_N14
\inst_CalibrationAndMapping|address_in[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[3]~0_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(3) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_address_s\(3),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[3]~0_combout\);

-- Location: LCCOMB_X14_Y14_N8
\inst_Distribute|inst_CommandReader|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector23~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Selector23~0_combout\);

-- Location: FF_X14_Y14_N9
\inst_Distribute|inst_CommandReader|t_address_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(4));

-- Location: LCCOMB_X14_Y14_N26
\inst_CalibrationAndMapping|address_in[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[4]~1_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(4) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_address_s\(4),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[4]~1_combout\);

-- Location: LCCOMB_X14_Y14_N28
\inst_Distribute|inst_CommandReader|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector22~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (\inst_Distribute|inst_CommandReader|byteCount\(5) & 
-- !\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datad => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector22~0_combout\);

-- Location: FF_X14_Y14_N29
\inst_Distribute|inst_CommandReader|t_address_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(5));

-- Location: LCCOMB_X14_Y14_N22
\inst_CalibrationAndMapping|address_in[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[5]~2_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_address_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_address_s\(5),
	combout => \inst_CalibrationAndMapping|address_in[5]~2_combout\);

-- Location: LCCOMB_X14_Y14_N16
\inst_Distribute|inst_CommandReader|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector21~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(6),
	combout => \inst_Distribute|inst_CommandReader|Selector21~0_combout\);

-- Location: FF_X14_Y14_N17
\inst_Distribute|inst_CommandReader|t_address_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(6));

-- Location: LCCOMB_X14_Y14_N10
\inst_CalibrationAndMapping|address_in[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[6]~3_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(6) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|t_address_s\(6),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[6]~3_combout\);

-- Location: LCCOMB_X13_Y14_N18
\inst_Distribute|inst_CommandReader|byteCount[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[6]~20_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(6) & (\inst_Distribute|inst_CommandReader|byteCount[5]~19\ $ (GND))) # (!\inst_Distribute|inst_CommandReader|byteCount\(6) & 
-- (!\inst_Distribute|inst_CommandReader|byteCount[5]~19\ & VCC))
-- \inst_Distribute|inst_CommandReader|byteCount[6]~21\ = CARRY((\inst_Distribute|inst_CommandReader|byteCount\(6) & !\inst_Distribute|inst_CommandReader|byteCount[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[5]~19\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[6]~20_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[6]~21\);

-- Location: LCCOMB_X13_Y14_N20
\inst_Distribute|inst_CommandReader|byteCount[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[7]~23_combout\ = \inst_Distribute|inst_CommandReader|byteCount\(7) $ (\inst_Distribute|inst_CommandReader|byteCount[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(7),
	cin => \inst_Distribute|inst_CommandReader|byteCount[6]~21\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[7]~23_combout\);

-- Location: FF_X13_Y14_N21
\inst_Distribute|inst_CommandReader|byteCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[7]~23_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(7));

-- Location: LCCOMB_X14_Y14_N20
\inst_Distribute|inst_CommandReader|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector20~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(7),
	combout => \inst_Distribute|inst_CommandReader|Selector20~0_combout\);

-- Location: FF_X14_Y14_N21
\inst_Distribute|inst_CommandReader|t_address_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(7));

-- Location: LCCOMB_X14_Y14_N6
\inst_CalibrationAndMapping|address_in[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[7]~4_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(7) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|t_address_s\(7),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[7]~4_combout\);

-- Location: LCCOMB_X14_Y14_N0
\inst_Distribute|inst_CommandReader|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector27~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(0),
	combout => \inst_Distribute|inst_CommandReader|Selector27~0_combout\);

-- Location: FF_X14_Y14_N1
\inst_Distribute|inst_CommandReader|t_address_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(0));

-- Location: LCCOMB_X14_Y14_N18
\inst_CalibrationAndMapping|address_in[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[0]~5_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(0) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|t_address_s\(0),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[0]~5_combout\);

-- Location: LCCOMB_X13_Y14_N24
\inst_Distribute|inst_CommandReader|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector26~0_combout\ = (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datab => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector26~0_combout\);

-- Location: FF_X13_Y14_N25
\inst_Distribute|inst_CommandReader|t_address_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(1));

-- Location: LCCOMB_X14_Y14_N2
\inst_CalibrationAndMapping|address_in[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[1]~6_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_address_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_address_s\(1),
	combout => \inst_CalibrationAndMapping|address_in[1]~6_combout\);

-- Location: LCCOMB_X14_Y14_N4
\inst_Distribute|inst_CommandReader|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector25~0_combout\ = (\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(2),
	combout => \inst_Distribute|inst_CommandReader|Selector25~0_combout\);

-- Location: FF_X14_Y14_N5
\inst_Distribute|inst_CommandReader|t_address_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_address_s\(2));

-- Location: LCCOMB_X14_Y14_N30
\inst_CalibrationAndMapping|address_in[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|address_in[2]~7_combout\ = (\inst_Distribute|inst_CommandReader|t_address_s\(2) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_address_s\(2),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|address_in[2]~7_combout\);

-- Location: IOIBUF_X11_Y24_N15
\USB_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(5),
	o => \USB_DATA[5]~input_o\);

-- Location: FF_X16_Y20_N11
\inst_ParallelReceiver|tg_do_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \USB_DATA[5]~input_o\,
	sload => VCC,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(5));

-- Location: M9K_X15_Y17_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y6_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N22
\inst_Distribute|inst_CommandReader|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector6~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout\))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datac => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector6~0_combout\);

-- Location: FF_X16_Y14_N23
\inst_Distribute|inst_CommandReader|t_data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(5));

-- Location: LCCOMB_X16_Y14_N24
\inst_CalibrationAndMapping|amplitude_in[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[5]~1_combout\ = (\inst_Distribute|inst_CommandReader|t_data_s\(5) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_data_s\(5),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|amplitude_in[5]~1_combout\);

-- Location: IOIBUF_X0_Y23_N8
\USB_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(4),
	o => \USB_DATA[4]~input_o\);

-- Location: LCCOMB_X16_Y20_N12
\inst_ParallelReceiver|tg_do_s[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|tg_do_s[4]~feeder_combout\ = \USB_DATA[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \USB_DATA[4]~input_o\,
	combout => \inst_ParallelReceiver|tg_do_s[4]~feeder_combout\);

-- Location: FF_X16_Y20_N13
\inst_ParallelReceiver|tg_do_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|tg_do_s[4]~feeder_combout\,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(4));

-- Location: M9K_X15_Y10_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y15_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N10
\inst_Distribute|inst_CommandReader|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector7~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector7~0_combout\);

-- Location: FF_X16_Y14_N11
\inst_Distribute|inst_CommandReader|t_data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(4));

-- Location: LCCOMB_X16_Y14_N20
\inst_CalibrationAndMapping|amplitude_in[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[4]~2_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_data_s\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_data_s\(4),
	combout => \inst_CalibrationAndMapping|amplitude_in[4]~2_combout\);

-- Location: IOIBUF_X9_Y24_N15
\USB_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(3),
	o => \USB_DATA[3]~input_o\);

-- Location: FF_X16_Y20_N31
\inst_ParallelReceiver|tg_do_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \USB_DATA[3]~input_o\,
	sload => VCC,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(3));

-- Location: M9K_X15_Y21_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y7_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N6
\inst_Distribute|inst_CommandReader|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector8~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout\))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector8~0_combout\);

-- Location: FF_X16_Y14_N7
\inst_Distribute|inst_CommandReader|t_data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(3));

-- Location: LCCOMB_X16_Y14_N0
\inst_CalibrationAndMapping|amplitude_in[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[3]~3_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_data_s\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_data_s\(3),
	combout => \inst_CalibrationAndMapping|amplitude_in[3]~3_combout\);

-- Location: IOIBUF_X16_Y24_N15
\USB_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(2),
	o => \USB_DATA[2]~input_o\);

-- Location: LCCOMB_X16_Y20_N16
\inst_ParallelReceiver|tg_do_s[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|tg_do_s[2]~feeder_combout\ = \USB_DATA[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \USB_DATA[2]~input_o\,
	combout => \inst_ParallelReceiver|tg_do_s[2]~feeder_combout\);

-- Location: FF_X16_Y20_N17
\inst_ParallelReceiver|tg_do_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|tg_do_s[2]~feeder_combout\,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(2));

-- Location: M9K_X15_Y19_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y9_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N2
\inst_Distribute|inst_CommandReader|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector9~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout\))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector9~0_combout\);

-- Location: FF_X16_Y14_N3
\inst_Distribute|inst_CommandReader|t_data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(2));

-- Location: LCCOMB_X16_Y14_N28
\inst_CalibrationAndMapping|amplitude_in[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[2]~4_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_data_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datad => \inst_Distribute|inst_CommandReader|t_data_s\(2),
	combout => \inst_CalibrationAndMapping|amplitude_in[2]~4_combout\);

-- Location: IOIBUF_X7_Y24_N8
\USB_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(1),
	o => \USB_DATA[1]~input_o\);

-- Location: FF_X16_Y20_N19
\inst_ParallelReceiver|tg_do_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \USB_DATA[1]~input_o\,
	sload => VCC,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(1));

-- Location: M9K_X15_Y22_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y19_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N14
\inst_Distribute|inst_CommandReader|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector10~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout\))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datac => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector10~0_combout\);

-- Location: FF_X16_Y14_N15
\inst_Distribute|inst_CommandReader|t_data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(1));

-- Location: LCCOMB_X16_Y14_N16
\inst_CalibrationAndMapping|amplitude_in[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[1]~5_combout\ = (\inst_Distribute|inst_CommandReader|t_data_s\(1) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_data_s\(1),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|amplitude_in[1]~5_combout\);

-- Location: IOIBUF_X11_Y24_N1
\USB_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_USB_DATA(0),
	o => \USB_DATA[0]~input_o\);

-- Location: FF_X16_Y20_N5
\inst_ParallelReceiver|tg_do_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \USB_DATA[0]~input_o\,
	sload => VCC,
	ena => \inst_ParallelReceiver|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|tg_do_s\(0));

-- Location: M9K_X15_Y18_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(0),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y8_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	ena0 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node\(1),
	ena1 => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	portadatain => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N26
\inst_Distribute|inst_CommandReader|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector11~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector5~1_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout\))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b\(0),
	datac => \inst_Distribute|inst_CommandReader|Selector5~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout\,
	combout => \inst_Distribute|inst_CommandReader|Selector11~0_combout\);

-- Location: FF_X16_Y14_N27
\inst_Distribute|inst_CommandReader|t_data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_data_s\(0));

-- Location: LCCOMB_X16_Y14_N12
\inst_CalibrationAndMapping|amplitude_in[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|amplitude_in[0]~6_combout\ = (\inst_Distribute|inst_CommandReader|t_data_s\(0) & \inst_Distribute|inst_CommandReader|t_en_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|t_data_s\(0),
	datad => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	combout => \inst_CalibrationAndMapping|amplitude_in[0]~6_combout\);

-- Location: LCCOMB_X12_Y14_N12
\inst_CalibrationAndMapping|a_enable_d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|a_enable_d~0_combout\ = (\inst_Distribute|inst_CommandReader|t_en_s~q\ & \inst_Distribute|inst_CommandReader|t_flag_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|t_en_s~q\,
	datac => \inst_Distribute|inst_CommandReader|t_flag_s~q\,
	combout => \inst_CalibrationAndMapping|a_enable_d~0_combout\);

-- Location: M9K_X15_Y14_N0
\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 3,
	port_a_logical_ram_width => 18,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 2,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 3,
	port_b_logical_ram_width => 18,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y18_N6
\inst_Distribute|inst_FrameBufferController|divcnt[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\ = (!\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & \inst_Distribute|inst_FrameBufferController|oldtiming~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \inst_Distribute|inst_FrameBufferController|oldtiming~q\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\);

-- Location: LCCOMB_X17_Y18_N4
\inst_Distribute|inst_FrameBufferController|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector4~0_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal2~1_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal2~0_combout\ & (\inst_Distribute|inst_FrameBufferController|bytecnt\(8) & 
-- \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|bytecnt\(8),
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector4~0_combout\);

-- Location: LCCOMB_X13_Y14_N2
\inst_Distribute|inst_CommandReader|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|LessThan1~0_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & (!\inst_Distribute|inst_CommandReader|byteCount\(4) & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(3),
	combout => \inst_Distribute|inst_CommandReader|LessThan1~0_combout\);

-- Location: LCCOMB_X14_Y14_N24
\inst_Distribute|inst_CommandReader|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|LessThan1~1_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(6) & (!\inst_Distribute|inst_CommandReader|byteCount\(7) & ((\inst_Distribute|inst_CommandReader|LessThan1~0_combout\) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|LessThan1~0_combout\,
	datab => \inst_Distribute|inst_CommandReader|byteCount\(6),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(7),
	combout => \inst_Distribute|inst_CommandReader|LessThan1~1_combout\);

-- Location: LCCOMB_X13_Y14_N0
\inst_Distribute|inst_CommandReader|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal1~0_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(6) & !\inst_Distribute|inst_CommandReader|byteCount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(6),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(7),
	combout => \inst_Distribute|inst_CommandReader|Equal1~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\inst_Distribute|inst_CommandReader|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|LessThan0~0_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(0) & !\inst_Distribute|inst_CommandReader|byteCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\inst_Distribute|inst_CommandReader|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal1~1_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(3) & \inst_Distribute|inst_CommandReader|byteCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Equal1~1_combout\);

-- Location: LCCOMB_X13_Y13_N28
\inst_Distribute|inst_CommandReader|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|LessThan0~1_combout\ = (\inst_Distribute|inst_CommandReader|Equal1~0_combout\ & (!\inst_Distribute|inst_CommandReader|byteCount\(5) & ((\inst_Distribute|inst_CommandReader|LessThan0~0_combout\) # 
-- (!\inst_Distribute|inst_CommandReader|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal1~0_combout\,
	datab => \inst_Distribute|inst_CommandReader|LessThan0~0_combout\,
	datac => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datad => \inst_Distribute|inst_CommandReader|Equal1~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\);

-- Location: LCCOMB_X12_Y14_N30
\inst_Distribute|inst_CommandReader|divider_s[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ = (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & \inst_Distribute|inst_FrameBufferController|byte_in_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\);

-- Location: LCCOMB_X13_Y13_N30
\inst_Distribute|inst_CommandReader|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal1~2_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & !\inst_Distribute|inst_CommandReader|byteCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Equal1~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\inst_Distribute|inst_CommandReader|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal1~3_combout\ = (\inst_Distribute|inst_CommandReader|Equal1~0_combout\ & (!\inst_Distribute|inst_CommandReader|byteCount\(5) & (\inst_Distribute|inst_CommandReader|Equal1~2_combout\ & 
-- \inst_Distribute|inst_CommandReader|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal1~0_combout\,
	datab => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datac => \inst_Distribute|inst_CommandReader|Equal1~2_combout\,
	datad => \inst_Distribute|inst_CommandReader|Equal1~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Equal1~3_combout\);

-- Location: LCCOMB_X13_Y13_N10
\inst_Distribute|inst_CommandReader|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~0_combout\ = (\inst_Distribute|inst_CommandReader|LessThan1~1_combout\ & (!\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|LessThan1~1_combout\,
	datab => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|Equal1~3_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\);

-- Location: LCCOMB_X16_Y12_N30
\inst_Distribute|inst_CommandReader|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~1_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~1_combout\);

-- Location: LCCOMB_X16_Y12_N16
\inst_Distribute|inst_CommandReader|divider_reg[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[7]~0_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~1_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~1_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Decoder1~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(7),
	combout => \inst_Distribute|inst_CommandReader|divider_reg[7]~0_combout\);

-- Location: FF_X16_Y12_N17
\inst_Distribute|inst_CommandReader|divider_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(7));

-- Location: LCCOMB_X13_Y14_N28
\inst_Distribute|inst_CommandReader|divider_s[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_s[0]~1_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(5) & (!\inst_Distribute|inst_CommandReader|byteCount\(4) & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(3),
	combout => \inst_Distribute|inst_CommandReader|divider_s[0]~1_combout\);

-- Location: LCCOMB_X13_Y14_N22
\inst_Distribute|inst_CommandReader|divider_s[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_s[0]~2_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & (\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- \inst_Distribute|inst_CommandReader|divider_s[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|divider_s[0]~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_s[0]~2_combout\);

-- Location: LCCOMB_X17_Y12_N28
\inst_Distribute|inst_CommandReader|divider_s[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\ = (\inst_Distribute|inst_CommandReader|Equal1~0_combout\ & (!\inst_Distribute|inst_CommandReader|LessThan1~1_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ & 
-- \inst_Distribute|inst_CommandReader|divider_s[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal1~0_combout\,
	datab => \inst_Distribute|inst_CommandReader|LessThan1~1_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datad => \inst_Distribute|inst_CommandReader|divider_s[0]~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\);

-- Location: FF_X17_Y12_N15
\inst_Distribute|inst_CommandReader|divider_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(7),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(7));

-- Location: LCCOMB_X16_Y12_N18
\inst_Distribute|inst_CommandReader|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~3_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~3_combout\);

-- Location: LCCOMB_X17_Y12_N30
\inst_Distribute|inst_CommandReader|divider_reg[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[5]~2_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~3_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~3_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(5),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~3_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[5]~2_combout\);

-- Location: FF_X17_Y12_N31
\inst_Distribute|inst_CommandReader|divider_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(5));

-- Location: FF_X17_Y12_N11
\inst_Distribute|inst_CommandReader|divider_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(5),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(5));

-- Location: LCCOMB_X16_Y12_N20
\inst_Distribute|inst_CommandReader|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~4_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~4_combout\);

-- Location: LCCOMB_X16_Y12_N6
\inst_Distribute|inst_CommandReader|divider_reg[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[4]~3_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~4_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~4_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(4),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~4_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[4]~3_combout\);

-- Location: FF_X16_Y12_N7
\inst_Distribute|inst_CommandReader|divider_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(4));

-- Location: FF_X17_Y12_N9
\inst_Distribute|inst_CommandReader|divider_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(4),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(4));

-- Location: LCCOMB_X16_Y12_N22
\inst_Distribute|inst_CommandReader|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~5_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~5_combout\);

-- Location: LCCOMB_X16_Y12_N8
\inst_Distribute|inst_CommandReader|divider_reg[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[3]~4_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~5_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~5_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Decoder1~5_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(3),
	combout => \inst_Distribute|inst_CommandReader|divider_reg[3]~4_combout\);

-- Location: FF_X16_Y12_N9
\inst_Distribute|inst_CommandReader|divider_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(3));

-- Location: FF_X17_Y12_N7
\inst_Distribute|inst_CommandReader|divider_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(3),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(3));

-- Location: LCCOMB_X16_Y12_N0
\inst_Distribute|inst_CommandReader|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~6_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~6_combout\);

-- Location: LCCOMB_X16_Y12_N2
\inst_Distribute|inst_CommandReader|divider_reg[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[2]~5_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~6_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~6_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~6_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[2]~5_combout\);

-- Location: FF_X16_Y12_N3
\inst_Distribute|inst_CommandReader|divider_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(2));

-- Location: LCCOMB_X17_Y12_N16
\inst_Distribute|inst_CommandReader|divider_s[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_s[2]~4_combout\ = !\inst_Distribute|inst_CommandReader|divider_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Distribute|inst_CommandReader|divider_reg\(2),
	combout => \inst_Distribute|inst_CommandReader|divider_s[2]~4_combout\);

-- Location: FF_X17_Y12_N17
\inst_Distribute|inst_CommandReader|divider_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_s[2]~4_combout\,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(2));

-- Location: LCCOMB_X16_Y12_N10
\inst_Distribute|inst_CommandReader|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~7_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~7_combout\);

-- Location: LCCOMB_X17_Y12_N24
\inst_Distribute|inst_CommandReader|divider_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[1]~6_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~7_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~7_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[1]~6_combout\);

-- Location: FF_X17_Y12_N25
\inst_Distribute|inst_CommandReader|divider_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(1));

-- Location: FF_X17_Y12_N3
\inst_Distribute|inst_CommandReader|divider_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(1),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(1));

-- Location: LCCOMB_X16_Y12_N28
\inst_Distribute|inst_CommandReader|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~8_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~8_combout\);

-- Location: LCCOMB_X16_Y12_N4
\inst_Distribute|inst_CommandReader|divider_reg[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[0]~7_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~8_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~8_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(0),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~8_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[0]~7_combout\);

-- Location: FF_X16_Y12_N5
\inst_Distribute|inst_CommandReader|divider_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(0));

-- Location: FF_X17_Y12_N1
\inst_Distribute|inst_CommandReader|divider_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(0),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(0));

-- Location: LCCOMB_X17_Y12_N0
\inst_Distribute|inst_FrameBufferController|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~0_combout\ = \inst_Distribute|inst_CommandReader|divider_s\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|Add2~1\ = CARRY(\inst_Distribute|inst_CommandReader|divider_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|divider_s\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~0_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~1\);

-- Location: LCCOMB_X17_Y12_N2
\inst_Distribute|inst_FrameBufferController|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~2_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(1) & (\inst_Distribute|inst_FrameBufferController|Add2~1\ & VCC)) # (!\inst_Distribute|inst_CommandReader|divider_s\(1) & 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~1\))
-- \inst_Distribute|inst_FrameBufferController|Add2~3\ = CARRY((!\inst_Distribute|inst_CommandReader|divider_s\(1) & !\inst_Distribute|inst_FrameBufferController|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|divider_s\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~1\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~2_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~3\);

-- Location: LCCOMB_X17_Y12_N4
\inst_Distribute|inst_FrameBufferController|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~4_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(2) & (\inst_Distribute|inst_FrameBufferController|Add2~3\ $ (GND))) # (!\inst_Distribute|inst_CommandReader|divider_s\(2) & ((GND) # 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~3\)))
-- \inst_Distribute|inst_FrameBufferController|Add2~5\ = CARRY((!\inst_Distribute|inst_FrameBufferController|Add2~3\) # (!\inst_Distribute|inst_CommandReader|divider_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|divider_s\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~3\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~4_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~5\);

-- Location: LCCOMB_X17_Y12_N6
\inst_Distribute|inst_FrameBufferController|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~6_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(3) & (\inst_Distribute|inst_FrameBufferController|Add2~5\ & VCC)) # (!\inst_Distribute|inst_CommandReader|divider_s\(3) & 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~5\))
-- \inst_Distribute|inst_FrameBufferController|Add2~7\ = CARRY((!\inst_Distribute|inst_CommandReader|divider_s\(3) & !\inst_Distribute|inst_FrameBufferController|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|divider_s\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~5\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~6_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~7\);

-- Location: LCCOMB_X17_Y12_N8
\inst_Distribute|inst_FrameBufferController|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~8_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(4) & ((GND) # (!\inst_Distribute|inst_FrameBufferController|Add2~7\))) # (!\inst_Distribute|inst_CommandReader|divider_s\(4) & 
-- (\inst_Distribute|inst_FrameBufferController|Add2~7\ $ (GND)))
-- \inst_Distribute|inst_FrameBufferController|Add2~9\ = CARRY((\inst_Distribute|inst_CommandReader|divider_s\(4)) # (!\inst_Distribute|inst_FrameBufferController|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|divider_s\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~7\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~8_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~9\);

-- Location: LCCOMB_X17_Y12_N10
\inst_Distribute|inst_FrameBufferController|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~10_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(5) & (\inst_Distribute|inst_FrameBufferController|Add2~9\ & VCC)) # (!\inst_Distribute|inst_CommandReader|divider_s\(5) & 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~9\))
-- \inst_Distribute|inst_FrameBufferController|Add2~11\ = CARRY((!\inst_Distribute|inst_CommandReader|divider_s\(5) & !\inst_Distribute|inst_FrameBufferController|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|divider_s\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~9\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~10_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~11\);

-- Location: LCCOMB_X17_Y12_N12
\inst_Distribute|inst_FrameBufferController|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~12_combout\ = (\inst_Distribute|inst_CommandReader|divider_s\(6) & ((GND) # (!\inst_Distribute|inst_FrameBufferController|Add2~11\))) # (!\inst_Distribute|inst_CommandReader|divider_s\(6) & 
-- (\inst_Distribute|inst_FrameBufferController|Add2~11\ $ (GND)))
-- \inst_Distribute|inst_FrameBufferController|Add2~13\ = CARRY((\inst_Distribute|inst_CommandReader|divider_s\(6)) # (!\inst_Distribute|inst_FrameBufferController|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|divider_s\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|Add2~11\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~12_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|Add2~13\);

-- Location: LCCOMB_X17_Y12_N14
\inst_Distribute|inst_FrameBufferController|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Add2~14_combout\ = \inst_Distribute|inst_CommandReader|divider_s\(7) $ (!\inst_Distribute|inst_FrameBufferController|Add2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|divider_s\(7),
	cin => \inst_Distribute|inst_FrameBufferController|Add2~13\,
	combout => \inst_Distribute|inst_FrameBufferController|Add2~14_combout\);

-- Location: LCCOMB_X18_Y14_N4
\inst_Distribute|inst_FrameBufferController|divcnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[0]~9_combout\ = \inst_Distribute|inst_FrameBufferController|divcnt\(0) $ (VCC)
-- \inst_Distribute|inst_FrameBufferController|divcnt[0]~10\ = CARRY(\inst_Distribute|inst_FrameBufferController|divcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(0),
	datad => VCC,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[0]~9_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[0]~10\);

-- Location: LCCOMB_X18_Y18_N8
\inst_Distribute|inst_FrameBufferController|divcnt[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\ = (\inst_Distribute|inst_FrameBufferController|oldtiming~q\ & (!\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & 
-- \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|oldtiming~q\,
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\);

-- Location: FF_X18_Y14_N5
\inst_Distribute|inst_FrameBufferController|divcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[0]~9_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(0));

-- Location: LCCOMB_X18_Y14_N6
\inst_Distribute|inst_FrameBufferController|divcnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[1]~11_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(1) & (!\inst_Distribute|inst_FrameBufferController|divcnt[0]~10\)) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(1) & 
-- ((\inst_Distribute|inst_FrameBufferController|divcnt[0]~10\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|divcnt[1]~12\ = CARRY((!\inst_Distribute|inst_FrameBufferController|divcnt[0]~10\) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|divcnt\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[0]~10\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[1]~11_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[1]~12\);

-- Location: FF_X18_Y14_N7
\inst_Distribute|inst_FrameBufferController|divcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[1]~11_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(1));

-- Location: LCCOMB_X18_Y14_N8
\inst_Distribute|inst_FrameBufferController|divcnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[2]~13_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(2) & (\inst_Distribute|inst_FrameBufferController|divcnt[1]~12\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(2) & 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt[1]~12\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|divcnt[2]~14\ = CARRY((\inst_Distribute|inst_FrameBufferController|divcnt\(2) & !\inst_Distribute|inst_FrameBufferController|divcnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[1]~12\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[2]~13_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[2]~14\);

-- Location: FF_X18_Y14_N9
\inst_Distribute|inst_FrameBufferController|divcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[2]~13_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(2));

-- Location: LCCOMB_X18_Y14_N10
\inst_Distribute|inst_FrameBufferController|divcnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[3]~15_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(3) & (!\inst_Distribute|inst_FrameBufferController|divcnt[2]~14\)) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(3) & 
-- ((\inst_Distribute|inst_FrameBufferController|divcnt[2]~14\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|divcnt[3]~16\ = CARRY((!\inst_Distribute|inst_FrameBufferController|divcnt[2]~14\) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|divcnt\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[2]~14\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[3]~15_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[3]~16\);

-- Location: FF_X18_Y14_N11
\inst_Distribute|inst_FrameBufferController|divcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[3]~15_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(3));

-- Location: LCCOMB_X18_Y14_N12
\inst_Distribute|inst_FrameBufferController|divcnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[4]~17_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(4) & (\inst_Distribute|inst_FrameBufferController|divcnt[3]~16\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(4) & 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt[3]~16\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|divcnt[4]~18\ = CARRY((\inst_Distribute|inst_FrameBufferController|divcnt\(4) & !\inst_Distribute|inst_FrameBufferController|divcnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|divcnt\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[3]~16\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[4]~17_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[4]~18\);

-- Location: FF_X18_Y14_N13
\inst_Distribute|inst_FrameBufferController|divcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[4]~17_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(4));

-- Location: LCCOMB_X18_Y14_N14
\inst_Distribute|inst_FrameBufferController|divcnt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[5]~19_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(5) & (!\inst_Distribute|inst_FrameBufferController|divcnt[4]~18\)) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(5) & 
-- ((\inst_Distribute|inst_FrameBufferController|divcnt[4]~18\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|divcnt[5]~20\ = CARRY((!\inst_Distribute|inst_FrameBufferController|divcnt[4]~18\) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[4]~18\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[5]~19_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[5]~20\);

-- Location: FF_X18_Y14_N15
\inst_Distribute|inst_FrameBufferController|divcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[5]~19_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(5));

-- Location: LCCOMB_X18_Y14_N16
\inst_Distribute|inst_FrameBufferController|divcnt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[6]~21_combout\ = (\inst_Distribute|inst_FrameBufferController|divcnt\(6) & (\inst_Distribute|inst_FrameBufferController|divcnt[5]~20\ $ (GND))) # (!\inst_Distribute|inst_FrameBufferController|divcnt\(6) & 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt[5]~20\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|divcnt[6]~22\ = CARRY((\inst_Distribute|inst_FrameBufferController|divcnt\(6) & !\inst_Distribute|inst_FrameBufferController|divcnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[5]~20\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[6]~21_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|divcnt[6]~22\);

-- Location: FF_X18_Y14_N17
\inst_Distribute|inst_FrameBufferController|divcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[6]~21_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(6));

-- Location: LCCOMB_X18_Y14_N18
\inst_Distribute|inst_FrameBufferController|divcnt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|divcnt[7]~23_combout\ = \inst_Distribute|inst_FrameBufferController|divcnt\(7) $ (\inst_Distribute|inst_FrameBufferController|divcnt[6]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(7),
	cin => \inst_Distribute|inst_FrameBufferController|divcnt[6]~22\,
	combout => \inst_Distribute|inst_FrameBufferController|divcnt[7]~23_combout\);

-- Location: FF_X18_Y14_N19
\inst_Distribute|inst_FrameBufferController|divcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|divcnt[7]~23_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|divcnt[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|divcnt\(7));

-- Location: LCCOMB_X18_Y14_N2
\inst_Distribute|inst_FrameBufferController|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~1_combout\ = (\inst_Distribute|inst_FrameBufferController|Add2~2_combout\ & (\inst_Distribute|inst_FrameBufferController|divcnt\(1) & (\inst_Distribute|inst_FrameBufferController|Add2~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(0))))) # (!\inst_Distribute|inst_FrameBufferController|Add2~2_combout\ & (!\inst_Distribute|inst_FrameBufferController|divcnt\(1) & (\inst_Distribute|inst_FrameBufferController|Add2~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~2_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Add2~0_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|divcnt\(0),
	datad => \inst_Distribute|inst_FrameBufferController|divcnt\(1),
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~1_combout\);

-- Location: LCCOMB_X18_Y14_N28
\inst_Distribute|inst_FrameBufferController|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~2_combout\ = (\inst_Distribute|inst_FrameBufferController|Add2~6_combout\ & (\inst_Distribute|inst_FrameBufferController|divcnt\(3) & (\inst_Distribute|inst_FrameBufferController|Add2~4_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(2))))) # (!\inst_Distribute|inst_FrameBufferController|Add2~6_combout\ & (!\inst_Distribute|inst_FrameBufferController|divcnt\(3) & (\inst_Distribute|inst_FrameBufferController|Add2~4_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~6_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Add2~4_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|divcnt\(2),
	datad => \inst_Distribute|inst_FrameBufferController|divcnt\(3),
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~2_combout\);

-- Location: LCCOMB_X18_Y14_N30
\inst_Distribute|inst_FrameBufferController|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~3_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal3~1_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal3~2_combout\ & (\inst_Distribute|inst_FrameBufferController|Add2~12_combout\ 
-- $ (!\inst_Distribute|inst_FrameBufferController|divcnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~12_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(6),
	datac => \inst_Distribute|inst_FrameBufferController|Equal3~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal3~2_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~3_combout\);

-- Location: LCCOMB_X18_Y14_N0
\inst_Distribute|inst_FrameBufferController|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~0_combout\ = (\inst_Distribute|inst_FrameBufferController|Add2~8_combout\ & (\inst_Distribute|inst_FrameBufferController|divcnt\(4) & (\inst_Distribute|inst_FrameBufferController|Add2~10_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(5))))) # (!\inst_Distribute|inst_FrameBufferController|Add2~8_combout\ & (!\inst_Distribute|inst_FrameBufferController|divcnt\(4) & (\inst_Distribute|inst_FrameBufferController|Add2~10_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|divcnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Add2~10_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|divcnt\(5),
	datad => \inst_Distribute|inst_FrameBufferController|divcnt\(4),
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y14_N24
\inst_Distribute|inst_FrameBufferController|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal3~3_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal3~0_combout\ & (\inst_Distribute|inst_FrameBufferController|Add2~14_combout\ 
-- $ (!\inst_Distribute|inst_FrameBufferController|divcnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~14_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(7),
	datac => \inst_Distribute|inst_FrameBufferController|Equal3~3_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal3~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\);

-- Location: LCCOMB_X18_Y18_N10
\inst_Distribute|inst_FrameBufferController|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector4~1_combout\ = (\inst_Distribute|inst_FrameBufferController|Selector4~0_combout\) # ((\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ & 
-- ((!\inst_Distribute|inst_FrameBufferController|Equal3~4_combout\) # (!\inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Selector4~0_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector4~1_combout\);

-- Location: FF_X18_Y18_N11
\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\);

-- Location: LCCOMB_X18_Y18_N12
\inst_Distribute|inst_FrameBufferController|oldtiming~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|oldtiming~0_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ & (\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ & ((\inst_Distribute|inst_FrameBufferController|oldtiming~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datac => \inst_Distribute|inst_FrameBufferController|oldtiming~q\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|oldtiming~0_combout\);

-- Location: FF_X18_Y18_N13
\inst_Distribute|inst_FrameBufferController|oldtiming\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|oldtiming~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|oldtiming~q\);

-- Location: LCCOMB_X18_Y18_N4
\inst_Distribute|inst_FrameBufferController|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector3~4_combout\ = (\inst_Distribute|inst_FrameBufferController|oldtiming~q\ & (\inst_Distribute|inst_FrameBufferController|Equal3~4_combout\ & 
-- (!\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|oldtiming~q\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector3~4_combout\);

-- Location: LCCOMB_X18_Y18_N30
\inst_Distribute|inst_FrameBufferController|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector2~0_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\) # ((\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ & 
-- (\inst_Distribute|inst_FrameBufferController|Equal3~4_combout\ & \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector2~0_combout\);

-- Location: LCCOMB_X18_Y18_N24
\inst_Distribute|inst_FrameBufferController|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector2~1_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ & ((\inst_Distribute|inst_FrameBufferController|Selector2~0_combout\) # 
-- ((\inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ & \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\)))) # (!\inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ & ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Selector2~0_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector2~1_combout\);

-- Location: FF_X18_Y18_N25
\inst_Distribute|inst_FrameBufferController|ReadState.Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\);

-- Location: LCCOMB_X18_Y18_N18
\inst_Distribute|inst_FrameBufferController|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector3~3_combout\ = (\inst_Distribute|inst_FrameBufferController|Selector3~2_combout\) # ((!\inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ & 
-- ((\inst_Distribute|inst_FrameBufferController|Selector3~4_combout\) # (\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Selector3~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Selector3~4_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector3~3_combout\);

-- Location: FF_X18_Y18_N19
\inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\);

-- Location: LCCOMB_X17_Y18_N24
\inst_Distribute|inst_FrameBufferController|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\) # (\inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\,
	combout => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\);

-- Location: FF_X17_Y18_N7
\inst_Distribute|inst_FrameBufferController|bytecnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[0]~9_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(0));

-- Location: LCCOMB_X17_Y18_N8
\inst_Distribute|inst_FrameBufferController|bytecnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[1]~11_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(1) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\)) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(1) & 
-- ((\inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\ = CARRY((!\inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[0]~10\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[1]~11_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\);

-- Location: FF_X17_Y18_N9
\inst_Distribute|inst_FrameBufferController|bytecnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[1]~11_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(1));

-- Location: LCCOMB_X17_Y18_N10
\inst_Distribute|inst_FrameBufferController|bytecnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[2]~13_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(2) & (\inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|bytecnt\(2) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\ = CARRY((\inst_Distribute|inst_FrameBufferController|bytecnt\(2) & !\inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[1]~12\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[2]~13_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\);

-- Location: FF_X17_Y18_N11
\inst_Distribute|inst_FrameBufferController|bytecnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[2]~13_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(2));

-- Location: LCCOMB_X17_Y18_N12
\inst_Distribute|inst_FrameBufferController|bytecnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[3]~15_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(3) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\)) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(3) & 
-- ((\inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\ = CARRY((!\inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\) # (!\inst_Distribute|inst_FrameBufferController|bytecnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[2]~14\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[3]~15_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\);

-- Location: FF_X17_Y18_N13
\inst_Distribute|inst_FrameBufferController|bytecnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[3]~15_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(3));

-- Location: LCCOMB_X17_Y18_N14
\inst_Distribute|inst_FrameBufferController|bytecnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|bytecnt[4]~17_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(4) & (\inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|bytecnt\(4) & (!\inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\ = CARRY((\inst_Distribute|inst_FrameBufferController|bytecnt\(4) & !\inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|bytecnt[3]~16\,
	combout => \inst_Distribute|inst_FrameBufferController|bytecnt[4]~17_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|bytecnt[4]~18\);

-- Location: FF_X17_Y18_N15
\inst_Distribute|inst_FrameBufferController|bytecnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[4]~17_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(4));

-- Location: FF_X17_Y18_N17
\inst_Distribute|inst_FrameBufferController|bytecnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|bytecnt[5]~19_combout\,
	ena => \inst_Distribute|inst_FrameBufferController|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|bytecnt\(5));

-- Location: LCCOMB_X17_Y18_N2
\inst_Distribute|inst_FrameBufferController|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\ = (\inst_Distribute|inst_FrameBufferController|bytecnt\(5) & (\inst_Distribute|inst_FrameBufferController|bytecnt\(7) & (\inst_Distribute|inst_FrameBufferController|bytecnt\(4) & 
-- \inst_Distribute|inst_FrameBufferController|bytecnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|bytecnt\(5),
	datab => \inst_Distribute|inst_FrameBufferController|bytecnt\(7),
	datac => \inst_Distribute|inst_FrameBufferController|bytecnt\(4),
	datad => \inst_Distribute|inst_FrameBufferController|bytecnt\(6),
	combout => \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y18_N20
\inst_Distribute|inst_FrameBufferController|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal2~1_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal2~0_combout\ & \inst_Distribute|inst_FrameBufferController|bytecnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal2~1_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal2~0_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|bytecnt\(8),
	combout => \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\);

-- Location: LCCOMB_X14_Y18_N12
\inst_Distribute|inst_FrameBufferController|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector13~0_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & (!\inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ & 
-- ((\inst_Distribute|inst_FrameBufferController|byte_in_s~q\)))) # (!\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & (((\inst_Distribute|inst_FrameBufferController|rdreq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector13~0_combout\);

-- Location: LCCOMB_X14_Y18_N26
\inst_Distribute|inst_FrameBufferController|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector13~1_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\ & (((\inst_Distribute|inst_FrameBufferController|Selector13~0_combout\)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\ & (((\inst_Distribute|inst_FrameBufferController|byte_in_s~q\)) # (!\inst_Distribute|inst_FrameBufferController|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal1~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	datac => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datad => \inst_Distribute|inst_FrameBufferController|Selector13~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector13~1_combout\);

-- Location: FF_X14_Y18_N27
\inst_Distribute|inst_FrameBufferController|byte_in_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\);

-- Location: LCCOMB_X12_Y14_N6
\inst_Distribute|inst_CommandReader|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector4~0_combout\ = (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ & (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & \inst_Distribute|inst_FrameBufferController|byte_in_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector4~0_combout\);

-- Location: LCCOMB_X12_Y14_N28
\inst_Distribute|inst_CommandReader|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector1~0_combout\ = (\inst_Distribute|inst_CommandReader|Selector4~0_combout\) # ((\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & ((\inst_Distribute|inst_CommandReader|Equal0~1_combout\) # 
-- (!\inst_Distribute|inst_FrameBufferController|byte_in_s~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector4~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datad => \inst_Distribute|inst_CommandReader|Equal0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Selector1~0_combout\);

-- Location: FF_X12_Y14_N29
\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\);

-- Location: LCCOMB_X12_Y14_N2
\inst_Distribute|inst_CommandReader|byteCount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\ = (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & ((\inst_Distribute|inst_FrameBufferController|byte_in_s~q\) # 
-- ((!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & !\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\);

-- Location: FF_X13_Y14_N9
\inst_Distribute|inst_CommandReader|byteCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[1]~10_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(1));

-- Location: LCCOMB_X13_Y14_N10
\inst_Distribute|inst_CommandReader|byteCount[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[2]~12_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|byteCount[1]~11\ $ (GND))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- (!\inst_Distribute|inst_CommandReader|byteCount[1]~11\ & VCC))
-- \inst_Distribute|inst_CommandReader|byteCount[2]~13\ = CARRY((\inst_Distribute|inst_CommandReader|byteCount\(2) & !\inst_Distribute|inst_CommandReader|byteCount[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[1]~11\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[2]~12_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[2]~13\);

-- Location: FF_X13_Y14_N11
\inst_Distribute|inst_CommandReader|byteCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[2]~12_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(2));

-- Location: LCCOMB_X13_Y14_N12
\inst_Distribute|inst_CommandReader|byteCount[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[3]~14_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(3) & (!\inst_Distribute|inst_CommandReader|byteCount[2]~13\)) # (!\inst_Distribute|inst_CommandReader|byteCount\(3) & 
-- ((\inst_Distribute|inst_CommandReader|byteCount[2]~13\) # (GND)))
-- \inst_Distribute|inst_CommandReader|byteCount[3]~15\ = CARRY((!\inst_Distribute|inst_CommandReader|byteCount[2]~13\) # (!\inst_Distribute|inst_CommandReader|byteCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[2]~13\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[3]~14_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[3]~15\);

-- Location: FF_X13_Y14_N13
\inst_Distribute|inst_CommandReader|byteCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[3]~14_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(3));

-- Location: LCCOMB_X13_Y14_N14
\inst_Distribute|inst_CommandReader|byteCount[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[4]~16_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_CommandReader|byteCount[3]~15\ $ (GND))) # (!\inst_Distribute|inst_CommandReader|byteCount\(4) & 
-- (!\inst_Distribute|inst_CommandReader|byteCount[3]~15\ & VCC))
-- \inst_Distribute|inst_CommandReader|byteCount[4]~17\ = CARRY((\inst_Distribute|inst_CommandReader|byteCount\(4) & !\inst_Distribute|inst_CommandReader|byteCount[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[3]~15\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[4]~16_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[4]~17\);

-- Location: FF_X13_Y14_N15
\inst_Distribute|inst_CommandReader|byteCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[4]~16_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(4));

-- Location: LCCOMB_X13_Y14_N16
\inst_Distribute|inst_CommandReader|byteCount[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|byteCount[5]~18_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(5) & (!\inst_Distribute|inst_CommandReader|byteCount[4]~17\)) # (!\inst_Distribute|inst_CommandReader|byteCount\(5) & 
-- ((\inst_Distribute|inst_CommandReader|byteCount[4]~17\) # (GND)))
-- \inst_Distribute|inst_CommandReader|byteCount[5]~19\ = CARRY((!\inst_Distribute|inst_CommandReader|byteCount[4]~17\) # (!\inst_Distribute|inst_CommandReader|byteCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_CommandReader|byteCount[4]~17\,
	combout => \inst_Distribute|inst_CommandReader|byteCount[5]~18_combout\,
	cout => \inst_Distribute|inst_CommandReader|byteCount[5]~19\);

-- Location: FF_X13_Y14_N17
\inst_Distribute|inst_CommandReader|byteCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[5]~18_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(5));

-- Location: FF_X13_Y14_N19
\inst_Distribute|inst_CommandReader|byteCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[6]~20_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(6));

-- Location: LCCOMB_X13_Y14_N26
\inst_Distribute|inst_CommandReader|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal0~0_combout\ = (((!\inst_Distribute|inst_CommandReader|byteCount\(2)) # (!\inst_Distribute|inst_CommandReader|byteCount\(1))) # (!\inst_Distribute|inst_CommandReader|byteCount\(5))) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(5),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(2),
	combout => \inst_Distribute|inst_CommandReader|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y14_N4
\inst_Distribute|inst_CommandReader|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Equal0~1_combout\ = (((\inst_Distribute|inst_CommandReader|Equal0~0_combout\) # (!\inst_Distribute|inst_CommandReader|byteCount\(7))) # (!\inst_Distribute|inst_CommandReader|Equal1~1_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(6),
	datab => \inst_Distribute|inst_CommandReader|Equal1~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|Equal0~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(7),
	combout => \inst_Distribute|inst_CommandReader|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y14_N16
\inst_Distribute|inst_CommandReader|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector3~0_combout\ = (!\inst_Distribute|inst_CommandReader|Equal0~1_combout\ & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\ & \inst_Distribute|inst_FrameBufferController|byte_in_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal0~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector3~0_combout\);

-- Location: FF_X12_Y14_N17
\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\);

-- Location: LCCOMB_X12_Y14_N14
\inst_Distribute|inst_CommandReader|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector0~0_combout\ = (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & ((\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\) # ((\inst_Distribute|inst_FrameBufferController|byte_in_s~q\ & 
-- \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datab => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datad => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|Selector0~0_combout\);

-- Location: FF_X12_Y14_N15
\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\);

-- Location: LCCOMB_X13_Y14_N30
\inst_Distribute|inst_CommandReader|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector19~0_combout\ = (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & (((!\inst_Distribute|inst_CommandReader|Equal0~1_combout\)))) # (!\inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\ & 
-- (((!\inst_Distribute|inst_FrameBufferController|byte_in_s~q\)) # (!\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATIdle~q\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|Equal0~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector19~0_combout\);

-- Location: FF_X13_Y14_N7
\inst_Distribute|inst_CommandReader|byteCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|byteCount[0]~8_combout\,
	sclr => \inst_Distribute|inst_CommandReader|Selector19~0_combout\,
	ena => \inst_Distribute|inst_CommandReader|byteCount[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|byteCount\(0));

-- Location: LCCOMB_X16_Y12_N24
\inst_Distribute|inst_CommandReader|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder1~2_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder1~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|Decoder1~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder1~2_combout\);

-- Location: LCCOMB_X16_Y12_N12
\inst_Distribute|inst_CommandReader|divider_reg[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|divider_reg[6]~1_combout\ = (\inst_Distribute|inst_CommandReader|Decoder1~2_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder1~2_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|divider_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_reg\(6),
	datad => \inst_Distribute|inst_CommandReader|Decoder1~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|divider_reg[6]~1_combout\);

-- Location: FF_X16_Y12_N13
\inst_Distribute|inst_CommandReader|divider_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|divider_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_reg\(6));

-- Location: FF_X17_Y12_N13
\inst_Distribute|inst_CommandReader|divider_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|divider_reg\(6),
	sload => VCC,
	ena => \inst_Distribute|inst_CommandReader|divider_s[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|divider_s\(6));

-- Location: LCCOMB_X18_Y14_N26
\inst_Distribute|inst_FrameBufferController|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal3~5_combout\ = (\inst_Distribute|inst_FrameBufferController|Add2~12_combout\ & (\inst_Distribute|inst_FrameBufferController|divcnt\(6) & (\inst_Distribute|inst_FrameBufferController|divcnt\(7) $ 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~14_combout\)))) # (!\inst_Distribute|inst_FrameBufferController|Add2~12_combout\ & (!\inst_Distribute|inst_FrameBufferController|divcnt\(6) & (\inst_Distribute|inst_FrameBufferController|divcnt\(7) $ 
-- (!\inst_Distribute|inst_FrameBufferController|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Add2~12_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|divcnt\(6),
	datac => \inst_Distribute|inst_FrameBufferController|divcnt\(7),
	datad => \inst_Distribute|inst_FrameBufferController|Add2~14_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal3~5_combout\);

-- Location: LCCOMB_X18_Y18_N22
\inst_Distribute|inst_FrameBufferController|ReadState.Init~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~8_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\ & 
-- (((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\ & (!\inst_Distribute|inst_FrameBufferController|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datad => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~8_combout\);

-- Location: LCCOMB_X17_Y18_N26
\inst_Distribute|inst_FrameBufferController|ReadState.Init~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~3_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\ & \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~3_combout\);

-- Location: LCCOMB_X18_Y18_N2
\inst_Distribute|inst_FrameBufferController|ReadState.Init~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~4_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~3_combout\ & ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~8_combout\) # 
-- ((!\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\ & \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Init~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~3_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~4_combout\);

-- Location: LCCOMB_X18_Y18_N28
\inst_Distribute|inst_FrameBufferController|ReadState.Init~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~5_combout\ = ((\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\) # ((!\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\) # 
-- (!\inst_Distribute|inst_FrameBufferController|Equal3~1_combout\))) # (!\inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|divcnt[7]~8_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal3~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~5_combout\);

-- Location: LCCOMB_X18_Y14_N20
\inst_Distribute|inst_FrameBufferController|ReadState.Init~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~6_combout\ = ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~5_combout\) # (!\inst_Distribute|inst_FrameBufferController|Equal3~0_combout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|Equal3~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~5_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal3~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~6_combout\);

-- Location: LCCOMB_X14_Y18_N8
\inst_Distribute|inst_FrameBufferController|ReadState.Init~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|ReadState.Init~7_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~2_combout\) # ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~4_combout\ & 
-- ((\inst_Distribute|inst_FrameBufferController|ReadState.Init~6_combout\) # (!\inst_Distribute|inst_FrameBufferController|Equal3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Init~2_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal3~5_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Init~4_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.Init~6_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|ReadState.Init~7_combout\);

-- Location: FF_X14_Y18_N9
\inst_Distribute|inst_FrameBufferController|ReadState.Init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|ReadState.Init~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\);

-- Location: LCCOMB_X18_Y18_N14
\inst_Distribute|inst_FrameBufferController|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector23~2_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Init~q\) # (((!\inst_Distribute|inst_FrameBufferController|Equal2~2_combout\ & 
-- \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\)) # (!\inst_Distribute|inst_FrameBufferController|ReadState.Start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Init~q\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal2~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|ReadState.Start~q\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.ReadFIFO~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector23~2_combout\);

-- Location: LCCOMB_X18_Y18_N26
\inst_Distribute|inst_FrameBufferController|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector23~5_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\ & ((\inst_Distribute|inst_FrameBufferController|rdreq~q\) # ((\inst_Distribute|inst_FrameBufferController|oldtiming~q\ 
-- & !\inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|oldtiming~q\,
	datab => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datac => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \inst_Distribute|inst_FrameBufferController|ReadState.WaitFrame~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector23~5_combout\);

-- Location: LCCOMB_X18_Y18_N0
\inst_Distribute|inst_FrameBufferController|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector23~3_combout\ = (\inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\) # ((\inst_Distribute|inst_FrameBufferController|Selector23~5_combout\ & 
-- ((\inst_Distribute|inst_FrameBufferController|Equal3~4_combout\) # (\inst_Distribute|inst_FrameBufferController|rdreq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ReadState.Idle~q\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal3~4_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Selector23~5_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector23~3_combout\);

-- Location: LCCOMB_X18_Y18_N16
\inst_Distribute|inst_FrameBufferController|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Selector23~4_combout\ = (\inst_Distribute|inst_FrameBufferController|rdreq~q\ & (((\inst_Distribute|inst_FrameBufferController|Selector23~2_combout\) # 
-- (\inst_Distribute|inst_FrameBufferController|Selector23~3_combout\)))) # (!\inst_Distribute|inst_FrameBufferController|rdreq~q\ & (!\inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ & 
-- ((\inst_Distribute|inst_FrameBufferController|Selector23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Selector23~2_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datad => \inst_Distribute|inst_FrameBufferController|Selector23~3_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Selector23~4_combout\);

-- Location: FF_X18_Y18_N17
\inst_Distribute|inst_FrameBufferController|rdreq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Selector23~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|rdreq~q\);

-- Location: LCCOMB_X21_Y20_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\ = (\inst_Distribute|inst_FrameBufferController|sclr~q\) # 
-- (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ (((\inst_Distribute|inst_FrameBufferController|rdreq~q\ & \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datab => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datac => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\);

-- Location: FF_X21_Y19_N3
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y19_N4
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y19_N5
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y19_N6
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y19_N7
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y19_N8
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y19_N9
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y19_N10
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y19_N11
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y19_N12
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # (GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ = CARRY((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\);

-- Location: FF_X21_Y19_N13
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y19_N14
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & ((VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) $ (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\);

-- Location: FF_X21_Y19_N15
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6));

-- Location: LCCOMB_X21_Y19_N16
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7)) # ((GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ = 
-- CARRY((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) $ (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datab => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\);

-- Location: FF_X21_Y19_N17
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7));

-- Location: LCCOMB_X21_Y19_N18
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\);

-- Location: FF_X21_Y19_N19
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8));

-- Location: LCCOMB_X21_Y19_N20
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9)) # (GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ = CARRY((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\);

-- Location: FF_X21_Y19_N21
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9));

-- Location: LCCOMB_X21_Y19_N22
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\);

-- Location: FF_X21_Y19_N23
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10));

-- Location: LCCOMB_X21_Y19_N24
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) $ (((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\) # (VCC))))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11)) # (GND))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ = CARRY((\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\);

-- Location: FF_X21_Y19_N25
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11));

-- Location: LCCOMB_X21_Y19_N26
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & 
-- (((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & VCC)))) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) $ (((VCC) # (!\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\)))))
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ = 
-- CARRY((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ $ 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\,
	cout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\);

-- Location: FF_X21_Y19_N27
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12));

-- Location: LCCOMB_X21_Y20_N2
\inst_Distribute|inst_FrameBufferController|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\ = (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	combout => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\);

-- Location: LCCOMB_X17_Y17_N0
\inst_Distribute|inst_FrameBufferController|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\ = (\inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\ & 
-- !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	combout => \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\);

-- Location: LCCOMB_X12_Y8_N0
\inst_Distribute|inst_FrameBufferController|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~0_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(2) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(3) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(1) & 
-- \inst_Distribute|inst_FrameBufferController|sclrcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(2),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(3),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(1),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(0),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~0_combout\);

-- Location: LCCOMB_X12_Y7_N26
\inst_Distribute|inst_FrameBufferController|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~3_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(12) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(13) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(15) & 
-- \inst_Distribute|inst_FrameBufferController|sclrcnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(12),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(13),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(15),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(14),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~3_combout\);

-- Location: LCCOMB_X12_Y8_N4
\inst_Distribute|inst_FrameBufferController|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~2_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(10) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(11) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(8) & 
-- !\inst_Distribute|inst_FrameBufferController|sclrcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(10),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(11),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(8),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(9),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~2_combout\);

-- Location: LCCOMB_X12_Y8_N2
\inst_Distribute|inst_FrameBufferController|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~1_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(6) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(7) & (\inst_Distribute|inst_FrameBufferController|sclrcnt\(4) & 
-- \inst_Distribute|inst_FrameBufferController|sclrcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(6),
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(7),
	datac => \inst_Distribute|inst_FrameBufferController|sclrcnt\(4),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(5),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~1_combout\);

-- Location: LCCOMB_X13_Y8_N16
\inst_Distribute|inst_FrameBufferController|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal4~0_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal4~3_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|Equal4~2_combout\ & \inst_Distribute|inst_FrameBufferController|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal4~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal4~3_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal4~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal4~1_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\);

-- Location: LCCOMB_X13_Y7_N12
\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\ = ((\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal4~5_combout\ & 
-- \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\))) # (!\inst_Distribute|inst_FrameBufferController|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~81_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal4~5_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal0~3_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\);

-- Location: FF_X12_Y8_N7
\inst_Distribute|inst_FrameBufferController|sclrcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~28_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(0));

-- Location: LCCOMB_X12_Y8_N8
\inst_Distribute|inst_FrameBufferController|sclrcnt[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~31_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(1) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(1) & 
-- ((\inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(1),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[0]~29\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~31_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\);

-- Location: FF_X12_Y8_N9
\inst_Distribute|inst_FrameBufferController|sclrcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~31_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(1));

-- Location: LCCOMB_X12_Y8_N10
\inst_Distribute|inst_FrameBufferController|sclrcnt[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~33_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(2) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(2) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(2) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(2),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[1]~32\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~33_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\);

-- Location: FF_X12_Y8_N11
\inst_Distribute|inst_FrameBufferController|sclrcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~33_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(2));

-- Location: LCCOMB_X12_Y8_N12
\inst_Distribute|inst_FrameBufferController|sclrcnt[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~35_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(3) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(3) & 
-- ((\inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(3),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[2]~34\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~35_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\);

-- Location: FF_X12_Y8_N13
\inst_Distribute|inst_FrameBufferController|sclrcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~35_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(3));

-- Location: LCCOMB_X12_Y8_N14
\inst_Distribute|inst_FrameBufferController|sclrcnt[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~37_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(4) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(4) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(4) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(4),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[3]~36\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~37_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\);

-- Location: FF_X12_Y8_N15
\inst_Distribute|inst_FrameBufferController|sclrcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~37_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(4));

-- Location: LCCOMB_X12_Y8_N16
\inst_Distribute|inst_FrameBufferController|sclrcnt[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~39_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(5) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(5) & 
-- ((\inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(5),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[4]~38\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~39_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\);

-- Location: FF_X12_Y8_N17
\inst_Distribute|inst_FrameBufferController|sclrcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~39_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(5));

-- Location: LCCOMB_X12_Y8_N18
\inst_Distribute|inst_FrameBufferController|sclrcnt[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~41_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(6) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(6) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(6) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(6),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[5]~40\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~41_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\);

-- Location: FF_X12_Y8_N19
\inst_Distribute|inst_FrameBufferController|sclrcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~41_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(6));

-- Location: LCCOMB_X12_Y8_N20
\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~43_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(7) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(7) & 
-- ((\inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(7),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[6]~42\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~43_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\);

-- Location: FF_X12_Y8_N21
\inst_Distribute|inst_FrameBufferController|sclrcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~43_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(7));

-- Location: LCCOMB_X12_Y8_N22
\inst_Distribute|inst_FrameBufferController|sclrcnt[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~45_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(8) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(8) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(8) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(8),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~44\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~45_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\);

-- Location: FF_X12_Y8_N23
\inst_Distribute|inst_FrameBufferController|sclrcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~45_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(8));

-- Location: LCCOMB_X12_Y8_N24
\inst_Distribute|inst_FrameBufferController|sclrcnt[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~47_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(9) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(9) & 
-- ((\inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(9),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[8]~46\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~47_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\);

-- Location: FF_X12_Y8_N25
\inst_Distribute|inst_FrameBufferController|sclrcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~47_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(9));

-- Location: LCCOMB_X12_Y8_N26
\inst_Distribute|inst_FrameBufferController|sclrcnt[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~49_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(10) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(10) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(10) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(10),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[9]~48\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~49_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\);

-- Location: FF_X12_Y8_N27
\inst_Distribute|inst_FrameBufferController|sclrcnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~49_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(10));

-- Location: LCCOMB_X12_Y8_N28
\inst_Distribute|inst_FrameBufferController|sclrcnt[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~51_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(11) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(11) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(11),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[10]~50\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~51_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\);

-- Location: FF_X12_Y8_N29
\inst_Distribute|inst_FrameBufferController|sclrcnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~51_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(11));

-- Location: LCCOMB_X12_Y8_N30
\inst_Distribute|inst_FrameBufferController|sclrcnt[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~53_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(12) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(12) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(12) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(12),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[11]~52\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~53_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\);

-- Location: FF_X12_Y8_N31
\inst_Distribute|inst_FrameBufferController|sclrcnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~53_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(12));

-- Location: LCCOMB_X12_Y7_N0
\inst_Distribute|inst_FrameBufferController|sclrcnt[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~55_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(13) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(13) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(13),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[12]~54\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~55_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\);

-- Location: FF_X12_Y7_N1
\inst_Distribute|inst_FrameBufferController|sclrcnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~55_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(13));

-- Location: LCCOMB_X12_Y7_N2
\inst_Distribute|inst_FrameBufferController|sclrcnt[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~57_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(14) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(14) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(14) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(14),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[13]~56\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~57_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\);

-- Location: FF_X12_Y7_N3
\inst_Distribute|inst_FrameBufferController|sclrcnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~57_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(14));

-- Location: LCCOMB_X12_Y7_N4
\inst_Distribute|inst_FrameBufferController|sclrcnt[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~59_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(15) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(15) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(15),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[14]~58\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~59_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\);

-- Location: FF_X12_Y7_N5
\inst_Distribute|inst_FrameBufferController|sclrcnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~59_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(15));

-- Location: LCCOMB_X12_Y7_N6
\inst_Distribute|inst_FrameBufferController|sclrcnt[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~61_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(16) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(16) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(16) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(16),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[15]~60\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~61_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\);

-- Location: FF_X12_Y7_N7
\inst_Distribute|inst_FrameBufferController|sclrcnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~61_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(16));

-- Location: LCCOMB_X12_Y7_N8
\inst_Distribute|inst_FrameBufferController|sclrcnt[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~63_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(17) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(17) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(17),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[16]~62\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~63_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\);

-- Location: FF_X12_Y7_N9
\inst_Distribute|inst_FrameBufferController|sclrcnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~63_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(17));

-- Location: LCCOMB_X12_Y7_N10
\inst_Distribute|inst_FrameBufferController|sclrcnt[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~65_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(18) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(18) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(18) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(18),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[17]~64\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~65_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\);

-- Location: FF_X12_Y7_N11
\inst_Distribute|inst_FrameBufferController|sclrcnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~65_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(18));

-- Location: LCCOMB_X12_Y7_N12
\inst_Distribute|inst_FrameBufferController|sclrcnt[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~67_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(19) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(19) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclrcnt\(19),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[18]~66\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~67_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\);

-- Location: FF_X12_Y7_N13
\inst_Distribute|inst_FrameBufferController|sclrcnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~67_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(19));

-- Location: LCCOMB_X12_Y7_N14
\inst_Distribute|inst_FrameBufferController|sclrcnt[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~69_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(20) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(20) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(20) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(20),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[19]~68\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~69_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\);

-- Location: FF_X12_Y7_N15
\inst_Distribute|inst_FrameBufferController|sclrcnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~69_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(20));

-- Location: LCCOMB_X12_Y7_N16
\inst_Distribute|inst_FrameBufferController|sclrcnt[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~71_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(21) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(21) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(21),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[20]~70\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~71_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\);

-- Location: FF_X12_Y7_N17
\inst_Distribute|inst_FrameBufferController|sclrcnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~71_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(21));

-- Location: LCCOMB_X12_Y7_N18
\inst_Distribute|inst_FrameBufferController|sclrcnt[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~73_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(22) & (\inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\ $ (GND))) # 
-- (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(22) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\ & VCC))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\ = CARRY((\inst_Distribute|inst_FrameBufferController|sclrcnt\(22) & !\inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(22),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[21]~72\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~73_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\);

-- Location: FF_X12_Y7_N19
\inst_Distribute|inst_FrameBufferController|sclrcnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~73_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(22));

-- Location: LCCOMB_X12_Y7_N20
\inst_Distribute|inst_FrameBufferController|sclrcnt[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~75_combout\ = (\inst_Distribute|inst_FrameBufferController|sclrcnt\(23) & (!\inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\)) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(23) 
-- & ((\inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\) # (GND)))
-- \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\ = CARRY((!\inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\) # (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(23),
	datad => VCC,
	cin => \inst_Distribute|inst_FrameBufferController|sclrcnt[22]~74\,
	combout => \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~75_combout\,
	cout => \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~76\);

-- Location: FF_X12_Y7_N21
\inst_Distribute|inst_FrameBufferController|sclrcnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[23]~75_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(23));

-- Location: FF_X12_Y7_N23
\inst_Distribute|inst_FrameBufferController|sclrcnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|sclrcnt[24]~77_combout\,
	sclr => \inst_Distribute|inst_FrameBufferController|sclrcnt[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclrcnt\(24));

-- Location: LCCOMB_X13_Y7_N10
\inst_Distribute|inst_FrameBufferController|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~7_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclrcnt\(24) & \inst_Distribute|inst_FrameBufferController|sclrcnt\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|sclrcnt\(24),
	datad => \inst_Distribute|inst_FrameBufferController|sclrcnt\(25),
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~7_combout\);

-- Location: LCCOMB_X13_Y7_N24
\inst_Distribute|inst_FrameBufferController|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|Equal4~8_combout\ = (\inst_Distribute|inst_FrameBufferController|Equal4~7_combout\ & (\inst_Distribute|inst_FrameBufferController|Equal4~6_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|Equal4~5_combout\ & \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|Equal4~7_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|Equal4~6_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|Equal4~5_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|Equal4~4_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|Equal4~8_combout\);

-- Location: FF_X13_Y7_N25
\inst_Distribute|inst_FrameBufferController|sclr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|Equal4~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|sclr~q\);

-- Location: LCCOMB_X21_Y20_N22
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\);

-- Location: LCCOMB_X21_Y19_N30
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\);

-- Location: LCCOMB_X21_Y20_N18
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X21_Y20_N4
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (\inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\ = (!\inst_Distribute|inst_FrameBufferController|sclr~q\ & (!\inst_Distribute|inst_FrameBufferController|rdreq~q\ & 
-- ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	datab => \inst_Distribute|inst_FrameBufferController|rdreq~q\,
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\);

-- Location: FF_X21_Y20_N13
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X21_Y20_N30
\inst_Distribute|inst_FrameBufferController|wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\ = (\inst_ParallelReceiver|tg_rd_s~q\ & !\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_ParallelReceiver|tg_rd_s~q\,
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst_Distribute|inst_FrameBufferController|wrreq~0_combout\);

-- Location: LCCOMB_X21_Y19_N28
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\ = 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) $ 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	cin => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\,
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\);

-- Location: FF_X21_Y19_N29
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\,
	asdata => \~GND~combout\,
	sload => \inst_Distribute|inst_FrameBufferController|sclr~q\,
	ena => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13));

-- Location: LCCOMB_X16_Y20_N26
\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & 
-- \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	combout => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: FF_X16_Y20_N27
\inst_Distribute|inst_FrameBufferController|ready_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_FrameBufferController|ready_s~q\);

-- Location: IOIBUF_X3_Y24_N1
\RXF_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RXF_N,
	o => \RXF_N~input_o\);

-- Location: LCCOMB_X8_Y20_N8
\inst_ParallelReceiver|rxf_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|rxf_reg~0_combout\ = !\RXF_N~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RXF_N~input_o\,
	combout => \inst_ParallelReceiver|rxf_reg~0_combout\);

-- Location: FF_X8_Y20_N9
\inst_ParallelReceiver|rxf_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|rxf_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|rxf_reg~q\);

-- Location: LCCOMB_X16_Y20_N22
\inst_ParallelReceiver|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|Mux2~0_combout\ = (!\inst_ParallelReceiver|rd_state\(0) & ((\inst_ParallelReceiver|rd_state\(1)) # ((!\inst_Distribute|inst_FrameBufferController|ready_s~q\ & \inst_ParallelReceiver|rxf_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|ready_s~q\,
	datab => \inst_ParallelReceiver|rd_state\(1),
	datac => \inst_ParallelReceiver|rd_state\(0),
	datad => \inst_ParallelReceiver|rxf_reg~q\,
	combout => \inst_ParallelReceiver|Mux2~0_combout\);

-- Location: FF_X16_Y20_N23
\inst_ParallelReceiver|rd_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|rd_state\(0));

-- Location: LCCOMB_X16_Y20_N24
\inst_ParallelReceiver|rd_n_s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|rd_n_s~0_combout\ = (!\inst_ParallelReceiver|rd_state\(0) & ((\inst_ParallelReceiver|rd_state\(1)) # ((\inst_Distribute|inst_FrameBufferController|ready_s~q\) # (!\inst_ParallelReceiver|rxf_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_ParallelReceiver|rd_state\(0),
	datab => \inst_ParallelReceiver|rd_state\(1),
	datac => \inst_Distribute|inst_FrameBufferController|ready_s~q\,
	datad => \inst_ParallelReceiver|rxf_reg~q\,
	combout => \inst_ParallelReceiver|rd_n_s~0_combout\);

-- Location: LCCOMB_X16_Y20_N0
\inst_ParallelReceiver|rd_n_s~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_ParallelReceiver|rd_n_s~1_combout\ = (!\inst_ParallelReceiver|rd_n_s~0_combout\ & ((\inst_ParallelReceiver|rd_n_s~q\) # (!\inst_ParallelReceiver|rd_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_ParallelReceiver|rd_state\(0),
	datab => \inst_ParallelReceiver|rd_n_s~0_combout\,
	datac => \inst_ParallelReceiver|rd_n_s~q\,
	combout => \inst_ParallelReceiver|rd_n_s~1_combout\);

-- Location: FF_X16_Y20_N1
\inst_ParallelReceiver|rd_n_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_ParallelReceiver|rd_n_s~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_ParallelReceiver|rd_n_s~q\);

-- Location: LCCOMB_X12_Y14_N18
\inst_Distribute|inst_CommandReader|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector28~0_combout\ = (!\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\ & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|Equal1~3_combout\,
	combout => \inst_Distribute|inst_CommandReader|Selector28~0_combout\);

-- Location: LCCOMB_X12_Y14_N22
\inst_Distribute|inst_CommandReader|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector28~1_combout\ = (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & (((\inst_Distribute|inst_CommandReader|LessThan0~1_combout\) # (!\inst_Distribute|inst_FrameBufferController|byte_in_s~q\)) # 
-- (!\inst_Distribute|inst_CommandReader|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datab => \inst_Distribute|inst_CommandReader|Equal1~3_combout\,
	datac => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector28~1_combout\);

-- Location: LCCOMB_X12_Y14_N26
\inst_Distribute|inst_CommandReader|Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector28~2_combout\ = (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\) # (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datac => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadAmplitudes~q\,
	combout => \inst_Distribute|inst_CommandReader|Selector28~2_combout\);

-- Location: LCCOMB_X12_Y14_N24
\inst_Distribute|inst_CommandReader|Selector28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Selector28~3_combout\ = (\inst_Distribute|inst_CommandReader|Selector28~0_combout\) # ((\inst_Distribute|inst_CommandReader|rgbFlag~q\ & ((\inst_Distribute|inst_CommandReader|Selector28~1_combout\) # 
-- (\inst_Distribute|inst_CommandReader|Selector28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Selector28~0_combout\,
	datab => \inst_Distribute|inst_CommandReader|Selector28~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgbFlag~q\,
	datad => \inst_Distribute|inst_CommandReader|Selector28~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|Selector28~3_combout\);

-- Location: FF_X12_Y14_N25
\inst_Distribute|inst_CommandReader|rgbFlag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|Selector28~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgbFlag~q\);

-- Location: LCCOMB_X13_Y16_N28
\inst_Distribute|inst_CommandReader|rgb_en_s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_en_s~0_combout\ = (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\ & \inst_Distribute|inst_CommandReader|rgbFlag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	datad => \inst_Distribute|inst_CommandReader|rgbFlag~q\,
	combout => \inst_Distribute|inst_CommandReader|rgb_en_s~0_combout\);

-- Location: FF_X13_Y16_N29
\inst_Distribute|inst_CommandReader|rgb_en_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_en_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_en_s~q\);

-- Location: LCCOMB_X13_Y16_N24
\inst_Distribute|inst_GammaCorrection|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\ = (!\inst_Distribute|inst_GammaCorrection|state.Output~q\ & ((\inst_Distribute|inst_CommandReader|rgb_en_s~q\) # (\inst_Distribute|inst_GammaCorrection|state.Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_en_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\);

-- Location: FF_X13_Y16_N19
\inst_Distribute|inst_GammaCorrection|state.Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|state.Idle~q\);

-- Location: LCCOMB_X13_Y16_N16
\inst_Distribute|inst_GammaCorrection|state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|state~12_combout\ = (\inst_Distribute|inst_CommandReader|rgb_en_s~q\ & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_en_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|state~12_combout\);

-- Location: FF_X13_Y16_N17
\inst_Distribute|inst_GammaCorrection|state.Red\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|state.Red~q\);

-- Location: FF_X13_Y16_N9
\inst_Distribute|inst_GammaCorrection|state.Green\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|state.Green~q\);

-- Location: FF_X13_Y16_N7
\inst_Distribute|inst_GammaCorrection|state.Blue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|state.Blue~q\);

-- Location: FF_X13_Y16_N15
\inst_Distribute|inst_GammaCorrection|state.Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|state.Output~q\);

-- Location: LCCOMB_X14_Y16_N26
\inst_Distribute|inst_GammaCorrection|gammastart_s~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|gammastart_s~feeder_combout\ = \inst_Distribute|inst_GammaCorrection|state.Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|gammastart_s~feeder_combout\);

-- Location: LCCOMB_X13_Y16_N14
\inst_Distribute|inst_GammaCorrection|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Output~q\) # (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\);

-- Location: FF_X14_Y16_N27
\inst_Distribute|inst_GammaCorrection|gammastart_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|gammastart_s~feeder_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\);

-- Location: FF_X17_Y16_N7
\inst_Distribute|inst_CommandReader|t_aswap_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATDataSwap~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|t_aswap_s~q\);

-- Location: LCCOMB_X17_Y16_N20
\inst_CalibrationAndMapping|old_rgben~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|old_rgben~feeder_combout\ = \inst_Distribute|inst_GammaCorrection|gammastart_s~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|old_rgben~feeder_combout\);

-- Location: FF_X17_Y16_N21
\inst_CalibrationAndMapping|old_rgben\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|old_rgben~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|old_rgben~q\);

-- Location: LCCOMB_X17_Y16_N26
\inst_CalibrationAndMapping|a_swap_d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|a_swap_d~0_combout\ = (\inst_Distribute|inst_CommandReader|t_aswap_s~q\ & ((\inst_Distribute|inst_GammaCorrection|gammastart_s~q\) # (!\inst_CalibrationAndMapping|old_rgben~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datac => \inst_Distribute|inst_CommandReader|t_aswap_s~q\,
	datad => \inst_CalibrationAndMapping|old_rgben~q\,
	combout => \inst_CalibrationAndMapping|a_swap_d~0_combout\);

-- Location: FF_X17_Y16_N27
\inst_CalibrationAndMapping|a_swap_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|a_swap_d~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|a_swap_d~q\);

-- Location: FF_X17_Y16_N17
\inst_CalibrationAndMapping|a_swap_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|a_swap_d~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|a_swap_s~q\);

-- Location: LCCOMB_X17_Y16_N16
\inst_AllChannels|a_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|a_state~0_combout\ = \inst_CalibrationAndMapping|a_swap_s~q\ $ (\inst_AllChannels|a_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_CalibrationAndMapping|a_swap_s~q\,
	datad => \inst_AllChannels|a_state~q\,
	combout => \inst_AllChannels|a_state~0_combout\);

-- Location: FF_X17_Y16_N13
\inst_AllChannels|a_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_AllChannels|a_state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|a_state~q\);

-- Location: LCCOMB_X17_Y16_N30
\inst_AllChannels|a_wraddr[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|a_wraddr[8]~feeder_combout\ = \inst_AllChannels|a_state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|a_state~q\,
	combout => \inst_AllChannels|a_wraddr[8]~feeder_combout\);

-- Location: FF_X17_Y16_N31
\inst_AllChannels|a_wraddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|a_wraddr[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|a_wraddr\(8));

-- Location: LCCOMB_X18_Y16_N6
\inst_AllChannels|a_state_ff[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|a_state_ff[0]~feeder_combout\ = \inst_AllChannels|a_state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|a_state~q\,
	combout => \inst_AllChannels|a_state_ff[0]~feeder_combout\);

-- Location: FF_X18_Y16_N7
\inst_AllChannels|a_state_ff[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|a_state_ff[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|a_state_ff\(0));

-- Location: LCCOMB_X19_Y15_N4
\inst_AllChannels|a_state_ff[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|a_state_ff[1]~feeder_combout\ = \inst_AllChannels|a_state_ff\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|a_state_ff\(0),
	combout => \inst_AllChannels|a_state_ff[1]~feeder_combout\);

-- Location: FF_X19_Y15_N5
\inst_AllChannels|a_state_ff[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|a_state_ff[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|a_state_ff\(1));

-- Location: LCCOMB_X21_Y11_N2
\inst_AllChannels|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|Equal0~0_combout\ = (\inst_Counter|count_s\(8) & (\inst_Counter|count_s\(9) & (\inst_Counter|count_s\(6) & \inst_Counter|count_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|count_s\(8),
	datab => \inst_Counter|count_s\(9),
	datac => \inst_Counter|count_s\(6),
	datad => \inst_Counter|count_s\(7),
	combout => \inst_AllChannels|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y11_N4
\inst_AllChannels|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|Equal0~1_combout\ = (\inst_Counter|count_s\(0) & (\inst_Counter|count_s\(1) & (\inst_Counter|count_s\(2) & \inst_Counter|count_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Counter|count_s\(0),
	datab => \inst_Counter|count_s\(1),
	datac => \inst_Counter|count_s\(2),
	datad => \inst_Counter|count_s\(5),
	combout => \inst_AllChannels|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y11_N6
\inst_AllChannels|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|Equal0~2_combout\ = (\inst_AllChannels|Equal0~0_combout\ & (\inst_Counter|count_s\(3) & (\inst_AllChannels|Equal0~1_combout\ & \inst_Counter|count_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|Equal0~0_combout\,
	datab => \inst_Counter|count_s\(3),
	datac => \inst_AllChannels|Equal0~1_combout\,
	datad => \inst_Counter|count_s\(4),
	combout => \inst_AllChannels|Equal0~2_combout\);

-- Location: FF_X19_Y15_N29
\inst_AllChannels|a_state_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|a_state_ff\(1),
	sload => VCC,
	ena => \inst_AllChannels|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|a_state_n~q\);

-- Location: LCCOMB_X19_Y15_N28
\inst_AllChannels|a_state_n~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|a_state_n~_wirecell_combout\ = !\inst_AllChannels|a_state_n~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_AllChannels|a_state_n~q\,
	combout => \inst_AllChannels|a_state_n~_wirecell_combout\);

-- Location: M9K_X15_Y11_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y15_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y10_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y11_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y16_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y18_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y12_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y8_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y9_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y7_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y13_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y14_N0
\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	portadatain => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y17_N0
\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 7,
	data_interleave_width_in_bits => 1,
	init_file => "AmplitudeRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 224,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst_Counter|timing_ff1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	portadatain => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N14
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(0) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(0) & VCC))
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(0),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y15_N16
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) & 
-- (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(1),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y15_N18
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(2) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2) $ 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(2) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(2) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(2),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y15_N20
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) & 
-- (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(3),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y15_N22
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(4) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4) $ 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(4) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(4) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(4),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y15_N24
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) & 
-- (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y15_N26
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(6) $ 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(6)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(6) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X26_Y15_N27
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y11_N3
\inst_AllChannels|mux_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|count_s\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(6));

-- Location: FF_X23_Y11_N13
\inst_AllChannels|PulseWidthModulator_inst|count_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|mux_count\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8));

-- Location: FF_X22_Y11_N5
\inst_AllChannels|mux_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|count_s\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(5));

-- Location: FF_X23_Y11_N11
\inst_AllChannels|PulseWidthModulator_inst|count_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|mux_count\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7));

-- Location: FF_X26_Y15_N25
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y15_N23
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(4));

-- Location: LCCOMB_X22_Y11_N14
\inst_AllChannels|mux_count[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|mux_count[4]~feeder_combout\ = \inst_Counter|count_s\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(7),
	combout => \inst_AllChannels|mux_count[4]~feeder_combout\);

-- Location: FF_X22_Y11_N15
\inst_AllChannels|mux_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|mux_count[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(4));

-- Location: FF_X23_Y11_N9
\inst_AllChannels|PulseWidthModulator_inst|count_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|mux_count\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6));

-- Location: LCCOMB_X22_Y11_N16
\inst_AllChannels|mux_count[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|mux_count[3]~feeder_combout\ = \inst_Counter|count_s\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(6),
	combout => \inst_AllChannels|mux_count[3]~feeder_combout\);

-- Location: FF_X22_Y11_N17
\inst_AllChannels|mux_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|mux_count[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(3));

-- Location: FF_X23_Y11_N7
\inst_AllChannels|PulseWidthModulator_inst|count_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|mux_count\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5));

-- Location: FF_X26_Y15_N21
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(3));

-- Location: LCCOMB_X22_Y11_N26
\inst_AllChannels|mux_count[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|mux_count[2]~feeder_combout\ = \inst_Counter|count_s\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(5),
	combout => \inst_AllChannels|mux_count[2]~feeder_combout\);

-- Location: FF_X22_Y11_N27
\inst_AllChannels|mux_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|mux_count[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(2));

-- Location: FF_X23_Y11_N5
\inst_AllChannels|PulseWidthModulator_inst|count_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|mux_count\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4));

-- Location: FF_X26_Y15_N19
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(2));

-- Location: LCCOMB_X22_Y11_N12
\inst_AllChannels|mux_count[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|mux_count[1]~feeder_combout\ = \inst_Counter|count_s\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(4),
	combout => \inst_AllChannels|mux_count[1]~feeder_combout\);

-- Location: FF_X22_Y11_N13
\inst_AllChannels|mux_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|mux_count[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(1));

-- Location: LCCOMB_X22_Y11_N0
\inst_AllChannels|PulseWidthModulator_inst|count_d1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|count_d1[3]~feeder_combout\ = \inst_AllChannels|mux_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|mux_count\(1),
	combout => \inst_AllChannels|PulseWidthModulator_inst|count_d1[3]~feeder_combout\);

-- Location: FF_X22_Y11_N1
\inst_AllChannels|PulseWidthModulator_inst|count_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|count_d1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3));

-- Location: FF_X26_Y15_N17
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(1));

-- Location: LCCOMB_X21_Y11_N8
\inst_AllChannels|mux_count[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|mux_count[0]~feeder_combout\ = \inst_Counter|count_s\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(3),
	combout => \inst_AllChannels|mux_count[0]~feeder_combout\);

-- Location: FF_X21_Y11_N9
\inst_AllChannels|mux_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|mux_count[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|mux_count\(0));

-- Location: LCCOMB_X22_Y11_N10
\inst_AllChannels|PulseWidthModulator_inst|count_d1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|count_d1[2]~feeder_combout\ = \inst_AllChannels|mux_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|mux_count\(0),
	combout => \inst_AllChannels|PulseWidthModulator_inst|count_d1[2]~feeder_combout\);

-- Location: FF_X22_Y11_N11
\inst_AllChannels|PulseWidthModulator_inst|count_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|count_d1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2));

-- Location: FF_X26_Y15_N15
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y15_N0
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y15_N2
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y15_N4
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y15_N6
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y15_N8
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y15_N10
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y15_N12
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y15_N28
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y15_N29
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y17_N17
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y17_N15
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y17_N13
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y17_N11
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y17_N9
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y17_N7
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y17_N5
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y17_N4
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y17_N6
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y17_N8
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y17_N10
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y17_N12
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y17_N14
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y17_N16
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y15_N30
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:0:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan1~12_combout\,
	datab => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y15_N31
\inst_AllChannels|MuxPhases:0:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:0:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X30_Y15_N0
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(7) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(7) & VCC))
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(7),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X30_Y15_N2
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) & 
-- (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(8),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X30_Y15_N4
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(9) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9) $ 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(9) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(9) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(9),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X30_Y15_N6
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) & 
-- (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(10),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X30_Y15_N8
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(11) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11) $ 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(11) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(11) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(11),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X30_Y15_N10
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) & 
-- (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(12),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X30_Y15_N12
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(13) $ 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(13)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(13) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(13),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X30_Y15_N13
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(6));

-- Location: FF_X30_Y15_N11
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(5));

-- Location: FF_X30_Y15_N9
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(4));

-- Location: FF_X30_Y15_N7
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(3));

-- Location: FF_X30_Y15_N5
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(2));

-- Location: FF_X30_Y15_N3
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(1));

-- Location: FF_X30_Y15_N1
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X29_Y15_N16
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y15_N18
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y15_N20
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y15_N22
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y15_N24
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y15_N26
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y15_N28
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X30_Y15_N14
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X30_Y15_N15
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(7));

-- Location: FF_X30_Y15_N29
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(6));

-- Location: FF_X30_Y15_N27
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(5));

-- Location: FF_X30_Y15_N25
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(4));

-- Location: FF_X30_Y15_N23
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(3));

-- Location: FF_X30_Y15_N21
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(2));

-- Location: FF_X30_Y15_N19
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(1));

-- Location: FF_X30_Y15_N17
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X30_Y15_N16
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X30_Y15_N18
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X30_Y15_N20
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y15_N22
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y15_N24
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y15_N26
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y15_N28
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X29_Y15_N0
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:1:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X29_Y15_N1
\inst_AllChannels|MuxPhases:1:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:1:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X18_Y8_N12
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(14) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(14) & VCC))
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(14),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X18_Y8_N14
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) & 
-- (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) & ((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(15),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X18_Y8_N16
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(16) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16) $ 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(16) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(16) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(16),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X18_Y8_N18
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) & 
-- (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) & ((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(17),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X18_Y8_N20
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(18) $ 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(18)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(18) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(18),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X18_Y8_N22
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) & 
-- (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) & ((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(19),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X18_Y8_N24
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(20) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20) $ 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(20) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(20) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20) & 
-- !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(20),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X18_Y8_N25
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(6));

-- Location: FF_X18_Y8_N23
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(5));

-- Location: FF_X18_Y8_N21
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(4));

-- Location: FF_X18_Y8_N19
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(3));

-- Location: FF_X18_Y8_N17
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(2));

-- Location: FF_X18_Y8_N15
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(1));

-- Location: FF_X18_Y8_N13
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X17_Y8_N4
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X17_Y8_N6
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X17_Y8_N8
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X17_Y8_N10
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X17_Y8_N12
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X17_Y8_N14
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X17_Y8_N16
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X17_Y8_N31
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(6));

-- Location: FF_X17_Y8_N29
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(5));

-- Location: FF_X17_Y8_N27
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(4));

-- Location: FF_X17_Y8_N25
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(3));

-- Location: FF_X17_Y8_N23
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(2));

-- Location: FF_X17_Y8_N21
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(1));

-- Location: FF_X17_Y8_N19
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X17_Y8_N18
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X17_Y8_N20
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X17_Y8_N22
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X17_Y8_N24
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X17_Y8_N26
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X17_Y8_N28
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X17_Y8_N30
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\ & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X18_Y8_N26
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X18_Y8_N27
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(7));

-- Location: LCCOMB_X17_Y8_N0
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\ & (!\inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|end_count\(7),
	combout => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X17_Y8_N1
\inst_AllChannels|MuxPhases:2:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:2:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X31_Y12_N31
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(6));

-- Location: FF_X31_Y12_N29
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(5));

-- Location: FF_X31_Y12_N27
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(4));

-- Location: FF_X31_Y12_N25
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(3));

-- Location: FF_X31_Y12_N23
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(2));

-- Location: FF_X31_Y12_N21
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(1));

-- Location: FF_X31_Y12_N19
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X31_Y12_N18
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X31_Y12_N20
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X31_Y12_N22
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X31_Y12_N24
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X31_Y12_N26
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X31_Y12_N28
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X31_Y12_N30
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|s_phase\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X31_Y12_N0
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(21) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(21) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21) & VCC))
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(21) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(21),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(21),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X31_Y12_N2
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) & 
-- (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(22),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(22),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X31_Y12_N4
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(23) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23) $ 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(23) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23)) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(23) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(23),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(23),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X31_Y12_N6
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) & 
-- (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(24),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(24),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X31_Y12_N8
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(25) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25) $ 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(25) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25)) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(25) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(25),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(25),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X31_Y12_N10
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) & 
-- (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(26),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(26),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X31_Y12_N12
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(27) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27) $ 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(27) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27)) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(27) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27) & 
-- !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(27),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(27),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X31_Y12_N14
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X31_Y12_N15
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(7));

-- Location: FF_X31_Y12_N13
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(6));

-- Location: FF_X31_Y12_N11
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(5));

-- Location: FF_X31_Y12_N9
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(4));

-- Location: FF_X31_Y12_N7
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(3));

-- Location: FF_X31_Y12_N5
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(2));

-- Location: FF_X31_Y12_N3
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(1));

-- Location: FF_X31_Y12_N1
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X30_Y12_N10
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y12_N12
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y12_N14
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y12_N16
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y12_N18
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y12_N20
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y12_N22
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X31_Y12_N16
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X31_Y12_N17
\inst_AllChannels|MuxPhases:3:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:3:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X23_Y14_N14
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(28) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(28) & VCC))
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(28),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X23_Y14_N16
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) & 
-- (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(29),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X23_Y14_N18
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(30) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30) $ 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(30) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(30) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(30),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X23_Y14_N20
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) & 
-- (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(31),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X23_Y14_N22
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(32) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32) $ 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(32) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(32) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(32),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X23_Y14_N24
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) & 
-- (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(33),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X23_Y14_N26
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(34) $ 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(34)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(34) & 
-- !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(34),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X23_Y14_N27
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y14_N25
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(5));

-- Location: FF_X23_Y14_N23
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(4));

-- Location: FF_X23_Y14_N21
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(3));

-- Location: FF_X23_Y14_N19
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(2));

-- Location: FF_X23_Y14_N17
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(1));

-- Location: FF_X23_Y14_N15
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y14_N0
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y14_N2
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y14_N4
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y14_N6
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y14_N8
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y14_N10
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y14_N12
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X24_Y14_N21
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(6));

-- Location: FF_X24_Y14_N19
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(5));

-- Location: FF_X24_Y14_N17
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(4));

-- Location: FF_X24_Y14_N15
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(3));

-- Location: FF_X24_Y14_N13
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(2));

-- Location: FF_X24_Y14_N11
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(1));

-- Location: FF_X24_Y14_N9
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X24_Y14_N8
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y14_N10
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y14_N12
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y14_N14
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y14_N16
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y14_N18
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y14_N20
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X23_Y14_N28
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X23_Y14_N29
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(7));

-- Location: LCCOMB_X23_Y14_N30
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\ & (!\inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|end_count\(7),
	combout => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X23_Y14_N31
\inst_AllChannels|MuxPhases:4:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:4:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X21_Y14_N27
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(6));

-- Location: FF_X21_Y14_N25
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(5));

-- Location: FF_X21_Y14_N23
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(4));

-- Location: FF_X21_Y14_N21
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(3));

-- Location: FF_X21_Y14_N19
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(2));

-- Location: FF_X21_Y14_N17
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(1));

-- Location: FF_X21_Y14_N15
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X21_Y14_N14
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y14_N16
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y14_N18
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y14_N20
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y14_N22
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y14_N24
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X21_Y14_N26
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\ & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X23_Y12_N16
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(35) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(35) & VCC))
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(35),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(35),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X23_Y12_N18
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) & 
-- (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(36),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(36),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X23_Y12_N20
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(37) $ 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(37)) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(37) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(37),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(37),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X23_Y12_N22
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) & 
-- (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(38),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(38),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X23_Y12_N24
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(39) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39) $ 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(39) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39)) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(39) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(39),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(39),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X23_Y12_N26
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) & 
-- (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(40),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(40),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X23_Y12_N28
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(41) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41) $ 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(41) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41)) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(41) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41) & 
-- !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(41),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(41),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X23_Y12_N29
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y12_N27
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(5));

-- Location: FF_X23_Y12_N25
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(4));

-- Location: FF_X23_Y12_N23
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(3));

-- Location: FF_X23_Y12_N21
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(2));

-- Location: FF_X23_Y12_N19
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(1));

-- Location: FF_X23_Y12_N17
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y12_N2
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y12_N4
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y12_N6
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y12_N8
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y12_N10
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y12_N12
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y12_N14
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\ & \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X23_Y12_N30
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X23_Y12_N31
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(7));

-- Location: LCCOMB_X23_Y12_N0
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\ & 
-- \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(7))) # (!\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\) # 
-- (\inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|end_count\(7),
	combout => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X23_Y12_N1
\inst_AllChannels|MuxPhases:5:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:5:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X25_Y16_N0
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(42) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(42) & VCC))
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(42),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X25_Y16_N2
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) & 
-- (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(43),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X25_Y16_N4
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(44) $ 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(44)) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(44) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(44),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X25_Y16_N6
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) & 
-- (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(45),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X25_Y16_N8
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(46) $ 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(46)) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(46) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(46),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X25_Y16_N10
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) & 
-- (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(47),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X25_Y16_N12
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(48) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48) $ 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(48) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48)) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(48) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48) & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(48),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X25_Y16_N14
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X25_Y16_N15
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(7));

-- Location: FF_X25_Y16_N13
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(6));

-- Location: FF_X25_Y16_N11
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(5));

-- Location: FF_X25_Y16_N9
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(4));

-- Location: FF_X25_Y16_N7
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(3));

-- Location: FF_X25_Y16_N5
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(2));

-- Location: FF_X25_Y16_N3
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(1));

-- Location: FF_X25_Y16_N1
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X25_Y16_N18
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X25_Y16_N20
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X25_Y16_N22
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X25_Y16_N24
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X25_Y16_N26
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X25_Y16_N28
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X25_Y16_N30
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\ & \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X25_Y15_N19
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(6));

-- Location: FF_X25_Y15_N17
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(5));

-- Location: FF_X25_Y15_N15
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(4));

-- Location: FF_X25_Y15_N13
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(3));

-- Location: FF_X25_Y15_N11
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(2));

-- Location: FF_X25_Y15_N9
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(1));

-- Location: FF_X25_Y15_N7
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X25_Y15_N6
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y15_N8
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y15_N10
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y15_N12
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y15_N14
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y15_N16
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y15_N18
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X25_Y16_N16
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:6:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(7) & (\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\ & 
-- !\inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X25_Y16_N17
\inst_AllChannels|MuxPhases:6:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:6:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X25_Y13_N13
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(6));

-- Location: FF_X25_Y13_N11
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(5));

-- Location: FF_X25_Y13_N9
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(4));

-- Location: FF_X25_Y13_N7
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(3));

-- Location: FF_X25_Y13_N5
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(2));

-- Location: FF_X25_Y13_N3
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(1));

-- Location: FF_X25_Y13_N1
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X25_Y13_N0
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y13_N2
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y13_N4
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y13_N6
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y13_N8
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y13_N10
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y13_N12
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X28_Y13_N16
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(49) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(49) & VCC))
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(49),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(49),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y13_N18
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) & 
-- (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50) & ((!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(50),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(50),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y13_N20
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(51) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51) $ 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(51) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51)) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(51) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(51),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(51),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y13_N22
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) & 
-- (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52) & ((!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(52),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(52),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y13_N24
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(53) $ 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(53)) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(53) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(53),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(53),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y13_N26
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) & 
-- (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54) & ((!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(54),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(54),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y13_N28
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(55) $ 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(55)) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(55) & 
-- !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(55),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(55),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y13_N30
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y13_N31
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y13_N29
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y13_N27
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y13_N25
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y13_N23
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y13_N21
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y13_N19
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y13_N17
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X28_Y13_N0
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y13_N2
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y13_N4
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y13_N6
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y13_N8
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y13_N10
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y13_N12
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\ & \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X28_Y13_N14
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X28_Y13_N15
\inst_AllChannels|MuxPhases:7:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:7:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X28_Y12_N2
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(56) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(56) & VCC))
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(56),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y12_N4
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) & 
-- (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(57),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y12_N6
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(58) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58) $ 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(58) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58)) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(58) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(58),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y12_N8
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) & 
-- (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(59),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y12_N10
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(60) $ 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(60)) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(60) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(60),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y12_N12
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) & 
-- (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(61),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y12_N14
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(62) $ 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(62)) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(62) & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(62),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y12_N16
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y12_N17
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y12_N15
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y12_N13
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y12_N11
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y12_N9
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y12_N7
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y12_N5
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y12_N3
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X28_Y12_N18
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y12_N20
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y12_N22
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y12_N24
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y12_N26
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y12_N28
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y12_N30
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X29_Y12_N19
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(6));

-- Location: FF_X29_Y12_N17
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(5));

-- Location: FF_X29_Y12_N15
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(4));

-- Location: FF_X29_Y12_N13
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(59),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(3));

-- Location: FF_X29_Y12_N11
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(2));

-- Location: FF_X29_Y12_N9
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(1));

-- Location: FF_X29_Y12_N7
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X29_Y12_N6
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y12_N8
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y12_N10
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y12_N12
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y12_N14
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y12_N16
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y12_N18
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(6))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X28_Y12_N0
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:8:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(7) & (\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\ & 
-- !\inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X28_Y12_N1
\inst_AllChannels|MuxPhases:8:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:8:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X19_Y11_N14
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(63) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(63) & VCC))
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(63),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X19_Y11_N16
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) & 
-- (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(64),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X19_Y11_N18
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(65) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65) $ 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(65) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(65) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(65),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X19_Y11_N20
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) & 
-- (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(66),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X19_Y11_N22
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(67) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67) $ 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(67) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(67) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(67),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X19_Y11_N24
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) & 
-- (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(68),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X19_Y11_N26
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(69) $ 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(69)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(69) & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(69),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X19_Y11_N28
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X19_Y11_N29
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(7));

-- Location: FF_X19_Y11_N27
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(6));

-- Location: FF_X19_Y11_N25
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(5));

-- Location: FF_X19_Y11_N23
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(4));

-- Location: FF_X19_Y11_N21
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(3));

-- Location: FF_X19_Y11_N19
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(2));

-- Location: FF_X19_Y11_N17
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(1));

-- Location: FF_X19_Y11_N15
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X19_Y10_N0
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X19_Y10_N2
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X19_Y10_N4
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(2) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(2)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X19_Y10_N6
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X19_Y10_N8
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(4) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(4)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X19_Y10_N10
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X19_Y10_N12
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X19_Y11_N13
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(6));

-- Location: FF_X19_Y11_N11
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(5));

-- Location: FF_X19_Y11_N9
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(4));

-- Location: FF_X19_Y11_N7
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(3));

-- Location: FF_X19_Y11_N5
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(2));

-- Location: FF_X19_Y11_N3
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(1));

-- Location: FF_X19_Y11_N1
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X19_Y11_N0
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X19_Y11_N2
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X19_Y11_N4
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X19_Y11_N6
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X19_Y11_N8
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X19_Y11_N10
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X19_Y11_N12
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\ & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X19_Y11_N30
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:9:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(7) & (\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\ & 
-- !\inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X19_Y11_N31
\inst_AllChannels|MuxPhases:9:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:9:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X19_Y9_N0
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(70) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(70) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70) & VCC))
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(70) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(70),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X19_Y9_N2
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) & 
-- (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(71),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X19_Y9_N4
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(72) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72) $ 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(72) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(72) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(72),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X19_Y9_N6
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) & 
-- (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(73),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X19_Y9_N8
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(74) $ 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(74)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(74) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(74),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X19_Y9_N10
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) & 
-- (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(75),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X19_Y9_N12
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(76) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76) $ 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(76) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(76) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(76),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X19_Y9_N13
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(6));

-- Location: FF_X19_Y9_N11
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(5));

-- Location: FF_X19_Y9_N9
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(4));

-- Location: FF_X19_Y9_N7
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(3));

-- Location: FF_X19_Y9_N5
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(2));

-- Location: FF_X19_Y9_N3
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(1));

-- Location: FF_X19_Y9_N1
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X19_Y9_N16
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X19_Y9_N18
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X19_Y9_N20
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X19_Y9_N22
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X19_Y9_N24
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X19_Y9_N26
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X19_Y9_N28
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X19_Y9_N14
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X19_Y9_N15
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(7));

-- Location: FF_X21_Y9_N13
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(6));

-- Location: FF_X21_Y9_N11
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(5));

-- Location: FF_X21_Y9_N9
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(4));

-- Location: FF_X21_Y9_N7
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(3));

-- Location: FF_X21_Y9_N5
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(2));

-- Location: FF_X21_Y9_N3
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(1));

-- Location: FF_X21_Y9_N1
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X21_Y9_N0
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y9_N2
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y9_N4
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y9_N6
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y9_N8
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y9_N10
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X21_Y9_N12
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|s_phase\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X19_Y9_N30
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:10:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X19_Y9_N31
\inst_AllChannels|MuxPhases:10:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:10:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X24_Y15_N14
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(77) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(77) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77) & VCC))
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(77) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(77),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X24_Y15_N16
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) & 
-- (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(78),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X24_Y15_N18
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(79) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79) $ 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(79) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(79) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(79),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X24_Y15_N20
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) & 
-- (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(80),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X24_Y15_N22
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(81) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81) $ 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(81) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(81) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(81),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X24_Y15_N24
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) & 
-- (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(82),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X24_Y15_N26
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(83) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83) $ 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(83) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(83) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(83),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X24_Y15_N27
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(6));

-- Location: FF_X24_Y15_N25
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(5));

-- Location: FF_X24_Y15_N23
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(4));

-- Location: FF_X24_Y15_N21
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(3));

-- Location: FF_X24_Y15_N19
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(2));

-- Location: FF_X24_Y15_N17
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(1));

-- Location: FF_X24_Y15_N15
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X24_Y15_N0
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X24_Y15_N2
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X24_Y15_N4
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X24_Y15_N6
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X24_Y15_N8
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X24_Y15_N10
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X24_Y15_N12
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X24_Y15_N28
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X24_Y15_N29
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(7));

-- Location: FF_X24_Y13_N25
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(6));

-- Location: FF_X24_Y13_N23
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(82),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(5));

-- Location: FF_X24_Y13_N21
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(81),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(4));

-- Location: FF_X24_Y13_N19
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(80),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(3));

-- Location: FF_X24_Y13_N17
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(2));

-- Location: FF_X24_Y13_N15
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(78),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(1));

-- Location: FF_X24_Y13_N13
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X24_Y13_N12
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y13_N14
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y13_N16
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y13_N18
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y13_N20
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y13_N22
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y13_N24
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X24_Y15_N30
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:11:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan1~12_combout\,
	datab => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X24_Y15_N31
\inst_AllChannels|MuxPhases:11:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:11:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X23_Y13_N16
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(84) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(84) & VCC))
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(84),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X23_Y13_N18
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) & 
-- (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85) & ((!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(85),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X23_Y13_N20
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(86) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86) $ 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(86) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(86) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(86),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X23_Y13_N22
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) & 
-- (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87) & ((!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(87),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X23_Y13_N24
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(88) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88) $ 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(88) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(88) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(88),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X23_Y13_N26
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) & 
-- (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89) & ((!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(89),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X23_Y13_N28
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(90) $ 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(90)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(90) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(90),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X23_Y13_N29
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y13_N27
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(5));

-- Location: FF_X23_Y13_N25
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(4));

-- Location: FF_X23_Y13_N23
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(3));

-- Location: FF_X23_Y13_N21
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(2));

-- Location: FF_X23_Y13_N19
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(1));

-- Location: FF_X23_Y13_N17
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y13_N2
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y13_N4
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y13_N6
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y13_N8
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y13_N10
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y13_N12
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y13_N14
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X23_Y13_N30
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X23_Y13_N31
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(7));

-- Location: FF_X25_Y13_N29
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(6));

-- Location: FF_X25_Y13_N27
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(89),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(5));

-- Location: FF_X25_Y13_N25
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(88),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(4));

-- Location: FF_X25_Y13_N23
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(3));

-- Location: FF_X25_Y13_N21
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(86),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(2));

-- Location: FF_X25_Y13_N19
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(1));

-- Location: FF_X25_Y13_N17
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(84),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X25_Y13_N16
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y13_N18
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y13_N20
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y13_N22
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y13_N24
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y13_N26
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y13_N28
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X24_Y13_N8
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:12:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan1~12_combout\,
	datab => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X24_Y13_N9
\inst_AllChannels|MuxPhases:12:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:12:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X22_Y14_N0
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(91) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(91) & VCC))
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(91),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X22_Y14_N2
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) & 
-- (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92) & ((!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(92),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X22_Y14_N4
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(93) $ 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(93)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(93) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(93),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X22_Y14_N6
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) & 
-- (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94) & ((!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(94),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X22_Y14_N8
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(95) $ 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(95)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(95) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(95),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X22_Y14_N10
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) & 
-- (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96) & ((!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(96),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X22_Y14_N12
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(97) $ 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(97)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(97) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(97),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X22_Y14_N13
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(6));

-- Location: FF_X22_Y14_N11
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(5));

-- Location: FF_X22_Y14_N9
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(4));

-- Location: FF_X22_Y14_N7
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(3));

-- Location: FF_X22_Y14_N5
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(2));

-- Location: FF_X22_Y14_N3
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(1));

-- Location: FF_X22_Y14_N1
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X22_Y14_N18
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X22_Y14_N20
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X22_Y14_N22
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X22_Y14_N24
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X22_Y14_N26
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X22_Y14_N28
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X22_Y14_N30
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X22_Y14_N14
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X22_Y14_N15
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(7));

-- Location: FF_X21_Y13_N29
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(97),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(6));

-- Location: FF_X21_Y13_N27
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(96),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(5));

-- Location: FF_X21_Y13_N25
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(4));

-- Location: FF_X21_Y13_N23
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(3));

-- Location: FF_X21_Y13_N21
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(2));

-- Location: FF_X21_Y13_N19
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(1));

-- Location: FF_X21_Y13_N17
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X21_Y13_N16
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y13_N18
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y13_N20
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y13_N22
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y13_N24
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y13_N26
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X21_Y13_N28
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X22_Y14_N16
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:13:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X22_Y14_N17
\inst_AllChannels|MuxPhases:13:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:13:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X26_Y12_N2
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(98) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(98) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98) & VCC))
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(98) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(98),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y12_N4
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) & 
-- (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(99),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y12_N6
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(100) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100) $ 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(100) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100)) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(100) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(100),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y12_N8
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) & 
-- (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(101),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y12_N10
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(102) $ 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(102)) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(102) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(102),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y12_N12
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) & 
-- (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(103),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y12_N14
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(104) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104) $ 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(104) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104)) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(104) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(104),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X26_Y12_N16
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y12_N17
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y12_N15
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y12_N13
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y12_N11
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y12_N9
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y12_N7
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y12_N5
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y12_N3
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y12_N18
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y12_N20
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y12_N22
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y12_N24
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y12_N26
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y12_N28
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y12_N30
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(6) & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(6)) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X26_Y14_N17
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(104),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y14_N15
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y14_N13
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y14_N11
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y14_N9
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(100),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y14_N7
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(99),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y14_N5
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y14_N4
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y14_N6
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y14_N8
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y14_N10
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y14_N12
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y14_N14
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y14_N16
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y12_N0
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:14:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(7) & (\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\ & 
-- !\inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y12_N1
\inst_AllChannels|MuxPhases:14:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:14:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X26_Y11_N0
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(105) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(105) & VCC))
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(105),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y11_N2
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) & 
-- (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(106),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y11_N4
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(107) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107) $ 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(107) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(107) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(107),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y11_N6
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) & 
-- (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(108),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y11_N8
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(109) $ 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(109)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(109) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(109),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y11_N10
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) & 
-- (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(110),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y11_N12
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(111) $ 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(111)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(111) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(111),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X26_Y11_N13
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y11_N11
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y11_N9
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y11_N7
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y11_N5
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y11_N3
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y11_N1
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y11_N18
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y11_N20
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y11_N22
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y11_N24
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y11_N26
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y11_N28
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y11_N30
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y11_N14
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y11_N15
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y10_N31
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y10_N29
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y10_N27
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(109),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y10_N25
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(108),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y10_N23
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y10_N21
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y10_N19
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(105),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y10_N18
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y10_N20
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y10_N22
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y10_N24
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y10_N26
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y10_N28
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y10_N30
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|s_phase\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y11_N16
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:15:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y11_N17
\inst_AllChannels|MuxPhases:15:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:15:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X26_Y9_N2
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(112) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(112) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112) & VCC))
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(112) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(112),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y9_N4
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) & 
-- (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(113),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y9_N6
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(114) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114) $ 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(114) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(114) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(114),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y9_N8
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) & 
-- (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(115),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y9_N10
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(116) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116) $ 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(116) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(116) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(116),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y9_N12
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) & 
-- (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(117),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y9_N14
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(118) $ 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(118)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(118) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(118),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X26_Y9_N15
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y9_N13
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y9_N11
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y9_N9
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y9_N7
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y9_N5
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y9_N3
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y9_N0
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y9_N2
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y9_N4
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y9_N6
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y9_N8
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y9_N10
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y9_N12
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y9_N16
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y9_N17
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y9_N31
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y9_N29
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(117),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y9_N27
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(116),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y9_N25
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y9_N23
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y9_N21
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(113),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y9_N19
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y9_N18
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y9_N20
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y9_N22
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y9_N24
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y9_N26
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y9_N28
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y9_N30
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y9_N0
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:16:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan1~12_combout\,
	datab => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y9_N1
\inst_AllChannels|MuxPhases:16:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:16:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X26_Y8_N16
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(119) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(119) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119) & VCC))
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(119) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(119),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y8_N18
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) & 
-- (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120) & ((!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(120),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y8_N20
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(121) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121) $ 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(121) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(121) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(121),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y8_N22
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) & 
-- (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122) & ((!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(122),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y8_N24
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(123) $ 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(123)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(123) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(123),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y8_N26
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) & 
-- (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124) & ((!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(124),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y8_N28
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(125) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125) $ 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(125) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(125) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(125),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X26_Y8_N29
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y8_N27
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y8_N25
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y8_N23
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y8_N21
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y8_N19
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y8_N17
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y8_N2
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y8_N4
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y8_N6
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y8_N8
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y8_N10
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y8_N12
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y8_N14
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y8_N30
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y8_N31
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(7));

-- Location: FF_X25_Y8_N13
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(6));

-- Location: FF_X25_Y8_N11
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(124),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(5));

-- Location: FF_X25_Y8_N9
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(123),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(4));

-- Location: FF_X25_Y8_N7
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(122),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(3));

-- Location: FF_X25_Y8_N5
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(121),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(2));

-- Location: FF_X25_Y8_N3
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(1));

-- Location: FF_X25_Y8_N1
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(119),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X25_Y8_N0
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y8_N2
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y8_N4
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y8_N6
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y8_N8
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y8_N10
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y8_N12
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y8_N0
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:17:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\ & (\inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(7) & 
-- !\inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y8_N1
\inst_AllChannels|MuxPhases:17:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:17:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X28_Y14_N13
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(6));

-- Location: FF_X28_Y14_N11
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(5));

-- Location: FF_X28_Y14_N9
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(4));

-- Location: FF_X28_Y14_N7
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(3));

-- Location: FF_X28_Y14_N5
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(2));

-- Location: FF_X28_Y14_N3
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(1));

-- Location: FF_X28_Y14_N1
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X28_Y14_N0
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X28_Y14_N2
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y14_N4
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y14_N6
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y14_N8
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y14_N10
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y14_N12
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X28_Y15_N14
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(126) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(126) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126) & VCC))
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(126) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(126),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(126),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y15_N16
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) & 
-- (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(127),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(127),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y15_N18
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(128) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128) $ 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(128) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128)) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(128) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(128),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(128),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y15_N20
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) & 
-- (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(129),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(129),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y15_N22
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(130) $ 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(130)) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(130) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(130),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(130),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y15_N24
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) & 
-- (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(131),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(131),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y15_N26
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(132) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132) $ 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(132) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132)) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(132) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(132),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(132),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y15_N28
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y15_N29
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y15_N27
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y15_N25
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y15_N23
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y15_N21
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y15_N19
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y15_N17
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y15_N15
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X28_Y15_N0
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y15_N2
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y15_N4
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y15_N6
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y15_N8
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y15_N10
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y15_N12
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X28_Y15_N30
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X28_Y15_N31
\inst_AllChannels|MuxPhases:18:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:18:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X26_Y7_N2
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(133) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(133) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133) & VCC))
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(133) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(133),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y7_N4
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) & 
-- (\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(134),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y7_N6
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(135) $ 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(135)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(135) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(135),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y7_N8
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) & 
-- (\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(136),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y7_N10
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(137) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137) $ 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(137) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(137) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(137),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y7_N12
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) & 
-- (\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(138),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y7_N14
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(139) $ 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(139)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(139) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(139),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X26_Y7_N16
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y7_N17
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y7_N31
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(139),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y7_N29
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(138),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y7_N27
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(137),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y7_N25
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(136),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y7_N23
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(135),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y7_N21
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(134),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y7_N19
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(133),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y7_N18
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y7_N20
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y7_N22
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y7_N24
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y7_N26
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y7_N28
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y7_N30
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\);

-- Location: FF_X26_Y7_N15
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y7_N13
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y7_N11
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y7_N9
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y7_N7
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y7_N5
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y7_N3
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y6_N6
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y6_N8
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y6_N10
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y6_N12
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y6_N14
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y6_N16
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y6_N18
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y7_N0
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(7) & (!\inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y7_N1
\inst_AllChannels|MuxPhases:19:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:19:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X28_Y16_N0
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(140) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(140) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140) & VCC))
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(140) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(140),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y16_N2
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) & 
-- (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(141),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y16_N4
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(142) $ 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(142)) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(142) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(142),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y16_N6
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) & 
-- (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(143),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y16_N8
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(144) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144) $ 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(144) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144)) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(144) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(144),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y16_N10
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) & 
-- (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(145),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y16_N12
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(146) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146) $ 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(146) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146)) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(146) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(146),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y16_N14
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y16_N15
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y16_N31
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(146),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(6));

-- Location: FF_X28_Y16_N29
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(145),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(5));

-- Location: FF_X28_Y16_N27
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(144),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(4));

-- Location: FF_X28_Y16_N25
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(143),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(3));

-- Location: FF_X28_Y16_N23
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(142),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(2));

-- Location: FF_X28_Y16_N21
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(141),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(1));

-- Location: FF_X28_Y16_N19
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(140),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X28_Y16_N18
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X28_Y16_N20
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y16_N22
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y16_N24
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y16_N26
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y16_N28
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y16_N30
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|s_phase\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\);

-- Location: FF_X28_Y16_N13
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y16_N11
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y16_N9
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y16_N7
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y16_N5
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y16_N3
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y16_N1
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X29_Y16_N0
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y16_N2
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y16_N4
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y16_N6
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y16_N8
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y16_N10
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y16_N12
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X29_Y16_N22
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(7) & (!\inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|end_count\(7),
	datab => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X29_Y16_N23
\inst_AllChannels|MuxPhases:20:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:20:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X23_Y10_N16
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(147) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(147) & VCC))
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(147)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(147),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X23_Y10_N18
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) & 
-- (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148) & ((!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(148),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X23_Y10_N20
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(149) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149) $ 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(149) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(149) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(149),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X23_Y10_N22
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) & 
-- (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150) & ((!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(150),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X23_Y10_N24
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(151) $ 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(151)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(151) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(151),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X23_Y10_N26
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) & 
-- (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152) & ((!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(152),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X23_Y10_N28
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(153) $ 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(153)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(153) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(153),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X23_Y10_N30
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X23_Y10_N31
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(7));

-- Location: FF_X23_Y10_N29
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y10_N27
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(5));

-- Location: FF_X23_Y10_N25
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(4));

-- Location: FF_X23_Y10_N23
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(3));

-- Location: FF_X23_Y10_N21
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(2));

-- Location: FF_X23_Y10_N19
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(1));

-- Location: FF_X23_Y10_N17
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y10_N0
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y10_N2
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y10_N4
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y10_N6
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y10_N8
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y10_N10
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y10_N12
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X22_Y10_N13
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(153),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(6));

-- Location: FF_X22_Y10_N11
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(152),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(5));

-- Location: FF_X22_Y10_N9
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(151),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(4));

-- Location: FF_X22_Y10_N7
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(150),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(3));

-- Location: FF_X22_Y10_N5
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(149),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(2));

-- Location: FF_X22_Y10_N3
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(148),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(1));

-- Location: FF_X22_Y10_N1
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(147),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X22_Y10_N0
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y10_N2
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y10_N4
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y10_N6
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y10_N8
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y10_N10
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y10_N12
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X22_Y10_N22
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:21:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(7) & (\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\ & 
-- !\inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|LessThan0~12_combout\,
	combout => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X22_Y10_N23
\inst_AllChannels|MuxPhases:21:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:21:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X28_Y11_N6
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(154) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(154) & VCC))
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(154)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(154),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y11_N8
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) & 
-- (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155) & ((!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(155),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y11_N10
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(156) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156) $ 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(156) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(156) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(156),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y11_N12
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) & 
-- (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157) & ((!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(157),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y11_N14
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(158) $ 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(158)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(158) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(158),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y11_N16
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) & 
-- (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159) & ((!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(159),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y11_N18
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(160) $ 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(160)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(160) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(160),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y11_N20
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y11_N21
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(7));

-- Location: FF_X29_Y11_N13
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(160),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(6));

-- Location: FF_X29_Y11_N11
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(159),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(5));

-- Location: FF_X29_Y11_N9
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(158),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(4));

-- Location: FF_X29_Y11_N7
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(157),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(3));

-- Location: FF_X29_Y11_N5
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(156),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(2));

-- Location: FF_X29_Y11_N3
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(155),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(1));

-- Location: FF_X29_Y11_N1
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(154),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X29_Y11_N0
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y11_N2
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y11_N4
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y11_N6
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y11_N8
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y11_N10
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y11_N12
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\);

-- Location: FF_X28_Y11_N19
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y11_N17
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y11_N15
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y11_N13
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y11_N11
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y11_N9
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y11_N7
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X29_Y11_N16
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y11_N18
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y11_N20
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y11_N22
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y11_N24
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y11_N26
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y11_N28
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X29_Y11_N30
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(7) & ((\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\) # 
-- (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(7) & (!\inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X29_Y11_N31
\inst_AllChannels|MuxPhases:22:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:22:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X25_Y10_N17
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(6));

-- Location: FF_X25_Y10_N15
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(5));

-- Location: FF_X25_Y10_N13
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(4));

-- Location: FF_X25_Y10_N11
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(3));

-- Location: FF_X25_Y10_N9
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(2));

-- Location: FF_X25_Y10_N7
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(1));

-- Location: FF_X25_Y10_N5
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X25_Y10_N4
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y10_N6
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y10_N8
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y10_N10
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y10_N12
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y10_N14
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y10_N16
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X25_Y11_N16
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(161) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(161) & VCC))
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(161)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(161),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(161),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X25_Y11_N18
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) & 
-- (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(162),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(162),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X25_Y11_N20
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(163) $ 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(163)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(163) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(163),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(163),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X25_Y11_N22
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) & 
-- (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(164),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(164),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X25_Y11_N24
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(165) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165) $ 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(165) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(165) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(165),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(165),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X25_Y11_N26
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) & 
-- (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(166),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(166),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X25_Y11_N28
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(167) $ 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(167)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(167) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(167),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(167),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X25_Y11_N30
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X25_Y11_N31
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(7));

-- Location: FF_X25_Y11_N29
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(6));

-- Location: FF_X25_Y11_N27
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(5));

-- Location: FF_X25_Y11_N25
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(4));

-- Location: FF_X25_Y11_N23
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(3));

-- Location: FF_X25_Y11_N21
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(2));

-- Location: FF_X25_Y11_N19
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(1));

-- Location: FF_X25_Y11_N17
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X25_Y11_N0
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X25_Y11_N2
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X25_Y11_N4
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X25_Y11_N6
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X25_Y11_N8
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X25_Y11_N10
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X25_Y11_N12
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X25_Y11_N14
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X25_Y11_N15
\inst_AllChannels|MuxPhases:23:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:23:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X26_Y10_N13
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(6));

-- Location: FF_X26_Y10_N11
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(5));

-- Location: FF_X26_Y10_N9
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(4));

-- Location: FF_X26_Y10_N7
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(3));

-- Location: FF_X26_Y10_N5
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(2));

-- Location: FF_X26_Y10_N3
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(1));

-- Location: FF_X26_Y10_N1
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X26_Y10_N0
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y10_N2
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y10_N4
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y10_N6
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y10_N8
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y10_N10
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y10_N12
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X28_Y10_N2
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(168) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(168) & VCC))
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(168)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(168),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(168),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y10_N4
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) & 
-- (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(169),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(169),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y10_N6
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(170) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170) $ 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(170) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(170) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(170),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(170),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y10_N8
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) & 
-- (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(171),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(171),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y10_N10
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(172) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172) $ 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(172) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(172) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(172),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(172),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y10_N12
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) & 
-- (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(173),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(173),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y10_N14
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(174) $ 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(174)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(174) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(174),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(174),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y10_N16
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y10_N17
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y10_N15
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y10_N13
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y10_N11
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y10_N9
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y10_N7
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y10_N5
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y10_N3
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X28_Y10_N18
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y10_N20
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y10_N22
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y10_N24
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y10_N26
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y10_N28
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y10_N30
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X28_Y10_N0
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X28_Y10_N1
\inst_AllChannels|MuxPhases:24:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:24:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X22_Y13_N29
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(6));

-- Location: FF_X22_Y13_N27
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(5));

-- Location: FF_X22_Y13_N25
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(4));

-- Location: FF_X22_Y13_N23
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(3));

-- Location: FF_X22_Y13_N21
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(2));

-- Location: FF_X22_Y13_N19
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(1));

-- Location: FF_X22_Y13_N17
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X22_Y13_N16
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y13_N18
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y13_N20
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y13_N22
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y13_N24
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y13_N26
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y13_N28
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y13_N2
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(175) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(175) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175) & VCC))
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(175) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(175),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(175),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y13_N4
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) & 
-- (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(176),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(176),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y13_N6
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(177) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177) $ 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(177) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(177) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(177),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(177),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y13_N8
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) & 
-- (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(178),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(178),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y13_N10
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(179) $ 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(179)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(179) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(179),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(179),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y13_N12
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) & 
-- (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(180),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(180),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y13_N14
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(181) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181) $ 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(181) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(181) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(181),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(181),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X26_Y13_N16
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y13_N17
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y13_N15
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y13_N13
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y13_N11
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y13_N9
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y13_N7
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y13_N5
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y13_N3
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y13_N18
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y13_N20
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y13_N22
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y13_N24
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y13_N26
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y13_N28
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y13_N30
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(6) & 
-- !\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(6)) # 
-- (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y13_N0
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y13_N1
\inst_AllChannels|MuxPhases:25:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:25:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X29_Y13_N14
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(182) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(182) & VCC))
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(182)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(182),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X29_Y13_N16
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) & 
-- (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) & ((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(183),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X29_Y13_N18
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(184) $ 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(184)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(184) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(184),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X29_Y13_N20
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) & 
-- (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) & ((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(185),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X29_Y13_N22
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(186) $ 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(186)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(186) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(186),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X29_Y13_N24
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) & 
-- (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) & ((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(187),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X29_Y13_N26
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(188) $ 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(188)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(188) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(188),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X29_Y13_N27
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(6));

-- Location: FF_X29_Y13_N25
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(5));

-- Location: FF_X29_Y13_N23
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(4));

-- Location: FF_X29_Y13_N21
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(3));

-- Location: FF_X29_Y13_N19
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(2));

-- Location: FF_X29_Y13_N17
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(1));

-- Location: FF_X29_Y13_N15
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X29_Y13_N0
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y13_N2
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y13_N4
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y13_N6
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y13_N8
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(4) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y13_N10
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y13_N12
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\);

-- Location: FF_X28_Y14_N31
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(188),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(6));

-- Location: FF_X28_Y14_N29
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(187),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(5));

-- Location: FF_X28_Y14_N27
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(186),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(4));

-- Location: FF_X28_Y14_N25
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(185),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(3));

-- Location: FF_X28_Y14_N23
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(184),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(2));

-- Location: FF_X28_Y14_N21
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(183),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(1));

-- Location: FF_X28_Y14_N19
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(182),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X28_Y14_N18
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X28_Y14_N20
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y14_N22
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y14_N24
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y14_N26
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y14_N28
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y14_N30
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X29_Y13_N28
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X29_Y13_N29
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(7));

-- Location: LCCOMB_X29_Y13_N30
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\ & ((\inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(7)) # 
-- (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\))) # (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\ & (!\inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\ & 
-- \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan1~12_combout\,
	datac => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|LessThan0~12_combout\,
	datad => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|end_count\(7),
	combout => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X29_Y13_N31
\inst_AllChannels|MuxPhases:26:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:26:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X24_Y16_N25
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(6));

-- Location: FF_X24_Y16_N23
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(5));

-- Location: FF_X24_Y16_N21
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(4));

-- Location: FF_X24_Y16_N19
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(3));

-- Location: FF_X24_Y16_N17
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(2));

-- Location: FF_X24_Y16_N15
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(1));

-- Location: FF_X24_Y16_N13
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X24_Y16_N12
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\ = CARRY((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(0) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(0),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y16_N14
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y16_N16
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y16_N18
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y16_N20
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y16_N22
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y16_N24
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X26_Y16_N0
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(189) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(189) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189) & VCC))
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(189) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(189),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(189),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X26_Y16_N2
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) & 
-- (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(190),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(190),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X26_Y16_N4
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(191) $ 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(191)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(191) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(191),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(191),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X26_Y16_N6
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) & 
-- (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(192),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(192),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X26_Y16_N8
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(193) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193) $ 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(193) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(193) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(193),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(193),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X26_Y16_N10
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) & 
-- (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(194),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(194),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X26_Y16_N12
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(195) $ 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(195)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(195) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(195),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(195),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X26_Y16_N14
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X26_Y16_N15
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(7));

-- Location: FF_X26_Y16_N13
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(6));

-- Location: FF_X26_Y16_N11
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(5));

-- Location: FF_X26_Y16_N9
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(4));

-- Location: FF_X26_Y16_N7
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(3));

-- Location: FF_X26_Y16_N5
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(2));

-- Location: FF_X26_Y16_N3
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(1));

-- Location: FF_X26_Y16_N1
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X26_Y16_N18
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y16_N20
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y16_N22
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y16_N24
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y16_N26
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y16_N28
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y16_N30
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|end_count\(7),
	datac => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X26_Y16_N17
\inst_AllChannels|MuxPhases:27:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:27:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X28_Y8_N13
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(6));

-- Location: FF_X28_Y8_N11
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(5));

-- Location: FF_X28_Y8_N9
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(4));

-- Location: FF_X28_Y8_N7
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(3));

-- Location: FF_X28_Y8_N5
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(2));

-- Location: FF_X28_Y8_N3
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(1));

-- Location: FF_X28_Y8_N1
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X28_Y8_N0
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X28_Y8_N2
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y8_N4
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y8_N6
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y8_N8
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y8_N10
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y8_N12
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X28_Y9_N0
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(196) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(196) & VCC))
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(196)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(196),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(196),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X28_Y9_N2
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) & 
-- (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197) & ((!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(197),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(197),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X28_Y9_N4
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(198) $ 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(198)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(198) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(198),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(198),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X28_Y9_N6
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) & 
-- (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199) & ((!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(199),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(199),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X28_Y9_N8
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(200) $ 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(200)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(200) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(200),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(200),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X28_Y9_N10
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) & 
-- (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201) & ((!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(201),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(201),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X28_Y9_N12
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(202) $ 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(202)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(202) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(202),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(202),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X28_Y9_N14
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X28_Y9_N15
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(7));

-- Location: FF_X28_Y9_N13
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(6));

-- Location: FF_X28_Y9_N11
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(5));

-- Location: FF_X28_Y9_N9
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(4));

-- Location: FF_X28_Y9_N7
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(3));

-- Location: FF_X28_Y9_N5
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(2));

-- Location: FF_X28_Y9_N3
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(1));

-- Location: FF_X28_Y9_N1
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X28_Y9_N16
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y9_N18
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y9_N20
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y9_N22
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y9_N24
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y9_N26
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y9_N28
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X28_Y9_N30
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X28_Y9_N31
\inst_AllChannels|MuxPhases:28:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:28:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X24_Y12_N15
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(6));

-- Location: FF_X24_Y12_N13
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(5));

-- Location: FF_X24_Y12_N11
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(4));

-- Location: FF_X24_Y12_N9
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(3));

-- Location: FF_X24_Y12_N7
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(2));

-- Location: FF_X24_Y12_N5
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(1));

-- Location: FF_X24_Y12_N3
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X24_Y12_N2
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y12_N4
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y12_N6
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(2) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y12_N8
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(3) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y12_N10
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y12_N12
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y12_N14
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(6) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X24_Y12_N16
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(203) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(203) & VCC))
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(203)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(203),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(203),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X24_Y12_N18
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) & 
-- (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(204),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(204),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X24_Y12_N20
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(205) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205) $ 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(205) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(205) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(205),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(205),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X24_Y12_N22
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) & 
-- (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(206),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(206),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X24_Y12_N24
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(207) $ 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(207)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(207) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(207),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(207),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X24_Y12_N26
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) & 
-- (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(208),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(208),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X24_Y12_N28
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(209) $ 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(209)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(209) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(209),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(209),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X24_Y12_N30
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X24_Y12_N31
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(7));

-- Location: FF_X24_Y12_N29
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(6));

-- Location: FF_X24_Y12_N27
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(5));

-- Location: FF_X24_Y12_N25
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(4));

-- Location: FF_X24_Y12_N23
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(3));

-- Location: FF_X24_Y12_N21
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(2));

-- Location: FF_X24_Y12_N19
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(1));

-- Location: FF_X24_Y12_N17
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X21_Y12_N10
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X21_Y12_N12
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X21_Y12_N14
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(2) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4)))) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(2) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(2),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X21_Y12_N16
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(3)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(3) & !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X21_Y12_N18
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X21_Y12_N20
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X21_Y12_N22
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X24_Y12_N1
\inst_AllChannels|MuxPhases:29:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:29:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X29_Y7_N13
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(6));

-- Location: FF_X29_Y7_N11
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(5));

-- Location: FF_X29_Y7_N9
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(4));

-- Location: FF_X29_Y7_N7
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(3));

-- Location: FF_X29_Y7_N5
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(2));

-- Location: FF_X29_Y7_N3
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(1));

-- Location: FF_X29_Y7_N1
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X29_Y7_N0
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y7_N2
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(1) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y7_N4
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y7_N6
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y7_N8
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(4) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(4)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y7_N10
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y7_N12
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\ & \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(6))) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(6)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|s_phase\(6),
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X30_Y9_N14
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(210) $ (VCC))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(210) & VCC))
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210) & \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(210),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(210),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X30_Y9_N16
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) & 
-- (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(211),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(211),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X30_Y9_N18
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(212) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212) $ 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(212) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(212) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(212),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(212),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X30_Y9_N20
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) & 
-- (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(213),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(213),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X30_Y9_N22
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(214) $ 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(214)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(214) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(214),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(214),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X30_Y9_N24
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) & 
-- (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(215),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(215),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X30_Y9_N26
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(216) $ (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216) $ 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(216) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(216) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(216),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(216),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~21\);

-- Location: FF_X30_Y9_N27
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(6));

-- Location: FF_X30_Y9_N25
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(5));

-- Location: FF_X30_Y9_N23
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(4));

-- Location: FF_X30_Y9_N21
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(3));

-- Location: FF_X30_Y9_N19
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(2));

-- Location: FF_X30_Y9_N17
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(1));

-- Location: FF_X30_Y9_N15
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X29_Y9_N16
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y9_N18
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y9_N20
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y9_N22
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y9_N24
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y9_N26
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(5) & !\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y9_N28
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\ & 
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(6))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(6)) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datad => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(6),
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X30_Y9_N28
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X30_Y9_N29
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(7));

-- Location: LCCOMB_X30_Y9_N8
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\ & 
-- \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(7))) # (!\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\) # 
-- (\inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan0~12_combout\,
	datab => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|LessThan1~12_combout\,
	datad => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|end_count\(7),
	combout => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: FF_X30_Y9_N9
\inst_AllChannels|MuxPhases:30:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|MuxPhase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:30:MuxPhase_inst|mux_pulse~q\);

-- Location: FF_X22_Y12_N17
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(6));

-- Location: FF_X22_Y12_N15
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(5));

-- Location: FF_X22_Y12_N13
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(4));

-- Location: FF_X22_Y12_N11
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(3));

-- Location: FF_X22_Y12_N9
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(2));

-- Location: FF_X22_Y12_N7
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(1));

-- Location: FF_X22_Y12_N5
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(0));

-- Location: LCCOMB_X22_Y12_N4
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y12_N6
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(1) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(1) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(1),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y12_N8
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(2) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\)) 
-- # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(2)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y12_N10
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\)) 
-- # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y12_N12
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(4) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(4) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(4),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y12_N14
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(5)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(5) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y12_N16
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\ = (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\))) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(6) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|s_phase\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~11_cout\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\);

-- Location: LCCOMB_X23_Y11_N16
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~8_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(217) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217) $ (VCC))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(217) & (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217) & VCC))
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(217) & \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(217),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(217),
	datad => VCC,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~8_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\);

-- Location: LCCOMB_X23_Y11_N18
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~10_combout\ = (\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) & 
-- (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\ & VCC)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\)))) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\)) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\) # (GND)))))
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218) & (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(218),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(218),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~9\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~10_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\);

-- Location: LCCOMB_X23_Y11_N20
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~12_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(219) $ 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\)))) # (GND)
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(219)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(219) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(219),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(219),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~11\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~12_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\);

-- Location: LCCOMB_X23_Y11_N22
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~14_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) & 
-- (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\) # (GND)))))
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(220),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(220),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~13\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~14_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\);

-- Location: LCCOMB_X23_Y11_N24
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~16_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(221) $ 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\)))) # (GND)
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(221)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(221) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(221),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(221),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~15\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~16_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\);

-- Location: LCCOMB_X23_Y11_N26
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~18_combout\ = (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) & 
-- (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\ & VCC)) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\)))) # 
-- (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222) & ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\)) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\) # (GND)))))
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\ = CARRY((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222) & (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\)) # (!\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\) # 
-- (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(222),
	datab => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(222),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~17\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~18_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\);

-- Location: LCCOMB_X23_Y11_N28
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~20_combout\ = ((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223) $ (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(223) $ 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\)))) # (GND)
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~21\ = CARRY((\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223) & ((\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(223)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\))) # (!\inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223) & (\inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(223) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PhaseRAM_inst|altsyncram_component|auto_generated|q_b\(223),
	datab => \inst_AllChannels|AmplitudeRAM_inst|altsyncram_component|auto_generated|q_b\(223),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~19\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~20_combout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~21\);

-- Location: LCCOMB_X23_Y11_N30
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]~22_combout\ = \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~21\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]~22_combout\);

-- Location: FF_X23_Y11_N31
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(7));

-- Location: FF_X23_Y11_N29
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(6));

-- Location: FF_X23_Y11_N27
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(5));

-- Location: FF_X23_Y11_N25
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(4));

-- Location: FF_X23_Y11_N23
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(3));

-- Location: FF_X23_Y11_N21
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(2));

-- Location: FF_X23_Y11_N19
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(1));

-- Location: FF_X23_Y11_N17
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(0));

-- Location: LCCOMB_X23_Y11_N0
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(0),
	datad => VCC,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y11_N2
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(1)))) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(1) & !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(1),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y11_N4
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(2) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(2)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(2),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y11_N6
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y11_N8
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(4) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\)) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(4)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(4),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y11_N10
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & 
-- !\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y11_N12
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\ = (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # 
-- (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\))) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(6) & (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\ & 
-- !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(6),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~11_cout\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\);

-- Location: LCCOMB_X23_Y11_N14
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0_combout\ = (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\ & (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(7) & 
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\)) # (!\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\ & ((\inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(7)) # 
-- (\inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan0~12_combout\,
	datac => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|end_count\(7),
	datad => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|LessThan1~12_combout\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0_combout\);

-- Location: LCCOMB_X24_Y11_N24
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~feeder_combout\ = \inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|MuxPhase~0_combout\,
	combout => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~feeder_combout\);

-- Location: FF_X24_Y11_N25
\inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|MuxPhases:31:MuxPhase_inst|mux_pulse~q\);

-- Location: LCCOMB_X13_Y13_N20
\inst_Distribute|inst_CommandReader|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~7_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(3) & (\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datab => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\);

-- Location: LCCOMB_X14_Y13_N16
\inst_Distribute|inst_CommandReader|rgb_data_s[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[8]~8_combout\ = (\inst_Distribute|inst_CommandReader|Equal1~2_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(8)))))) # (!\inst_Distribute|inst_CommandReader|Equal1~2_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal1~2_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(8),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[8]~8_combout\);

-- Location: FF_X14_Y13_N17
\inst_Distribute|inst_CommandReader|rgb_data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(8));

-- Location: LCCOMB_X14_Y13_N8
\inst_Distribute|inst_GammaCorrection|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector23~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(8) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(8),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector23~0_combout\);

-- Location: LCCOMB_X13_Y16_N8
\inst_Distribute|inst_GammaCorrection|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Idle~q\ & ((\inst_Distribute|inst_GammaCorrection|state.Green~q\))) # (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\ & 
-- (\inst_Distribute|inst_CommandReader|rgb_en_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_en_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\);

-- Location: FF_X14_Y13_N9
\inst_Distribute|inst_GammaCorrection|gammareg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector23~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(0));

-- Location: LCCOMB_X13_Y13_N22
\inst_Distribute|inst_CommandReader|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~0_combout\ = (\inst_Distribute|inst_CommandReader|Equal1~2_combout\ & (\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Equal1~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(3),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~0_combout\);

-- Location: LCCOMB_X13_Y13_N12
\inst_Distribute|inst_CommandReader|rgb_data_s[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[0]~0_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~0_combout\ & ((\inst_Distribute|inst_CommandReader|byteCount\(4) & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(0)))) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)))) # (!\inst_Distribute|inst_CommandReader|Decoder0~0_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~0_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[0]~0_combout\);

-- Location: FF_X13_Y13_N13
\inst_Distribute|inst_CommandReader|rgb_data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(0));

-- Location: LCCOMB_X12_Y16_N2
\inst_Distribute|inst_GammaCorrection|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector7~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & (\inst_Distribute|inst_GammaCorrection|gammareg\(0))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammareg\(0),
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(0),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector7~0_combout\);

-- Location: LCCOMB_X13_Y13_N0
\inst_Distribute|inst_CommandReader|rgb_data_s[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[16]~9_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~0_combout\ & ((\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|byteCount\(4) & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(16)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~0_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~0_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(16),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[16]~9_combout\);

-- Location: FF_X13_Y13_N1
\inst_Distribute|inst_CommandReader|rgb_data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(16));

-- Location: LCCOMB_X12_Y16_N14
\inst_Distribute|inst_GammaCorrection|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector15~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(16) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(16),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector15~0_combout\);

-- Location: FF_X12_Y16_N15
\inst_Distribute|inst_GammaCorrection|gammareg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector15~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(8));

-- Location: FF_X12_Y16_N3
\inst_Distribute|inst_GammaCorrection|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector7~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(8),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(0));

-- Location: LCCOMB_X14_Y13_N0
\inst_Distribute|inst_CommandReader|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~9_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(1) & \inst_Distribute|inst_CommandReader|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~9_combout\);

-- Location: LCCOMB_X14_Y13_N26
\inst_Distribute|inst_CommandReader|rgb_data_s[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[9]~10_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(9))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- ((\inst_Distribute|inst_CommandReader|Decoder0~9_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~9_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(9),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~9_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[9]~10_combout\);

-- Location: FF_X14_Y13_N27
\inst_Distribute|inst_CommandReader|rgb_data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(9));

-- Location: LCCOMB_X14_Y13_N2
\inst_Distribute|inst_GammaCorrection|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector22~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(9) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(9),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector22~0_combout\);

-- Location: FF_X14_Y13_N3
\inst_Distribute|inst_GammaCorrection|gammareg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector22~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(1));

-- Location: LCCOMB_X13_Y13_N26
\inst_Distribute|inst_CommandReader|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~1_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(3) & (\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & (\inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\ & 
-- \inst_Distribute|inst_CommandReader|byteCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datab => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datac => \inst_Distribute|inst_CommandReader|divider_s[0]~0_combout\,
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\);

-- Location: LCCOMB_X12_Y13_N2
\inst_Distribute|inst_CommandReader|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~2_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(4) & \inst_Distribute|inst_CommandReader|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~2_combout\);

-- Location: LCCOMB_X12_Y13_N8
\inst_Distribute|inst_CommandReader|rgb_data_s[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[1]~1_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(1))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- ((\inst_Distribute|inst_CommandReader|Decoder0~2_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~2_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[1]~1_combout\);

-- Location: FF_X12_Y13_N9
\inst_Distribute|inst_CommandReader|rgb_data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(1));

-- Location: LCCOMB_X12_Y16_N20
\inst_Distribute|inst_GammaCorrection|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector6~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & (\inst_Distribute|inst_GammaCorrection|gammareg\(1))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammareg\(1),
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(1),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector6~0_combout\);

-- Location: LCCOMB_X12_Y13_N24
\inst_Distribute|inst_CommandReader|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~10_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(4) & \inst_Distribute|inst_CommandReader|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~10_combout\);

-- Location: LCCOMB_X12_Y13_N20
\inst_Distribute|inst_CommandReader|rgb_data_s[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[17]~11_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(17))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- ((\inst_Distribute|inst_CommandReader|Decoder0~10_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~10_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(17),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~10_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[17]~11_combout\);

-- Location: FF_X12_Y13_N21
\inst_Distribute|inst_CommandReader|rgb_data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(17));

-- Location: LCCOMB_X12_Y16_N26
\inst_Distribute|inst_GammaCorrection|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector14~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(17) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(17),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector14~0_combout\);

-- Location: FF_X12_Y16_N27
\inst_Distribute|inst_GammaCorrection|gammareg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector14~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(9));

-- Location: FF_X12_Y16_N21
\inst_Distribute|inst_GammaCorrection|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector6~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(9),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(1));

-- Location: LCCOMB_X12_Y13_N6
\inst_Distribute|inst_CommandReader|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~3_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~3_combout\);

-- Location: LCCOMB_X12_Y13_N26
\inst_Distribute|inst_CommandReader|rgb_data_s[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[2]~2_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~3_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~3_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~3_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[2]~2_combout\);

-- Location: FF_X12_Y13_N27
\inst_Distribute|inst_CommandReader|rgb_data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(2));

-- Location: LCCOMB_X13_Y13_N14
\inst_Distribute|inst_CommandReader|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~11_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & \inst_Distribute|inst_CommandReader|byteCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(1),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~11_combout\);

-- Location: LCCOMB_X14_Y13_N4
\inst_Distribute|inst_CommandReader|rgb_data_s[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[10]~12_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~11_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(10)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~11_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Decoder0~11_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(10),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[10]~12_combout\);

-- Location: FF_X14_Y13_N5
\inst_Distribute|inst_CommandReader|rgb_data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(10));

-- Location: LCCOMB_X13_Y13_N6
\inst_Distribute|inst_GammaCorrection|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector21~0_combout\ = (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\ & \inst_Distribute|inst_CommandReader|rgb_data_s\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	datad => \inst_Distribute|inst_CommandReader|rgb_data_s\(10),
	combout => \inst_Distribute|inst_GammaCorrection|Selector21~0_combout\);

-- Location: FF_X13_Y13_N7
\inst_Distribute|inst_GammaCorrection|gammareg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector21~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(2));

-- Location: LCCOMB_X12_Y16_N28
\inst_Distribute|inst_GammaCorrection|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector5~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & ((\inst_Distribute|inst_GammaCorrection|gammareg\(2)))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- (\inst_Distribute|inst_CommandReader|rgb_data_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|rgb_data_s\(2),
	datab => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammareg\(2),
	combout => \inst_Distribute|inst_GammaCorrection|Selector5~0_combout\);

-- Location: LCCOMB_X12_Y13_N18
\inst_Distribute|inst_CommandReader|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~12_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~12_combout\);

-- Location: LCCOMB_X12_Y13_N0
\inst_Distribute|inst_CommandReader|rgb_data_s[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[18]~13_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~12_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~12_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(18),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~12_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[18]~13_combout\);

-- Location: FF_X12_Y13_N1
\inst_Distribute|inst_CommandReader|rgb_data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[18]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(18));

-- Location: LCCOMB_X12_Y13_N4
\inst_Distribute|inst_GammaCorrection|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector13~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(18) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(18),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector13~0_combout\);

-- Location: FF_X12_Y13_N5
\inst_Distribute|inst_GammaCorrection|gammareg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector13~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(10));

-- Location: FF_X12_Y16_N29
\inst_Distribute|inst_GammaCorrection|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector5~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(10),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(2));

-- Location: LCCOMB_X11_Y14_N20
\inst_Distribute|inst_CommandReader|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~4_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(3) & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & (\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & 
-- \inst_Distribute|inst_FrameBufferController|byte_in_s~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datac => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~4_combout\);

-- Location: LCCOMB_X11_Y14_N22
\inst_Distribute|inst_CommandReader|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~5_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|Decoder0~4_combout\ & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- !\inst_Distribute|inst_CommandReader|byteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|Decoder0~4_combout\,
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~5_combout\);

-- Location: LCCOMB_X11_Y14_N16
\inst_Distribute|inst_CommandReader|rgb_data_s[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[3]~3_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(3))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(0) & 
-- ((\inst_Distribute|inst_CommandReader|Decoder0~5_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~5_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(3),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~5_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[3]~3_combout\);

-- Location: FF_X11_Y14_N17
\inst_Distribute|inst_CommandReader|rgb_data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(3));

-- Location: LCCOMB_X14_Y13_N10
\inst_Distribute|inst_CommandReader|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~13_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~13_combout\);

-- Location: LCCOMB_X14_Y13_N14
\inst_Distribute|inst_CommandReader|rgb_data_s[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[11]~14_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~13_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~13_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(11),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~13_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[11]~14_combout\);

-- Location: FF_X14_Y13_N15
\inst_Distribute|inst_CommandReader|rgb_data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(11));

-- Location: LCCOMB_X14_Y13_N28
\inst_Distribute|inst_GammaCorrection|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector20~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(11) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(11),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector20~0_combout\);

-- Location: FF_X14_Y13_N29
\inst_Distribute|inst_GammaCorrection|gammareg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector20~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(3));

-- Location: LCCOMB_X12_Y16_N6
\inst_Distribute|inst_GammaCorrection|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector4~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & ((\inst_Distribute|inst_GammaCorrection|gammareg\(3)))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- (\inst_Distribute|inst_CommandReader|rgb_data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|rgb_data_s\(3),
	datab => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammareg\(3),
	combout => \inst_Distribute|inst_GammaCorrection|Selector4~0_combout\);

-- Location: LCCOMB_X11_Y14_N18
\inst_Distribute|inst_CommandReader|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~15_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(0) & \inst_Distribute|inst_CommandReader|byteCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~15_combout\);

-- Location: LCCOMB_X11_Y14_N24
\inst_Distribute|inst_CommandReader|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~14_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & \inst_Distribute|inst_CommandReader|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~4_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~14_combout\);

-- Location: LCCOMB_X11_Y14_N0
\inst_Distribute|inst_CommandReader|rgb_data_s[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[19]~15_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~15_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~14_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~14_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(19)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~15_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~15_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(19),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~14_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[19]~15_combout\);

-- Location: FF_X11_Y14_N1
\inst_Distribute|inst_CommandReader|rgb_data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(19));

-- Location: LCCOMB_X12_Y16_N8
\inst_Distribute|inst_GammaCorrection|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector12~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(19) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(19),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector12~0_combout\);

-- Location: FF_X12_Y16_N9
\inst_Distribute|inst_GammaCorrection|gammareg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector12~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(11));

-- Location: FF_X12_Y16_N7
\inst_Distribute|inst_GammaCorrection|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector4~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(11),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(3));

-- Location: LCCOMB_X14_Y13_N12
\inst_Distribute|inst_CommandReader|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~16_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & \inst_Distribute|inst_CommandReader|byteCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(0),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~16_combout\);

-- Location: LCCOMB_X14_Y13_N24
\inst_Distribute|inst_CommandReader|rgb_data_s[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[12]~16_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~16_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(12)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~16_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Decoder0~16_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(12),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[12]~16_combout\);

-- Location: FF_X14_Y13_N25
\inst_Distribute|inst_CommandReader|rgb_data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(12));

-- Location: LCCOMB_X13_Y13_N8
\inst_Distribute|inst_GammaCorrection|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector19~0_combout\ = (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\ & \inst_Distribute|inst_CommandReader|rgb_data_s\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	datad => \inst_Distribute|inst_CommandReader|rgb_data_s\(12),
	combout => \inst_Distribute|inst_GammaCorrection|Selector19~0_combout\);

-- Location: FF_X13_Y13_N9
\inst_Distribute|inst_GammaCorrection|gammareg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector19~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(4));

-- Location: LCCOMB_X11_Y14_N26
\inst_Distribute|inst_CommandReader|rgb_data_s[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[4]~4_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & ((\inst_Distribute|inst_CommandReader|Decoder0~5_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~5_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(4)))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(4),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~5_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[4]~4_combout\);

-- Location: FF_X11_Y14_N27
\inst_Distribute|inst_CommandReader|rgb_data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(4));

-- Location: LCCOMB_X12_Y16_N10
\inst_Distribute|inst_GammaCorrection|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector3~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & (\inst_Distribute|inst_GammaCorrection|gammareg\(4))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammareg\(4),
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(4),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector3~0_combout\);

-- Location: LCCOMB_X11_Y14_N28
\inst_Distribute|inst_CommandReader|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~17_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(0) & \inst_Distribute|inst_CommandReader|byteCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~17_combout\);

-- Location: LCCOMB_X11_Y14_N2
\inst_Distribute|inst_CommandReader|rgb_data_s[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[20]~17_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~17_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~14_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~14_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(20)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~17_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~17_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(20),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~14_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[20]~17_combout\);

-- Location: FF_X11_Y14_N3
\inst_Distribute|inst_CommandReader|rgb_data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(20));

-- Location: LCCOMB_X12_Y16_N4
\inst_Distribute|inst_GammaCorrection|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector11~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(20) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(20),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector11~0_combout\);

-- Location: FF_X12_Y16_N5
\inst_Distribute|inst_GammaCorrection|gammareg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector11~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(12));

-- Location: FF_X12_Y16_N11
\inst_Distribute|inst_GammaCorrection|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector3~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(12),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(4));

-- Location: LCCOMB_X12_Y13_N14
\inst_Distribute|inst_CommandReader|rgb_data_s[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[5]~5_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & ((\inst_Distribute|inst_CommandReader|Decoder0~2_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~2_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(5)))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(5),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~2_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[5]~5_combout\);

-- Location: FF_X12_Y13_N15
\inst_Distribute|inst_CommandReader|rgb_data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(5));

-- Location: LCCOMB_X14_Y13_N18
\inst_Distribute|inst_CommandReader|rgb_data_s[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[13]~18_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & ((\inst_Distribute|inst_CommandReader|Decoder0~9_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~9_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(13)))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(13),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~9_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[13]~18_combout\);

-- Location: FF_X14_Y13_N19
\inst_Distribute|inst_CommandReader|rgb_data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(13));

-- Location: LCCOMB_X13_Y13_N18
\inst_Distribute|inst_GammaCorrection|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector18~0_combout\ = (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\ & \inst_Distribute|inst_CommandReader|rgb_data_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	datad => \inst_Distribute|inst_CommandReader|rgb_data_s\(13),
	combout => \inst_Distribute|inst_GammaCorrection|Selector18~0_combout\);

-- Location: FF_X13_Y13_N19
\inst_Distribute|inst_GammaCorrection|gammareg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector18~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(5));

-- Location: LCCOMB_X12_Y16_N0
\inst_Distribute|inst_GammaCorrection|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector2~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & ((\inst_Distribute|inst_GammaCorrection|gammareg\(5)))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- (\inst_Distribute|inst_CommandReader|rgb_data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|rgb_data_s\(5),
	datab => \inst_Distribute|inst_GammaCorrection|gammareg\(5),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector2~0_combout\);

-- Location: LCCOMB_X12_Y13_N10
\inst_Distribute|inst_CommandReader|rgb_data_s[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[21]~19_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & ((\inst_Distribute|inst_CommandReader|Decoder0~10_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~10_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(21)))))) # (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(21),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~10_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[21]~19_combout\);

-- Location: FF_X12_Y13_N11
\inst_Distribute|inst_CommandReader|rgb_data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[21]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(21));

-- Location: LCCOMB_X12_Y16_N30
\inst_Distribute|inst_GammaCorrection|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector10~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(21) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(21),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector10~0_combout\);

-- Location: FF_X12_Y16_N31
\inst_Distribute|inst_GammaCorrection|gammareg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector10~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(13));

-- Location: FF_X12_Y16_N1
\inst_Distribute|inst_GammaCorrection|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector2~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(13),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(5));

-- Location: LCCOMB_X12_Y13_N12
\inst_Distribute|inst_CommandReader|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~6_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~6_combout\);

-- Location: LCCOMB_X12_Y13_N16
\inst_Distribute|inst_CommandReader|rgb_data_s[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[6]~6_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~6_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~6_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(6),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~6_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[6]~6_combout\);

-- Location: FF_X12_Y13_N17
\inst_Distribute|inst_CommandReader|rgb_data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(6));

-- Location: LCCOMB_X14_Y13_N6
\inst_Distribute|inst_CommandReader|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~18_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(2) & (\inst_Distribute|inst_CommandReader|byteCount\(1) & \inst_Distribute|inst_CommandReader|byteCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(0),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~18_combout\);

-- Location: LCCOMB_X14_Y13_N20
\inst_Distribute|inst_CommandReader|rgb_data_s[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[14]~20_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~18_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~7_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(14)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~18_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|Decoder0~18_combout\,
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(14),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[14]~20_combout\);

-- Location: FF_X14_Y13_N21
\inst_Distribute|inst_CommandReader|rgb_data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(14));

-- Location: LCCOMB_X14_Y13_N30
\inst_Distribute|inst_GammaCorrection|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector17~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(14) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(14),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector17~0_combout\);

-- Location: FF_X14_Y13_N31
\inst_Distribute|inst_GammaCorrection|gammareg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector17~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(6));

-- Location: LCCOMB_X12_Y16_N24
\inst_Distribute|inst_GammaCorrection|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector1~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & ((\inst_Distribute|inst_GammaCorrection|gammareg\(6)))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- (\inst_Distribute|inst_CommandReader|rgb_data_s\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|rgb_data_s\(6),
	datab => \inst_Distribute|inst_GammaCorrection|gammareg\(6),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector1~0_combout\);

-- Location: LCCOMB_X12_Y13_N28
\inst_Distribute|inst_CommandReader|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~19_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(4) & (\inst_Distribute|inst_CommandReader|byteCount\(0) & (\inst_Distribute|inst_CommandReader|byteCount\(2) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(4),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~1_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~19_combout\);

-- Location: LCCOMB_X12_Y13_N30
\inst_Distribute|inst_CommandReader|rgb_data_s[22]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[22]~21_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~19_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~19_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(22),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~19_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[22]~21_combout\);

-- Location: FF_X12_Y13_N31
\inst_Distribute|inst_CommandReader|rgb_data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[22]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(22));

-- Location: LCCOMB_X12_Y16_N22
\inst_Distribute|inst_GammaCorrection|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector9~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(22) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(22),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector9~0_combout\);

-- Location: FF_X12_Y16_N23
\inst_Distribute|inst_GammaCorrection|gammareg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector9~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(14));

-- Location: FF_X12_Y16_N25
\inst_Distribute|inst_GammaCorrection|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector1~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(14),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(6));

-- Location: LCCOMB_X11_Y14_N14
\inst_Distribute|inst_CommandReader|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~20_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & (!\inst_Distribute|inst_CommandReader|byteCount\(0) & 
-- \inst_Distribute|inst_CommandReader|byteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datad => \inst_Distribute|inst_CommandReader|byteCount\(4),
	combout => \inst_Distribute|inst_CommandReader|Decoder0~20_combout\);

-- Location: LCCOMB_X11_Y14_N4
\inst_Distribute|inst_CommandReader|rgb_data_s[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[15]~22_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~4_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~20_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~20_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(15)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~4_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~4_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(15),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~20_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[15]~22_combout\);

-- Location: FF_X11_Y14_N5
\inst_Distribute|inst_CommandReader|rgb_data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(15));

-- Location: LCCOMB_X12_Y16_N12
\inst_Distribute|inst_GammaCorrection|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector16~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(15) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|rgb_data_s\(15),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector16~0_combout\);

-- Location: FF_X12_Y16_N13
\inst_Distribute|inst_GammaCorrection|gammareg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector16~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(7));

-- Location: LCCOMB_X14_Y13_N22
\inst_Distribute|inst_CommandReader|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~8_combout\ = (!\inst_Distribute|inst_CommandReader|byteCount\(2) & (!\inst_Distribute|inst_CommandReader|byteCount\(0) & (!\inst_Distribute|inst_CommandReader|byteCount\(1) & 
-- \inst_Distribute|inst_CommandReader|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(2),
	datab => \inst_Distribute|inst_CommandReader|byteCount\(0),
	datac => \inst_Distribute|inst_CommandReader|byteCount\(1),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~7_combout\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~8_combout\);

-- Location: LCCOMB_X13_Y13_N4
\inst_Distribute|inst_CommandReader|rgb_data_s[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[7]~7_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~8_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # (!\inst_Distribute|inst_CommandReader|Decoder0~8_combout\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(7),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~8_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[7]~7_combout\);

-- Location: FF_X13_Y13_N5
\inst_Distribute|inst_CommandReader|rgb_data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(7));

-- Location: LCCOMB_X12_Y16_N16
\inst_Distribute|inst_GammaCorrection|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector0~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Red~q\ & (\inst_Distribute|inst_GammaCorrection|gammareg\(7))) # (!\inst_Distribute|inst_GammaCorrection|state.Red~q\ & 
-- ((\inst_Distribute|inst_CommandReader|rgb_data_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammareg\(7),
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(7),
	datad => \inst_Distribute|inst_GammaCorrection|state.Red~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector0~0_combout\);

-- Location: LCCOMB_X11_Y14_N8
\inst_Distribute|inst_CommandReader|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|Decoder0~21_combout\ = (\inst_Distribute|inst_CommandReader|byteCount\(3) & (\inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\ & (\inst_Distribute|inst_CommandReader|LessThan0~1_combout\ & 
-- \inst_Distribute|inst_FrameBufferController|byte_in_s~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_CommandReader|byteCount\(3),
	datab => \inst_Distribute|inst_CommandReader|GSPATstate.GSPATReadPhases~q\,
	datac => \inst_Distribute|inst_CommandReader|LessThan0~1_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|byte_in_s~q\,
	combout => \inst_Distribute|inst_CommandReader|Decoder0~21_combout\);

-- Location: LCCOMB_X11_Y14_N6
\inst_Distribute|inst_CommandReader|rgb_data_s[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_CommandReader|rgb_data_s[23]~23_combout\ = (\inst_Distribute|inst_CommandReader|Decoder0~21_combout\ & ((\inst_Distribute|inst_CommandReader|Decoder0~20_combout\ & (\inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\)) # 
-- (!\inst_Distribute|inst_CommandReader|Decoder0~20_combout\ & ((\inst_Distribute|inst_CommandReader|rgb_data_s\(23)))))) # (!\inst_Distribute|inst_CommandReader|Decoder0~21_combout\ & (((\inst_Distribute|inst_CommandReader|rgb_data_s\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|q_in[7]~2_combout\,
	datab => \inst_Distribute|inst_CommandReader|Decoder0~21_combout\,
	datac => \inst_Distribute|inst_CommandReader|rgb_data_s\(23),
	datad => \inst_Distribute|inst_CommandReader|Decoder0~20_combout\,
	combout => \inst_Distribute|inst_CommandReader|rgb_data_s[23]~23_combout\);

-- Location: FF_X11_Y14_N7
\inst_Distribute|inst_CommandReader|rgb_data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_CommandReader|rgb_data_s[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_CommandReader|rgb_data_s\(23));

-- Location: LCCOMB_X12_Y16_N18
\inst_Distribute|inst_GammaCorrection|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector8~0_combout\ = (\inst_Distribute|inst_CommandReader|rgb_data_s\(23) & !\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_CommandReader|rgb_data_s\(23),
	datad => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector8~0_combout\);

-- Location: FF_X12_Y16_N19
\inst_Distribute|inst_GammaCorrection|gammareg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector8~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammareg\(15));

-- Location: FF_X12_Y16_N17
\inst_Distribute|inst_GammaCorrection|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector0~0_combout\,
	asdata => \inst_Distribute|inst_GammaCorrection|gammareg\(15),
	sclr => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	sload => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|address\(7));

-- Location: M9K_X15_Y16_N0
\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"007FC01FB007D801F2007B801E90079401E10077001D80075001D00073001C70070C01BF006EC01B7006CC01AF006AC01A70068C019F0066C01970064C018F00",
	mem_init1 => X"6300188006100180005F00179005D40171005B8016A0059801630057C015B00560015400544014D0052801460050C0140004F00139004D40132004BC012B004A0012500488011E0046C01180045401120043C010B0042001050040800FF003F000F9003D800F3003C000ED003AC00E80039400E20037C00DC0036800D70035000D10033C00CC0032400C70031000C2002FC00BC002E800B7002D400B2002C000AD002AC00A80029800A400284009F00274009A0026000960025000910023C008D0022C0089002180084002080080001F8007C001E80078001D80074001C80070001B8006C001A800690019C00650018C006100180005E00170005A0016400570",
	mem_init0 => X"015400540014800500013C004D00130004A0012400470011800440010C004100100003E000F4003C000E80039000E00036000D40034000C80031000C0002F000B8002C000AC002A000A400280009C00260009400240008C00220008400200007C001E00074001C0006C001A0006400180006000170005800150005000140004C001200044001100040000F0003C000E00038000D00030000C0002C000B00028000A0002400090002000080001C00070001800060001800050001400050001000040001000030000C00030000C0002000080002000080001000040001000040001000040001000040000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GammaLUT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y15_N24
\inst_Distribute|inst_GammaCorrection|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector47~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Green~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8),
	combout => \inst_Distribute|inst_GammaCorrection|Selector47~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\inst_Distribute|inst_GammaCorrection|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Green~q\) # (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\);

-- Location: FF_X14_Y15_N25
\inst_Distribute|inst_GammaCorrection|gammaout_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector47~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(8));

-- Location: LCCOMB_X13_Y15_N26
\inst_CalibrationAndMapping|color_in[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[8]~0_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(8),
	combout => \inst_CalibrationAndMapping|color_in[8]~0_combout\);

-- Location: FF_X13_Y15_N27
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(8));

-- Location: LCCOMB_X12_Y15_N0
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(8),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]~feeder_combout\);

-- Location: FF_X12_Y15_N1
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(8));

-- Location: LCCOMB_X12_Y17_N18
\inst_AllChannels|color_reg1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[8]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(8),
	combout => \inst_AllChannels|color_reg1[8]~feeder_combout\);

-- Location: FF_X17_Y16_N11
\inst_CalibrationAndMapping|c_enable_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|old_rgben~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|c_enable_s~q\);

-- Location: LCCOMB_X17_Y16_N22
\inst_CalibrationAndMapping|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|process_0~0_combout\ = (!\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_CalibrationAndMapping|old_rgben~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_CalibrationAndMapping|old_rgben~q\,
	combout => \inst_CalibrationAndMapping|process_0~0_combout\);

-- Location: FF_X17_Y16_N23
\inst_CalibrationAndMapping|c_swap_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|c_swap_d~q\);

-- Location: FF_X17_Y16_N19
\inst_CalibrationAndMapping|c_swap_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|c_swap_d~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|c_swap_s~q\);

-- Location: LCCOMB_X17_Y16_N18
\inst_AllChannels|c_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|c_state~0_combout\ = \inst_CalibrationAndMapping|c_swap_s~q\ $ (\inst_AllChannels|c_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_CalibrationAndMapping|c_swap_s~q\,
	datad => \inst_AllChannels|c_state~q\,
	combout => \inst_AllChannels|c_state~0_combout\);

-- Location: LCCOMB_X17_Y16_N2
\inst_AllChannels|c_state~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|c_state~feeder_combout\ = \inst_AllChannels|c_state~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|c_state~0_combout\,
	combout => \inst_AllChannels|c_state~feeder_combout\);

-- Location: FF_X17_Y16_N3
\inst_AllChannels|c_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|c_state~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|c_state~q\);

-- Location: LCCOMB_X17_Y16_N0
\inst_AllChannels|color_reg1[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[8]~0_combout\ = (\inst_CalibrationAndMapping|c_enable_s~q\ & \inst_AllChannels|c_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_CalibrationAndMapping|c_enable_s~q\,
	datad => \inst_AllChannels|c_state~q\,
	combout => \inst_AllChannels|color_reg1[8]~0_combout\);

-- Location: FF_X12_Y17_N19
\inst_AllChannels|color_reg1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[8]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(8));

-- Location: FF_X13_Y18_N13
\inst_AllChannels|color_reg1_ff0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(8));

-- Location: LCCOMB_X13_Y18_N8
\inst_AllChannels|color_reg1_ff1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[8]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(8),
	combout => \inst_AllChannels|color_reg1_ff1[8]~feeder_combout\);

-- Location: FF_X13_Y18_N9
\inst_AllChannels|color_reg1_ff1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(8));

-- Location: LCCOMB_X12_Y17_N24
\inst_AllChannels|color_reg0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[8]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(8),
	combout => \inst_AllChannels|color_reg0[8]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N10
\inst_AllChannels|color_reg0[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[8]~0_combout\ = (\inst_CalibrationAndMapping|c_enable_s~q\ & !\inst_AllChannels|c_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_CalibrationAndMapping|c_enable_s~q\,
	datad => \inst_AllChannels|c_state~q\,
	combout => \inst_AllChannels|color_reg0[8]~0_combout\);

-- Location: FF_X12_Y17_N25
\inst_AllChannels|color_reg0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[8]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(8));

-- Location: LCCOMB_X13_Y18_N22
\inst_AllChannels|color_reg0_ff0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[8]~feeder_combout\ = \inst_AllChannels|color_reg0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(8),
	combout => \inst_AllChannels|color_reg0_ff0[8]~feeder_combout\);

-- Location: FF_X13_Y18_N23
\inst_AllChannels|color_reg0_ff0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(8));

-- Location: FF_X13_Y18_N31
\inst_AllChannels|color_reg0_ff1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(8));

-- Location: FF_X19_Y15_N21
\inst_AllChannels|c_state_ff[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|c_state~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|c_state_ff\(0));

-- Location: LCCOMB_X19_Y15_N6
\inst_AllChannels|c_state_ff[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|c_state_ff[1]~feeder_combout\ = \inst_AllChannels|c_state_ff\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|c_state_ff\(0),
	combout => \inst_AllChannels|c_state_ff[1]~feeder_combout\);

-- Location: FF_X19_Y15_N7
\inst_AllChannels|c_state_ff[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|c_state_ff[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|c_state_ff\(1));

-- Location: LCCOMB_X19_Y15_N22
\inst_AllChannels|c_state_n~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|c_state_n~feeder_combout\ = \inst_AllChannels|c_state_ff\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|c_state_ff\(1),
	combout => \inst_AllChannels|c_state_n~feeder_combout\);

-- Location: FF_X19_Y15_N23
\inst_AllChannels|c_state_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|c_state_n~feeder_combout\,
	ena => \inst_AllChannels|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|c_state_n~q\);

-- Location: LCCOMB_X13_Y18_N16
\inst_AllChannels|color_out_d0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~0_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(8)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(8),
	datac => \inst_AllChannels|color_reg0_ff1\(8),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~0_combout\);

-- Location: FF_X13_Y18_N17
\inst_AllChannels|color_out_d0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(8));

-- Location: LCCOMB_X16_Y15_N20
\inst_AllChannels|color_out_d1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d1[8]~feeder_combout\ = \inst_AllChannels|color_out_d0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_out_d0\(8),
	combout => \inst_AllChannels|color_out_d1[8]~feeder_combout\);

-- Location: FF_X16_Y15_N21
\inst_AllChannels|color_out_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(8));

-- Location: LCCOMB_X14_Y15_N2
\inst_Distribute|inst_GammaCorrection|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector48~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Green~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst_Distribute|inst_GammaCorrection|Selector48~0_combout\);

-- Location: FF_X14_Y15_N3
\inst_Distribute|inst_GammaCorrection|gammaout_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector48~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(7));

-- Location: LCCOMB_X12_Y15_N30
\inst_CalibrationAndMapping|color_in[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[7]~1_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(7),
	combout => \inst_CalibrationAndMapping|color_in[7]~1_combout\);

-- Location: FF_X12_Y15_N31
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(7));

-- Location: FF_X12_Y15_N11
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(7));

-- Location: LCCOMB_X12_Y17_N4
\inst_AllChannels|color_reg0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[7]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(7),
	combout => \inst_AllChannels|color_reg0[7]~feeder_combout\);

-- Location: FF_X12_Y17_N5
\inst_AllChannels|color_reg0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[7]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(7));

-- Location: LCCOMB_X13_Y18_N0
\inst_AllChannels|color_reg0_ff0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[7]~feeder_combout\ = \inst_AllChannels|color_reg0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(7),
	combout => \inst_AllChannels|color_reg0_ff0[7]~feeder_combout\);

-- Location: FF_X13_Y18_N1
\inst_AllChannels|color_reg0_ff0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(7));

-- Location: LCCOMB_X13_Y18_N26
\inst_AllChannels|color_reg0_ff1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[7]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(7),
	combout => \inst_AllChannels|color_reg0_ff1[7]~feeder_combout\);

-- Location: FF_X13_Y18_N27
\inst_AllChannels|color_reg0_ff1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(7));

-- Location: LCCOMB_X12_Y17_N22
\inst_AllChannels|color_reg1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[7]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(7),
	combout => \inst_AllChannels|color_reg1[7]~feeder_combout\);

-- Location: FF_X12_Y17_N23
\inst_AllChannels|color_reg1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[7]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(7));

-- Location: LCCOMB_X13_Y18_N10
\inst_AllChannels|color_reg1_ff0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[7]~feeder_combout\ = \inst_AllChannels|color_reg1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(7),
	combout => \inst_AllChannels|color_reg1_ff0[7]~feeder_combout\);

-- Location: FF_X13_Y18_N11
\inst_AllChannels|color_reg1_ff0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(7));

-- Location: LCCOMB_X13_Y18_N20
\inst_AllChannels|color_reg1_ff1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[7]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(7),
	combout => \inst_AllChannels|color_reg1_ff1[7]~feeder_combout\);

-- Location: FF_X13_Y18_N21
\inst_AllChannels|color_reg1_ff1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(7));

-- Location: LCCOMB_X13_Y18_N2
\inst_AllChannels|color_out_d0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~1_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(7))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(7),
	datad => \inst_AllChannels|color_reg1_ff1\(7),
	combout => \inst_AllChannels|color_out_d0~1_combout\);

-- Location: FF_X13_Y18_N3
\inst_AllChannels|color_out_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(7));

-- Location: FF_X16_Y15_N15
\inst_AllChannels|color_out_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(7));

-- Location: LCCOMB_X14_Y15_N20
\inst_Distribute|inst_GammaCorrection|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector49~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6) & \inst_Distribute|inst_GammaCorrection|state.Green~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector49~0_combout\);

-- Location: FF_X14_Y15_N21
\inst_Distribute|inst_GammaCorrection|gammaout_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector49~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(6));

-- Location: LCCOMB_X12_Y15_N24
\inst_CalibrationAndMapping|color_in[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[6]~2_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(6),
	combout => \inst_CalibrationAndMapping|color_in[6]~2_combout\);

-- Location: FF_X12_Y15_N25
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(6));

-- Location: LCCOMB_X12_Y15_N28
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(6),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]~feeder_combout\);

-- Location: FF_X12_Y15_N29
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(6));

-- Location: LCCOMB_X16_Y15_N28
\inst_AllChannels|color_reg1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[6]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(6),
	combout => \inst_AllChannels|color_reg1[6]~feeder_combout\);

-- Location: FF_X16_Y15_N29
\inst_AllChannels|color_reg1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[6]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(6));

-- Location: LCCOMB_X16_Y15_N18
\inst_AllChannels|color_reg1_ff0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[6]~feeder_combout\ = \inst_AllChannels|color_reg1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(6),
	combout => \inst_AllChannels|color_reg1_ff0[6]~feeder_combout\);

-- Location: FF_X16_Y15_N19
\inst_AllChannels|color_reg1_ff0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(6));

-- Location: LCCOMB_X16_Y15_N24
\inst_AllChannels|color_reg1_ff1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[6]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(6),
	combout => \inst_AllChannels|color_reg1_ff1[6]~feeder_combout\);

-- Location: FF_X16_Y15_N25
\inst_AllChannels|color_reg1_ff1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(6));

-- Location: LCCOMB_X18_Y15_N8
\inst_AllChannels|color_reg0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[6]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(6),
	combout => \inst_AllChannels|color_reg0[6]~feeder_combout\);

-- Location: FF_X18_Y15_N9
\inst_AllChannels|color_reg0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[6]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(6));

-- Location: FF_X17_Y15_N17
\inst_AllChannels|color_reg0_ff0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(6));

-- Location: LCCOMB_X16_Y15_N26
\inst_AllChannels|color_reg0_ff1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[6]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(6),
	combout => \inst_AllChannels|color_reg0_ff1[6]~feeder_combout\);

-- Location: FF_X16_Y15_N27
\inst_AllChannels|color_reg0_ff1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(6));

-- Location: LCCOMB_X16_Y15_N22
\inst_AllChannels|color_out_d0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~2_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(6)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(6),
	datac => \inst_AllChannels|color_reg0_ff1\(6),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~2_combout\);

-- Location: FF_X16_Y15_N23
\inst_AllChannels|color_out_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(6));

-- Location: FF_X16_Y15_N13
\inst_AllChannels|color_out_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(6));

-- Location: LCCOMB_X14_Y15_N22
\inst_Distribute|inst_GammaCorrection|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector50~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5) & \inst_Distribute|inst_GammaCorrection|state.Green~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector50~0_combout\);

-- Location: FF_X14_Y15_N23
\inst_Distribute|inst_GammaCorrection|gammaout_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector50~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(5));

-- Location: LCCOMB_X13_Y15_N28
\inst_CalibrationAndMapping|color_in[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[5]~3_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(5),
	combout => \inst_CalibrationAndMapping|color_in[5]~3_combout\);

-- Location: FF_X13_Y15_N29
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(5));

-- Location: LCCOMB_X12_Y15_N22
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(5),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]~feeder_combout\);

-- Location: FF_X12_Y15_N23
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(5));

-- Location: FF_X12_Y17_N1
\inst_AllChannels|color_reg0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(5),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(5));

-- Location: FF_X13_Y17_N19
\inst_AllChannels|color_reg0_ff0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(5));

-- Location: LCCOMB_X13_Y17_N22
\inst_AllChannels|color_reg0_ff1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[5]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(5),
	combout => \inst_AllChannels|color_reg0_ff1[5]~feeder_combout\);

-- Location: FF_X13_Y17_N23
\inst_AllChannels|color_reg0_ff1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(5));

-- Location: FF_X12_Y17_N3
\inst_AllChannels|color_reg1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(5),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(5));

-- Location: LCCOMB_X13_Y17_N28
\inst_AllChannels|color_reg1_ff0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[5]~feeder_combout\ = \inst_AllChannels|color_reg1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(5),
	combout => \inst_AllChannels|color_reg1_ff0[5]~feeder_combout\);

-- Location: FF_X13_Y17_N29
\inst_AllChannels|color_reg1_ff0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(5));

-- Location: LCCOMB_X13_Y17_N24
\inst_AllChannels|color_reg1_ff1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[5]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(5),
	combout => \inst_AllChannels|color_reg1_ff1[5]~feeder_combout\);

-- Location: FF_X13_Y17_N25
\inst_AllChannels|color_reg1_ff1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(5));

-- Location: LCCOMB_X13_Y17_N16
\inst_AllChannels|color_out_d0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~3_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(5))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(5),
	datad => \inst_AllChannels|color_reg1_ff1\(5),
	combout => \inst_AllChannels|color_out_d0~3_combout\);

-- Location: FF_X13_Y17_N17
\inst_AllChannels|color_out_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(5));

-- Location: FF_X16_Y15_N11
\inst_AllChannels|color_out_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(5));

-- Location: LCCOMB_X14_Y15_N0
\inst_Distribute|inst_GammaCorrection|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector51~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Green~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst_Distribute|inst_GammaCorrection|Selector51~0_combout\);

-- Location: FF_X14_Y15_N1
\inst_Distribute|inst_GammaCorrection|gammaout_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector51~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(4));

-- Location: LCCOMB_X13_Y15_N22
\inst_CalibrationAndMapping|color_in[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[4]~4_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(4) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(4),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[4]~4_combout\);

-- Location: FF_X13_Y15_N23
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(4));

-- Location: LCCOMB_X12_Y15_N8
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(4),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]~feeder_combout\);

-- Location: FF_X12_Y15_N9
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(4));

-- Location: FF_X12_Y17_N15
\inst_AllChannels|color_reg1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(4),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(4));

-- Location: LCCOMB_X13_Y17_N0
\inst_AllChannels|color_reg1_ff0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[4]~feeder_combout\ = \inst_AllChannels|color_reg1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(4),
	combout => \inst_AllChannels|color_reg1_ff0[4]~feeder_combout\);

-- Location: FF_X13_Y17_N1
\inst_AllChannels|color_reg1_ff0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(4));

-- Location: LCCOMB_X13_Y17_N12
\inst_AllChannels|color_reg1_ff1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[4]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(4),
	combout => \inst_AllChannels|color_reg1_ff1[4]~feeder_combout\);

-- Location: FF_X13_Y17_N13
\inst_AllChannels|color_reg1_ff1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(4));

-- Location: FF_X12_Y17_N21
\inst_AllChannels|color_reg0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(4),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(4));

-- Location: LCCOMB_X13_Y17_N14
\inst_AllChannels|color_reg0_ff0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[4]~feeder_combout\ = \inst_AllChannels|color_reg0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(4),
	combout => \inst_AllChannels|color_reg0_ff0[4]~feeder_combout\);

-- Location: FF_X13_Y17_N15
\inst_AllChannels|color_reg0_ff0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(4));

-- Location: FF_X13_Y17_N27
\inst_AllChannels|color_reg0_ff1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(4));

-- Location: LCCOMB_X13_Y17_N10
\inst_AllChannels|color_out_d0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~4_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(4)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(4),
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(4),
	combout => \inst_AllChannels|color_out_d0~4_combout\);

-- Location: FF_X13_Y17_N11
\inst_AllChannels|color_out_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(4));

-- Location: FF_X16_Y15_N9
\inst_AllChannels|color_out_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(4));

-- Location: LCCOMB_X14_Y15_N10
\inst_Distribute|inst_GammaCorrection|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector52~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Green~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst_Distribute|inst_GammaCorrection|Selector52~0_combout\);

-- Location: FF_X14_Y15_N11
\inst_Distribute|inst_GammaCorrection|gammaout_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector52~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(3));

-- Location: LCCOMB_X13_Y15_N8
\inst_CalibrationAndMapping|color_in[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[3]~5_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(3) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(3),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[3]~5_combout\);

-- Location: FF_X13_Y15_N9
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(3));

-- Location: FF_X12_Y15_N3
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(3));

-- Location: FF_X12_Y17_N11
\inst_AllChannels|color_reg1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(3),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(3));

-- Location: LCCOMB_X13_Y17_N20
\inst_AllChannels|color_reg1_ff0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[3]~feeder_combout\ = \inst_AllChannels|color_reg1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(3),
	combout => \inst_AllChannels|color_reg1_ff0[3]~feeder_combout\);

-- Location: FF_X13_Y17_N21
\inst_AllChannels|color_reg1_ff0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(3));

-- Location: LCCOMB_X13_Y17_N8
\inst_AllChannels|color_reg1_ff1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[3]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(3),
	combout => \inst_AllChannels|color_reg1_ff1[3]~feeder_combout\);

-- Location: FF_X13_Y17_N9
\inst_AllChannels|color_reg1_ff1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(3));

-- Location: FF_X12_Y17_N9
\inst_AllChannels|color_reg0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(3),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(3));

-- Location: LCCOMB_X13_Y17_N2
\inst_AllChannels|color_reg0_ff0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[3]~feeder_combout\ = \inst_AllChannels|color_reg0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(3),
	combout => \inst_AllChannels|color_reg0_ff0[3]~feeder_combout\);

-- Location: FF_X13_Y17_N3
\inst_AllChannels|color_reg0_ff0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(3));

-- Location: LCCOMB_X13_Y17_N30
\inst_AllChannels|color_reg0_ff1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[3]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(3),
	combout => \inst_AllChannels|color_reg0_ff1[3]~feeder_combout\);

-- Location: FF_X13_Y17_N31
\inst_AllChannels|color_reg0_ff1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(3));

-- Location: LCCOMB_X13_Y17_N4
\inst_AllChannels|color_out_d0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~5_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(3)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(3),
	datac => \inst_AllChannels|color_reg0_ff1\(3),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~5_combout\);

-- Location: FF_X13_Y17_N5
\inst_AllChannels|color_out_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(3));

-- Location: FF_X16_Y15_N7
\inst_AllChannels|color_out_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(3));

-- Location: LCCOMB_X13_Y16_N6
\inst_Distribute|inst_GammaCorrection|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector53~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2) & \inst_Distribute|inst_GammaCorrection|state.Green~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector53~0_combout\);

-- Location: FF_X14_Y15_N13
\inst_Distribute|inst_GammaCorrection|gammaout_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_Distribute|inst_GammaCorrection|Selector53~0_combout\,
	sload => VCC,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(2));

-- Location: LCCOMB_X13_Y15_N2
\inst_CalibrationAndMapping|color_in[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[2]~6_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(2) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammaout_s\(2),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[2]~6_combout\);

-- Location: FF_X13_Y15_N3
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(2));

-- Location: FF_X12_Y15_N13
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(2));

-- Location: LCCOMB_X12_Y17_N6
\inst_AllChannels|color_reg1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[2]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(2),
	combout => \inst_AllChannels|color_reg1[2]~feeder_combout\);

-- Location: FF_X12_Y17_N7
\inst_AllChannels|color_reg1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[2]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(2));

-- Location: FF_X16_Y13_N17
\inst_AllChannels|color_reg1_ff0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(2));

-- Location: LCCOMB_X16_Y13_N12
\inst_AllChannels|color_reg1_ff1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[2]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(2),
	combout => \inst_AllChannels|color_reg1_ff1[2]~feeder_combout\);

-- Location: FF_X16_Y13_N13
\inst_AllChannels|color_reg1_ff1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(2));

-- Location: LCCOMB_X12_Y17_N12
\inst_AllChannels|color_reg0[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[2]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(2),
	combout => \inst_AllChannels|color_reg0[2]~feeder_combout\);

-- Location: FF_X12_Y17_N13
\inst_AllChannels|color_reg0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[2]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(2));

-- Location: FF_X16_Y13_N7
\inst_AllChannels|color_reg0_ff0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(2));

-- Location: LCCOMB_X16_Y13_N26
\inst_AllChannels|color_reg0_ff1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[2]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(2),
	combout => \inst_AllChannels|color_reg0_ff1[2]~feeder_combout\);

-- Location: FF_X16_Y13_N27
\inst_AllChannels|color_reg0_ff1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(2));

-- Location: LCCOMB_X16_Y13_N24
\inst_AllChannels|color_out_d0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~6_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(2)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(2),
	datac => \inst_AllChannels|color_reg0_ff1\(2),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~6_combout\);

-- Location: FF_X16_Y13_N25
\inst_AllChannels|color_out_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(2));

-- Location: FF_X16_Y15_N5
\inst_AllChannels|color_out_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(2));

-- Location: LCCOMB_X18_Y16_N30
\inst_AllChannels|rclk_d[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|rclk_d[0]~feeder_combout\ = \inst_Counter|count_s\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_Counter|count_s\(2),
	combout => \inst_AllChannels|rclk_d[0]~feeder_combout\);

-- Location: FF_X18_Y16_N31
\inst_AllChannels|rclk_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|rclk_d[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_d\(0));

-- Location: FF_X18_Y16_N27
\inst_AllChannels|PulseWidthModulator_inst|count_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|rclk_d\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(1));

-- Location: LCCOMB_X14_Y15_N30
\inst_Distribute|inst_GammaCorrection|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector54~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1) & \inst_Distribute|inst_GammaCorrection|state.Green~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector54~0_combout\);

-- Location: FF_X14_Y15_N31
\inst_Distribute|inst_GammaCorrection|gammaout_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector54~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(1));

-- Location: LCCOMB_X12_Y15_N18
\inst_CalibrationAndMapping|color_in[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[1]~7_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(1),
	combout => \inst_CalibrationAndMapping|color_in[1]~7_combout\);

-- Location: FF_X12_Y15_N19
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(1));

-- Location: LCCOMB_X12_Y15_N14
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(1),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]~feeder_combout\);

-- Location: FF_X12_Y15_N15
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(1));

-- Location: LCCOMB_X18_Y15_N28
\inst_AllChannels|color_reg1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[1]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(1),
	combout => \inst_AllChannels|color_reg1[1]~feeder_combout\);

-- Location: FF_X18_Y15_N29
\inst_AllChannels|color_reg1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[1]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(1));

-- Location: LCCOMB_X17_Y15_N4
\inst_AllChannels|color_reg1_ff0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[1]~feeder_combout\ = \inst_AllChannels|color_reg1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(1),
	combout => \inst_AllChannels|color_reg1_ff0[1]~feeder_combout\);

-- Location: FF_X17_Y15_N5
\inst_AllChannels|color_reg1_ff0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(1));

-- Location: FF_X17_Y15_N7
\inst_AllChannels|color_reg1_ff1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1_ff0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(1));

-- Location: LCCOMB_X18_Y15_N18
\inst_AllChannels|color_reg0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[1]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(1),
	combout => \inst_AllChannels|color_reg0[1]~feeder_combout\);

-- Location: FF_X18_Y15_N19
\inst_AllChannels|color_reg0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[1]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(1));

-- Location: LCCOMB_X17_Y15_N2
\inst_AllChannels|color_reg0_ff0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[1]~feeder_combout\ = \inst_AllChannels|color_reg0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(1),
	combout => \inst_AllChannels|color_reg0_ff0[1]~feeder_combout\);

-- Location: FF_X17_Y15_N3
\inst_AllChannels|color_reg0_ff0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(1));

-- Location: LCCOMB_X17_Y15_N12
\inst_AllChannels|color_reg0_ff1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[1]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(1),
	combout => \inst_AllChannels|color_reg0_ff1[1]~feeder_combout\);

-- Location: FF_X17_Y15_N13
\inst_AllChannels|color_reg0_ff1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(1));

-- Location: LCCOMB_X17_Y15_N16
\inst_AllChannels|color_out_d0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~7_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(1)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(1),
	datab => \inst_AllChannels|c_state_n~q\,
	datad => \inst_AllChannels|color_reg0_ff1\(1),
	combout => \inst_AllChannels|color_out_d0~7_combout\);

-- Location: LCCOMB_X16_Y15_N30
\inst_AllChannels|color_out_d0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0[1]~feeder_combout\ = \inst_AllChannels|color_out_d0~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_out_d0~7_combout\,
	combout => \inst_AllChannels|color_out_d0[1]~feeder_combout\);

-- Location: FF_X16_Y15_N31
\inst_AllChannels|color_out_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(1));

-- Location: FF_X16_Y15_N3
\inst_AllChannels|color_out_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(1));

-- Location: FF_X16_Y17_N29
\inst_AllChannels|PulseWidthModulator_inst|count_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_Counter|count_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d0\(0));

-- Location: LCCOMB_X16_Y17_N6
\inst_AllChannels|PulseWidthModulator_inst|count_d1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|count_d1[0]~feeder_combout\ = \inst_AllChannels|PulseWidthModulator_inst|count_d0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d0\(0),
	combout => \inst_AllChannels|PulseWidthModulator_inst|count_d1[0]~feeder_combout\);

-- Location: FF_X16_Y17_N7
\inst_AllChannels|PulseWidthModulator_inst|count_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|count_d1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(0));

-- Location: LCCOMB_X14_Y15_N8
\inst_Distribute|inst_GammaCorrection|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector55~1_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0) & \inst_Distribute|inst_GammaCorrection|state.Green~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst_Distribute|inst_GammaCorrection|state.Green~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector55~1_combout\);

-- Location: FF_X14_Y15_N9
\inst_Distribute|inst_GammaCorrection|gammaout_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector55~1_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(0));

-- Location: LCCOMB_X13_Y15_N12
\inst_CalibrationAndMapping|color_in[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[0]~8_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(0) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(0),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[0]~8_combout\);

-- Location: FF_X13_Y15_N13
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(0));

-- Location: LCCOMB_X13_Y15_N0
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(0),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]~feeder_combout\);

-- Location: FF_X13_Y15_N1
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(0));

-- Location: LCCOMB_X17_Y15_N30
\inst_AllChannels|color_reg0[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[0]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(0),
	combout => \inst_AllChannels|color_reg0[0]~feeder_combout\);

-- Location: FF_X17_Y15_N31
\inst_AllChannels|color_reg0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[0]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(0));

-- Location: FF_X17_Y15_N23
\inst_AllChannels|color_reg0_ff0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(0));

-- Location: FF_X17_Y15_N27
\inst_AllChannels|color_reg0_ff1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(0));

-- Location: LCCOMB_X16_Y16_N16
\inst_AllChannels|color_reg1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[0]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(0),
	combout => \inst_AllChannels|color_reg1[0]~feeder_combout\);

-- Location: FF_X16_Y16_N17
\inst_AllChannels|color_reg1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[0]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(0));

-- Location: FF_X17_Y15_N25
\inst_AllChannels|color_reg1_ff0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(0));

-- Location: LCCOMB_X17_Y15_N20
\inst_AllChannels|color_reg1_ff1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[0]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(0),
	combout => \inst_AllChannels|color_reg1_ff1[0]~feeder_combout\);

-- Location: FF_X17_Y15_N21
\inst_AllChannels|color_reg1_ff1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(0));

-- Location: LCCOMB_X17_Y15_N8
\inst_AllChannels|color_out_d0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~8_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(0))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(0),
	datad => \inst_AllChannels|color_reg1_ff1\(0),
	combout => \inst_AllChannels|color_out_d0~8_combout\);

-- Location: FF_X17_Y15_N9
\inst_AllChannels|color_out_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(0));

-- Location: FF_X16_Y15_N1
\inst_AllChannels|color_out_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(0));

-- Location: LCCOMB_X16_Y15_N0
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(0) & \inst_AllChannels|color_out_d1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(0),
	datab => \inst_AllChannels|color_out_d1\(0),
	datad => VCC,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X16_Y15_N2
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\) # (!\inst_AllChannels|color_out_d1\(1)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1) & (!\inst_AllChannels|color_out_d1\(1) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(1),
	datab => \inst_AllChannels|color_out_d1\(1),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~1_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X16_Y15_N4
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & (\inst_AllChannels|color_out_d1\(2) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & ((\inst_AllChannels|color_out_d1\(2)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|color_out_d1\(2),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~3_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X16_Y15_N6
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\ = CARRY((\inst_AllChannels|color_out_d1\(3) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(3) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(3),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~5_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X16_Y15_N8
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|color_out_d1\(4) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|color_out_d1\(4)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|color_out_d1\(4),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~7_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X16_Y15_N10
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\ = CARRY((\inst_AllChannels|color_out_d1\(5) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(5) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(5),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~9_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X16_Y15_N12
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\ = CARRY((\inst_AllChannels|color_out_d1\(6) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6)))) # 
-- (!\inst_AllChannels|color_out_d1\(6) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(6),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~11_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\);

-- Location: LCCOMB_X16_Y15_N14
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\) # (!\inst_AllChannels|color_out_d1\(7)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & (!\inst_AllChannels|color_out_d1\(7) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datab => \inst_AllChannels|color_out_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~13_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\);

-- Location: LCCOMB_X16_Y15_N16
\inst_AllChannels|PulseWidthModulator_inst|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan0~16_combout\ = (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & (\inst_AllChannels|color_out_d1\(8) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & ((\inst_AllChannels|color_out_d1\(8)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	datab => \inst_AllChannels|color_out_d1\(8),
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~15_cout\,
	combout => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~16_combout\);

-- Location: FF_X16_Y15_N17
\inst_AllChannels|PulseWidthModulator_inst|color_out_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|LessThan0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(0));

-- Location: LCCOMB_X14_Y15_N18
\inst_Distribute|inst_GammaCorrection|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector38~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector38~0_combout\);

-- Location: LCCOMB_X14_Y15_N12
\inst_Distribute|inst_GammaCorrection|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Blue~q\) # (!\inst_Distribute|inst_GammaCorrection|state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Idle~q\,
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\);

-- Location: FF_X14_Y15_N19
\inst_Distribute|inst_GammaCorrection|gammaout_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector38~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(17));

-- Location: LCCOMB_X13_Y15_N14
\inst_CalibrationAndMapping|color_in[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[17]~9_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(17),
	combout => \inst_CalibrationAndMapping|color_in[17]~9_combout\);

-- Location: FF_X13_Y15_N15
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(17));

-- Location: FF_X13_Y15_N11
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(17));

-- Location: FF_X18_Y15_N25
\inst_AllChannels|color_reg1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(17),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(17));

-- Location: LCCOMB_X19_Y15_N10
\inst_AllChannels|color_reg1_ff0[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[17]~feeder_combout\ = \inst_AllChannels|color_reg1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(17),
	combout => \inst_AllChannels|color_reg1_ff0[17]~feeder_combout\);

-- Location: FF_X19_Y15_N11
\inst_AllChannels|color_reg1_ff0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(17));

-- Location: LCCOMB_X19_Y15_N26
\inst_AllChannels|color_reg1_ff1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[17]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(17),
	combout => \inst_AllChannels|color_reg1_ff1[17]~feeder_combout\);

-- Location: FF_X19_Y15_N27
\inst_AllChannels|color_reg1_ff1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(17));

-- Location: FF_X18_Y15_N15
\inst_AllChannels|color_reg0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(17),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(17));

-- Location: LCCOMB_X19_Y15_N8
\inst_AllChannels|color_reg0_ff0[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[17]~feeder_combout\ = \inst_AllChannels|color_reg0\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(17),
	combout => \inst_AllChannels|color_reg0_ff0[17]~feeder_combout\);

-- Location: FF_X19_Y15_N9
\inst_AllChannels|color_reg0_ff0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(17));

-- Location: FF_X19_Y15_N25
\inst_AllChannels|color_reg0_ff1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(17));

-- Location: LCCOMB_X19_Y15_N18
\inst_AllChannels|color_out_d0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~9_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(17)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(17),
	datab => \inst_AllChannels|color_reg0_ff1\(17),
	datac => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~9_combout\);

-- Location: FF_X19_Y15_N19
\inst_AllChannels|color_out_d0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(17));

-- Location: LCCOMB_X19_Y15_N0
\inst_AllChannels|color_out_d1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d1[17]~feeder_combout\ = \inst_AllChannels|color_out_d0\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_out_d0\(17),
	combout => \inst_AllChannels|color_out_d1[17]~feeder_combout\);

-- Location: FF_X19_Y15_N1
\inst_AllChannels|color_out_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(17));

-- Location: LCCOMB_X14_Y15_N4
\inst_Distribute|inst_GammaCorrection|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector39~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector39~0_combout\);

-- Location: FF_X14_Y15_N5
\inst_Distribute|inst_GammaCorrection|gammaout_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector39~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(16));

-- Location: LCCOMB_X13_Y15_N16
\inst_CalibrationAndMapping|color_in[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[16]~10_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(16),
	combout => \inst_CalibrationAndMapping|color_in[16]~10_combout\);

-- Location: FF_X13_Y15_N17
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[16]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(16));

-- Location: LCCOMB_X13_Y15_N4
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(16),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]~feeder_combout\);

-- Location: FF_X13_Y15_N5
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(16));

-- Location: LCCOMB_X18_Y15_N12
\inst_AllChannels|color_reg1[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[16]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(16),
	combout => \inst_AllChannels|color_reg1[16]~feeder_combout\);

-- Location: FF_X18_Y15_N13
\inst_AllChannels|color_reg1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[16]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(16));

-- Location: LCCOMB_X18_Y17_N22
\inst_AllChannels|color_reg1_ff0[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[16]~feeder_combout\ = \inst_AllChannels|color_reg1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(16),
	combout => \inst_AllChannels|color_reg1_ff0[16]~feeder_combout\);

-- Location: FF_X18_Y17_N23
\inst_AllChannels|color_reg1_ff0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(16));

-- Location: FF_X18_Y17_N7
\inst_AllChannels|color_reg1_ff1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1_ff0\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(16));

-- Location: LCCOMB_X18_Y15_N10
\inst_AllChannels|color_reg0[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[16]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(16),
	combout => \inst_AllChannels|color_reg0[16]~feeder_combout\);

-- Location: FF_X18_Y15_N11
\inst_AllChannels|color_reg0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[16]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(16));

-- Location: FF_X18_Y17_N5
\inst_AllChannels|color_reg0_ff0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(16));

-- Location: FF_X18_Y17_N29
\inst_AllChannels|color_reg0_ff1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(16));

-- Location: LCCOMB_X17_Y17_N4
\inst_AllChannels|color_out_d0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~10_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(16)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(16),
	datab => \inst_AllChannels|c_state_n~q\,
	datad => \inst_AllChannels|color_reg0_ff1\(16),
	combout => \inst_AllChannels|color_out_d0~10_combout\);

-- Location: FF_X17_Y17_N5
\inst_AllChannels|color_out_d0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(16));

-- Location: FF_X16_Y17_N23
\inst_AllChannels|color_out_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(16));

-- Location: LCCOMB_X14_Y15_N6
\inst_Distribute|inst_GammaCorrection|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector40~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector40~0_combout\);

-- Location: FF_X14_Y15_N7
\inst_Distribute|inst_GammaCorrection|gammaout_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector40~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(15));

-- Location: LCCOMB_X12_Y15_N20
\inst_CalibrationAndMapping|color_in[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[15]~11_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(15),
	combout => \inst_CalibrationAndMapping|color_in[15]~11_combout\);

-- Location: FF_X12_Y15_N21
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[15]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(15));

-- Location: LCCOMB_X12_Y15_N16
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(15),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]~feeder_combout\);

-- Location: FF_X12_Y15_N17
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(15));

-- Location: LCCOMB_X18_Y15_N16
\inst_AllChannels|color_reg1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[15]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(15),
	combout => \inst_AllChannels|color_reg1[15]~feeder_combout\);

-- Location: FF_X18_Y15_N17
\inst_AllChannels|color_reg1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[15]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(15));

-- Location: LCCOMB_X17_Y15_N28
\inst_AllChannels|color_reg1_ff0[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[15]~feeder_combout\ = \inst_AllChannels|color_reg1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(15),
	combout => \inst_AllChannels|color_reg1_ff0[15]~feeder_combout\);

-- Location: FF_X17_Y15_N29
\inst_AllChannels|color_reg1_ff0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(15));

-- Location: LCCOMB_X17_Y15_N0
\inst_AllChannels|color_reg1_ff1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[15]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(15),
	combout => \inst_AllChannels|color_reg1_ff1[15]~feeder_combout\);

-- Location: FF_X17_Y15_N1
\inst_AllChannels|color_reg1_ff1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(15));

-- Location: LCCOMB_X18_Y15_N6
\inst_AllChannels|color_reg0[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[15]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(15),
	combout => \inst_AllChannels|color_reg0[15]~feeder_combout\);

-- Location: FF_X18_Y15_N7
\inst_AllChannels|color_reg0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[15]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(15));

-- Location: LCCOMB_X17_Y15_N18
\inst_AllChannels|color_reg0_ff0[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[15]~feeder_combout\ = \inst_AllChannels|color_reg0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(15),
	combout => \inst_AllChannels|color_reg0_ff0[15]~feeder_combout\);

-- Location: FF_X17_Y15_N19
\inst_AllChannels|color_reg0_ff0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(15));

-- Location: LCCOMB_X17_Y15_N14
\inst_AllChannels|color_reg0_ff1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[15]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(15),
	combout => \inst_AllChannels|color_reg0_ff1[15]~feeder_combout\);

-- Location: FF_X17_Y15_N15
\inst_AllChannels|color_reg0_ff1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(15));

-- Location: LCCOMB_X17_Y15_N10
\inst_AllChannels|color_out_d0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~11_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(15)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(15),
	datac => \inst_AllChannels|color_reg0_ff1\(15),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~11_combout\);

-- Location: FF_X17_Y15_N11
\inst_AllChannels|color_out_d0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(15));

-- Location: FF_X16_Y17_N21
\inst_AllChannels|color_out_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(15));

-- Location: LCCOMB_X14_Y15_N16
\inst_Distribute|inst_GammaCorrection|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector41~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector41~0_combout\);

-- Location: FF_X14_Y15_N17
\inst_Distribute|inst_GammaCorrection|gammaout_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector41~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(14));

-- Location: LCCOMB_X13_Y15_N18
\inst_CalibrationAndMapping|color_in[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[14]~12_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(14),
	combout => \inst_CalibrationAndMapping|color_in[14]~12_combout\);

-- Location: FF_X13_Y15_N19
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(14));

-- Location: LCCOMB_X12_Y15_N26
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(14),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]~feeder_combout\);

-- Location: FF_X12_Y15_N27
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(14));

-- Location: LCCOMB_X18_Y15_N4
\inst_AllChannels|color_reg1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[14]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(14),
	combout => \inst_AllChannels|color_reg1[14]~feeder_combout\);

-- Location: FF_X18_Y15_N5
\inst_AllChannels|color_reg1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[14]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(14));

-- Location: FF_X18_Y17_N25
\inst_AllChannels|color_reg1_ff0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(14));

-- Location: LCCOMB_X18_Y17_N18
\inst_AllChannels|color_reg1_ff1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[14]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(14),
	combout => \inst_AllChannels|color_reg1_ff1[14]~feeder_combout\);

-- Location: FF_X18_Y17_N19
\inst_AllChannels|color_reg1_ff1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(14));

-- Location: LCCOMB_X18_Y15_N26
\inst_AllChannels|color_reg0[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[14]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(14),
	combout => \inst_AllChannels|color_reg0[14]~feeder_combout\);

-- Location: FF_X18_Y15_N27
\inst_AllChannels|color_reg0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[14]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(14));

-- Location: LCCOMB_X17_Y17_N8
\inst_AllChannels|color_reg0_ff0[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[14]~feeder_combout\ = \inst_AllChannels|color_reg0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(14),
	combout => \inst_AllChannels|color_reg0_ff0[14]~feeder_combout\);

-- Location: FF_X17_Y17_N9
\inst_AllChannels|color_reg0_ff0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(14));

-- Location: LCCOMB_X18_Y17_N16
\inst_AllChannels|color_reg0_ff1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[14]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(14),
	combout => \inst_AllChannels|color_reg0_ff1[14]~feeder_combout\);

-- Location: FF_X18_Y17_N17
\inst_AllChannels|color_reg0_ff1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(14));

-- Location: LCCOMB_X17_Y17_N30
\inst_AllChannels|color_out_d0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~12_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(14)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg1_ff1\(14),
	datad => \inst_AllChannels|color_reg0_ff1\(14),
	combout => \inst_AllChannels|color_out_d0~12_combout\);

-- Location: FF_X17_Y17_N31
\inst_AllChannels|color_out_d0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(14));

-- Location: FF_X16_Y17_N19
\inst_AllChannels|color_out_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(14));

-- Location: LCCOMB_X14_Y15_N26
\inst_Distribute|inst_GammaCorrection|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector42~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector42~0_combout\);

-- Location: FF_X14_Y15_N27
\inst_Distribute|inst_GammaCorrection|gammaout_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector42~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(13));

-- Location: LCCOMB_X13_Y15_N20
\inst_CalibrationAndMapping|color_in[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[13]~13_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(13),
	combout => \inst_CalibrationAndMapping|color_in[13]~13_combout\);

-- Location: FF_X13_Y15_N21
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(13));

-- Location: LCCOMB_X13_Y15_N6
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(13),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]~feeder_combout\);

-- Location: FF_X13_Y15_N7
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(13));

-- Location: LCCOMB_X12_Y17_N26
\inst_AllChannels|color_reg1[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[13]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(13),
	combout => \inst_AllChannels|color_reg1[13]~feeder_combout\);

-- Location: FF_X12_Y17_N27
\inst_AllChannels|color_reg1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[13]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(13));

-- Location: FF_X16_Y17_N27
\inst_AllChannels|color_reg1_ff0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(13));

-- Location: FF_X16_Y17_N1
\inst_AllChannels|color_reg1_ff1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1_ff0\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(13));

-- Location: LCCOMB_X12_Y17_N16
\inst_AllChannels|color_reg0[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[13]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(13),
	combout => \inst_AllChannels|color_reg0[13]~feeder_combout\);

-- Location: FF_X12_Y17_N17
\inst_AllChannels|color_reg0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[13]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(13));

-- Location: LCCOMB_X16_Y17_N2
\inst_AllChannels|color_reg0_ff0[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[13]~feeder_combout\ = \inst_AllChannels|color_reg0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(13),
	combout => \inst_AllChannels|color_reg0_ff0[13]~feeder_combout\);

-- Location: FF_X16_Y17_N3
\inst_AllChannels|color_reg0_ff0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(13));

-- Location: LCCOMB_X16_Y17_N30
\inst_AllChannels|color_reg0_ff1[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[13]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(13),
	combout => \inst_AllChannels|color_reg0_ff1[13]~feeder_combout\);

-- Location: FF_X16_Y17_N31
\inst_AllChannels|color_reg0_ff1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(13));

-- Location: LCCOMB_X16_Y17_N4
\inst_AllChannels|color_out_d0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~13_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(13)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(13),
	datac => \inst_AllChannels|color_reg0_ff1\(13),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~13_combout\);

-- Location: FF_X16_Y17_N5
\inst_AllChannels|color_out_d0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(13));

-- Location: FF_X16_Y17_N17
\inst_AllChannels|color_out_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(13));

-- Location: LCCOMB_X14_Y15_N28
\inst_Distribute|inst_GammaCorrection|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector43~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3) & \inst_Distribute|inst_GammaCorrection|state.Blue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector43~0_combout\);

-- Location: FF_X14_Y15_N29
\inst_Distribute|inst_GammaCorrection|gammaout_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector43~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(12));

-- Location: LCCOMB_X16_Y16_N6
\inst_CalibrationAndMapping|color_in[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[12]~14_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(12),
	combout => \inst_CalibrationAndMapping|color_in[12]~14_combout\);

-- Location: FF_X16_Y16_N7
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(12));

-- Location: LCCOMB_X16_Y16_N2
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(12),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]~feeder_combout\);

-- Location: FF_X16_Y16_N3
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(12));

-- Location: FF_X16_Y19_N3
\inst_AllChannels|color_reg1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(12),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(12));

-- Location: LCCOMB_X17_Y19_N20
\inst_AllChannels|color_reg1_ff0[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[12]~feeder_combout\ = \inst_AllChannels|color_reg1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(12),
	combout => \inst_AllChannels|color_reg1_ff0[12]~feeder_combout\);

-- Location: FF_X17_Y19_N21
\inst_AllChannels|color_reg1_ff0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(12));

-- Location: LCCOMB_X17_Y19_N8
\inst_AllChannels|color_reg1_ff1[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[12]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(12),
	combout => \inst_AllChannels|color_reg1_ff1[12]~feeder_combout\);

-- Location: FF_X17_Y19_N9
\inst_AllChannels|color_reg1_ff1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(12));

-- Location: FF_X16_Y19_N17
\inst_AllChannels|color_reg0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(12),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(12));

-- Location: FF_X17_Y19_N3
\inst_AllChannels|color_reg0_ff0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(12));

-- Location: LCCOMB_X17_Y19_N14
\inst_AllChannels|color_reg0_ff1[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[12]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(12),
	combout => \inst_AllChannels|color_reg0_ff1[12]~feeder_combout\);

-- Location: FF_X17_Y19_N15
\inst_AllChannels|color_reg0_ff1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(12));

-- Location: LCCOMB_X17_Y19_N0
\inst_AllChannels|color_out_d0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~14_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(12)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(12),
	datac => \inst_AllChannels|color_reg0_ff1\(12),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~14_combout\);

-- Location: FF_X17_Y19_N1
\inst_AllChannels|color_out_d0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(12));

-- Location: FF_X16_Y17_N15
\inst_AllChannels|color_out_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(12));

-- Location: LCCOMB_X13_Y16_N4
\inst_Distribute|inst_GammaCorrection|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector44~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Blue~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst_Distribute|inst_GammaCorrection|Selector44~0_combout\);

-- Location: FF_X13_Y16_N5
\inst_Distribute|inst_GammaCorrection|gammaout_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector44~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(11));

-- Location: LCCOMB_X13_Y16_N12
\inst_CalibrationAndMapping|color_in[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[11]~15_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(11) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(11),
	datad => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[11]~15_combout\);

-- Location: FF_X13_Y16_N13
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(11));

-- Location: LCCOMB_X13_Y16_N20
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(11),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]~feeder_combout\);

-- Location: FF_X13_Y16_N21
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(11));

-- Location: LCCOMB_X16_Y18_N28
\inst_AllChannels|color_reg1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[11]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(11),
	combout => \inst_AllChannels|color_reg1[11]~feeder_combout\);

-- Location: FF_X16_Y18_N29
\inst_AllChannels|color_reg1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[11]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(11));

-- Location: LCCOMB_X16_Y18_N6
\inst_AllChannels|color_reg1_ff0[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[11]~feeder_combout\ = \inst_AllChannels|color_reg1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(11),
	combout => \inst_AllChannels|color_reg1_ff0[11]~feeder_combout\);

-- Location: FF_X16_Y18_N7
\inst_AllChannels|color_reg1_ff0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(11));

-- Location: LCCOMB_X16_Y18_N22
\inst_AllChannels|color_reg1_ff1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[11]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(11),
	combout => \inst_AllChannels|color_reg1_ff1[11]~feeder_combout\);

-- Location: FF_X16_Y18_N23
\inst_AllChannels|color_reg1_ff1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(11));

-- Location: FF_X16_Y19_N5
\inst_AllChannels|color_reg0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(11),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(11));

-- Location: LCCOMB_X16_Y18_N20
\inst_AllChannels|color_reg0_ff0[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[11]~feeder_combout\ = \inst_AllChannels|color_reg0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(11),
	combout => \inst_AllChannels|color_reg0_ff0[11]~feeder_combout\);

-- Location: FF_X16_Y18_N21
\inst_AllChannels|color_reg0_ff0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(11));

-- Location: LCCOMB_X16_Y18_N4
\inst_AllChannels|color_reg0_ff1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[11]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(11),
	combout => \inst_AllChannels|color_reg0_ff1[11]~feeder_combout\);

-- Location: FF_X16_Y18_N5
\inst_AllChannels|color_reg0_ff1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(11));

-- Location: LCCOMB_X16_Y18_N24
\inst_AllChannels|color_out_d0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~15_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(11)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(11),
	datac => \inst_AllChannels|color_reg0_ff1\(11),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~15_combout\);

-- Location: FF_X16_Y18_N25
\inst_AllChannels|color_out_d0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(11));

-- Location: FF_X16_Y17_N13
\inst_AllChannels|color_out_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(11));

-- Location: LCCOMB_X13_Y16_N26
\inst_Distribute|inst_GammaCorrection|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector45~0_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Blue~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst_Distribute|inst_GammaCorrection|Selector45~0_combout\);

-- Location: FF_X13_Y16_N27
\inst_Distribute|inst_GammaCorrection|gammaout_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector45~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(10));

-- Location: LCCOMB_X13_Y16_N10
\inst_CalibrationAndMapping|color_in[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[10]~16_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(10),
	combout => \inst_CalibrationAndMapping|color_in[10]~16_combout\);

-- Location: FF_X13_Y16_N11
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(10));

-- Location: LCCOMB_X13_Y16_N30
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(10),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]~feeder_combout\);

-- Location: FF_X13_Y16_N31
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(10));

-- Location: LCCOMB_X16_Y19_N8
\inst_AllChannels|color_reg1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[10]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(10),
	combout => \inst_AllChannels|color_reg1[10]~feeder_combout\);

-- Location: FF_X16_Y19_N9
\inst_AllChannels|color_reg1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[10]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(10));

-- Location: LCCOMB_X17_Y19_N16
\inst_AllChannels|color_reg1_ff0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[10]~feeder_combout\ = \inst_AllChannels|color_reg1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(10),
	combout => \inst_AllChannels|color_reg1_ff0[10]~feeder_combout\);

-- Location: FF_X17_Y19_N17
\inst_AllChannels|color_reg1_ff0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(10));

-- Location: LCCOMB_X17_Y19_N4
\inst_AllChannels|color_reg1_ff1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[10]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(10),
	combout => \inst_AllChannels|color_reg1_ff1[10]~feeder_combout\);

-- Location: FF_X17_Y19_N5
\inst_AllChannels|color_reg1_ff1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(10));

-- Location: LCCOMB_X16_Y19_N14
\inst_AllChannels|color_reg0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[10]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(10),
	combout => \inst_AllChannels|color_reg0[10]~feeder_combout\);

-- Location: FF_X16_Y19_N15
\inst_AllChannels|color_reg0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[10]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(10));

-- Location: LCCOMB_X17_Y19_N30
\inst_AllChannels|color_reg0_ff0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[10]~feeder_combout\ = \inst_AllChannels|color_reg0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(10),
	combout => \inst_AllChannels|color_reg0_ff0[10]~feeder_combout\);

-- Location: FF_X17_Y19_N31
\inst_AllChannels|color_reg0_ff0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(10));

-- Location: FF_X17_Y19_N27
\inst_AllChannels|color_reg0_ff1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(10));

-- Location: LCCOMB_X17_Y19_N18
\inst_AllChannels|color_out_d0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~16_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(10)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|color_reg1_ff1\(10),
	datac => \inst_AllChannels|color_reg0_ff1\(10),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~16_combout\);

-- Location: FF_X17_Y19_N19
\inst_AllChannels|color_out_d0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(10));

-- Location: FF_X16_Y17_N11
\inst_AllChannels|color_out_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(10));

-- Location: LCCOMB_X13_Y16_N2
\inst_Distribute|inst_GammaCorrection|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector46~1_combout\ = (\inst_Distribute|inst_GammaCorrection|state.Blue~q\ & \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|state.Blue~q\,
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst_Distribute|inst_GammaCorrection|Selector46~1_combout\);

-- Location: FF_X13_Y16_N3
\inst_Distribute|inst_GammaCorrection|gammaout_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector46~1_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(9));

-- Location: LCCOMB_X13_Y16_N0
\inst_CalibrationAndMapping|color_in[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[9]~17_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(9) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(9),
	datad => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[9]~17_combout\);

-- Location: FF_X13_Y16_N1
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(9));

-- Location: LCCOMB_X13_Y17_N6
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(9),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]~feeder_combout\);

-- Location: FF_X13_Y17_N7
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(9));

-- Location: LCCOMB_X12_Y17_N28
\inst_AllChannels|color_reg1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[9]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(9),
	combout => \inst_AllChannels|color_reg1[9]~feeder_combout\);

-- Location: FF_X12_Y17_N29
\inst_AllChannels|color_reg1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[9]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(9));

-- Location: LCCOMB_X14_Y17_N12
\inst_AllChannels|color_reg1_ff0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[9]~feeder_combout\ = \inst_AllChannels|color_reg1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(9),
	combout => \inst_AllChannels|color_reg1_ff0[9]~feeder_combout\);

-- Location: FF_X14_Y17_N13
\inst_AllChannels|color_reg1_ff0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(9));

-- Location: LCCOMB_X14_Y17_N0
\inst_AllChannels|color_reg1_ff1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[9]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(9),
	combout => \inst_AllChannels|color_reg1_ff1[9]~feeder_combout\);

-- Location: FF_X14_Y17_N1
\inst_AllChannels|color_reg1_ff1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(9));

-- Location: LCCOMB_X14_Y17_N20
\inst_AllChannels|color_reg0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[9]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(9),
	combout => \inst_AllChannels|color_reg0[9]~feeder_combout\);

-- Location: FF_X14_Y17_N21
\inst_AllChannels|color_reg0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[9]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(9));

-- Location: LCCOMB_X14_Y17_N2
\inst_AllChannels|color_reg0_ff0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[9]~feeder_combout\ = \inst_AllChannels|color_reg0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(9),
	combout => \inst_AllChannels|color_reg0_ff0[9]~feeder_combout\);

-- Location: FF_X14_Y17_N3
\inst_AllChannels|color_reg0_ff0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(9));

-- Location: LCCOMB_X14_Y17_N22
\inst_AllChannels|color_reg0_ff1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[9]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(9),
	combout => \inst_AllChannels|color_reg0_ff1[9]~feeder_combout\);

-- Location: FF_X14_Y17_N23
\inst_AllChannels|color_reg0_ff1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(9));

-- Location: LCCOMB_X14_Y17_N8
\inst_AllChannels|color_out_d0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~17_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(9)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|c_state_n~q\,
	datab => \inst_AllChannels|color_reg1_ff1\(9),
	datac => \inst_AllChannels|color_reg0_ff1\(9),
	combout => \inst_AllChannels|color_out_d0~17_combout\);

-- Location: FF_X14_Y17_N9
\inst_AllChannels|color_out_d0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(9));

-- Location: FF_X16_Y17_N9
\inst_AllChannels|color_out_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(9));

-- Location: LCCOMB_X16_Y17_N8
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\ = CARRY((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(0) & \inst_AllChannels|color_out_d1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(0),
	datab => \inst_AllChannels|color_out_d1\(9),
	datad => VCC,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\);

-- Location: LCCOMB_X16_Y17_N10
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\ = CARRY((\inst_AllChannels|color_out_d1\(10) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(10) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(10),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(1),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~1_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\);

-- Location: LCCOMB_X16_Y17_N12
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\ = CARRY((\inst_AllChannels|color_out_d1\(11) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2)))) # 
-- (!\inst_AllChannels|color_out_d1\(11) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(11),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~3_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\);

-- Location: LCCOMB_X16_Y17_N14
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\) # (!\inst_AllChannels|color_out_d1\(12)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|color_out_d1\(12) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|color_out_d1\(12),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~5_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\);

-- Location: LCCOMB_X16_Y17_N16
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|color_out_d1\(13) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|color_out_d1\(13)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|color_out_d1\(13),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~7_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\);

-- Location: LCCOMB_X16_Y17_N18
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\) # (!\inst_AllChannels|color_out_d1\(14)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & (!\inst_AllChannels|color_out_d1\(14) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datab => \inst_AllChannels|color_out_d1\(14),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~9_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\);

-- Location: LCCOMB_X16_Y17_N20
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|color_out_d1\(15) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|color_out_d1\(15)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|color_out_d1\(15),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~11_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\);

-- Location: LCCOMB_X16_Y17_N22
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\ = CARRY((\inst_AllChannels|color_out_d1\(16) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(16) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(16),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~13_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\);

-- Location: LCCOMB_X16_Y17_N24
\inst_AllChannels|PulseWidthModulator_inst|LessThan1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan1~16_combout\ = (\inst_AllChannels|color_out_d1\(17) & ((!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\))) # 
-- (!\inst_AllChannels|color_out_d1\(17) & (!\inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\ & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(17),
	datad => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~15_cout\,
	combout => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~16_combout\);

-- Location: FF_X16_Y17_N25
\inst_AllChannels|PulseWidthModulator_inst|color_out_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|LessThan1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(1));

-- Location: LCCOMB_X14_Y16_N20
\inst_Distribute|inst_GammaCorrection|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector29~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector29~0_combout\);

-- Location: FF_X14_Y16_N21
\inst_Distribute|inst_GammaCorrection|gammaout_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector29~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(26));

-- Location: LCCOMB_X14_Y16_N12
\inst_CalibrationAndMapping|color_in[26]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[26]~18_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(26) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(26),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[26]~18_combout\);

-- Location: FF_X14_Y16_N13
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[26]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(26));

-- Location: LCCOMB_X14_Y16_N0
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(26),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]~feeder_combout\);

-- Location: FF_X14_Y16_N1
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(26));

-- Location: FF_X16_Y19_N19
\inst_AllChannels|color_reg0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(26),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(26));

-- Location: LCCOMB_X13_Y18_N4
\inst_AllChannels|color_reg0_ff0[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[26]~feeder_combout\ = \inst_AllChannels|color_reg0\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(26),
	combout => \inst_AllChannels|color_reg0_ff0[26]~feeder_combout\);

-- Location: FF_X13_Y18_N5
\inst_AllChannels|color_reg0_ff0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(26));

-- Location: FF_X13_Y18_N15
\inst_AllChannels|color_reg0_ff1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(26));

-- Location: FF_X16_Y19_N13
\inst_AllChannels|color_reg1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(26),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(26));

-- Location: FF_X13_Y18_N7
\inst_AllChannels|color_reg1_ff0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(26));

-- Location: LCCOMB_X13_Y18_N24
\inst_AllChannels|color_reg1_ff1[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[26]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(26),
	combout => \inst_AllChannels|color_reg1_ff1[26]~feeder_combout\);

-- Location: FF_X13_Y18_N25
\inst_AllChannels|color_reg1_ff1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(26));

-- Location: LCCOMB_X13_Y18_N28
\inst_AllChannels|color_out_d0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~18_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(26))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(26),
	datad => \inst_AllChannels|color_reg1_ff1\(26),
	combout => \inst_AllChannels|color_out_d0~18_combout\);

-- Location: FF_X13_Y18_N29
\inst_AllChannels|color_out_d0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(26));

-- Location: LCCOMB_X17_Y17_N10
\inst_AllChannels|color_out_d1[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d1[26]~feeder_combout\ = \inst_AllChannels|color_out_d0\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_out_d0\(26),
	combout => \inst_AllChannels|color_out_d1[26]~feeder_combout\);

-- Location: FF_X17_Y17_N11
\inst_AllChannels|color_out_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d1[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(26));

-- Location: LCCOMB_X14_Y16_N14
\inst_Distribute|inst_GammaCorrection|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector30~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector30~0_combout\);

-- Location: FF_X14_Y16_N15
\inst_Distribute|inst_GammaCorrection|gammaout_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector30~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(25));

-- Location: LCCOMB_X14_Y16_N22
\inst_CalibrationAndMapping|color_in[25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[25]~19_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(25),
	combout => \inst_CalibrationAndMapping|color_in[25]~19_combout\);

-- Location: FF_X14_Y16_N23
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(25));

-- Location: LCCOMB_X13_Y16_N22
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(25),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]~feeder_combout\);

-- Location: FF_X13_Y16_N23
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(25));

-- Location: LCCOMB_X18_Y17_N30
\inst_AllChannels|color_reg0[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[25]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(25),
	combout => \inst_AllChannels|color_reg0[25]~feeder_combout\);

-- Location: FF_X18_Y17_N31
\inst_AllChannels|color_reg0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[25]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(25));

-- Location: FF_X18_Y17_N3
\inst_AllChannels|color_reg0_ff0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(25));

-- Location: LCCOMB_X18_Y17_N12
\inst_AllChannels|color_reg0_ff1[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[25]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(25),
	combout => \inst_AllChannels|color_reg0_ff1[25]~feeder_combout\);

-- Location: FF_X18_Y17_N13
\inst_AllChannels|color_reg0_ff1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(25));

-- Location: LCCOMB_X18_Y15_N22
\inst_AllChannels|color_reg1[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[25]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(25),
	combout => \inst_AllChannels|color_reg1[25]~feeder_combout\);

-- Location: FF_X18_Y15_N23
\inst_AllChannels|color_reg1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[25]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(25));

-- Location: FF_X18_Y17_N21
\inst_AllChannels|color_reg1_ff0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(25));

-- Location: LCCOMB_X18_Y17_N14
\inst_AllChannels|color_reg1_ff1[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[25]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(25),
	combout => \inst_AllChannels|color_reg1_ff1[25]~feeder_combout\);

-- Location: FF_X18_Y17_N15
\inst_AllChannels|color_reg1_ff1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(25));

-- Location: LCCOMB_X18_Y17_N0
\inst_AllChannels|color_out_d0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~19_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(25))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg0_ff1\(25),
	datab => \inst_AllChannels|color_reg1_ff1\(25),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~19_combout\);

-- Location: FF_X18_Y17_N1
\inst_AllChannels|color_out_d0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(25));

-- Location: FF_X17_Y17_N27
\inst_AllChannels|color_out_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(25));

-- Location: LCCOMB_X14_Y16_N24
\inst_Distribute|inst_GammaCorrection|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector31~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector31~0_combout\);

-- Location: FF_X14_Y16_N25
\inst_Distribute|inst_GammaCorrection|gammaout_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector31~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(24));

-- Location: LCCOMB_X17_Y16_N8
\inst_CalibrationAndMapping|color_in[24]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[24]~20_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(24) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(24),
	datad => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[24]~20_combout\);

-- Location: FF_X17_Y16_N9
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(24));

-- Location: FF_X17_Y16_N5
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(24));

-- Location: LCCOMB_X16_Y19_N22
\inst_AllChannels|color_reg1[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[24]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(24),
	combout => \inst_AllChannels|color_reg1[24]~feeder_combout\);

-- Location: FF_X16_Y19_N23
\inst_AllChannels|color_reg1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[24]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(24));

-- Location: FF_X17_Y17_N7
\inst_AllChannels|color_reg1_ff0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(24));

-- Location: FF_X18_Y17_N27
\inst_AllChannels|color_reg1_ff1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1_ff0\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(24));

-- Location: FF_X17_Y16_N1
\inst_AllChannels|color_reg0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(24),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(24));

-- Location: LCCOMB_X17_Y17_N2
\inst_AllChannels|color_reg0_ff0[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[24]~feeder_combout\ = \inst_AllChannels|color_reg0\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(24),
	combout => \inst_AllChannels|color_reg0_ff0[24]~feeder_combout\);

-- Location: FF_X17_Y17_N3
\inst_AllChannels|color_reg0_ff0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(24));

-- Location: FF_X18_Y17_N9
\inst_AllChannels|color_reg0_ff1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0_ff0\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(24));

-- Location: LCCOMB_X18_Y17_N10
\inst_AllChannels|color_out_d0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~20_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(24)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(24),
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(24),
	combout => \inst_AllChannels|color_out_d0~20_combout\);

-- Location: FF_X18_Y17_N11
\inst_AllChannels|color_out_d0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(24));

-- Location: FF_X17_Y17_N25
\inst_AllChannels|color_out_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(24));

-- Location: LCCOMB_X14_Y16_N18
\inst_Distribute|inst_GammaCorrection|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector32~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector32~0_combout\);

-- Location: FF_X14_Y16_N19
\inst_Distribute|inst_GammaCorrection|gammaout_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector32~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(23));

-- Location: LCCOMB_X16_Y16_N24
\inst_CalibrationAndMapping|color_in[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[23]~21_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(23) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(23),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[23]~21_combout\);

-- Location: FF_X16_Y16_N25
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[23]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(23));

-- Location: LCCOMB_X16_Y16_N4
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(23),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]~feeder_combout\);

-- Location: FF_X16_Y16_N5
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(23));

-- Location: LCCOMB_X16_Y19_N24
\inst_AllChannels|color_reg0[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[23]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(23),
	combout => \inst_AllChannels|color_reg0[23]~feeder_combout\);

-- Location: FF_X16_Y19_N25
\inst_AllChannels|color_reg0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[23]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(23));

-- Location: LCCOMB_X17_Y19_N10
\inst_AllChannels|color_reg0_ff0[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[23]~feeder_combout\ = \inst_AllChannels|color_reg0\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(23),
	combout => \inst_AllChannels|color_reg0_ff0[23]~feeder_combout\);

-- Location: FF_X17_Y19_N11
\inst_AllChannels|color_reg0_ff0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(23));

-- Location: LCCOMB_X17_Y19_N22
\inst_AllChannels|color_reg0_ff1[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[23]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(23),
	combout => \inst_AllChannels|color_reg0_ff1[23]~feeder_combout\);

-- Location: FF_X17_Y19_N23
\inst_AllChannels|color_reg0_ff1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(23));

-- Location: LCCOMB_X16_Y19_N10
\inst_AllChannels|color_reg1[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[23]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(23),
	combout => \inst_AllChannels|color_reg1[23]~feeder_combout\);

-- Location: FF_X16_Y19_N11
\inst_AllChannels|color_reg1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[23]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(23));

-- Location: LCCOMB_X17_Y19_N12
\inst_AllChannels|color_reg1_ff0[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[23]~feeder_combout\ = \inst_AllChannels|color_reg1\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(23),
	combout => \inst_AllChannels|color_reg1_ff0[23]~feeder_combout\);

-- Location: FF_X17_Y19_N13
\inst_AllChannels|color_reg1_ff0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(23));

-- Location: LCCOMB_X17_Y19_N24
\inst_AllChannels|color_reg1_ff1[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[23]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(23),
	combout => \inst_AllChannels|color_reg1_ff1[23]~feeder_combout\);

-- Location: FF_X17_Y19_N25
\inst_AllChannels|color_reg1_ff1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(23));

-- Location: LCCOMB_X17_Y19_N28
\inst_AllChannels|color_out_d0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~21_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(23))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(23),
	datad => \inst_AllChannels|color_reg1_ff1\(23),
	combout => \inst_AllChannels|color_out_d0~21_combout\);

-- Location: FF_X17_Y19_N29
\inst_AllChannels|color_out_d0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(23));

-- Location: FF_X17_Y17_N23
\inst_AllChannels|color_out_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(23));

-- Location: LCCOMB_X14_Y16_N4
\inst_Distribute|inst_GammaCorrection|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector33~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector33~0_combout\);

-- Location: FF_X14_Y16_N5
\inst_Distribute|inst_GammaCorrection|gammaout_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector33~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(22));

-- Location: LCCOMB_X12_Y15_N6
\inst_CalibrationAndMapping|color_in[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[22]~22_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(22),
	combout => \inst_CalibrationAndMapping|color_in[22]~22_combout\);

-- Location: FF_X12_Y15_N7
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(22));

-- Location: LCCOMB_X12_Y15_N4
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(22),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]~feeder_combout\);

-- Location: FF_X12_Y15_N5
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(22));

-- Location: FF_X16_Y18_N15
\inst_AllChannels|color_reg1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(22),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(22));

-- Location: FF_X16_Y18_N11
\inst_AllChannels|color_reg1_ff0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(22));

-- Location: LCCOMB_X16_Y18_N26
\inst_AllChannels|color_reg1_ff1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[22]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(22),
	combout => \inst_AllChannels|color_reg1_ff1[22]~feeder_combout\);

-- Location: FF_X16_Y18_N27
\inst_AllChannels|color_reg1_ff1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(22));

-- Location: FF_X16_Y19_N29
\inst_AllChannels|color_reg0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(22),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(22));

-- Location: LCCOMB_X16_Y18_N16
\inst_AllChannels|color_reg0_ff0[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[22]~feeder_combout\ = \inst_AllChannels|color_reg0\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(22),
	combout => \inst_AllChannels|color_reg0_ff0[22]~feeder_combout\);

-- Location: FF_X16_Y18_N17
\inst_AllChannels|color_reg0_ff0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(22));

-- Location: LCCOMB_X16_Y18_N8
\inst_AllChannels|color_reg0_ff1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[22]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(22),
	combout => \inst_AllChannels|color_reg0_ff1[22]~feeder_combout\);

-- Location: FF_X16_Y18_N9
\inst_AllChannels|color_reg0_ff1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(22));

-- Location: LCCOMB_X16_Y18_N18
\inst_AllChannels|color_out_d0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~22_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(22)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(22),
	datac => \inst_AllChannels|color_reg0_ff1\(22),
	datad => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~22_combout\);

-- Location: FF_X16_Y18_N19
\inst_AllChannels|color_out_d0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(22));

-- Location: FF_X17_Y17_N21
\inst_AllChannels|color_out_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(22));

-- Location: LCCOMB_X14_Y16_N30
\inst_Distribute|inst_GammaCorrection|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector34~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector34~0_combout\);

-- Location: FF_X14_Y16_N31
\inst_Distribute|inst_GammaCorrection|gammaout_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector34~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(21));

-- Location: LCCOMB_X13_Y15_N30
\inst_CalibrationAndMapping|color_in[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[21]~23_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datad => \inst_Distribute|inst_GammaCorrection|gammaout_s\(21),
	combout => \inst_CalibrationAndMapping|color_in[21]~23_combout\);

-- Location: FF_X13_Y15_N31
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(21));

-- Location: FF_X13_Y15_N25
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(21));

-- Location: LCCOMB_X13_Y19_N0
\inst_AllChannels|color_reg1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[21]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(21),
	combout => \inst_AllChannels|color_reg1[21]~feeder_combout\);

-- Location: FF_X13_Y19_N1
\inst_AllChannels|color_reg1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[21]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(21));

-- Location: FF_X14_Y17_N25
\inst_AllChannels|color_reg1_ff0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(21));

-- Location: LCCOMB_X14_Y17_N28
\inst_AllChannels|color_reg1_ff1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[21]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(21),
	combout => \inst_AllChannels|color_reg1_ff1[21]~feeder_combout\);

-- Location: FF_X14_Y17_N29
\inst_AllChannels|color_reg1_ff1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(21));

-- Location: FF_X14_Y17_N15
\inst_AllChannels|color_reg0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(21),
	sload => VCC,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(21));

-- Location: FF_X14_Y17_N7
\inst_AllChannels|color_reg0_ff0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg0\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(21));

-- Location: LCCOMB_X14_Y17_N26
\inst_AllChannels|color_reg0_ff1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[21]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(21),
	combout => \inst_AllChannels|color_reg0_ff1[21]~feeder_combout\);

-- Location: FF_X14_Y17_N27
\inst_AllChannels|color_reg0_ff1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(21));

-- Location: LCCOMB_X14_Y17_N18
\inst_AllChannels|color_out_d0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~23_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(21)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|c_state_n~q\,
	datab => \inst_AllChannels|color_reg1_ff1\(21),
	datac => \inst_AllChannels|color_reg0_ff1\(21),
	combout => \inst_AllChannels|color_out_d0~23_combout\);

-- Location: FF_X14_Y17_N19
\inst_AllChannels|color_out_d0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(21));

-- Location: FF_X17_Y17_N19
\inst_AllChannels|color_out_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(21));

-- Location: LCCOMB_X14_Y16_N8
\inst_Distribute|inst_GammaCorrection|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector35~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector35~0_combout\);

-- Location: FF_X14_Y16_N9
\inst_Distribute|inst_GammaCorrection|gammaout_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector35~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(20));

-- Location: LCCOMB_X14_Y16_N16
\inst_CalibrationAndMapping|color_in[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[20]~24_combout\ = (\inst_Distribute|inst_GammaCorrection|gammastart_s~q\ & \inst_Distribute|inst_GammaCorrection|gammaout_s\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(20),
	combout => \inst_CalibrationAndMapping|color_in[20]~24_combout\);

-- Location: FF_X14_Y16_N17
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(20));

-- Location: LCCOMB_X18_Y13_N28
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(20),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]~feeder_combout\);

-- Location: FF_X18_Y13_N29
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(20));

-- Location: LCCOMB_X17_Y13_N30
\inst_AllChannels|color_reg1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[20]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(20),
	combout => \inst_AllChannels|color_reg1[20]~feeder_combout\);

-- Location: FF_X17_Y13_N31
\inst_AllChannels|color_reg1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[20]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(20));

-- Location: FF_X17_Y13_N7
\inst_AllChannels|color_reg1_ff0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(20));

-- Location: LCCOMB_X17_Y13_N22
\inst_AllChannels|color_reg1_ff1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[20]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(20),
	combout => \inst_AllChannels|color_reg1_ff1[20]~feeder_combout\);

-- Location: FF_X17_Y13_N23
\inst_AllChannels|color_reg1_ff1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(20));

-- Location: LCCOMB_X18_Y13_N16
\inst_AllChannels|color_reg0[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[20]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(20),
	combout => \inst_AllChannels|color_reg0[20]~feeder_combout\);

-- Location: FF_X18_Y13_N17
\inst_AllChannels|color_reg0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[20]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(20));

-- Location: LCCOMB_X17_Y13_N28
\inst_AllChannels|color_reg0_ff0[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[20]~feeder_combout\ = \inst_AllChannels|color_reg0\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(20),
	combout => \inst_AllChannels|color_reg0_ff0[20]~feeder_combout\);

-- Location: FF_X17_Y13_N29
\inst_AllChannels|color_reg0_ff0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(20));

-- Location: LCCOMB_X17_Y13_N20
\inst_AllChannels|color_reg0_ff1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[20]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(20),
	combout => \inst_AllChannels|color_reg0_ff1[20]~feeder_combout\);

-- Location: FF_X17_Y13_N21
\inst_AllChannels|color_reg0_ff1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(20));

-- Location: LCCOMB_X17_Y13_N0
\inst_AllChannels|color_out_d0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~24_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(20)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_reg1_ff1\(20),
	datab => \inst_AllChannels|color_reg0_ff1\(20),
	datac => \inst_AllChannels|c_state_n~q\,
	combout => \inst_AllChannels|color_out_d0~24_combout\);

-- Location: FF_X17_Y13_N1
\inst_AllChannels|color_out_d0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(20));

-- Location: FF_X17_Y17_N17
\inst_AllChannels|color_out_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(20));

-- Location: LCCOMB_X14_Y16_N2
\inst_Distribute|inst_GammaCorrection|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector36~0_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector36~0_combout\);

-- Location: FF_X14_Y16_N3
\inst_Distribute|inst_GammaCorrection|gammaout_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector36~0_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(19));

-- Location: LCCOMB_X17_Y16_N24
\inst_CalibrationAndMapping|color_in[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[19]~25_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(19) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_Distribute|inst_GammaCorrection|gammaout_s\(19),
	datad => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[19]~25_combout\);

-- Location: FF_X17_Y16_N25
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[19]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(19));

-- Location: LCCOMB_X17_Y16_N28
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(19),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]~feeder_combout\);

-- Location: FF_X17_Y16_N29
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(19));

-- Location: LCCOMB_X17_Y16_N14
\inst_AllChannels|color_reg0[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[19]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(19),
	combout => \inst_AllChannels|color_reg0[19]~feeder_combout\);

-- Location: FF_X17_Y16_N15
\inst_AllChannels|color_reg0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[19]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(19));

-- Location: LCCOMB_X17_Y13_N24
\inst_AllChannels|color_reg0_ff0[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[19]~feeder_combout\ = \inst_AllChannels|color_reg0\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(19),
	combout => \inst_AllChannels|color_reg0_ff0[19]~feeder_combout\);

-- Location: FF_X17_Y13_N25
\inst_AllChannels|color_reg0_ff0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(19));

-- Location: LCCOMB_X17_Y13_N8
\inst_AllChannels|color_reg0_ff1[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[19]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(19),
	combout => \inst_AllChannels|color_reg0_ff1[19]~feeder_combout\);

-- Location: FF_X17_Y13_N9
\inst_AllChannels|color_reg0_ff1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(19));

-- Location: FF_X17_Y13_N17
\inst_AllChannels|color_reg1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(19),
	sload => VCC,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(19));

-- Location: LCCOMB_X17_Y13_N10
\inst_AllChannels|color_reg1_ff0[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[19]~feeder_combout\ = \inst_AllChannels|color_reg1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(19),
	combout => \inst_AllChannels|color_reg1_ff0[19]~feeder_combout\);

-- Location: FF_X17_Y13_N11
\inst_AllChannels|color_reg1_ff0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(19));

-- Location: LCCOMB_X17_Y13_N18
\inst_AllChannels|color_reg1_ff1[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff1[19]~feeder_combout\ = \inst_AllChannels|color_reg1_ff0\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1_ff0\(19),
	combout => \inst_AllChannels|color_reg1_ff1[19]~feeder_combout\);

-- Location: FF_X17_Y13_N19
\inst_AllChannels|color_reg1_ff1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(19));

-- Location: LCCOMB_X17_Y13_N26
\inst_AllChannels|color_out_d0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~25_combout\ = (\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg0_ff1\(19))) # (!\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg1_ff1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_AllChannels|c_state_n~q\,
	datac => \inst_AllChannels|color_reg0_ff1\(19),
	datad => \inst_AllChannels|color_reg1_ff1\(19),
	combout => \inst_AllChannels|color_out_d0~25_combout\);

-- Location: FF_X17_Y13_N27
\inst_AllChannels|color_out_d0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(19));

-- Location: FF_X17_Y17_N15
\inst_AllChannels|color_out_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(19));

-- Location: LCCOMB_X14_Y16_N28
\inst_Distribute|inst_GammaCorrection|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_GammaCorrection|Selector37~1_combout\ = (\inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0) & \inst_Distribute|inst_GammaCorrection|state.Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_GammaCorrection|inst_GammaCorrectionLUT|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst_Distribute|inst_GammaCorrection|state.Output~q\,
	combout => \inst_Distribute|inst_GammaCorrection|Selector37~1_combout\);

-- Location: FF_X14_Y16_N29
\inst_Distribute|inst_GammaCorrection|gammaout_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_Distribute|inst_GammaCorrection|Selector37~1_combout\,
	ena => \inst_Distribute|inst_GammaCorrection|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_Distribute|inst_GammaCorrection|gammaout_s\(18));

-- Location: LCCOMB_X14_Y16_N10
\inst_CalibrationAndMapping|color_in[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|color_in[18]~26_combout\ = (\inst_Distribute|inst_GammaCorrection|gammaout_s\(18) & \inst_Distribute|inst_GammaCorrection|gammastart_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_GammaCorrection|gammaout_s\(18),
	datac => \inst_Distribute|inst_GammaCorrection|gammastart_s~q\,
	combout => \inst_CalibrationAndMapping|color_in[18]~26_combout\);

-- Location: FF_X14_Y16_N11
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|color_in[18]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(18));

-- Location: LCCOMB_X18_Y13_N6
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_d\(18),
	combout => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]~feeder_combout\);

-- Location: FF_X18_Y13_N7
\inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(18));

-- Location: LCCOMB_X17_Y13_N2
\inst_AllChannels|color_reg1[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1[18]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(18),
	combout => \inst_AllChannels|color_reg1[18]~feeder_combout\);

-- Location: FF_X17_Y13_N3
\inst_AllChannels|color_reg1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg1[18]~feeder_combout\,
	ena => \inst_AllChannels|color_reg1[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1\(18));

-- Location: LCCOMB_X17_Y13_N4
\inst_AllChannels|color_reg1_ff0[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg1_ff0[18]~feeder_combout\ = \inst_AllChannels|color_reg1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg1\(18),
	combout => \inst_AllChannels|color_reg1_ff0[18]~feeder_combout\);

-- Location: FF_X17_Y13_N5
\inst_AllChannels|color_reg1_ff0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg1_ff0[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff0\(18));

-- Location: FF_X14_Y17_N17
\inst_AllChannels|color_reg1_ff1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_reg1_ff0\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg1_ff1\(18));

-- Location: LCCOMB_X18_Y13_N18
\inst_AllChannels|color_reg0[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0[18]~feeder_combout\ = \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_CalibrationAndMapping|inst_PhaseCalibration|color_out_s\(18),
	combout => \inst_AllChannels|color_reg0[18]~feeder_combout\);

-- Location: FF_X18_Y13_N19
\inst_AllChannels|color_reg0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst_AllChannels|color_reg0[18]~feeder_combout\,
	ena => \inst_AllChannels|color_reg0[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0\(18));

-- Location: LCCOMB_X14_Y17_N10
\inst_AllChannels|color_reg0_ff0[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff0[18]~feeder_combout\ = \inst_AllChannels|color_reg0\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0\(18),
	combout => \inst_AllChannels|color_reg0_ff0[18]~feeder_combout\);

-- Location: FF_X14_Y17_N11
\inst_AllChannels|color_reg0_ff0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff0[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff0\(18));

-- Location: LCCOMB_X14_Y17_N30
\inst_AllChannels|color_reg0_ff1[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_reg0_ff1[18]~feeder_combout\ = \inst_AllChannels|color_reg0_ff0\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|color_reg0_ff0\(18),
	combout => \inst_AllChannels|color_reg0_ff1[18]~feeder_combout\);

-- Location: FF_X14_Y17_N31
\inst_AllChannels|color_reg0_ff1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_reg0_ff1[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_reg0_ff1\(18));

-- Location: LCCOMB_X14_Y17_N4
\inst_AllChannels|color_out_d0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|color_out_d0~26_combout\ = (\inst_AllChannels|c_state_n~q\ & ((\inst_AllChannels|color_reg0_ff1\(18)))) # (!\inst_AllChannels|c_state_n~q\ & (\inst_AllChannels|color_reg1_ff1\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|c_state_n~q\,
	datab => \inst_AllChannels|color_reg1_ff1\(18),
	datac => \inst_AllChannels|color_reg0_ff1\(18),
	combout => \inst_AllChannels|color_out_d0~26_combout\);

-- Location: FF_X14_Y17_N5
\inst_AllChannels|color_out_d0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|color_out_d0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d0\(18));

-- Location: FF_X17_Y17_N13
\inst_AllChannels|color_out_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|color_out_d0\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|color_out_d1\(18));

-- Location: LCCOMB_X17_Y17_N12
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\ = CARRY((\inst_AllChannels|color_out_d1\(18) & !\inst_AllChannels|PulseWidthModulator_inst|count_d1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(18),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(0),
	datad => VCC,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\);

-- Location: LCCOMB_X17_Y17_N14
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\) # (!\inst_AllChannels|color_out_d1\(19)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(1) & (!\inst_AllChannels|color_out_d1\(19) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(1),
	datab => \inst_AllChannels|color_out_d1\(19),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~1_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\);

-- Location: LCCOMB_X17_Y17_N16
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & (\inst_AllChannels|color_out_d1\(20) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(2) & ((\inst_AllChannels|color_out_d1\(20)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(2),
	datab => \inst_AllChannels|color_out_d1\(20),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~3_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\);

-- Location: LCCOMB_X17_Y17_N18
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\) # (!\inst_AllChannels|color_out_d1\(21)))) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(3) & (!\inst_AllChannels|color_out_d1\(21) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(3),
	datab => \inst_AllChannels|color_out_d1\(21),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~5_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\);

-- Location: LCCOMB_X17_Y17_N20
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & (\inst_AllChannels|color_out_d1\(22) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(4) & ((\inst_AllChannels|color_out_d1\(22)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(4),
	datab => \inst_AllChannels|color_out_d1\(22),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~7_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\);

-- Location: LCCOMB_X17_Y17_N22
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\ = CARRY((\inst_AllChannels|color_out_d1\(23) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(23) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(5)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(23),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(5),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~9_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\);

-- Location: LCCOMB_X17_Y17_N24
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\ = CARRY((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & (\inst_AllChannels|color_out_d1\(24) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\)) # 
-- (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(6) & ((\inst_AllChannels|color_out_d1\(24)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(6),
	datab => \inst_AllChannels|color_out_d1\(24),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~11_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\);

-- Location: LCCOMB_X17_Y17_N26
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\ = CARRY((\inst_AllChannels|color_out_d1\(25) & (\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\)) # 
-- (!\inst_AllChannels|color_out_d1\(25) & ((\inst_AllChannels|PulseWidthModulator_inst|count_d1\(7)) # (!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(25),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(7),
	datad => VCC,
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~13_cout\,
	cout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\);

-- Location: LCCOMB_X17_Y17_N28
\inst_AllChannels|PulseWidthModulator_inst|LessThan2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|PulseWidthModulator_inst|LessThan2~16_combout\ = (\inst_AllChannels|color_out_d1\(26) & ((!\inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\) # (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8)))) # 
-- (!\inst_AllChannels|color_out_d1\(26) & (!\inst_AllChannels|PulseWidthModulator_inst|count_d1\(8) & !\inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_AllChannels|color_out_d1\(26),
	datab => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(8),
	cin => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~15_cout\,
	combout => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~16_combout\);

-- Location: FF_X17_Y17_N29
\inst_AllChannels|PulseWidthModulator_inst|color_out_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|PulseWidthModulator_inst|LessThan2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|PulseWidthModulator_inst|color_out_s\(2));

-- Location: FF_X18_Y16_N29
\inst_AllChannels|rclk_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst_AllChannels|PulseWidthModulator_inst|count_d1\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_d\(2));

-- Location: LCCOMB_X18_Y16_N10
\inst_AllChannels|rclk_d[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|rclk_d[3]~feeder_combout\ = \inst_AllChannels|rclk_d\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|rclk_d\(2),
	combout => \inst_AllChannels|rclk_d[3]~feeder_combout\);

-- Location: FF_X18_Y16_N11
\inst_AllChannels|rclk_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|rclk_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_d\(3));

-- Location: LCCOMB_X18_Y16_N24
\inst_AllChannels|rclk_d[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|rclk_d[4]~feeder_combout\ = \inst_AllChannels|rclk_d\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|rclk_d\(3),
	combout => \inst_AllChannels|rclk_d[4]~feeder_combout\);

-- Location: FF_X18_Y16_N25
\inst_AllChannels|rclk_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|rclk_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_d\(4));

-- Location: LCCOMB_X18_Y16_N12
\inst_AllChannels|rclk_d[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|rclk_d[5]~feeder_combout\ = \inst_AllChannels|rclk_d\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|rclk_d\(4),
	combout => \inst_AllChannels|rclk_d[5]~feeder_combout\);

-- Location: FF_X18_Y16_N13
\inst_AllChannels|rclk_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|rclk_d[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_d\(5));

-- Location: LCCOMB_X18_Y16_N16
\inst_AllChannels|rclk_s~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_AllChannels|rclk_s~feeder_combout\ = \inst_AllChannels|rclk_d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_AllChannels|rclk_d\(5),
	combout => \inst_AllChannels|rclk_s~feeder_combout\);

-- Location: FF_X18_Y16_N17
\inst_AllChannels|rclk_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst_AllChannels|rclk_s~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_AllChannels|rclk_s~q\);

-- Location: CLKCTRL_G9
\inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst_Masterclock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y20_N6
\inst_Distribute|inst_FrameBufferController|debugled[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|debugled[0]~4_combout\ = (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13)) # 
-- (((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\)) # 
-- (!\inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|debugled[0]~4_combout\);

-- Location: LCCOMB_X21_Y20_N24
\inst_Distribute|inst_FrameBufferController|debugled[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|debugled[1]~2_combout\ = (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- (!\inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\ & ((\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (!\inst_Distribute|inst_FrameBufferController|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \inst_Distribute|inst_FrameBufferController|Equal0~2_combout\,
	datad => \inst_Distribute|inst_FrameBufferController|LessThan2~0_combout\,
	combout => \inst_Distribute|inst_FrameBufferController|debugled[1]~2_combout\);

-- Location: LCCOMB_X21_Y20_N26
\inst_Distribute|inst_FrameBufferController|debugled[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_Distribute|inst_FrameBufferController|debugled[2]~3_combout\ = (\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- ((!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12)) # 
-- (!\inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datad => \inst_Distribute|inst_FrameBufferController|inst_FrameBufferFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	combout => \inst_Distribute|inst_FrameBufferController|debugled[2]~3_combout\);
END structure;


