// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/05/2017 16:50:59"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	Pc_Ld,
	PC_Ld_En,
	reset,
	clock,
	instruction,
	IR_Ld,
	Pc_Inc,
	Stat_Wr,
	Reg_Wr,
	ALU_2_DBus,
	DM_Wr,
	DM_Rd,
	DM_2_DBus,
	IO_IN,
	IO_2_Reg,
	Reg_2_IO,
	DBus,
	IM_address,
	IM_instruction_out,
	IO_OUT,
	RSource1,
	RSource2,
	stat_CVNZ);
output 	Pc_Ld;
output 	PC_Ld_En;
input 	reset;
input 	clock;
output 	[31:0] instruction;
output 	IR_Ld;
output 	Pc_Inc;
output 	Stat_Wr;
output 	Reg_Wr;
output 	ALU_2_DBus;
output 	DM_Wr;
output 	DM_Rd;
output 	DM_2_DBus;
input 	[31:0] IO_IN;
output 	IO_2_Reg;
output 	Reg_2_IO;
output 	[31:0] DBus;
output 	[31:0] IM_address;
output 	[31:0] IM_instruction_out;
output 	[31:0] IO_OUT;
output 	[31:0] RSource1;
output 	[31:0] RSource2;
output 	[3:0] stat_CVNZ;

// Design Ports Information
// DBus[31]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[30]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[29]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[28]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[27]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[26]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[25]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[24]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[23]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[22]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[21]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[20]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[19]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[18]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[17]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[16]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[15]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[14]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[13]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[11]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[10]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[8]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[6]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[3]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[2]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DBus[0]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[31]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[30]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[29]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[28]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[27]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[26]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[25]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[24]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[23]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[22]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[21]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[20]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[19]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[18]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[17]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[16]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[15]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[14]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[13]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[12]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[11]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[10]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[9]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[7]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[5]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[4]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[3]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[1]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_OUT[0]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[31]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[30]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[29]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[28]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[27]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[26]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[25]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[24]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[23]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[22]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[21]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[20]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[19]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[18]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[17]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[16]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[15]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[14]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[13]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[12]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[11]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[10]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[9]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[8]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[4]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[3]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[2]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[1]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource1[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[31]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[30]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[29]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[28]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[27]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[26]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[25]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[24]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[23]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[22]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[21]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[20]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[19]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[18]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[17]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[16]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[15]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[14]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[13]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[11]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[10]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[6]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[5]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[4]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[3]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RSource2[0]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Pc_Ld	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Ld_En	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[31]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[30]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[29]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[28]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[27]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[26]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[25]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[24]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[23]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[22]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[21]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[20]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[19]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[18]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[17]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[16]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[15]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[14]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[12]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[11]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[10]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[9]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[8]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[7]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[5]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[4]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[3]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_Ld	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Pc_Inc	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stat_Wr	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg_Wr	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_2_DBus	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DM_Wr	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DM_Rd	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DM_2_DBus	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IO_2_Reg	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg_2_IO	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[31]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[30]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[29]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[28]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[27]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[26]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[25]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[24]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[23]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[22]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[21]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[20]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[19]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[18]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[17]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[16]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[15]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[14]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[13]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[12]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[11]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[10]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[8]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[6]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_address[0]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[31]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[30]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[29]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[28]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[27]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[26]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[24]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[23]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[22]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[21]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[20]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[19]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[18]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[17]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[16]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[15]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[13]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[12]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[11]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[10]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[9]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[8]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[6]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[5]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[4]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[2]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[1]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IM_instruction_out[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// stat_CVNZ[3]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// stat_CVNZ[2]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// stat_CVNZ[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// stat_CVNZ[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[31]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[30]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[29]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[28]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[27]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[26]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[24]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[23]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[22]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[21]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[19]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[18]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[17]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[16]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[15]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[14]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[13]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[12]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[11]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[10]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[8]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[7]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[4]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[3]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[1]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IO_IN[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU|Add0~5_combout ;
wire \ALU|Add0~9_combout ;
wire \ALU|Add0~17_combout ;
wire \ALU|Add0~23_combout ;
wire \ALU|Add0~27_combout ;
wire \ALU|Add0~33_combout ;
wire \ALU|Add0~35_combout ;
wire \ALU|Add0~39_combout ;
wire \ALU|Add0~43_combout ;
wire \ALU|Add0~49_combout ;
wire \ALU|Add0~59_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a20 ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a2 ;
wire \inst4|g2:0:zbf1|F[0]~35_combout ;
wire \inst4|g2:0:zbf1|F[1]~37_combout ;
wire \inst4|g2:0:zbf2|F[2]~43_combout ;
wire \inst4|g2:0:zbf1|F[2]~42_combout ;
wire \inst4|g2:0:zbf1|F[2]~43_combout ;
wire \inst4|g2:0:zbf1|F[2]~44_combout ;
wire \inst4|g2:0:zbf1|F[3]~47_combout ;
wire \inst4|g2:0:zbf1|F[3]~48_combout ;
wire \inst4|g2:0:zbf1|F[3]~49_combout ;
wire \ALU|Equal1~0_combout ;
wire \inst4|g2:0:zbf2|F[4]~55_combout ;
wire \inst4|g2:0:zbf1|F[4]~55_combout ;
wire \inst4|g2:0:zbf2|F[5]~59_combout ;
wire \inst4|g2:0:zbf2|F[6]~65_combout ;
wire \inst4|g2:0:zbf2|F[7]~70_combout ;
wire \ALU|Equal1~1_combout ;
wire \inst4|g2:0:zbf2|F[8]~74_combout ;
wire \inst4|g2:0:zbf2|F[9]~77_combout ;
wire \inst4|g2:0:zbf2|F[10]~82_combout ;
wire \inst4|g2:0:zbf2|F[11]~87_combout ;
wire \inst4|g2:0:zbf1|F[11]~87_combout ;
wire \ALU|Equal1~2_combout ;
wire \inst4|g2:0:zbf2|F[12]~95_combout ;
wire \inst4|g2:0:zbf2|F[13]~100_combout ;
wire \inst4|g2:0:zbf2|F[14]~102_combout ;
wire \inst4|g2:0:zbf2|F[14]~105_combout ;
wire \ALU|Equal1~3_combout ;
wire \ALU|Equal1~4_combout ;
wire \inst4|g2:0:zbf2|F[16]~115_combout ;
wire \inst4|g2:0:zbf1|F[16]~113_combout ;
wire \inst4|g2:0:zbf1|F[16]~115_combout ;
wire \inst4|g2:0:zbf2|F[17]~118_combout ;
wire \inst4|g2:0:zbf1|F[17]~117_combout ;
wire \inst4|g2:0:zbf2|F[18]~123_combout ;
wire \inst4|g2:0:zbf2|F[19]~127_combout ;
wire \inst4|g2:0:zbf1|F[20]~132_combout ;
wire \inst4|g2:0:zbf2|F[21]~137_combout ;
wire \inst4|g2:0:zbf2|F[22]~142_combout ;
wire \inst4|g2:0:zbf2|F[22]~143_combout ;
wire \inst4|g2:0:zbf2|F[22]~144_combout ;
wire \inst4|g2:0:zbf1|F[22]~142_combout ;
wire \inst4|g2:0:zbf1|F[23]~148_combout ;
wire \inst4|g2:0:zbf2|F[24]~152_combout ;
wire \inst4|g2:0:zbf2|F[24]~155_combout ;
wire \inst4|g2:0:zbf2|F[25]~158_combout ;
wire \inst4|g2:0:zbf2|F[25]~160_combout ;
wire \inst4|g2:0:zbf1|F[25]~158_combout ;
wire \inst4|g2:0:zbf2|F[26]~163_combout ;
wire \inst4|g2:0:zbf2|F[26]~165_combout ;
wire \inst4|g2:0:zbf2|F[27]~167_combout ;
wire \inst4|g2:0:zbf2|F[28]~172_combout ;
wire \inst4|g2:0:zbf2|F[29]~180_combout ;
wire \inst4|g2:0:zbf1|F[29]~177_combout ;
wire \inst4|g2:0:zbf2|F[30]~182_combout ;
wire \inst4|g2:0:zbf2|F[30]~183_combout ;
wire \inst4|g2:0:zbf2|F[30]~184_combout ;
wire \inst4|g2:0:zbf1|F[30]~182_combout ;
wire \inst4|g2:0:zbf2|F[31]~190_combout ;
wire \inst4|g1:6:regs|dataout[0]~feeder_combout ;
wire \inst4|g1:11:regs|dataout[1]~feeder_combout ;
wire \inst4|g1:6:regs|dataout[1]~feeder_combout ;
wire \inst4|g1:8:regs|dataout[6]~feeder_combout ;
wire \inst4|g1:10:regs|dataout[7]~feeder_combout ;
wire \inst4|g1:11:regs|dataout[8]~feeder_combout ;
wire \inst4|g1:6:regs|dataout[9]~feeder_combout ;
wire \inst4|g1:10:regs|dataout[11]~feeder_combout ;
wire \inst4|g1:2:regs|dataout[12]~feeder_combout ;
wire \inst4|g1:7:regs|dataout[12]~feeder_combout ;
wire \inst4|g1:7:regs|dataout[14]~feeder_combout ;
wire \inst4|g1:11:regs|dataout[15]~feeder_combout ;
wire \inst4|g1:10:regs|dataout[17]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[19]~feeder_combout ;
wire \inst4|g1:6:regs|dataout[21]~feeder_combout ;
wire \inst4|g1:6:regs|dataout[24]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[25]~feeder_combout ;
wire \inst4|g1:7:regs|dataout[26]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[26]~feeder_combout ;
wire \inst4|g1:1:regs|dataout[27]~feeder_combout ;
wire \inst4|g1:5:regs|dataout[27]~feeder_combout ;
wire \inst4|g1:5:regs|dataout[28]~feeder_combout ;
wire \inst4|g1:6:regs|dataout[29]~feeder_combout ;
wire \inst4|g1:2:regs|dataout[31]~feeder_combout ;
wire \inst13|DATA_OUT[0]~32_combout ;
wire \inst13|DATA_OUT[2]~37 ;
wire \inst13|DATA_OUT[3]~38_combout ;
wire \I-Memory|Matriz~52_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \UC|current_state.EX~regout ;
wire \UC|current_state.FETCH~0_combout ;
wire \UC|current_state.FETCH~regout ;
wire \UC|IR_Ld~0_combout ;
wire \UC|IR_Ld~regout ;
wire \I-Memory|Matriz~41_combout ;
wire \I-Memory|Matriz~50_combout ;
wire \I-Memory|Matriz~51_combout ;
wire \I-Memory|Matriz~49_combout ;
wire \IR|dataout[13]~feeder_combout ;
wire \inst4|dec_out2|Mux31~2_combout ;
wire \I-Memory|Matriz~38_combout ;
wire \I-Memory|Matriz~37_combout ;
wire \IR|dataout[31]~0_combout ;
wire \UC|DM_Rd~1_combout ;
wire \UC|DM_Rd~regout ;
wire \UC|IO_2_Reg~0_combout ;
wire \UC|IO_2_Reg~regout ;
wire \tri1[20]~55_combout ;
wire \inst4|dec_out2|Mux31~4_combout ;
wire \inst4|g1:9:regs|dataout[19]~feeder_combout ;
wire \I-Memory|Matriz~44_combout ;
wire \I-Memory|Matriz~42_combout ;
wire \I-Memory|Matriz~43_combout ;
wire \inst4|dec_in|Mux30~10_combout ;
wire \I-Memory|Matriz~46_combout ;
wire \I-Memory|Matriz~48_combout ;
wire \inst4|dec_out1|Mux31~2_combout ;
wire \inst4|dec_in|Mux30~8_combout ;
wire \I-Memory|Matriz~47_combout ;
wire \inst4|dec_out1|Mux31~3_combout ;
wire \inst4|g2:0:zbf1|F[19]~130_combout ;
wire \inst4|dec_out1|Mux31~0_combout ;
wire \inst4|dec_in|Mux30~7_combout ;
wire \inst4|dec_out1|Mux31~1_combout ;
wire \inst4|g2:0:zbf1|F[19]~128_combout ;
wire \inst4|dec_in|Mux30~1_combout ;
wire \inst4|g2:0:zbf1|F[19]~127_combout ;
wire \inst4|g2:0:zbf1|F[19]~129_combout ;
wire \inst4|g2:0:zbf1|F[19]~131_combout ;
wire \inst4|dec_out2|Mux31~3_combout ;
wire \tri1[31]~34_combout ;
wire \inst4|dec_out1|Mux31~5_combout ;
wire \inst4|dec_out1|Mux31~4_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \tri1[0]~95_combout ;
wire \inst4|dec_in|Mux30~5_combout ;
wire \inst4|dec_in|Mux30~6_combout ;
wire \inst4|g2:0:zbf2|F[0]~35_combout ;
wire \inst4|g2:0:zbf2|F[0]~36_combout ;
wire \inst4|dec_out2|Mux31~0_combout ;
wire \inst4|dec_in|Mux30~2_combout ;
wire \inst4|dec_out2|Mux31~1_combout ;
wire \inst4|g2:0:zbf2|F[0]~34_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Add0~1_combout ;
wire \ALU|Add1~0_combout ;
wire \tri1[0]~97_combout ;
wire \inst4|dec_in|Mux30~0_combout ;
wire \inst4|g2:0:zbf2|F[0]~32_combout ;
wire \inst4|g2:0:zbf2|F[0]~33_combout ;
wire \inst4|g2:0:zbf2|F[0]~192_combout ;
wire \inst4|dec_in|Mux30~3_combout ;
wire \inst4|g2:0:zbf1|F[0]~33_combout ;
wire \inst4|g2:0:zbf1|F[0]~32_combout ;
wire \inst4|dec_in|Mux30~9_combout ;
wire \inst4|g2:0:zbf1|F[0]~34_combout ;
wire \inst4|g2:0:zbf1|F[0]~36_combout ;
wire \tri1[2]~91_combout ;
wire \ALU|Add0~2 ;
wire \ALU|Add0~3_combout ;
wire \ALU|Add1~1 ;
wire \ALU|Add1~3 ;
wire \ALU|Add1~4_combout ;
wire \tri1[2]~99_combout ;
wire \inst4|g2:0:zbf1|F[2]~45_combout ;
wire \inst4|g2:0:zbf1|F[2]~46_combout ;
wire \inst4|g2:0:zbf2|F[1]~40_combout ;
wire \inst4|g2:0:zbf2|F[1]~39_combout ;
wire \inst4|g2:0:zbf2|F[1]~37_combout ;
wire \inst4|g2:0:zbf2|F[1]~38_combout ;
wire \inst4|g2:0:zbf2|F[1]~41_combout ;
wire \inst4|g2:0:zbf2|F[2]~44_combout ;
wire \inst4|g1:1:regs|dataout[2]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[2]~45_combout ;
wire \inst4|g2:0:zbf2|F[2]~42_combout ;
wire \inst4|g2:0:zbf2|F[2]~46_combout ;
wire \inst4|dec_in|Mux30~4_combout ;
wire \inst4|g2:0:zbf2|F[3]~48_combout ;
wire \inst4|g2:0:zbf2|F[3]~49_combout ;
wire \inst4|g2:0:zbf2|F[3]~50_combout ;
wire \inst4|g2:0:zbf2|F[3]~47_combout ;
wire \inst4|g2:0:zbf2|F[3]~51_combout ;
wire \ALU|Add0~4 ;
wire \ALU|Add0~6 ;
wire \ALU|Add0~8 ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~11_combout ;
wire \inst4|g2:0:zbf1|F[4]~52_combout ;
wire \inst4|g2:0:zbf1|F[4]~53_combout ;
wire \inst4|g2:0:zbf1|F[4]~54_combout ;
wire \inst4|g2:0:zbf1|F[4]~56_combout ;
wire \ALU|Add0~7_combout ;
wire \ALU|Add1~5 ;
wire \ALU|Add1~7 ;
wire \ALU|Add1~9 ;
wire \ALU|Add1~10_combout ;
wire \tri1[5]~102_combout ;
wire \inst4|g2:0:zbf2|F[5]~57_combout ;
wire \inst4|dec_out2|Mux31~5_combout ;
wire \inst4|g2:0:zbf2|F[5]~60_combout ;
wire \inst4|g2:0:zbf2|F[5]~58_combout ;
wire \inst4|g2:0:zbf2|F[5]~61_combout ;
wire \ALU|Add0~12 ;
wire \ALU|Add0~13_combout ;
wire \ALU|Add1~11 ;
wire \ALU|Add1~12_combout ;
wire \ALU|Add0~14 ;
wire \ALU|Add0~15_combout ;
wire \ALU|Add1~13 ;
wire \ALU|Add1~14_combout ;
wire \inst4|g2:0:zbf1|F[8]~75_combout ;
wire \inst4|g1:2:regs|dataout[8]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[8]~73_combout ;
wire \inst4|g2:0:zbf1|F[8]~72_combout ;
wire \inst4|g2:0:zbf1|F[8]~74_combout ;
wire \inst4|g2:0:zbf1|F[8]~76_combout ;
wire \ALU|Add1~15 ;
wire \ALU|Add1~16_combout ;
wire \ALU|Add0~16 ;
wire \ALU|Add0~18 ;
wire \ALU|Add0~20 ;
wire \ALU|Add0~21_combout ;
wire \ALU|Add0~19_combout ;
wire \ALU|Add1~17 ;
wire \ALU|Add1~19 ;
wire \ALU|Add1~20_combout ;
wire \tri1[10]~107_combout ;
wire \inst4|g2:0:zbf2|F[10]~84_combout ;
wire \inst4|g2:0:zbf2|F[10]~85_combout ;
wire \inst4|g2:0:zbf2|F[10]~83_combout ;
wire \inst4|g2:0:zbf2|F[10]~86_combout ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~24 ;
wire \ALU|Add0~25_combout ;
wire \inst4|g2:0:zbf1|F[11]~90_combout ;
wire \inst4|g2:0:zbf1|F[11]~88_combout ;
wire \inst4|g2:0:zbf1|F[11]~89_combout ;
wire \inst4|g2:0:zbf1|F[11]~91_combout ;
wire \ALU|Add1~21 ;
wire \ALU|Add1~23 ;
wire \ALU|Add1~24_combout ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~28 ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~31_combout ;
wire \ALU|Add0~29_combout ;
wire \inst4|g1:3:regs|dataout[13]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[13]~98_combout ;
wire \inst4|g2:0:zbf1|F[13]~97_combout ;
wire \inst4|g2:0:zbf1|F[13]~99_combout ;
wire \inst4|g2:0:zbf1|F[13]~100_combout ;
wire \inst4|g2:0:zbf1|F[13]~101_combout ;
wire \ALU|Add1~25 ;
wire \ALU|Add1~27 ;
wire \ALU|Add1~29 ;
wire \ALU|Add1~30_combout ;
wire \inst4|g2:0:zbf2|F[16]~112_combout ;
wire \inst4|g2:0:zbf2|F[16]~113_combout ;
wire \inst4|g2:0:zbf2|F[16]~114_combout ;
wire \inst4|g2:0:zbf2|F[16]~116_combout ;
wire \inst4|g2:0:zbf2|F[17]~120_combout ;
wire \inst4|g2:0:zbf2|F[17]~117_combout ;
wire \inst4|g2:0:zbf2|F[17]~119_combout ;
wire \inst4|g2:0:zbf2|F[17]~121_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a15 ;
wire \tri1[15]~65_combout ;
wire \tri1[15]~112_combout ;
wire \inst4|g2:0:zbf2|F[15]~110_combout ;
wire \inst4|g2:0:zbf2|F[15]~107_combout ;
wire \inst4|g2:0:zbf2|F[15]~108_combout ;
wire \inst4|g2:0:zbf2|F[15]~109_combout ;
wire \inst4|g2:0:zbf2|F[15]~111_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a14 ;
wire \tri1[14]~67_combout ;
wire \ALU|Add1~28_combout ;
wire \tri1[14]~111_combout ;
wire \inst4|g2:0:zbf2|F[14]~103_combout ;
wire \inst4|g2:0:zbf2|F[14]~104_combout ;
wire \inst4|g2:0:zbf2|F[14]~106_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a13 ;
wire \tri1[13]~69_combout ;
wire \ALU|Add1~26_combout ;
wire \tri1[13]~110_combout ;
wire \inst4|g2:0:zbf2|F[13]~97_combout ;
wire \inst4|g2:0:zbf2|F[13]~98_combout ;
wire \inst4|g2:0:zbf2|F[13]~99_combout ;
wire \inst4|g2:0:zbf2|F[13]~101_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a12 ;
wire \tri1[12]~71_combout ;
wire \tri1[12]~109_combout ;
wire \inst4|g2:0:zbf2|F[12]~92_combout ;
wire \inst4|g1:3:regs|dataout[12]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[12]~93_combout ;
wire \inst4|g2:0:zbf2|F[12]~94_combout ;
wire \inst4|g2:0:zbf2|F[12]~96_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a11 ;
wire \tri1[11]~73_combout ;
wire \ALU|Add1~22_combout ;
wire \tri1[11]~108_combout ;
wire \inst4|g2:0:zbf2|F[11]~88_combout ;
wire \inst4|g2:0:zbf2|F[11]~90_combout ;
wire \inst4|g2:0:zbf2|F[11]~89_combout ;
wire \inst4|g2:0:zbf2|F[11]~91_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a9 ;
wire \tri1[9]~77_combout ;
wire \ALU|Add1~18_combout ;
wire \tri1[9]~106_combout ;
wire \inst4|g2:0:zbf2|F[9]~80_combout ;
wire \inst4|g2:0:zbf2|F[9]~78_combout ;
wire \inst4|g2:0:zbf2|F[9]~79_combout ;
wire \inst4|g2:0:zbf2|F[9]~81_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a8 ;
wire \tri1[8]~79_combout ;
wire \tri1[8]~105_combout ;
wire \inst4|g2:0:zbf2|F[8]~72_combout ;
wire \inst4|g2:0:zbf2|F[8]~73_combout ;
wire \inst4|g2:0:zbf2|F[8]~75_combout ;
wire \inst4|g2:0:zbf2|F[8]~76_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a7 ;
wire \tri1[7]~81_combout ;
wire \tri1[7]~104_combout ;
wire \inst4|g2:0:zbf2|F[7]~67_combout ;
wire \inst4|g2:0:zbf2|F[7]~68_combout ;
wire \inst4|g2:0:zbf2|F[7]~69_combout ;
wire \inst4|g2:0:zbf2|F[7]~71_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a6 ;
wire \tri1[6]~83_combout ;
wire \tri1[6]~103_combout ;
wire \inst4|g2:0:zbf2|F[6]~64_combout ;
wire \inst4|g2:0:zbf2|F[6]~62_combout ;
wire \inst4|g2:0:zbf2|F[6]~63_combout ;
wire \inst4|g2:0:zbf2|F[6]~66_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a4 ;
wire \tri1[4]~87_combout ;
wire \ALU|Add1~8_combout ;
wire \tri1[4]~101_combout ;
wire \inst4|g2:0:zbf2|F[4]~52_combout ;
wire \inst4|g2:0:zbf2|F[4]~53_combout ;
wire \inst4|g2:0:zbf2|F[4]~54_combout ;
wire \inst4|g2:0:zbf2|F[4]~56_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a3 ;
wire \tri1[3]~89_combout ;
wire \ALU|Add1~6_combout ;
wire \tri1[3]~100_combout ;
wire \inst4|g2:0:zbf1|F[3]~50_combout ;
wire \inst4|g2:0:zbf1|F[3]~51_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a1 ;
wire \tri1[1]~93_combout ;
wire \ALU|Add1~2_combout ;
wire \tri1[1]~98_combout ;
wire \inst4|g2:0:zbf1|F[1]~38_combout ;
wire \inst4|g2:0:zbf1|F[1]~40_combout ;
wire \inst4|g2:0:zbf1|F[1]~39_combout ;
wire \inst4|g2:0:zbf1|F[1]~41_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a16 ;
wire \tri1[16]~63_combout ;
wire \tri1[16]~113_combout ;
wire \inst4|g2:0:zbf1|F[16]~112_combout ;
wire \inst4|g2:0:zbf1|F[16]~114_combout ;
wire \inst4|g2:0:zbf1|F[16]~116_combout ;
wire \ALU|Add1~31 ;
wire \ALU|Add1~33 ;
wire \ALU|Add1~34_combout ;
wire \tri1[17]~114_combout ;
wire \inst4|g2:0:zbf1|F[17]~118_combout ;
wire \inst4|g2:0:zbf1|F[17]~119_combout ;
wire \inst4|g2:0:zbf1|F[17]~120_combout ;
wire \inst4|g2:0:zbf1|F[17]~121_combout ;
wire \ALU|Add1~35 ;
wire \ALU|Add1~36_combout ;
wire \tri1[18]~115_combout ;
wire \inst4|g2:0:zbf2|F[18]~125_combout ;
wire \inst4|g2:0:zbf2|F[18]~122_combout ;
wire \inst4|g2:0:zbf2|F[18]~124_combout ;
wire \inst4|g2:0:zbf2|F[18]~126_combout ;
wire \ALU|Add0~32 ;
wire \ALU|Add0~34 ;
wire \ALU|Add0~36 ;
wire \ALU|Add0~37_combout ;
wire \ALU|Add1~37 ;
wire \ALU|Add1~38_combout ;
wire \ALU|Add0~46 ;
wire \ALU|Add0~47_combout ;
wire \inst4|g2:0:zbf1|F[21]~137_combout ;
wire \inst4|g1:3:regs|dataout[21]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[21]~138_combout ;
wire \inst4|g2:0:zbf1|F[21]~139_combout ;
wire \inst4|g1:11:regs|dataout[21]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[21]~140_combout ;
wire \inst4|g2:0:zbf1|F[21]~141_combout ;
wire \ALU|Add1~39 ;
wire \ALU|Add1~41 ;
wire \ALU|Add1~43 ;
wire \ALU|Add1~45 ;
wire \ALU|Add1~46_combout ;
wire \tri1[23]~120_combout ;
wire \inst4|g2:0:zbf2|F[23]~150_combout ;
wire \inst4|g2:0:zbf2|F[23]~148_combout ;
wire \inst4|g2:0:zbf2|F[23]~147_combout ;
wire \inst4|g2:0:zbf2|F[23]~149_combout ;
wire \inst4|g2:0:zbf2|F[23]~151_combout ;
wire \ALU|Add0~48 ;
wire \ALU|Add0~50 ;
wire \ALU|Add0~52 ;
wire \ALU|Add0~54 ;
wire \ALU|Add0~56 ;
wire \ALU|Add0~57_combout ;
wire \ALU|Add0~55_combout ;
wire \ALU|Add0~53_combout ;
wire \ALU|Add0~51_combout ;
wire \inst4|g1:3:regs|dataout[24]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[24]~153_combout ;
wire \inst4|g2:0:zbf1|F[24]~152_combout ;
wire \inst4|g2:0:zbf1|F[24]~154_combout ;
wire \inst4|g1:11:regs|dataout[24]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[24]~155_combout ;
wire \inst4|g2:0:zbf1|F[24]~156_combout ;
wire \ALU|Add1~47 ;
wire \ALU|Add1~49 ;
wire \ALU|Add1~51 ;
wire \ALU|Add1~53 ;
wire \ALU|Add1~55 ;
wire \ALU|Add1~56_combout ;
wire \inst4|g2:0:zbf1|F[29]~178_combout ;
wire \inst4|g1:2:regs|dataout[29]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[29]~179_combout ;
wire \inst4|g2:0:zbf1|F[29]~180_combout ;
wire \inst4|g2:0:zbf1|F[29]~181_combout ;
wire \ALU|Add1~57 ;
wire \ALU|Add1~58_combout ;
wire \ALU|Add0~58 ;
wire \ALU|Add0~60 ;
wire \ALU|Add0~61_combout ;
wire \ALU|Add1~59 ;
wire \ALU|Add1~60_combout ;
wire \tri1[30]~127_combout ;
wire \inst4|g2:0:zbf2|F[30]~185_combout ;
wire \inst4|g2:0:zbf2|F[30]~186_combout ;
wire \ALU|Add0~62 ;
wire \ALU|Add0~63_combout ;
wire \ALU|Add1~61 ;
wire \ALU|Add1~62_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a31 ;
wire \tri1[31]~32_combout ;
wire \tri1[31]~128_combout ;
wire \inst4|g2:0:zbf2|F[31]~187_combout ;
wire \inst4|g2:0:zbf2|F[31]~188_combout ;
wire \inst4|g2:0:zbf2|F[31]~189_combout ;
wire \inst4|g2:0:zbf2|F[31]~191_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a29 ;
wire \tri1[29]~37_combout ;
wire \tri1[29]~126_combout ;
wire \inst4|g1:1:regs|dataout[29]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[29]~177_combout ;
wire \inst4|g2:0:zbf2|F[29]~178_combout ;
wire \inst4|g2:0:zbf2|F[29]~179_combout ;
wire \inst4|g2:0:zbf2|F[29]~181_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a28 ;
wire \tri1[28]~39_combout ;
wire \tri1[28]~125_combout ;
wire \inst4|g1:6:regs|dataout[28]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[28]~175_combout ;
wire \inst4|g1:2:regs|dataout[28]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[28]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[28]~173_combout ;
wire \inst4|g2:0:zbf2|F[28]~174_combout ;
wire \inst4|g2:0:zbf2|F[28]~176_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a27 ;
wire \tri1[27]~41_combout ;
wire \ALU|Add1~54_combout ;
wire \tri1[27]~124_combout ;
wire \inst4|g2:0:zbf2|F[27]~170_combout ;
wire \inst4|g1:2:regs|dataout[27]~feeder_combout ;
wire \inst4|g1:4:regs|dataout[27]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[27]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[27]~168_combout ;
wire \inst4|g2:0:zbf2|F[27]~169_combout ;
wire \inst4|g2:0:zbf2|F[27]~171_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a26 ;
wire \tri1[26]~43_combout ;
wire \ALU|Add1~52_combout ;
wire \tri1[26]~123_combout ;
wire \inst4|g2:0:zbf2|F[26]~162_combout ;
wire \inst4|g2:0:zbf2|F[26]~164_combout ;
wire \inst4|g2:0:zbf2|F[26]~166_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a25 ;
wire \tri1[25]~45_combout ;
wire \ALU|Add1~50_combout ;
wire \tri1[25]~122_combout ;
wire \inst4|g2:0:zbf2|F[25]~157_combout ;
wire \inst4|g2:0:zbf2|F[25]~159_combout ;
wire \inst4|g2:0:zbf2|F[25]~161_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a24 ;
wire \tri1[24]~47_combout ;
wire \ALU|Add1~48_combout ;
wire \tri1[24]~121_combout ;
wire \inst4|g1:2:regs|dataout[24]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[24]~153_combout ;
wire \inst4|g2:0:zbf2|F[24]~154_combout ;
wire \inst4|g2:0:zbf2|F[24]~156_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a22 ;
wire \tri1[22]~51_combout ;
wire \tri1[22]~119_combout ;
wire \inst4|g2:0:zbf2|F[22]~145_combout ;
wire \inst4|g2:0:zbf2|F[22]~146_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a21 ;
wire \tri1[21]~53_combout ;
wire \ALU|Add1~42_combout ;
wire \tri1[21]~118_combout ;
wire \inst4|g2:0:zbf2|F[21]~140_combout ;
wire \inst4|g2:0:zbf2|F[21]~138_combout ;
wire \inst4|g2:0:zbf2|F[21]~139_combout ;
wire \inst4|g2:0:zbf2|F[21]~141_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a19 ;
wire \tri1[19]~57_combout ;
wire \tri1[19]~116_combout ;
wire \inst4|g2:0:zbf2|F[19]~128_combout ;
wire \inst4|g2:0:zbf2|F[19]~129_combout ;
wire \inst4|g2:0:zbf2|F[19]~130_combout ;
wire \inst4|g2:0:zbf2|F[19]~131_combout ;
wire \ALU|Add0~38 ;
wire \ALU|Add0~40 ;
wire \ALU|Add0~41_combout ;
wire \ALU|Add1~40_combout ;
wire \tri1[20]~117_combout ;
wire \inst4|g1:7:regs|dataout[20]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[20]~135_combout ;
wire \inst4|g1:2:regs|dataout[20]~feeder_combout ;
wire \inst4|g2:0:zbf2|F[20]~132_combout ;
wire \inst4|g2:0:zbf2|F[20]~133_combout ;
wire \inst4|g2:0:zbf2|F[20]~134_combout ;
wire \inst4|g2:0:zbf2|F[20]~136_combout ;
wire \ALU|Add0~42 ;
wire \ALU|Add0~44 ;
wire \ALU|Add0~45_combout ;
wire \ALU|Add1~44_combout ;
wire \ALU|Equal1~6_combout ;
wire \ALU|Equal1~5_combout ;
wire \ALU|Equal1~7_combout ;
wire \ALU|Equal1~8_combout ;
wire \ALU|Equal1~9_combout ;
wire \ALU|Equal1~10_combout ;
wire \inst11~combout ;
wire \UC|PC_Ld_En~0_combout ;
wire \UC|PC_Ld_En~regout ;
wire \inst9~combout ;
wire \I-Memory|Matriz~40_combout ;
wire \inst13|DATA_OUT[0]~33 ;
wire \inst13|DATA_OUT[1]~34_combout ;
wire \I-Memory|Matriz~53_combout ;
wire \inst13|DATA_OUT[1]~35 ;
wire \inst13|DATA_OUT[2]~36_combout ;
wire \I-Memory|Matriz~39_combout ;
wire \UC|ALU_2_DBus~0_combout ;
wire \UC|ALU_2_DBus~regout ;
wire \tri1[31]~33_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a30 ;
wire \tri1[30]~35_combout ;
wire \tri1[30]~36_combout ;
wire \tri1[29]~38_combout ;
wire \tri1[28]~40_combout ;
wire \tri1[27]~42_combout ;
wire \tri1[26]~44_combout ;
wire \tri1[25]~46_combout ;
wire \tri1[24]~48_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a23 ;
wire \tri1[23]~49_combout ;
wire \tri1[23]~50_combout ;
wire \tri1[22]~52_combout ;
wire \tri1[21]~54_combout ;
wire \tri1[20]~56_combout ;
wire \tri1[19]~58_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \tri1[18]~59_combout ;
wire \tri1[18]~60_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a17 ;
wire \tri1[17]~61_combout ;
wire \tri1[17]~62_combout ;
wire \ALU|Add1~32_combout ;
wire \tri1[16]~64_combout ;
wire \tri1[15]~66_combout ;
wire \tri1[14]~68_combout ;
wire \tri1[13]~70_combout ;
wire \tri1[12]~72_combout ;
wire \tri1[11]~74_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a10 ;
wire \tri1[10]~75_combout ;
wire \tri1[10]~76_combout ;
wire \tri1[9]~78_combout ;
wire \tri1[8]~80_combout ;
wire \tri1[7]~82_combout ;
wire \tri1[6]~84_combout ;
wire \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a5 ;
wire \tri1[5]~85_combout ;
wire \tri1[5]~86_combout ;
wire \tri1[4]~88_combout ;
wire \tri1[3]~90_combout ;
wire \tri1[2]~92_combout ;
wire \tri1[1]~94_combout ;
wire \tri1[0]~96_combout ;
wire \inst4|g2:0:zbf1|F[31]~190_combout ;
wire \inst4|g2:0:zbf1|F[31]~187_combout ;
wire \inst4|g2:0:zbf1|F[31]~188_combout ;
wire \inst4|g2:0:zbf1|F[31]~189_combout ;
wire \inst4|g2:0:zbf1|F[31]~191_combout ;
wire \UC|Reg_2_IO~0_combout ;
wire \UC|Reg_2_IO~regout ;
wire \inst4|g1:3:regs|dataout[30]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[30]~183_combout ;
wire \inst4|g1:2:regs|dataout[30]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[30]~184_combout ;
wire \inst4|g2:0:zbf1|F[30]~185_combout ;
wire \inst4|g2:0:zbf1|F[30]~186_combout ;
wire \inst4|g1:1:regs|dataout[28]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[28]~172_combout ;
wire \inst4|g2:0:zbf1|F[28]~173_combout ;
wire \inst4|g2:0:zbf1|F[28]~174_combout ;
wire \inst4|g2:0:zbf1|F[28]~175_combout ;
wire \inst4|g2:0:zbf1|F[28]~176_combout ;
wire \inst4|g2:0:zbf1|F[27]~167_combout ;
wire \inst4|g2:0:zbf1|F[27]~168_combout ;
wire \inst4|g2:0:zbf1|F[27]~169_combout ;
wire \inst4|g2:0:zbf1|F[27]~170_combout ;
wire \inst4|g2:0:zbf1|F[27]~171_combout ;
wire \inst4|g1:11:regs|dataout[26]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[26]~165_combout ;
wire \inst4|g2:0:zbf1|F[26]~162_combout ;
wire \inst4|g2:0:zbf1|F[26]~163_combout ;
wire \inst4|g2:0:zbf1|F[26]~164_combout ;
wire \inst4|g2:0:zbf1|F[26]~166_combout ;
wire \inst4|g2:0:zbf1|F[25]~160_combout ;
wire \inst4|g2:0:zbf1|F[25]~157_combout ;
wire \inst4|g2:0:zbf1|F[25]~159_combout ;
wire \inst4|g2:0:zbf1|F[25]~161_combout ;
wire \inst4|g1:9:regs|dataout[23]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[23]~147_combout ;
wire \inst4|g1:2:regs|dataout[23]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[23]~149_combout ;
wire \inst4|g1:10:regs|dataout[23]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[23]~150_combout ;
wire \inst4|g2:0:zbf1|F[23]~151_combout ;
wire \inst4|g1:9:regs|dataout[22]~feeder_combout ;
wire \inst4|g1:2:regs|dataout[22]~feeder_combout ;
wire \inst4|g1:3:regs|dataout[22]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[22]~143_combout ;
wire \inst4|g2:0:zbf1|F[22]~144_combout ;
wire \inst4|g2:0:zbf1|F[22]~145_combout ;
wire \inst4|g2:0:zbf1|F[22]~146_combout ;
wire \inst4|g2:0:zbf1|F[20]~133_combout ;
wire \inst4|g2:0:zbf1|F[20]~134_combout ;
wire \inst4|g2:0:zbf1|F[20]~135_combout ;
wire \inst4|g2:0:zbf1|F[20]~136_combout ;
wire \inst4|g2:0:zbf1|F[18]~125_combout ;
wire \inst4|g2:0:zbf1|F[18]~122_combout ;
wire \inst4|g2:0:zbf1|F[18]~123_combout ;
wire \inst4|g2:0:zbf1|F[18]~124_combout ;
wire \inst4|g2:0:zbf1|F[18]~126_combout ;
wire \inst4|g2:0:zbf1|F[15]~110_combout ;
wire \inst4|g2:0:zbf1|F[15]~107_combout ;
wire \inst4|g1:3:regs|dataout[15]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[15]~108_combout ;
wire \inst4|g2:0:zbf1|F[15]~109_combout ;
wire \inst4|g2:0:zbf1|F[15]~111_combout ;
wire \inst4|g2:0:zbf1|F[14]~103_combout ;
wire \inst4|g1:1:regs|dataout[14]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[14]~102_combout ;
wire \inst4|g2:0:zbf1|F[14]~104_combout ;
wire \inst4|g2:0:zbf1|F[14]~105_combout ;
wire \inst4|g2:0:zbf1|F[14]~106_combout ;
wire \inst4|g2:0:zbf1|F[12]~95_combout ;
wire \inst4|g2:0:zbf1|F[12]~92_combout ;
wire \inst4|g2:0:zbf1|F[12]~93_combout ;
wire \inst4|g2:0:zbf1|F[12]~94_combout ;
wire \inst4|g2:0:zbf1|F[12]~96_combout ;
wire \inst4|g2:0:zbf1|F[10]~85_combout ;
wire \inst4|g2:0:zbf1|F[10]~82_combout ;
wire \inst4|g2:0:zbf1|F[10]~83_combout ;
wire \inst4|g2:0:zbf1|F[10]~84_combout ;
wire \inst4|g2:0:zbf1|F[10]~86_combout ;
wire \inst4|g2:0:zbf1|F[9]~80_combout ;
wire \inst4|g2:0:zbf1|F[9]~77_combout ;
wire \inst4|g2:0:zbf1|F[9]~78_combout ;
wire \inst4|g2:0:zbf1|F[9]~79_combout ;
wire \inst4|g2:0:zbf1|F[9]~81_combout ;
wire \inst4|g2:0:zbf1|F[7]~68_combout ;
wire \inst4|g2:0:zbf1|F[7]~67_combout ;
wire \inst4|g2:0:zbf1|F[7]~69_combout ;
wire \inst4|g2:0:zbf1|F[7]~70_combout ;
wire \inst4|g2:0:zbf1|F[7]~71_combout ;
wire \inst4|g2:0:zbf1|F[6]~63_combout ;
wire \inst4|g1:2:regs|dataout[6]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[6]~62_combout ;
wire \inst4|g2:0:zbf1|F[6]~64_combout ;
wire \inst4|g1:11:regs|dataout[6]~feeder_combout ;
wire \inst4|g2:0:zbf1|F[6]~65_combout ;
wire \inst4|g2:0:zbf1|F[6]~66_combout ;
wire \inst4|g2:0:zbf1|F[5]~60_combout ;
wire \inst4|g2:0:zbf1|F[5]~58_combout ;
wire \inst4|g2:0:zbf1|F[5]~57_combout ;
wire \inst4|g2:0:zbf1|F[5]~59_combout ;
wire \inst4|g2:0:zbf1|F[5]~61_combout ;
wire \I-Memory|Matriz~45_combout ;
wire \IR|dataout[21]~1_combout ;
wire \UC|Reg_Wr~0_combout ;
wire \UC|Reg_Wr~regout ;
wire \UC|DM_Wr~0_combout ;
wire \UC|DM_Wr~regout ;
wire \inst13|DATA_OUT[3]~39 ;
wire \inst13|DATA_OUT[4]~40_combout ;
wire \~GND~combout ;
wire \inst13|DATA_OUT[4]~41 ;
wire \inst13|DATA_OUT[5]~43 ;
wire \inst13|DATA_OUT[6]~45 ;
wire \inst13|DATA_OUT[7]~46_combout ;
wire \inst13|DATA_OUT[7]~47 ;
wire \inst13|DATA_OUT[8]~49 ;
wire \inst13|DATA_OUT[9]~50_combout ;
wire \inst13|DATA_OUT[9]~51 ;
wire \inst13|DATA_OUT[10]~53 ;
wire \inst13|DATA_OUT[11]~54_combout ;
wire \inst13|DATA_OUT[11]~55 ;
wire \inst13|DATA_OUT[12]~57 ;
wire \inst13|DATA_OUT[13]~58_combout ;
wire \inst13|DATA_OUT[13]~59 ;
wire \inst13|DATA_OUT[14]~60_combout ;
wire \inst13|DATA_OUT[14]~61 ;
wire \inst13|DATA_OUT[15]~62_combout ;
wire \inst13|DATA_OUT[15]~63 ;
wire \inst13|DATA_OUT[16]~64_combout ;
wire \inst13|DATA_OUT[16]~65 ;
wire \inst13|DATA_OUT[17]~66_combout ;
wire \inst13|DATA_OUT[17]~67 ;
wire \inst13|DATA_OUT[18]~68_combout ;
wire \inst13|DATA_OUT[18]~69 ;
wire \inst13|DATA_OUT[19]~71 ;
wire \inst13|DATA_OUT[20]~72_combout ;
wire \inst13|DATA_OUT[20]~73 ;
wire \inst13|DATA_OUT[21]~75 ;
wire \inst13|DATA_OUT[22]~77 ;
wire \inst13|DATA_OUT[23]~78_combout ;
wire \inst13|DATA_OUT[23]~79 ;
wire \inst13|DATA_OUT[24]~81 ;
wire \inst13|DATA_OUT[25]~82_combout ;
wire \inst13|DATA_OUT[25]~83 ;
wire \inst13|DATA_OUT[26]~85 ;
wire \inst13|DATA_OUT[27]~86_combout ;
wire \inst13|DATA_OUT[27]~87 ;
wire \inst13|DATA_OUT[28]~89 ;
wire \inst13|DATA_OUT[29]~90_combout ;
wire \inst13|DATA_OUT[29]~91 ;
wire \inst13|DATA_OUT[30]~92_combout ;
wire \inst13|DATA_OUT[30]~93 ;
wire \inst13|DATA_OUT[31]~94_combout ;
wire \inst13|DATA_OUT[28]~88_combout ;
wire \inst13|DATA_OUT[26]~84_combout ;
wire \inst13|DATA_OUT[24]~80_combout ;
wire \inst13|DATA_OUT[22]~76_combout ;
wire \inst13|DATA_OUT[21]~74_combout ;
wire \inst13|DATA_OUT[19]~70_combout ;
wire \inst13|DATA_OUT[12]~56_combout ;
wire \inst13|DATA_OUT[10]~52_combout ;
wire \inst13|DATA_OUT[8]~48_combout ;
wire \inst13|DATA_OUT[6]~44_combout ;
wire \inst13|DATA_OUT[5]~42_combout ;
wire \ALU|Add1~63 ;
wire \ALU|Add1~64_combout ;
wire \ALU|V~0_combout ;
wire [31:0] \inst4|g1:10:regs|dataout ;
wire [31:0] \inst4|g1:11:regs|dataout ;
wire [31:0] \IR|dataout ;
wire [9:0] \I-Memory|Add ;
wire [31:0] \inst13|DATA_OUT ;
wire [31:0] \IO_IN~combout ;
wire [31:0] \Status|dataout ;
wire [31:0] \inst4|g1:1:regs|dataout ;
wire [31:0] \inst4|g1:2:regs|dataout ;
wire [31:0] \inst4|g1:3:regs|dataout ;
wire [31:0] \inst4|g1:4:regs|dataout ;
wire [31:0] \inst4|g1:5:regs|dataout ;
wire [31:0] \inst4|g1:6:regs|dataout ;
wire [31:0] \inst4|g1:7:regs|dataout ;
wire [31:0] \inst4|g1:8:regs|dataout ;
wire [31:0] \inst4|g1:9:regs|dataout ;

wire [13:0] \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [17:0] \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18~portadataout  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a19  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a20  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a21  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a22  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a23  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a24  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a25  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a26  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a27  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a28  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a29  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a30  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a31  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0~portadataout  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a1  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a2  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a3  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a4  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a5  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a6  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a7  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a8  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a9  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a10  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a11  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a12  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a13  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a14  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a15  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a16  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a17  = \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_combout  = (\ALU|Add0~4  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[2]~46_combout )))) # (!\ALU|Add0~4  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[2]~46_combout  $ (VCC))))
// \ALU|Add0~6  = CARRY((!\ALU|Add0~4  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[2]~46_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[2]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~4 ),
	.combout(\ALU|Add0~5_combout ),
	.cout(\ALU|Add0~6 ));
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h6906;
defparam \ALU|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = (\ALU|Add0~8  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[4]~56_combout )))) # (!\ALU|Add0~8  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[4]~56_combout  $ (VCC))))
// \ALU|Add0~10  = CARRY((!\ALU|Add0~8  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[4]~56_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[4]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~8 ),
	.combout(\ALU|Add0~9_combout ),
	.cout(\ALU|Add0~10 ));
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'h6906;
defparam \ALU|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = (\ALU|Add0~16  & ((\inst4|g2:0:zbf2|F[8]~76_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~16  & (\inst4|g2:0:zbf2|F[8]~76_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~18  = CARRY((!\ALU|Add0~16  & (\inst4|g2:0:zbf2|F[8]~76_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[8]~76_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~16 ),
	.combout(\ALU|Add0~17_combout ),
	.cout(\ALU|Add0~18 ));
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'h6906;
defparam \ALU|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = (\ALU|Add0~22  & (\inst4|g2:0:zbf2|F[11]~91_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~22  & ((\inst4|g2:0:zbf2|F[11]~91_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~24  = CARRY((\inst4|g2:0:zbf2|F[11]~91_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~22 ))

	.dataa(\inst4|g2:0:zbf2|F[11]~91_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~22 ),
	.combout(\ALU|Add0~23_combout ),
	.cout(\ALU|Add0~24 ));
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'h969F;
defparam \ALU|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \ALU|Add0~27 (
// Equation(s):
// \ALU|Add0~27_combout  = (\ALU|Add0~26  & (\inst4|g2:0:zbf2|F[13]~101_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~26  & ((\inst4|g2:0:zbf2|F[13]~101_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~28  = CARRY((\inst4|g2:0:zbf2|F[13]~101_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~26 ))

	.dataa(\inst4|g2:0:zbf2|F[13]~101_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~26 ),
	.combout(\ALU|Add0~27_combout ),
	.cout(\ALU|Add0~28 ));
// synopsys translate_off
defparam \ALU|Add0~27 .lut_mask = 16'h969F;
defparam \ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_combout  = (\ALU|Add0~32  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[16]~116_combout )))) # (!\ALU|Add0~32  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[16]~116_combout  $ (VCC))))
// \ALU|Add0~34  = CARRY((!\ALU|Add0~32  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[16]~116_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[16]~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~32 ),
	.combout(\ALU|Add0~33_combout ),
	.cout(\ALU|Add0~34 ));
// synopsys translate_off
defparam \ALU|Add0~33 .lut_mask = 16'h6906;
defparam \ALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \ALU|Add0~35 (
// Equation(s):
// \ALU|Add0~35_combout  = (\ALU|Add0~34  & (\inst4|g2:0:zbf2|F[17]~121_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~34  & ((\inst4|g2:0:zbf2|F[17]~121_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~36  = CARRY((\inst4|g2:0:zbf2|F[17]~121_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~34 ))

	.dataa(\inst4|g2:0:zbf2|F[17]~121_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~34 ),
	.combout(\ALU|Add0~35_combout ),
	.cout(\ALU|Add0~36 ));
// synopsys translate_off
defparam \ALU|Add0~35 .lut_mask = 16'h969F;
defparam \ALU|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \ALU|Add0~39 (
// Equation(s):
// \ALU|Add0~39_combout  = (\ALU|Add0~38  & (\IR|dataout [26] $ ((!\inst4|g2:0:zbf2|F[19]~131_combout )))) # (!\ALU|Add0~38  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[19]~131_combout )) # (GND)))
// \ALU|Add0~40  = CARRY((\IR|dataout [26] $ (!\inst4|g2:0:zbf2|F[19]~131_combout )) # (!\ALU|Add0~38 ))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[19]~131_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~38 ),
	.combout(\ALU|Add0~39_combout ),
	.cout(\ALU|Add0~40 ));
// synopsys translate_off
defparam \ALU|Add0~39 .lut_mask = 16'h969F;
defparam \ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \ALU|Add0~43 (
// Equation(s):
// \ALU|Add0~43_combout  = (\ALU|Add0~42  & (\inst4|g2:0:zbf2|F[21]~141_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~42  & ((\inst4|g2:0:zbf2|F[21]~141_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~44  = CARRY((\inst4|g2:0:zbf2|F[21]~141_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~42 ))

	.dataa(\inst4|g2:0:zbf2|F[21]~141_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~42 ),
	.combout(\ALU|Add0~43_combout ),
	.cout(\ALU|Add0~44 ));
// synopsys translate_off
defparam \ALU|Add0~43 .lut_mask = 16'h969F;
defparam \ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \ALU|Add0~49 (
// Equation(s):
// \ALU|Add0~49_combout  = (\ALU|Add0~48  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[24]~156_combout )))) # (!\ALU|Add0~48  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[24]~156_combout  $ (VCC))))
// \ALU|Add0~50  = CARRY((!\ALU|Add0~48  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[24]~156_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[24]~156_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~48 ),
	.combout(\ALU|Add0~49_combout ),
	.cout(\ALU|Add0~50 ));
// synopsys translate_off
defparam \ALU|Add0~49 .lut_mask = 16'h6906;
defparam \ALU|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \ALU|Add0~59 (
// Equation(s):
// \ALU|Add0~59_combout  = (\ALU|Add0~58  & (\inst4|g2:0:zbf2|F[29]~181_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~58  & ((\inst4|g2:0:zbf2|F[29]~181_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~60  = CARRY((\inst4|g2:0:zbf2|F[29]~181_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~58 ))

	.dataa(\inst4|g2:0:zbf2|F[29]~181_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~58 ),
	.combout(\ALU|Add0~59_combout ),
	.cout(\ALU|Add0~60 ));
// synopsys translate_off
defparam \ALU|Add0~59 .lut_mask = 16'h969F;
defparam \ALU|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X17_Y16
cycloneii_ram_block \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\UC|DM_Wr~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|g2:0:zbf2|F[31]~191_combout ,\inst4|g2:0:zbf2|F[30]~186_combout ,\inst4|g2:0:zbf2|F[29]~181_combout ,\inst4|g2:0:zbf2|F[28]~176_combout ,\inst4|g2:0:zbf2|F[27]~171_combout ,\inst4|g2:0:zbf2|F[26]~166_combout ,\inst4|g2:0:zbf2|F[25]~161_combout ,
\inst4|g2:0:zbf2|F[24]~156_combout ,\inst4|g2:0:zbf2|F[23]~151_combout ,\inst4|g2:0:zbf2|F[22]~146_combout ,\inst4|g2:0:zbf2|F[21]~141_combout ,\inst4|g2:0:zbf2|F[20]~136_combout ,\inst4|g2:0:zbf2|F[19]~131_combout ,\inst4|g2:0:zbf2|F[18]~126_combout }),
	.portaaddr({\inst4|g2:0:zbf1|F[3]~51_combout ,\inst4|g2:0:zbf1|F[2]~46_combout ,\inst4|g2:0:zbf1|F[1]~41_combout ,\inst4|g2:0:zbf1|F[0]~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ALTSYNCRAM";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 14;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 14;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y16
cycloneii_ram_block \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\UC|DM_Wr~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|g2:0:zbf2|F[17]~121_combout ,\inst4|g2:0:zbf2|F[16]~116_combout ,\inst4|g2:0:zbf2|F[15]~111_combout ,\inst4|g2:0:zbf2|F[14]~106_combout ,\inst4|g2:0:zbf2|F[13]~101_combout ,\inst4|g2:0:zbf2|F[12]~96_combout ,\inst4|g2:0:zbf2|F[11]~91_combout ,
\inst4|g2:0:zbf2|F[10]~86_combout ,\inst4|g2:0:zbf2|F[9]~81_combout ,\inst4|g2:0:zbf2|F[8]~76_combout ,\inst4|g2:0:zbf2|F[7]~71_combout ,\inst4|g2:0:zbf2|F[6]~66_combout ,\inst4|g2:0:zbf2|F[5]~61_combout ,\inst4|g2:0:zbf2|F[4]~56_combout ,
\inst4|g2:0:zbf2|F[3]~51_combout ,\inst4|g2:0:zbf2|F[2]~46_combout ,\inst4|g2:0:zbf2|F[1]~41_combout ,\inst4|g2:0:zbf2|F[0]~192_combout }),
	.portaaddr({\inst4|g2:0:zbf1|F[3]~51_combout ,\inst4|g2:0:zbf1|F[2]~46_combout ,\inst4|g2:0:zbf1|F[1]~41_combout ,\inst4|g2:0:zbf1|F[0]~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ALTSYNCRAM";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [0]));

// Location: LCFF_X18_Y19_N25
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [0]));

// Location: LCFF_X19_Y15_N21
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [0]));

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[0]~35 (
// Equation(s):
// \inst4|g2:0:zbf1|F[0]~35_combout  = (\inst4|dec_out1|Mux31~4_combout  & (\inst4|g1:9:regs|dataout [0] & ((\inst4|g1:2:regs|dataout [0]) # (!\inst4|dec_out1|Mux31~5_combout )))) # (!\inst4|dec_out1|Mux31~4_combout  & (((\inst4|g1:2:regs|dataout [0])) # 
// (!\inst4|dec_out1|Mux31~5_combout )))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g1:9:regs|dataout [0]),
	.datad(\inst4|g1:2:regs|dataout [0]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[0]~35 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N11
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [1]));

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[1]~37 (
// Equation(s):
// \inst4|g2:0:zbf1|F[1]~37_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [1] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [1]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[1]~37 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N11
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [1]));

// Location: LCFF_X18_Y19_N13
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [1]));

// Location: LCFF_X22_Y15_N23
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [2]));

// Location: LCFF_X21_Y17_N25
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [2]));

// Location: LCFF_X20_Y17_N11
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [2]));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[2]~43 (
// Equation(s):
// \inst4|g2:0:zbf2|F[2]~43_combout  = (\inst4|g1:6:regs|dataout [2] & (((\inst4|g1:7:regs|dataout [2])) # (!\inst4|dec_out2|Mux31~2_combout ))) # (!\inst4|g1:6:regs|dataout [2] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [2]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [2]),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:7:regs|dataout [2]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[2]~43 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[2]~42 (
// Equation(s):
// \inst4|g2:0:zbf1|F[2]~42_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [2] & \IR|dataout [16])))

	.dataa(\IR|dataout [17]),
	.datab(\inst4|g1:1:regs|dataout [2]),
	.datac(\IR|dataout [19]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[2]~42 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [2]));

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[2]~43 (
// Equation(s):
// \inst4|g2:0:zbf1|F[2]~43_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [2] & ((\inst4|g1:8:regs|dataout [2]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [2]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [2]),
	.datac(\inst4|g1:8:regs|dataout [2]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[2]~43 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[2]~44 (
// Equation(s):
// \inst4|g2:0:zbf1|F[2]~44_combout  = (\inst4|g2:0:zbf1|F[2]~43_combout  & (\inst4|g2:0:zbf1|F[2]~42_combout  & ((\inst4|g1:2:regs|dataout [2]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g1:2:regs|dataout [2]),
	.datac(\inst4|g2:0:zbf1|F[2]~43_combout ),
	.datad(\inst4|g2:0:zbf1|F[2]~42_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[2]~44 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N7
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [2]));

// Location: LCFF_X21_Y17_N11
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [3]));

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [3]));

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[3]~47 (
// Equation(s):
// \inst4|g2:0:zbf1|F[3]~47_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [3] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [3]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[3]~47 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N31
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [3]));

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[3]~48 (
// Equation(s):
// \inst4|g2:0:zbf1|F[3]~48_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [3] & ((\inst4|g1:8:regs|dataout [3]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [3]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [3]),
	.datac(\inst4|g1:8:regs|dataout [3]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[3]~48 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[3]~49 (
// Equation(s):
// \inst4|g2:0:zbf1|F[3]~49_combout  = (\inst4|g2:0:zbf1|F[3]~47_combout  & (\inst4|g2:0:zbf1|F[3]~48_combout  & ((\inst4|g1:2:regs|dataout [3]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf1|F[3]~47_combout ),
	.datac(\inst4|g1:2:regs|dataout [3]),
	.datad(\inst4|g2:0:zbf1|F[3]~48_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[3]~49 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \ALU|Equal1~0 (
// Equation(s):
// \ALU|Equal1~0_combout  = (!\ALU|Add1~4_combout  & (!\ALU|Add1~2_combout  & (!\ALU|Add1~0_combout  & !\ALU|Add1~6_combout )))

	.dataa(\ALU|Add1~4_combout ),
	.datab(\ALU|Add1~2_combout ),
	.datac(\ALU|Add1~0_combout ),
	.datad(\ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~0 .lut_mask = 16'h0001;
defparam \ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N15
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [4]));

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [4]));

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[4]~55 (
// Equation(s):
// \inst4|g2:0:zbf2|F[4]~55_combout  = (\IR|dataout [11] & ((\IR|dataout [13] & (\inst4|g1:5:regs|dataout [4])) # (!\IR|dataout [13] & ((\inst4|g1:1:regs|dataout [4]))))) # (!\IR|dataout [11] & (\IR|dataout [13]))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [13]),
	.datac(\inst4|g1:5:regs|dataout [4]),
	.datad(\inst4|g1:1:regs|dataout [4]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[4]~55 .lut_mask = 16'hE6C4;
defparam \inst4|g2:0:zbf2|F[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N3
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [4]));

// Location: LCFF_X18_Y19_N21
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [4]));

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[4]~55 (
// Equation(s):
// \inst4|g2:0:zbf1|F[4]~55_combout  = (\inst4|g1:10:regs|dataout [4] & (((\inst4|g1:11:regs|dataout [4])) # (!\inst4|dec_out1|Mux31~3_combout ))) # (!\inst4|g1:10:regs|dataout [4] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [4]) # 
// (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [4]),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:11:regs|dataout [4]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[4]~55 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [5]));

// Location: LCFF_X22_Y17_N21
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [5]));

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[5]~59 (
// Equation(s):
// \inst4|g2:0:zbf2|F[5]~59_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [5] & ((\inst4|g1:6:regs|dataout [5]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [5])) # 
// (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [5]),
	.datad(\inst4|g1:7:regs|dataout [5]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[5]~59 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N11
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [5]));

// Location: LCFF_X18_Y19_N11
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [5]));

// Location: LCFF_X23_Y17_N11
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [6]));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[6]~65 (
// Equation(s):
// \inst4|g2:0:zbf2|F[6]~65_combout  = (\inst4|dec_out2|Mux31~4_combout  & (\inst4|g1:2:regs|dataout [6] & ((\inst4|g1:5:regs|dataout [6]) # (!\inst4|dec_out2|Mux31~5_combout )))) # (!\inst4|dec_out2|Mux31~4_combout  & (((\inst4|g1:5:regs|dataout [6])) # 
// (!\inst4|dec_out2|Mux31~5_combout )))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [6]),
	.datad(\inst4|g1:2:regs|dataout [6]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[6]~65 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:8:regs|dataout[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [6]));

// Location: LCFF_X23_Y18_N13
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [7]));

// Location: LCFF_X23_Y17_N21
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [7]));

// Location: LCFF_X23_Y15_N17
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [7]));

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[7]~70 (
// Equation(s):
// \inst4|g2:0:zbf2|F[7]~70_combout  = (\inst4|g1:2:regs|dataout [7] & (((\inst4|g1:5:regs|dataout [7])) # (!\inst4|dec_out2|Mux31~5_combout ))) # (!\inst4|g1:2:regs|dataout [7] & (!\inst4|dec_out2|Mux31~4_combout  & ((\inst4|g1:5:regs|dataout [7]) # 
// (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [7]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [7]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[7]~70 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N9
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:10:regs|dataout[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [7]));

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \ALU|Equal1~1 (
// Equation(s):
// \ALU|Equal1~1_combout  = (!\ALU|Add1~12_combout  & (!\ALU|Add1~10_combout  & (!\ALU|Add1~8_combout  & !\ALU|Add1~14_combout )))

	.dataa(\ALU|Add1~12_combout ),
	.datab(\ALU|Add1~10_combout ),
	.datac(\ALU|Add1~8_combout ),
	.datad(\ALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~1 .lut_mask = 16'h0001;
defparam \ALU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N29
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [8]));

// Location: LCFF_X22_Y17_N11
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [8]));

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[8]~74 (
// Equation(s):
// \inst4|g2:0:zbf2|F[8]~74_combout  = (\inst4|g1:7:regs|dataout [8] & (((\inst4|g1:6:regs|dataout [8])) # (!\inst4|dec_out2|Mux31~3_combout ))) # (!\inst4|g1:7:regs|dataout [8] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [8]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [8]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [8]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[8]~74 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N31
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [8]));

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [8]));

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[9]~77 (
// Equation(s):
// \inst4|g2:0:zbf2|F[9]~77_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [9])))

	.dataa(\IR|dataout [12]),
	.datab(\IR|dataout [11]),
	.datac(\inst4|g1:1:regs|dataout [9]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[9]~77 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [9]));

// Location: LCFF_X23_Y18_N17
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [9]));

// Location: LCFF_X21_Y18_N11
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [9]));

// Location: LCFF_X20_Y19_N11
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [9]));

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[10]~82 (
// Equation(s):
// \inst4|g2:0:zbf2|F[10]~82_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [10])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [13]),
	.datad(\inst4|g1:1:regs|dataout [10]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[10]~82 .lut_mask = 16'hFEFC;
defparam \inst4|g2:0:zbf2|F[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [10]));

// Location: LCFF_X20_Y19_N13
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [10]));

// Location: LCFF_X21_Y15_N21
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [11]));

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[11]~87 (
// Equation(s):
// \inst4|g2:0:zbf2|F[11]~87_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [11])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [11]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[11]~87 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[11]~87 (
// Equation(s):
// \inst4|g2:0:zbf1|F[11]~87_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [11])))

	.dataa(\IR|dataout [16]),
	.datab(\IR|dataout [19]),
	.datac(\inst4|g1:1:regs|dataout [11]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[11]~87 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf1|F[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N21
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:10:regs|dataout[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [11]));

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [11]));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \ALU|Equal1~2 (
// Equation(s):
// \ALU|Equal1~2_combout  = (!\ALU|Add1~20_combout  & (!\ALU|Add1~18_combout  & (!\ALU|Add1~16_combout  & !\ALU|Add1~22_combout )))

	.dataa(\ALU|Add1~20_combout ),
	.datab(\ALU|Add1~18_combout ),
	.datac(\ALU|Add1~16_combout ),
	.datad(\ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~2 .lut_mask = 16'h0001;
defparam \ALU|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N23
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [12]));

// Location: LCFF_X23_Y18_N9
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:7:regs|dataout[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [12]));

// Location: LCFF_X24_Y17_N7
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [12]));

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[12]~95 (
// Equation(s):
// \inst4|g2:0:zbf2|F[12]~95_combout  = (\inst4|g1:7:regs|dataout [12] & (((\inst4|g1:6:regs|dataout [12])) # (!\inst4|dec_out2|Mux31~3_combout ))) # (!\inst4|g1:7:regs|dataout [12] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [12]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [12]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [12]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[12]~95 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N31
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [13]));

// Location: LCFF_X23_Y18_N29
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [13]));

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[13]~100 (
// Equation(s):
// \inst4|g2:0:zbf2|F[13]~100_combout  = (\inst4|g1:7:regs|dataout [13] & (((\inst4|g1:6:regs|dataout [13])) # (!\inst4|dec_out2|Mux31~3_combout ))) # (!\inst4|g1:7:regs|dataout [13] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [13]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [13]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [13]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[13]~100 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N25
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [13]));

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[14]~102 (
// Equation(s):
// \inst4|g2:0:zbf2|F[14]~102_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\inst4|g1:1:regs|dataout [14] & \IR|dataout [11])))

	.dataa(\inst4|g1:1:regs|dataout [14]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[14]~102 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N21
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [14]));

// Location: LCFF_X23_Y18_N27
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:7:regs|dataout[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [14]));

// Location: LCFF_X22_Y14_N13
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [14]));

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[14]~105 (
// Equation(s):
// \inst4|g2:0:zbf2|F[14]~105_combout  = (\inst4|g1:7:regs|dataout [14] & (((\inst4|g1:6:regs|dataout [14]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|g1:7:regs|dataout [14] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [14]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [14]),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:6:regs|dataout [14]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[14]~105 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N3
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [15]));

// Location: LCFF_X18_Y18_N23
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [15]));

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \ALU|Equal1~3 (
// Equation(s):
// \ALU|Equal1~3_combout  = (!\ALU|Add1~26_combout  & (!\ALU|Add1~24_combout  & (!\ALU|Add1~30_combout  & !\ALU|Add1~28_combout )))

	.dataa(\ALU|Add1~26_combout ),
	.datab(\ALU|Add1~24_combout ),
	.datac(\ALU|Add1~30_combout ),
	.datad(\ALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~3 .lut_mask = 16'h0001;
defparam \ALU|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \ALU|Equal1~4 (
// Equation(s):
// \ALU|Equal1~4_combout  = (\ALU|Equal1~1_combout  & (\ALU|Equal1~0_combout  & (\ALU|Equal1~3_combout  & \ALU|Equal1~2_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal1~3_combout ),
	.datad(\ALU|Equal1~2_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~4 .lut_mask = 16'h8000;
defparam \ALU|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N13
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [16]));

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [16]));

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[16]~115 (
// Equation(s):
// \inst4|g2:0:zbf2|F[16]~115_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [16] & ((\inst4|g1:6:regs|dataout [16]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [16])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [16]),
	.datad(\inst4|g1:7:regs|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[16]~115 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N13
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [16]));

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[16]~113 (
// Equation(s):
// \inst4|g2:0:zbf1|F[16]~113_combout  = (\inst4|g1:3:regs|dataout [16] & (((\inst4|g1:8:regs|dataout [16])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [16] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [16]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [16]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [16]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[16]~113 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N19
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [16]));

// Location: LCFF_X18_Y17_N9
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [16]));

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[16]~115 (
// Equation(s):
// \inst4|g2:0:zbf1|F[16]~115_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [16] & ((\inst4|g1:10:regs|dataout [16]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [16])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [16]),
	.datad(\inst4|g1:10:regs|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[16]~115 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N7
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [17]));

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[17]~118 (
// Equation(s):
// \inst4|g2:0:zbf2|F[17]~118_combout  = (\inst4|g1:3:regs|dataout [17] & (((\inst4|g1:4:regs|dataout [17])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [17] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [17]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [17]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [17]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[17]~118 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[17]~117 (
// Equation(s):
// \inst4|g2:0:zbf1|F[17]~117_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [17] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [17]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[17]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[17]~117 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[17]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N27
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:10:regs|dataout[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [17]));

// Location: LCFF_X22_Y16_N11
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [18]));

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[18]~123 (
// Equation(s):
// \inst4|g2:0:zbf2|F[18]~123_combout  = (\inst4|dec_out2|Mux31~0_combout  & (\inst4|g1:3:regs|dataout [18] & ((\inst4|g1:4:regs|dataout [18]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|dec_out2|Mux31~0_combout  & (((\inst4|g1:4:regs|dataout [18]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|dec_out2|Mux31~0_combout ),
	.datab(\inst4|g1:3:regs|dataout [18]),
	.datac(\inst4|g1:4:regs|dataout [18]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[18]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[18]~123 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf2|F[18]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [18]));

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[19]~127 (
// Equation(s):
// \inst4|g2:0:zbf2|F[19]~127_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [19])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [19]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[19]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[19]~127 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[19]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N27
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [19]));

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [19]));

// Location: LCFF_X18_Y16_N25
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [19]));

// Location: LCFF_X22_Y14_N31
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [20]));

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[20]~132 (
// Equation(s):
// \inst4|g2:0:zbf1|F[20]~132_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [20])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [19]),
	.datad(\inst4|g1:1:regs|dataout [20]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[20]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[20]~132 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[20]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[21]~137 (
// Equation(s):
// \inst4|g2:0:zbf2|F[21]~137_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [21])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [21]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[21]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[21]~137 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[21]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N11
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [21]));

// Location: LCFF_X19_Y14_N27
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[21]~118_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [21]));

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [22]));

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[22]~142 (
// Equation(s):
// \inst4|g2:0:zbf2|F[22]~142_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [22])))

	.dataa(\IR|dataout [13]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\inst4|g1:1:regs|dataout [22]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[22]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[22]~142 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf2|F[22]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N9
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [22]));

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[22]~143 (
// Equation(s):
// \inst4|g2:0:zbf2|F[22]~143_combout  = (\inst4|g1:3:regs|dataout [22] & (((\inst4|g1:4:regs|dataout [22]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [22] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [22]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [22]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [22]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[22]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[22]~143 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[22]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[22]~144 (
// Equation(s):
// \inst4|g2:0:zbf2|F[22]~144_combout  = (\inst4|g2:0:zbf2|F[22]~142_combout  & (\inst4|g2:0:zbf2|F[22]~143_combout  & ((\inst4|g1:2:regs|dataout [22]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [22]),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf2|F[22]~142_combout ),
	.datad(\inst4|g2:0:zbf2|F[22]~143_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[22]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[22]~144 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[22]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[22]~142 (
// Equation(s):
// \inst4|g2:0:zbf1|F[22]~142_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [22] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\inst4|g1:1:regs|dataout [22]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[22]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[22]~142 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[22]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N27
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [23]));

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[23]~148 (
// Equation(s):
// \inst4|g2:0:zbf1|F[23]~148_combout  = (\inst4|g1:8:regs|dataout [23] & (((\inst4|g1:3:regs|dataout [23])) # (!\inst4|dec_out1|Mux31~1_combout ))) # (!\inst4|g1:8:regs|dataout [23] & (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [23]) # 
// (!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|g1:8:regs|dataout [23]),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:3:regs|dataout [23]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[23]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[23]~148 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[23]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[24]~152 (
// Equation(s):
// \inst4|g2:0:zbf2|F[24]~152_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [24])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [24]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[24]~152 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [24]));

// Location: LCFF_X18_Y14_N3
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [24]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[24]~155 (
// Equation(s):
// \inst4|g2:0:zbf2|F[24]~155_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [24] & ((\inst4|g1:6:regs|dataout [24]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [24])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [24]),
	.datad(\inst4|g1:6:regs|dataout [24]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[24]~155 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[24]~121_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [24]));

// Location: LCFF_X20_Y14_N13
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [25]));

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [25]));

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[25]~158 (
// Equation(s):
// \inst4|g2:0:zbf2|F[25]~158_combout  = (\inst4|g1:3:regs|dataout [25] & (((\inst4|g1:4:regs|dataout [25]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [25] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [25]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [25]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [25]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[25]~158 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [25]));

// Location: LCFF_X18_Y14_N27
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [25]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[25]~160 (
// Equation(s):
// \inst4|g2:0:zbf2|F[25]~160_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [25] & ((\inst4|g1:6:regs|dataout [25]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [25])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [25]),
	.datad(\inst4|g1:6:regs|dataout [25]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[25]~160 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N11
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [25]));

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[25]~158 (
// Equation(s):
// \inst4|g2:0:zbf1|F[25]~158_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [25] & ((\inst4|g1:8:regs|dataout [25]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [25])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [25]),
	.datad(\inst4|g1:3:regs|dataout [25]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[25]~158 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N17
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [26]));

// Location: LCFF_X23_Y13_N1
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [26]));

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[26]~163 (
// Equation(s):
// \inst4|g2:0:zbf2|F[26]~163_combout  = (\inst4|dec_out2|Mux31~0_combout  & (\inst4|g1:3:regs|dataout [26] & ((\inst4|g1:4:regs|dataout [26]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|dec_out2|Mux31~0_combout  & (((\inst4|g1:4:regs|dataout [26])) 
// # (!\inst4|dec_out2|Mux31~1_combout )))

	.dataa(\inst4|dec_out2|Mux31~0_combout ),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [26]),
	.datad(\inst4|g1:3:regs|dataout [26]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[26]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[26]~163 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[26]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N3
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:7:regs|dataout[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [26]));

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [26]));

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[26]~165 (
// Equation(s):
// \inst4|g2:0:zbf2|F[26]~165_combout  = (\inst4|g1:7:regs|dataout [26] & (((\inst4|g1:6:regs|dataout [26])) # (!\inst4|dec_out2|Mux31~3_combout ))) # (!\inst4|g1:7:regs|dataout [26] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [26]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [26]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [26]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[26]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[26]~165 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[26]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:1:regs|dataout[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [27]));

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[27]~167 (
// Equation(s):
// \inst4|g2:0:zbf2|F[27]~167_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\inst4|g1:1:regs|dataout [27] & \IR|dataout [11])))

	.dataa(\IR|dataout [12]),
	.datab(\inst4|g1:1:regs|dataout [27]),
	.datac(\IR|dataout [13]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[27]~167 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf2|F[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N31
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:5:regs|dataout[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [27]));

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[28]~172 (
// Equation(s):
// \inst4|g2:0:zbf2|F[28]~172_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [28])))

	.dataa(\IR|dataout [13]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\inst4|g1:1:regs|dataout [28]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[28]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[28]~172 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf2|F[28]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N11
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:5:regs|dataout[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [28]));

// Location: LCFF_X18_Y16_N7
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[28]~125_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [28]));

// Location: LCFF_X19_Y13_N21
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [29]));

// Location: LCFF_X18_Y13_N15
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [29]));

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[29]~180 (
// Equation(s):
// \inst4|g2:0:zbf2|F[29]~180_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [29] & ((\inst4|g1:6:regs|dataout [29]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [29])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [29]),
	.datad(\inst4|g1:6:regs|dataout [29]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[29]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[29]~180 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[29]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[29]~177 (
// Equation(s):
// \inst4|g2:0:zbf1|F[29]~177_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [29])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [19]),
	.datad(\inst4|g1:1:regs|dataout [29]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[29]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[29]~177 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[29]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N31
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [29]));

// Location: LCFF_X20_Y16_N17
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [30]));

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[30]~182 (
// Equation(s):
// \inst4|g2:0:zbf2|F[30]~182_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [30])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [13]),
	.datad(\inst4|g1:1:regs|dataout [30]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[30]~182 .lut_mask = 16'hFEFC;
defparam \inst4|g2:0:zbf2|F[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N5
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [30]));

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[30]~183 (
// Equation(s):
// \inst4|g2:0:zbf2|F[30]~183_combout  = (\inst4|g1:3:regs|dataout [30] & (((\inst4|g1:4:regs|dataout [30]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [30] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [30]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [30]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [30]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[30]~183 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[30]~184 (
// Equation(s):
// \inst4|g2:0:zbf2|F[30]~184_combout  = (\inst4|g2:0:zbf2|F[30]~182_combout  & (\inst4|g2:0:zbf2|F[30]~183_combout  & ((\inst4|g1:2:regs|dataout [30]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [30]),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf2|F[30]~182_combout ),
	.datad(\inst4|g2:0:zbf2|F[30]~183_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[30]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[30]~184 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[30]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[30]~182 (
// Equation(s):
// \inst4|g2:0:zbf1|F[30]~182_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [30])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [19]),
	.datad(\inst4|g1:1:regs|dataout [30]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[30]~182 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N31
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[31]~128_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [31]));

// Location: LCFF_X20_Y13_N25
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [31]));

// Location: LCFF_X20_Y16_N25
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [31]));

// Location: LCFF_X19_Y13_N15
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [31]));

// Location: LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[31]~190 (
// Equation(s):
// \inst4|g2:0:zbf2|F[31]~190_combout  = (\inst4|g1:6:regs|dataout [31] & (((\inst4|g1:7:regs|dataout [31]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|g1:6:regs|dataout [31] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [31]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [31]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [31]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[31]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[31]~190 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[31]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[31]));
// synopsys translate_off
defparam \IO_IN[31]~I .input_async_reset = "none";
defparam \IO_IN[31]~I .input_power_up = "low";
defparam \IO_IN[31]~I .input_register_mode = "none";
defparam \IO_IN[31]~I .input_sync_reset = "none";
defparam \IO_IN[31]~I .oe_async_reset = "none";
defparam \IO_IN[31]~I .oe_power_up = "low";
defparam \IO_IN[31]~I .oe_register_mode = "none";
defparam \IO_IN[31]~I .oe_sync_reset = "none";
defparam \IO_IN[31]~I .operation_mode = "input";
defparam \IO_IN[31]~I .output_async_reset = "none";
defparam \IO_IN[31]~I .output_power_up = "low";
defparam \IO_IN[31]~I .output_register_mode = "none";
defparam \IO_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[30]));
// synopsys translate_off
defparam \IO_IN[30]~I .input_async_reset = "none";
defparam \IO_IN[30]~I .input_power_up = "low";
defparam \IO_IN[30]~I .input_register_mode = "none";
defparam \IO_IN[30]~I .input_sync_reset = "none";
defparam \IO_IN[30]~I .oe_async_reset = "none";
defparam \IO_IN[30]~I .oe_power_up = "low";
defparam \IO_IN[30]~I .oe_register_mode = "none";
defparam \IO_IN[30]~I .oe_sync_reset = "none";
defparam \IO_IN[30]~I .operation_mode = "input";
defparam \IO_IN[30]~I .output_async_reset = "none";
defparam \IO_IN[30]~I .output_power_up = "low";
defparam \IO_IN[30]~I .output_register_mode = "none";
defparam \IO_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[28]));
// synopsys translate_off
defparam \IO_IN[28]~I .input_async_reset = "none";
defparam \IO_IN[28]~I .input_power_up = "low";
defparam \IO_IN[28]~I .input_register_mode = "none";
defparam \IO_IN[28]~I .input_sync_reset = "none";
defparam \IO_IN[28]~I .oe_async_reset = "none";
defparam \IO_IN[28]~I .oe_power_up = "low";
defparam \IO_IN[28]~I .oe_register_mode = "none";
defparam \IO_IN[28]~I .oe_sync_reset = "none";
defparam \IO_IN[28]~I .operation_mode = "input";
defparam \IO_IN[28]~I .output_async_reset = "none";
defparam \IO_IN[28]~I .output_power_up = "low";
defparam \IO_IN[28]~I .output_register_mode = "none";
defparam \IO_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[27]));
// synopsys translate_off
defparam \IO_IN[27]~I .input_async_reset = "none";
defparam \IO_IN[27]~I .input_power_up = "low";
defparam \IO_IN[27]~I .input_register_mode = "none";
defparam \IO_IN[27]~I .input_sync_reset = "none";
defparam \IO_IN[27]~I .oe_async_reset = "none";
defparam \IO_IN[27]~I .oe_power_up = "low";
defparam \IO_IN[27]~I .oe_register_mode = "none";
defparam \IO_IN[27]~I .oe_sync_reset = "none";
defparam \IO_IN[27]~I .operation_mode = "input";
defparam \IO_IN[27]~I .output_async_reset = "none";
defparam \IO_IN[27]~I .output_power_up = "low";
defparam \IO_IN[27]~I .output_register_mode = "none";
defparam \IO_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[23]));
// synopsys translate_off
defparam \IO_IN[23]~I .input_async_reset = "none";
defparam \IO_IN[23]~I .input_power_up = "low";
defparam \IO_IN[23]~I .input_register_mode = "none";
defparam \IO_IN[23]~I .input_sync_reset = "none";
defparam \IO_IN[23]~I .oe_async_reset = "none";
defparam \IO_IN[23]~I .oe_power_up = "low";
defparam \IO_IN[23]~I .oe_register_mode = "none";
defparam \IO_IN[23]~I .oe_sync_reset = "none";
defparam \IO_IN[23]~I .operation_mode = "input";
defparam \IO_IN[23]~I .output_async_reset = "none";
defparam \IO_IN[23]~I .output_power_up = "low";
defparam \IO_IN[23]~I .output_register_mode = "none";
defparam \IO_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[18]));
// synopsys translate_off
defparam \IO_IN[18]~I .input_async_reset = "none";
defparam \IO_IN[18]~I .input_power_up = "low";
defparam \IO_IN[18]~I .input_register_mode = "none";
defparam \IO_IN[18]~I .input_sync_reset = "none";
defparam \IO_IN[18]~I .oe_async_reset = "none";
defparam \IO_IN[18]~I .oe_power_up = "low";
defparam \IO_IN[18]~I .oe_register_mode = "none";
defparam \IO_IN[18]~I .oe_sync_reset = "none";
defparam \IO_IN[18]~I .operation_mode = "input";
defparam \IO_IN[18]~I .output_async_reset = "none";
defparam \IO_IN[18]~I .output_power_up = "low";
defparam \IO_IN[18]~I .output_register_mode = "none";
defparam \IO_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[16]));
// synopsys translate_off
defparam \IO_IN[16]~I .input_async_reset = "none";
defparam \IO_IN[16]~I .input_power_up = "low";
defparam \IO_IN[16]~I .input_register_mode = "none";
defparam \IO_IN[16]~I .input_sync_reset = "none";
defparam \IO_IN[16]~I .oe_async_reset = "none";
defparam \IO_IN[16]~I .oe_power_up = "low";
defparam \IO_IN[16]~I .oe_register_mode = "none";
defparam \IO_IN[16]~I .oe_sync_reset = "none";
defparam \IO_IN[16]~I .operation_mode = "input";
defparam \IO_IN[16]~I .output_async_reset = "none";
defparam \IO_IN[16]~I .output_power_up = "low";
defparam \IO_IN[16]~I .output_register_mode = "none";
defparam \IO_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[7]));
// synopsys translate_off
defparam \IO_IN[7]~I .input_async_reset = "none";
defparam \IO_IN[7]~I .input_power_up = "low";
defparam \IO_IN[7]~I .input_register_mode = "none";
defparam \IO_IN[7]~I .input_sync_reset = "none";
defparam \IO_IN[7]~I .oe_async_reset = "none";
defparam \IO_IN[7]~I .oe_power_up = "low";
defparam \IO_IN[7]~I .oe_register_mode = "none";
defparam \IO_IN[7]~I .oe_sync_reset = "none";
defparam \IO_IN[7]~I .operation_mode = "input";
defparam \IO_IN[7]~I .output_async_reset = "none";
defparam \IO_IN[7]~I .output_power_up = "low";
defparam \IO_IN[7]~I .output_register_mode = "none";
defparam \IO_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[6]));
// synopsys translate_off
defparam \IO_IN[6]~I .input_async_reset = "none";
defparam \IO_IN[6]~I .input_power_up = "low";
defparam \IO_IN[6]~I .input_register_mode = "none";
defparam \IO_IN[6]~I .input_sync_reset = "none";
defparam \IO_IN[6]~I .oe_async_reset = "none";
defparam \IO_IN[6]~I .oe_power_up = "low";
defparam \IO_IN[6]~I .oe_register_mode = "none";
defparam \IO_IN[6]~I .oe_sync_reset = "none";
defparam \IO_IN[6]~I .operation_mode = "input";
defparam \IO_IN[6]~I .output_async_reset = "none";
defparam \IO_IN[6]~I .output_power_up = "low";
defparam \IO_IN[6]~I .output_register_mode = "none";
defparam \IO_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[5]));
// synopsys translate_off
defparam \IO_IN[5]~I .input_async_reset = "none";
defparam \IO_IN[5]~I .input_power_up = "low";
defparam \IO_IN[5]~I .input_register_mode = "none";
defparam \IO_IN[5]~I .input_sync_reset = "none";
defparam \IO_IN[5]~I .oe_async_reset = "none";
defparam \IO_IN[5]~I .oe_power_up = "low";
defparam \IO_IN[5]~I .oe_register_mode = "none";
defparam \IO_IN[5]~I .oe_sync_reset = "none";
defparam \IO_IN[5]~I .operation_mode = "input";
defparam \IO_IN[5]~I .output_async_reset = "none";
defparam \IO_IN[5]~I .output_power_up = "low";
defparam \IO_IN[5]~I .output_register_mode = "none";
defparam \IO_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[3]));
// synopsys translate_off
defparam \IO_IN[3]~I .input_async_reset = "none";
defparam \IO_IN[3]~I .input_power_up = "low";
defparam \IO_IN[3]~I .input_register_mode = "none";
defparam \IO_IN[3]~I .input_sync_reset = "none";
defparam \IO_IN[3]~I .oe_async_reset = "none";
defparam \IO_IN[3]~I .oe_power_up = "low";
defparam \IO_IN[3]~I .oe_register_mode = "none";
defparam \IO_IN[3]~I .oe_sync_reset = "none";
defparam \IO_IN[3]~I .operation_mode = "input";
defparam \IO_IN[3]~I .output_async_reset = "none";
defparam \IO_IN[3]~I .output_power_up = "low";
defparam \IO_IN[3]~I .output_register_mode = "none";
defparam \IO_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[0]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[0]~feeder_combout  = \tri1[0]~97_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[0]~97_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[1]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[1]~feeder_combout  = \tri1[1]~98_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[1]~98_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[1]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[1]~feeder_combout  = \tri1[1]~98_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[1]~98_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \inst4|g1:8:regs|dataout[6]~feeder (
// Equation(s):
// \inst4|g1:8:regs|dataout[6]~feeder_combout  = \tri1[6]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[6]~103_combout ),
	.cin(gnd),
	.combout(\inst4|g1:8:regs|dataout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:8:regs|dataout[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:8:regs|dataout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \inst4|g1:10:regs|dataout[7]~feeder (
// Equation(s):
// \inst4|g1:10:regs|dataout[7]~feeder_combout  = \tri1[7]~104_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[7]~104_combout ),
	.cin(gnd),
	.combout(\inst4|g1:10:regs|dataout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:10:regs|dataout[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:10:regs|dataout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[8]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[8]~feeder_combout  = \tri1[8]~105_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[8]~105_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[8]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[9]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[9]~feeder_combout  = \tri1[9]~106_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[9]~106_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[9]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \inst4|g1:10:regs|dataout[11]~feeder (
// Equation(s):
// \inst4|g1:10:regs|dataout[11]~feeder_combout  = \tri1[11]~108_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[11]~108_combout ),
	.cin(gnd),
	.combout(\inst4|g1:10:regs|dataout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:10:regs|dataout[11]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:10:regs|dataout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[12]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[12]~feeder_combout  = \tri1[12]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[12]~109_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \inst4|g1:7:regs|dataout[12]~feeder (
// Equation(s):
// \inst4|g1:7:regs|dataout[12]~feeder_combout  = \tri1[12]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[12]~109_combout ),
	.cin(gnd),
	.combout(\inst4|g1:7:regs|dataout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:7:regs|dataout[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:7:regs|dataout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \inst4|g1:7:regs|dataout[14]~feeder (
// Equation(s):
// \inst4|g1:7:regs|dataout[14]~feeder_combout  = \tri1[14]~111_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[14]~111_combout ),
	.cin(gnd),
	.combout(\inst4|g1:7:regs|dataout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:7:regs|dataout[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:7:regs|dataout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[15]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[15]~feeder_combout  = \tri1[15]~112_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[15]~112_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[15]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \inst4|g1:10:regs|dataout[17]~feeder (
// Equation(s):
// \inst4|g1:10:regs|dataout[17]~feeder_combout  = \tri1[17]~114_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[17]~114_combout ),
	.cin(gnd),
	.combout(\inst4|g1:10:regs|dataout[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:10:regs|dataout[17]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:10:regs|dataout[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[19]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[19]~feeder_combout  = \tri1[19]~116_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[19]~116_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[19]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[21]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[21]~feeder_combout  = \tri1[21]~118_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[21]~118_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[21]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[24]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[24]~feeder_combout  = \tri1[24]~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[24]~121_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[24]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[25]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[25]~feeder_combout  = \tri1[25]~122_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[25]~122_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[25]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \inst4|g1:7:regs|dataout[26]~feeder (
// Equation(s):
// \inst4|g1:7:regs|dataout[26]~feeder_combout  = \tri1[26]~123_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[26]~123_combout ),
	.cin(gnd),
	.combout(\inst4|g1:7:regs|dataout[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:7:regs|dataout[26]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:7:regs|dataout[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[26]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[26]~feeder_combout  = \tri1[26]~123_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[26]~123_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[26]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneii_lcell_comb \inst4|g1:1:regs|dataout[27]~feeder (
// Equation(s):
// \inst4|g1:1:regs|dataout[27]~feeder_combout  = \tri1[27]~124_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[27]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g1:1:regs|dataout[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:1:regs|dataout[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:1:regs|dataout[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \inst4|g1:5:regs|dataout[27]~feeder (
// Equation(s):
// \inst4|g1:5:regs|dataout[27]~feeder_combout  = \tri1[27]~124_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[27]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g1:5:regs|dataout[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:5:regs|dataout[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:5:regs|dataout[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneii_lcell_comb \inst4|g1:5:regs|dataout[28]~feeder (
// Equation(s):
// \inst4|g1:5:regs|dataout[28]~feeder_combout  = \tri1[28]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[28]~125_combout ),
	.cin(gnd),
	.combout(\inst4|g1:5:regs|dataout[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:5:regs|dataout[28]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:5:regs|dataout[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[29]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[29]~feeder_combout  = \tri1[29]~126_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[29]~126_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[29]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[31]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[31]~feeder_combout  = \tri1[31]~128_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[31]~128_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[31]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \inst13|DATA_OUT[0]~32 (
// Equation(s):
// \inst13|DATA_OUT[0]~32_combout  = (\UC|IR_Ld~regout  & (\inst13|DATA_OUT [0] $ (VCC))) # (!\UC|IR_Ld~regout  & (\inst13|DATA_OUT [0] & VCC))
// \inst13|DATA_OUT[0]~33  = CARRY((\UC|IR_Ld~regout  & \inst13|DATA_OUT [0]))

	.dataa(\UC|IR_Ld~regout ),
	.datab(\inst13|DATA_OUT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|DATA_OUT[0]~32_combout ),
	.cout(\inst13|DATA_OUT[0]~33 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[0]~32 .lut_mask = 16'h6688;
defparam \inst13|DATA_OUT[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N29
cycloneii_lcell_ff \I-Memory|Add[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst13|DATA_OUT [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\I-Memory|Add [1]));

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \inst13|DATA_OUT[2]~36 (
// Equation(s):
// \inst13|DATA_OUT[2]~36_combout  = (\inst13|DATA_OUT [2] & (\inst13|DATA_OUT[1]~35  $ (GND))) # (!\inst13|DATA_OUT [2] & (!\inst13|DATA_OUT[1]~35  & VCC))
// \inst13|DATA_OUT[2]~37  = CARRY((\inst13|DATA_OUT [2] & !\inst13|DATA_OUT[1]~35 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[1]~35 ),
	.combout(\inst13|DATA_OUT[2]~36_combout ),
	.cout(\inst13|DATA_OUT[2]~37 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[2]~36 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \inst13|DATA_OUT[3]~38 (
// Equation(s):
// \inst13|DATA_OUT[3]~38_combout  = (\inst13|DATA_OUT [3] & (!\inst13|DATA_OUT[2]~37 )) # (!\inst13|DATA_OUT [3] & ((\inst13|DATA_OUT[2]~37 ) # (GND)))
// \inst13|DATA_OUT[3]~39  = CARRY((!\inst13|DATA_OUT[2]~37 ) # (!\inst13|DATA_OUT [3]))

	.dataa(\inst13|DATA_OUT [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[2]~37 ),
	.combout(\inst13|DATA_OUT[3]~38_combout ),
	.cout(\inst13|DATA_OUT[3]~39 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[3]~38 .lut_mask = 16'h5A5F;
defparam \inst13|DATA_OUT[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \I-Memory|Matriz~52 (
// Equation(s):
// \I-Memory|Matriz~52_combout  = (\I-Memory|Add [2] & (!\I-Memory|Add [1] & (\I-Memory|Add [0] $ (\I-Memory|Add [3])))) # (!\I-Memory|Add [2] & (\I-Memory|Add [0] & (\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~52_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~52 .lut_mask = 16'h2408;
defparam \I-Memory|Matriz~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \UC|current_state.EX (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UC|IR_Ld~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|current_state.EX~regout ));

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \UC|current_state.FETCH~0 (
// Equation(s):
// \UC|current_state.FETCH~0_combout  = !\UC|current_state.EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UC|current_state.EX~regout ),
	.cin(gnd),
	.combout(\UC|current_state.FETCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|current_state.FETCH~0 .lut_mask = 16'h00FF;
defparam \UC|current_state.FETCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N27
cycloneii_lcell_ff \UC|current_state.FETCH (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|current_state.FETCH~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|current_state.FETCH~regout ));

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \UC|IR_Ld~0 (
// Equation(s):
// \UC|IR_Ld~0_combout  = !\UC|current_state.FETCH~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UC|current_state.FETCH~regout ),
	.cin(gnd),
	.combout(\UC|IR_Ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|IR_Ld~0 .lut_mask = 16'h00FF;
defparam \UC|IR_Ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N15
cycloneii_lcell_ff \UC|IR_Ld (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|IR_Ld~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|IR_Ld~regout ));

// Location: LCFF_X24_Y19_N15
cycloneii_lcell_ff \IR|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [3]));

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \I-Memory|Matriz~41 (
// Equation(s):
// \I-Memory|Matriz~41_combout  = (!\I-Memory|Add [0] & ((\I-Memory|Add [2] & (\I-Memory|Add [1] $ (\I-Memory|Add [3]))) # (!\I-Memory|Add [2] & (\I-Memory|Add [1] & \I-Memory|Add [3]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~41_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~41 .lut_mask = 16'h1440;
defparam \I-Memory|Matriz~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N5
cycloneii_lcell_ff \IR|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~41_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [26]));

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \I-Memory|Matriz~50 (
// Equation(s):
// \I-Memory|Matriz~50_combout  = (\I-Memory|Add [1] & ((\I-Memory|Add [0] & ((!\I-Memory|Add [3]))) # (!\I-Memory|Add [0] & (\I-Memory|Add [2] & \I-Memory|Add [3])))) # (!\I-Memory|Add [1] & ((\I-Memory|Add [2] & (!\I-Memory|Add [0] & !\I-Memory|Add [3])) # 
// (!\I-Memory|Add [2] & ((\I-Memory|Add [3])))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~50_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~50 .lut_mask = 16'h43A4;
defparam \I-Memory|Matriz~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \IR|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\I-Memory|Matriz~50_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [12]));

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \I-Memory|Matriz~51 (
// Equation(s):
// \I-Memory|Matriz~51_combout  = (!\I-Memory|Add [2] & ((\I-Memory|Add [0] & (\I-Memory|Add [1] & !\I-Memory|Add [3])) # (!\I-Memory|Add [0] & (!\I-Memory|Add [1] & \I-Memory|Add [3]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~51_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~51 .lut_mask = 16'h0120;
defparam \I-Memory|Matriz~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N5
cycloneii_lcell_ff \IR|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\I-Memory|Matriz~51_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [11]));

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \I-Memory|Matriz~49 (
// Equation(s):
// \I-Memory|Matriz~49_combout  = (\I-Memory|Add [2] & (!\I-Memory|Add [0] & (\I-Memory|Add [1]))) # (!\I-Memory|Add [2] & (\I-Memory|Add [3] & (\I-Memory|Add [0] $ (\I-Memory|Add [1]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~49_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~49 .lut_mask = 16'h5240;
defparam \I-Memory|Matriz~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \IR|dataout[13]~feeder (
// Equation(s):
// \IR|dataout[13]~feeder_combout  = \I-Memory|Matriz~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I-Memory|Matriz~49_combout ),
	.cin(gnd),
	.combout(\IR|dataout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dataout[13]~feeder .lut_mask = 16'hFF00;
defparam \IR|dataout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \IR|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IR|dataout[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [13]));

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \inst4|dec_out2|Mux31~2 (
// Equation(s):
// \inst4|dec_out2|Mux31~2_combout  = (\IR|dataout [12] & (\IR|dataout [11] & \IR|dataout [13]))

	.dataa(vcc),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~2 .lut_mask = 16'hC000;
defparam \inst4|dec_out2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \I-Memory|Matriz~38 (
// Equation(s):
// \I-Memory|Matriz~38_combout  = (\I-Memory|Add [1] & (\I-Memory|Add [0] & ((\I-Memory|Add [3])))) # (!\I-Memory|Add [1] & (\I-Memory|Add [2] & ((\I-Memory|Add [0]) # (\I-Memory|Add [3]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~38_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~38 .lut_mask = 16'hAC08;
defparam \I-Memory|Matriz~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \IR|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [30]));

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \I-Memory|Matriz~37 (
// Equation(s):
// \I-Memory|Matriz~37_combout  = (\I-Memory|Add [3] & ((\I-Memory|Add [1] & (!\I-Memory|Add [0])) # (!\I-Memory|Add [1] & ((!\I-Memory|Add [2]))))) # (!\I-Memory|Add [3] & ((\I-Memory|Add [0] & (\I-Memory|Add [1])) # (!\I-Memory|Add [0] & ((\I-Memory|Add 
// [2])))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [1]),
	.datac(\I-Memory|Add [2]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~37_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~37 .lut_mask = 16'h47D8;
defparam \I-Memory|Matriz~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \IR|dataout[31]~0 (
// Equation(s):
// \IR|dataout[31]~0_combout  = !\I-Memory|Matriz~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I-Memory|Matriz~37_combout ),
	.cin(gnd),
	.combout(\IR|dataout[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dataout[31]~0 .lut_mask = 16'h00FF;
defparam \IR|dataout[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \IR|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IR|dataout[31]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [31]));

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \UC|DM_Rd~1 (
// Equation(s):
// \UC|DM_Rd~1_combout  = (\UC|current_state.EX~regout  & (!\IR|dataout [29] & (!\IR|dataout [30] & !\IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|DM_Rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|DM_Rd~1 .lut_mask = 16'h0002;
defparam \UC|DM_Rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N19
cycloneii_lcell_ff \UC|DM_Rd (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|DM_Rd~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|DM_Rd~regout ));

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \UC|IO_2_Reg~0 (
// Equation(s):
// \UC|IO_2_Reg~0_combout  = (\UC|current_state.EX~regout  & (!\IR|dataout [29] & (!\IR|dataout [30] & \IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|IO_2_Reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|IO_2_Reg~0 .lut_mask = 16'h0200;
defparam \UC|IO_2_Reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N29
cycloneii_lcell_ff \UC|IO_2_Reg (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|IO_2_Reg~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|IO_2_Reg~regout ));

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[20]));
// synopsys translate_off
defparam \IO_IN[20]~I .input_async_reset = "none";
defparam \IO_IN[20]~I .input_power_up = "low";
defparam \IO_IN[20]~I .input_register_mode = "none";
defparam \IO_IN[20]~I .input_sync_reset = "none";
defparam \IO_IN[20]~I .oe_async_reset = "none";
defparam \IO_IN[20]~I .oe_power_up = "low";
defparam \IO_IN[20]~I .oe_register_mode = "none";
defparam \IO_IN[20]~I .oe_sync_reset = "none";
defparam \IO_IN[20]~I .operation_mode = "input";
defparam \IO_IN[20]~I .output_async_reset = "none";
defparam \IO_IN[20]~I .output_power_up = "low";
defparam \IO_IN[20]~I .output_register_mode = "none";
defparam \IO_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \tri1[20]~55 (
// Equation(s):
// \tri1[20]~55_combout  = (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a20  & (((\IO_IN~combout [20]) # (!\UC|IO_2_Reg~regout )))) # (!\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a20  & (!\UC|DM_Rd~regout  & ((\IO_IN~combout [20]) # 
// (!\UC|IO_2_Reg~regout ))))

	.dataa(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\IO_IN~combout [20]),
	.cin(gnd),
	.combout(\tri1[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[20]~55 .lut_mask = 16'hBB0B;
defparam \tri1[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \inst4|dec_out2|Mux31~4 (
// Equation(s):
// \inst4|dec_out2|Mux31~4_combout  = (!\IR|dataout [13] & (\IR|dataout [12] & !\IR|dataout [11]))

	.dataa(\IR|dataout [13]),
	.datab(\IR|dataout [12]),
	.datac(vcc),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~4 .lut_mask = 16'h0044;
defparam \inst4|dec_out2|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \inst4|g1:9:regs|dataout[19]~feeder (
// Equation(s):
// \inst4|g1:9:regs|dataout[19]~feeder_combout  = \tri1[19]~116_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[19]~116_combout ),
	.cin(gnd),
	.combout(\inst4|g1:9:regs|dataout[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:9:regs|dataout[19]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:9:regs|dataout[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \I-Memory|Matriz~44 (
// Equation(s):
// \I-Memory|Matriz~44_combout  = (\I-Memory|Add [0] & ((\I-Memory|Add [2] & (\I-Memory|Add [1] & !\I-Memory|Add [3])) # (!\I-Memory|Add [2] & (!\I-Memory|Add [1])))) # (!\I-Memory|Add [0] & (\I-Memory|Add [2] $ (\I-Memory|Add [1] $ (\I-Memory|Add [3]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~44_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~44 .lut_mask = 16'h4396;
defparam \I-Memory|Matriz~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N1
cycloneii_lcell_ff \IR|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [22]));

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \I-Memory|Matriz~42 (
// Equation(s):
// \I-Memory|Matriz~42_combout  = (!\I-Memory|Add [0] & (\I-Memory|Add [2] & (\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~42_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~42 .lut_mask = 16'h4000;
defparam \I-Memory|Matriz~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N21
cycloneii_lcell_ff \IR|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [24]));

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \I-Memory|Matriz~43 (
// Equation(s):
// \I-Memory|Matriz~43_combout  = (!\I-Memory|Add [3] & ((\I-Memory|Add [0] & ((\I-Memory|Add [1]))) # (!\I-Memory|Add [0] & (\I-Memory|Add [2] & !\I-Memory|Add [1]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~43_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~43 .lut_mask = 16'h00A4;
defparam \I-Memory|Matriz~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \IR|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~43_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [23]));

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \inst4|dec_in|Mux30~10 (
// Equation(s):
// \inst4|dec_in|Mux30~10_combout  = (\IR|dataout [21] & (!\IR|dataout [22] & (\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~10 .lut_mask = 16'h0020;
defparam \inst4|dec_in|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N21
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:9:regs|dataout[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [19]));

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \I-Memory|Matriz~46 (
// Equation(s):
// \I-Memory|Matriz~46_combout  = (\I-Memory|Add [0] & (\I-Memory|Add [2] & (\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~46_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~46 .lut_mask = 16'h8000;
defparam \I-Memory|Matriz~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N17
cycloneii_lcell_ff \IR|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\I-Memory|Matriz~46_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [19]));

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \I-Memory|Matriz~48 (
// Equation(s):
// \I-Memory|Matriz~48_combout  = (\I-Memory|Add [2] & (!\I-Memory|Add [3] & ((\I-Memory|Add [1]) # (!\I-Memory|Add [0])))) # (!\I-Memory|Add [2] & (!\I-Memory|Add [0] & (\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~48_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~48 .lut_mask = 16'h10C4;
defparam \I-Memory|Matriz~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N5
cycloneii_lcell_ff \IR|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\I-Memory|Matriz~48_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [16]));

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \inst4|dec_out1|Mux31~2 (
// Equation(s):
// \inst4|dec_out1|Mux31~2_combout  = (\IR|dataout [17] & (\IR|dataout [19] & !\IR|dataout [16]))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [19]),
	.datac(vcc),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~2 .lut_mask = 16'h0088;
defparam \inst4|dec_out1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \inst4|dec_in|Mux30~8 (
// Equation(s):
// \inst4|dec_in|Mux30~8_combout  = (\IR|dataout [21] & (\IR|dataout [22] & (\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~8 .lut_mask = 16'h0080;
defparam \inst4|dec_in|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [19]));

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \I-Memory|Add[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst13|DATA_OUT [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\I-Memory|Add [0]));

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \I-Memory|Matriz~47 (
// Equation(s):
// \I-Memory|Matriz~47_combout  = (\I-Memory|Add [2] & (\I-Memory|Add [1] & \I-Memory|Add [0]))

	.dataa(\I-Memory|Add [2]),
	.datab(\I-Memory|Add [1]),
	.datac(vcc),
	.datad(\I-Memory|Add [0]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~47_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~47 .lut_mask = 16'h8800;
defparam \I-Memory|Matriz~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N15
cycloneii_lcell_ff \IR|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\I-Memory|Matriz~47_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [17]));

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \inst4|dec_out1|Mux31~3 (
// Equation(s):
// \inst4|dec_out1|Mux31~3_combout  = (\IR|dataout [19] & (\IR|dataout [16] & \IR|dataout [17]))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [16]),
	.datac(vcc),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~3 .lut_mask = 16'h8800;
defparam \inst4|dec_out1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[19]~130 (
// Equation(s):
// \inst4|g2:0:zbf1|F[19]~130_combout  = (\inst4|g1:10:regs|dataout [19] & (((\inst4|g1:11:regs|dataout [19]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [19] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [19]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [19]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [19]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[19]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[19]~130 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[19]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \inst4|dec_out1|Mux31~0 (
// Equation(s):
// \inst4|dec_out1|Mux31~0_combout  = (\IR|dataout [19] & (!\IR|dataout [16] & !\IR|dataout [17]))

	.dataa(\IR|dataout [19]),
	.datab(vcc),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~0 .lut_mask = 16'h000A;
defparam \inst4|dec_out1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \inst4|dec_in|Mux30~7 (
// Equation(s):
// \inst4|dec_in|Mux30~7_combout  = (!\IR|dataout [21] & (!\IR|dataout [22] & (\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~7 .lut_mask = 16'h0010;
defparam \inst4|dec_in|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N27
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [19]));

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \inst4|dec_out1|Mux31~1 (
// Equation(s):
// \inst4|dec_out1|Mux31~1_combout  = (!\IR|dataout [19] & (\IR|dataout [16] & \IR|dataout [17]))

	.dataa(\IR|dataout [19]),
	.datab(vcc),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~1 .lut_mask = 16'h5000;
defparam \inst4|dec_out1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[19]~128 (
// Equation(s):
// \inst4|g2:0:zbf1|F[19]~128_combout  = (\inst4|g1:3:regs|dataout [19] & (((\inst4|g1:8:regs|dataout [19])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [19] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [19]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [19]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [19]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[19]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[19]~128 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[19]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \inst4|dec_in|Mux30~1 (
// Equation(s):
// \inst4|dec_in|Mux30~1_combout  = (\IR|dataout [21] & (!\IR|dataout [22] & (!\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~1 .lut_mask = 16'h0002;
defparam \inst4|dec_in|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N25
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [19]));

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[19]~127 (
// Equation(s):
// \inst4|g2:0:zbf1|F[19]~127_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [19])))

	.dataa(\IR|dataout [16]),
	.datab(\inst4|g1:1:regs|dataout [19]),
	.datac(\IR|dataout [19]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[19]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[19]~127 .lut_mask = 16'hFFF8;
defparam \inst4|g2:0:zbf1|F[19]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[19]~129 (
// Equation(s):
// \inst4|g2:0:zbf1|F[19]~129_combout  = (\inst4|g2:0:zbf1|F[19]~128_combout  & (\inst4|g2:0:zbf1|F[19]~127_combout  & ((\inst4|g1:2:regs|dataout [19]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g1:2:regs|dataout [19]),
	.datac(\inst4|g2:0:zbf1|F[19]~128_combout ),
	.datad(\inst4|g2:0:zbf1|F[19]~127_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[19]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[19]~129 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[19]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[19]~131 (
// Equation(s):
// \inst4|g2:0:zbf1|F[19]~131_combout  = (\inst4|g2:0:zbf1|F[19]~130_combout  & (\inst4|g2:0:zbf1|F[19]~129_combout  & ((\inst4|g1:9:regs|dataout [19]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g1:9:regs|dataout [19]),
	.datac(\inst4|g2:0:zbf1|F[19]~130_combout ),
	.datad(\inst4|g2:0:zbf1|F[19]~129_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[19]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[19]~131 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[19]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \inst4|dec_out2|Mux31~3 (
// Equation(s):
// \inst4|dec_out2|Mux31~3_combout  = (\IR|dataout [12] & (!\IR|dataout [11] & \IR|dataout [13]))

	.dataa(vcc),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~3 .lut_mask = 16'h0C00;
defparam \inst4|dec_out2|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \tri1[31]~34 (
// Equation(s):
// \tri1[31]~34_combout  = (\UC|DM_Rd~regout ) # ((\UC|IO_2_Reg~regout ) # (\UC|ALU_2_DBus~regout ))

	.dataa(vcc),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[31]~34 .lut_mask = 16'hFFFC;
defparam \tri1[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \inst4|dec_out1|Mux31~5 (
// Equation(s):
// \inst4|dec_out1|Mux31~5_combout  = (!\IR|dataout [19] & (!\IR|dataout [16] & \IR|dataout [17]))

	.dataa(\IR|dataout [19]),
	.datab(vcc),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~5 .lut_mask = 16'h0500;
defparam \inst4|dec_out1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \inst4|dec_out1|Mux31~4 (
// Equation(s):
// \inst4|dec_out1|Mux31~4_combout  = (\IR|dataout [19] & (\IR|dataout [16] & !\IR|dataout [17]))

	.dataa(\IR|dataout [19]),
	.datab(vcc),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|dec_out1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out1|Mux31~4 .lut_mask = 16'h00A0;
defparam \inst4|dec_out1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[0]));
// synopsys translate_off
defparam \IO_IN[0]~I .input_async_reset = "none";
defparam \IO_IN[0]~I .input_power_up = "low";
defparam \IO_IN[0]~I .input_register_mode = "none";
defparam \IO_IN[0]~I .input_sync_reset = "none";
defparam \IO_IN[0]~I .oe_async_reset = "none";
defparam \IO_IN[0]~I .oe_power_up = "low";
defparam \IO_IN[0]~I .oe_register_mode = "none";
defparam \IO_IN[0]~I .oe_sync_reset = "none";
defparam \IO_IN[0]~I .operation_mode = "input";
defparam \IO_IN[0]~I .output_async_reset = "none";
defparam \IO_IN[0]~I .output_power_up = "low";
defparam \IO_IN[0]~I .output_register_mode = "none";
defparam \IO_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \tri1[0]~95 (
// Equation(s):
// \tri1[0]~95_combout  = (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\IO_IN~combout [0]) # (!\UC|IO_2_Reg~regout )))) # (!\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\UC|DM_Rd~regout  & ((\IO_IN~combout 
// [0]) # (!\UC|IO_2_Reg~regout ))))

	.dataa(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\UC|DM_Rd~regout ),
	.datac(\IO_IN~combout [0]),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[0]~95 .lut_mask = 16'hB0BB;
defparam \tri1[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \inst4|dec_in|Mux30~5 (
// Equation(s):
// \inst4|dec_in|Mux30~5_combout  = (\IR|dataout [21] & (\IR|dataout [22] & (!\IR|dataout [24] & \IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~5 .lut_mask = 16'h0800;
defparam \inst4|dec_in|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N5
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [0]));

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \inst4|dec_in|Mux30~6 (
// Equation(s):
// \inst4|dec_in|Mux30~6_combout  = (\IR|dataout [21] & (!\IR|dataout [22] & (!\IR|dataout [24] & \IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~6 .lut_mask = 16'h0200;
defparam \inst4|dec_in|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [0]));

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~35 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~35_combout  = (\IR|dataout [12] & (\inst4|g1:7:regs|dataout [0] & ((\IR|dataout [11])))) # (!\IR|dataout [12] & (((\inst4|g1:5:regs|dataout [0]) # (!\IR|dataout [11]))))

	.dataa(\IR|dataout [12]),
	.datab(\inst4|g1:7:regs|dataout [0]),
	.datac(\inst4|g1:5:regs|dataout [0]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~35 .lut_mask = 16'hD855;
defparam \inst4|g2:0:zbf2|F[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~36 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~36_combout  = ((\inst4|g2:0:zbf2|F[0]~35_combout ) # ((\inst4|g1:6:regs|dataout [0] & !\IR|dataout [11]))) # (!\IR|dataout [13])

	.dataa(\inst4|g1:6:regs|dataout [0]),
	.datab(\IR|dataout [11]),
	.datac(\IR|dataout [13]),
	.datad(\inst4|g2:0:zbf2|F[0]~35_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~36 .lut_mask = 16'hFF2F;
defparam \inst4|g2:0:zbf2|F[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \inst4|dec_out2|Mux31~0 (
// Equation(s):
// \inst4|dec_out2|Mux31~0_combout  = (\IR|dataout [12] & (!\IR|dataout [13] & \IR|dataout [11]))

	.dataa(vcc),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [13]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~0 .lut_mask = 16'h0C00;
defparam \inst4|dec_out2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \inst4|dec_in|Mux30~2 (
// Equation(s):
// \inst4|dec_in|Mux30~2_combout  = (!\IR|dataout [21] & (!\IR|dataout [22] & (!\IR|dataout [24] & \IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~2 .lut_mask = 16'h0100;
defparam \inst4|dec_in|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N1
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [0]));

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \inst4|dec_out2|Mux31~1 (
// Equation(s):
// \inst4|dec_out2|Mux31~1_combout  = (!\IR|dataout [11] & (!\IR|dataout [12] & \IR|dataout [13]))

	.dataa(vcc),
	.datab(\IR|dataout [11]),
	.datac(\IR|dataout [12]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~1 .lut_mask = 16'h0300;
defparam \inst4|dec_out2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~34 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~34_combout  = (\inst4|g1:3:regs|dataout [0] & (((\inst4|g1:4:regs|dataout [0]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [0] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [0]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [0]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [0]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~34 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \IR|dataout [26] $ (((\inst4|g2:0:zbf2|F[0]~33_combout  & (\inst4|g2:0:zbf2|F[0]~36_combout  & \inst4|g2:0:zbf2|F[0]~34_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[0]~33_combout ),
	.datac(\inst4|g2:0:zbf2|F[0]~36_combout ),
	.datad(\inst4|g2:0:zbf2|F[0]~34_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h6AAA;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_combout  = (\IR|dataout [26] & (\ALU|Add0~0_combout  $ (VCC))) # (!\IR|dataout [26] & (\ALU|Add0~0_combout  & VCC))
// \ALU|Add0~2  = CARRY((\IR|dataout [26] & \ALU|Add0~0_combout ))

	.dataa(\IR|dataout [26]),
	.datab(\ALU|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~1_combout ),
	.cout(\ALU|Add0~2 ));
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h6688;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \ALU|Add1~0 (
// Equation(s):
// \ALU|Add1~0_combout  = (\inst4|g2:0:zbf1|F[0]~36_combout  & (\ALU|Add0~1_combout  $ (VCC))) # (!\inst4|g2:0:zbf1|F[0]~36_combout  & (\ALU|Add0~1_combout  & VCC))
// \ALU|Add1~1  = CARRY((\inst4|g2:0:zbf1|F[0]~36_combout  & \ALU|Add0~1_combout ))

	.dataa(\inst4|g2:0:zbf1|F[0]~36_combout ),
	.datab(\ALU|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add1~0_combout ),
	.cout(\ALU|Add1~1 ));
// synopsys translate_off
defparam \ALU|Add1~0 .lut_mask = 16'h6688;
defparam \ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \tri1[0]~97 (
// Equation(s):
// \tri1[0]~97_combout  = ((\tri1[0]~95_combout  & ((\ALU|Add1~0_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[0]~95_combout ),
	.datad(\ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\tri1[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[0]~97 .lut_mask = 16'hF575;
defparam \tri1[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \inst4|dec_in|Mux30~0 (
// Equation(s):
// \inst4|dec_in|Mux30~0_combout  = (!\IR|dataout [21] & (\IR|dataout [22] & (!\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~0 .lut_mask = 16'h0004;
defparam \inst4|dec_in|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N17
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [0]));

// Location: LCFF_X22_Y19_N25
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [0]));

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~32 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~32_combout  = (\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [0] & \IR|dataout [11]))

	.dataa(\IR|dataout [12]),
	.datab(vcc),
	.datac(\inst4|g1:1:regs|dataout [0]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~32 .lut_mask = 16'hFAAA;
defparam \inst4|g2:0:zbf2|F[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~33 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~33_combout  = (\IR|dataout [13]) # ((\inst4|g2:0:zbf2|F[0]~32_combout  & ((\IR|dataout [11]) # (\inst4|g1:2:regs|dataout [0]))))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [13]),
	.datac(\inst4|g1:2:regs|dataout [0]),
	.datad(\inst4|g2:0:zbf2|F[0]~32_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~33 .lut_mask = 16'hFECC;
defparam \inst4|g2:0:zbf2|F[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[0]~192 (
// Equation(s):
// \inst4|g2:0:zbf2|F[0]~192_combout  = (\inst4|g2:0:zbf2|F[0]~36_combout  & (\inst4|g2:0:zbf2|F[0]~33_combout  & \inst4|g2:0:zbf2|F[0]~34_combout ))

	.dataa(\inst4|g2:0:zbf2|F[0]~36_combout ),
	.datab(\inst4|g2:0:zbf2|F[0]~33_combout ),
	.datac(vcc),
	.datad(\inst4|g2:0:zbf2|F[0]~34_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[0]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[0]~192 .lut_mask = 16'h8800;
defparam \inst4|g2:0:zbf2|F[0]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N25
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [0]));

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \inst4|dec_in|Mux30~3 (
// Equation(s):
// \inst4|dec_in|Mux30~3_combout  = (\IR|dataout [21] & (\IR|dataout [22] & (!\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~3 .lut_mask = 16'h0008;
defparam \inst4|dec_in|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N13
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [0]));

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[0]~33 (
// Equation(s):
// \inst4|g2:0:zbf1|F[0]~33_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [0] & ((\inst4|g1:3:regs|dataout [0]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & (((\inst4|g1:3:regs|dataout [0])) # 
// (!\inst4|dec_out1|Mux31~1_combout )))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:8:regs|dataout [0]),
	.datad(\inst4|g1:3:regs|dataout [0]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[0]~33 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[0]~32 (
// Equation(s):
// \inst4|g2:0:zbf1|F[0]~32_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [0])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [17]),
	.datad(\inst4|g1:1:regs|dataout [0]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[0]~32 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \inst4|dec_in|Mux30~9 (
// Equation(s):
// \inst4|dec_in|Mux30~9_combout  = (!\IR|dataout [21] & (\IR|dataout [22] & (\IR|dataout [24] & !\IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~9 .lut_mask = 16'h0040;
defparam \inst4|dec_in|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N27
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[0]~97_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [0]));

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[0]~34 (
// Equation(s):
// \inst4|g2:0:zbf1|F[0]~34_combout  = (\inst4|g1:11:regs|dataout [0] & (((\inst4|g1:10:regs|dataout [0]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|g1:11:regs|dataout [0] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [0]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [0]),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:10:regs|dataout [0]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[0]~34 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[0]~36 (
// Equation(s):
// \inst4|g2:0:zbf1|F[0]~36_combout  = (\inst4|g2:0:zbf1|F[0]~35_combout  & (\inst4|g2:0:zbf1|F[0]~33_combout  & (\inst4|g2:0:zbf1|F[0]~32_combout  & \inst4|g2:0:zbf1|F[0]~34_combout )))

	.dataa(\inst4|g2:0:zbf1|F[0]~35_combout ),
	.datab(\inst4|g2:0:zbf1|F[0]~33_combout ),
	.datac(\inst4|g2:0:zbf1|F[0]~32_combout ),
	.datad(\inst4|g2:0:zbf1|F[0]~34_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[0]~36 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf1|F[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[1]));
// synopsys translate_off
defparam \IO_IN[1]~I .input_async_reset = "none";
defparam \IO_IN[1]~I .input_power_up = "low";
defparam \IO_IN[1]~I .input_register_mode = "none";
defparam \IO_IN[1]~I .input_sync_reset = "none";
defparam \IO_IN[1]~I .oe_async_reset = "none";
defparam \IO_IN[1]~I .oe_power_up = "low";
defparam \IO_IN[1]~I .oe_register_mode = "none";
defparam \IO_IN[1]~I .oe_sync_reset = "none";
defparam \IO_IN[1]~I .operation_mode = "input";
defparam \IO_IN[1]~I .output_async_reset = "none";
defparam \IO_IN[1]~I .output_power_up = "low";
defparam \IO_IN[1]~I .output_register_mode = "none";
defparam \IO_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[2]));
// synopsys translate_off
defparam \IO_IN[2]~I .input_async_reset = "none";
defparam \IO_IN[2]~I .input_power_up = "low";
defparam \IO_IN[2]~I .input_register_mode = "none";
defparam \IO_IN[2]~I .input_sync_reset = "none";
defparam \IO_IN[2]~I .oe_async_reset = "none";
defparam \IO_IN[2]~I .oe_power_up = "low";
defparam \IO_IN[2]~I .oe_register_mode = "none";
defparam \IO_IN[2]~I .oe_sync_reset = "none";
defparam \IO_IN[2]~I .operation_mode = "input";
defparam \IO_IN[2]~I .output_async_reset = "none";
defparam \IO_IN[2]~I .output_power_up = "low";
defparam \IO_IN[2]~I .output_register_mode = "none";
defparam \IO_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \tri1[2]~91 (
// Equation(s):
// \tri1[2]~91_combout  = (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a2  & (((\IO_IN~combout [2])) # (!\UC|IO_2_Reg~regout ))) # (!\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a2  & (!\UC|DM_Rd~regout  & ((\IO_IN~combout [2]) # (!\UC|IO_2_Reg~regout 
// ))))

	.dataa(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\IO_IN~combout [2]),
	.datad(\UC|DM_Rd~regout ),
	.cin(gnd),
	.combout(\tri1[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[2]~91 .lut_mask = 16'hA2F3;
defparam \tri1[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = (\ALU|Add0~2  & (\inst4|g2:0:zbf2|F[1]~41_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~2  & ((\inst4|g2:0:zbf2|F[1]~41_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~4  = CARRY((\inst4|g2:0:zbf2|F[1]~41_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~2 ))

	.dataa(\inst4|g2:0:zbf2|F[1]~41_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~2 ),
	.combout(\ALU|Add0~3_combout ),
	.cout(\ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h969F;
defparam \ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \ALU|Add1~2 (
// Equation(s):
// \ALU|Add1~2_combout  = (\inst4|g2:0:zbf1|F[1]~41_combout  & ((\ALU|Add0~3_combout  & (\ALU|Add1~1  & VCC)) # (!\ALU|Add0~3_combout  & (!\ALU|Add1~1 )))) # (!\inst4|g2:0:zbf1|F[1]~41_combout  & ((\ALU|Add0~3_combout  & (!\ALU|Add1~1 )) # 
// (!\ALU|Add0~3_combout  & ((\ALU|Add1~1 ) # (GND)))))
// \ALU|Add1~3  = CARRY((\inst4|g2:0:zbf1|F[1]~41_combout  & (!\ALU|Add0~3_combout  & !\ALU|Add1~1 )) # (!\inst4|g2:0:zbf1|F[1]~41_combout  & ((!\ALU|Add1~1 ) # (!\ALU|Add0~3_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[1]~41_combout ),
	.datab(\ALU|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~1 ),
	.combout(\ALU|Add1~2_combout ),
	.cout(\ALU|Add1~3 ));
// synopsys translate_off
defparam \ALU|Add1~2 .lut_mask = 16'h9617;
defparam \ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \ALU|Add1~4 (
// Equation(s):
// \ALU|Add1~4_combout  = ((\ALU|Add0~5_combout  $ (\inst4|g2:0:zbf1|F[2]~46_combout  $ (!\ALU|Add1~3 )))) # (GND)
// \ALU|Add1~5  = CARRY((\ALU|Add0~5_combout  & ((\inst4|g2:0:zbf1|F[2]~46_combout ) # (!\ALU|Add1~3 ))) # (!\ALU|Add0~5_combout  & (\inst4|g2:0:zbf1|F[2]~46_combout  & !\ALU|Add1~3 )))

	.dataa(\ALU|Add0~5_combout ),
	.datab(\inst4|g2:0:zbf1|F[2]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~3 ),
	.combout(\ALU|Add1~4_combout ),
	.cout(\ALU|Add1~5 ));
// synopsys translate_off
defparam \ALU|Add1~4 .lut_mask = 16'h698E;
defparam \ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \tri1[2]~99 (
// Equation(s):
// \tri1[2]~99_combout  = ((\tri1[2]~91_combout  & ((\ALU|Add1~4_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[2]~91_combout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\tri1[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[2]~99 .lut_mask = 16'hCF4F;
defparam \tri1[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N9
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [2]));

// Location: LCFF_X18_Y19_N17
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [2]));

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[2]~45 (
// Equation(s):
// \inst4|g2:0:zbf1|F[2]~45_combout  = (\inst4|g1:11:regs|dataout [2] & (((\inst4|g1:10:regs|dataout [2]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|g1:11:regs|dataout [2] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [2]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [2]),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:10:regs|dataout [2]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[2]~45 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[2]~46 (
// Equation(s):
// \inst4|g2:0:zbf1|F[2]~46_combout  = (\inst4|g2:0:zbf1|F[2]~44_combout  & (\inst4|g2:0:zbf1|F[2]~45_combout  & ((\inst4|g1:9:regs|dataout [2]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[2]~44_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [2]),
	.datad(\inst4|g2:0:zbf1|F[2]~45_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[2]~46 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [1]));

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[1]~40 (
// Equation(s):
// \inst4|g2:0:zbf2|F[1]~40_combout  = (\inst4|dec_out2|Mux31~0_combout  & (\inst4|g1:3:regs|dataout [1] & ((\inst4|g1:2:regs|dataout [1]) # (!\inst4|dec_out2|Mux31~4_combout )))) # (!\inst4|dec_out2|Mux31~0_combout  & (((\inst4|g1:2:regs|dataout [1]) # 
// (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~0_combout ),
	.datab(\inst4|g1:3:regs|dataout [1]),
	.datac(\inst4|g1:2:regs|dataout [1]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[1]~40 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf2|F[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N17
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [1]));

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[1]~39 (
// Equation(s):
// \inst4|g2:0:zbf2|F[1]~39_combout  = (\inst4|g1:6:regs|dataout [1] & (((\inst4|g1:4:regs|dataout [1])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:6:regs|dataout [1] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:4:regs|dataout [1]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [1]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [1]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[1]~39 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N31
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [1]));

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [1]));

// Location: LCFF_X22_Y19_N9
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [1]));

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[1]~37 (
// Equation(s):
// \inst4|g2:0:zbf2|F[1]~37_combout  = (\IR|dataout [13] & (((\inst4|g1:5:regs|dataout [1]) # (!\IR|dataout [11])))) # (!\IR|dataout [13] & (\inst4|g1:1:regs|dataout [1] & ((\IR|dataout [11]))))

	.dataa(\IR|dataout [13]),
	.datab(\inst4|g1:1:regs|dataout [1]),
	.datac(\inst4|g1:5:regs|dataout [1]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[1]~37 .lut_mask = 16'hE4AA;
defparam \inst4|g2:0:zbf2|F[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[1]~38 (
// Equation(s):
// \inst4|g2:0:zbf2|F[1]~38_combout  = (\IR|dataout [12] & (((\inst4|g1:7:regs|dataout [1])) # (!\inst4|dec_out2|Mux31~2_combout ))) # (!\IR|dataout [12] & (\inst4|g2:0:zbf2|F[1]~37_combout  & ((\inst4|g1:7:regs|dataout [1]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\IR|dataout [12]),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:7:regs|dataout [1]),
	.datad(\inst4|g2:0:zbf2|F[1]~37_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[1]~38 .lut_mask = 16'hF3A2;
defparam \inst4|g2:0:zbf2|F[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[1]~41 (
// Equation(s):
// \inst4|g2:0:zbf2|F[1]~41_combout  = (\inst4|g2:0:zbf2|F[1]~40_combout  & (\inst4|g2:0:zbf2|F[1]~39_combout  & \inst4|g2:0:zbf2|F[1]~38_combout ))

	.dataa(vcc),
	.datab(\inst4|g2:0:zbf2|F[1]~40_combout ),
	.datac(\inst4|g2:0:zbf2|F[1]~39_combout ),
	.datad(\inst4|g2:0:zbf2|F[1]~38_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[1]~41 .lut_mask = 16'hC000;
defparam \inst4|g2:0:zbf2|F[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [2]));

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[2]~44 (
// Equation(s):
// \inst4|g2:0:zbf2|F[2]~44_combout  = (\inst4|g2:0:zbf2|F[2]~43_combout  & ((\inst4|g1:2:regs|dataout [2]) # (!\inst4|dec_out2|Mux31~4_combout )))

	.dataa(\inst4|g2:0:zbf2|F[2]~43_combout ),
	.datab(vcc),
	.datac(\inst4|g1:2:regs|dataout [2]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[2]~44 .lut_mask = 16'hA0AA;
defparam \inst4|g2:0:zbf2|F[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \inst4|g1:1:regs|dataout[2]~feeder (
// Equation(s):
// \inst4|g1:1:regs|dataout[2]~feeder_combout  = \tri1[2]~99_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[2]~99_combout ),
	.cin(gnd),
	.combout(\inst4|g1:1:regs|dataout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:1:regs|dataout[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:1:regs|dataout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N25
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:1:regs|dataout[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [2]));

// Location: LCFF_X25_Y17_N9
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [2]));

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[2]~45 (
// Equation(s):
// \inst4|g2:0:zbf2|F[2]~45_combout  = (\IR|dataout [13] & (((\inst4|g1:5:regs|dataout [2]) # (!\IR|dataout [11])))) # (!\IR|dataout [13] & (\inst4|g1:1:regs|dataout [2] & ((\IR|dataout [11]))))

	.dataa(\IR|dataout [13]),
	.datab(\inst4|g1:1:regs|dataout [2]),
	.datac(\inst4|g1:5:regs|dataout [2]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[2]~45 .lut_mask = 16'hE4AA;
defparam \inst4|g2:0:zbf2|F[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[2]~99_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [2]));

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[2]~42 (
// Equation(s):
// \inst4|g2:0:zbf2|F[2]~42_combout  = (\inst4|g1:3:regs|dataout [2] & (((\inst4|g1:4:regs|dataout [2])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [2] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [2]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [2]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [2]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[2]~42 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[2]~46 (
// Equation(s):
// \inst4|g2:0:zbf2|F[2]~46_combout  = (\inst4|g2:0:zbf2|F[2]~44_combout  & (\inst4|g2:0:zbf2|F[2]~42_combout  & ((\IR|dataout [12]) # (\inst4|g2:0:zbf2|F[2]~45_combout ))))

	.dataa(\IR|dataout [12]),
	.datab(\inst4|g2:0:zbf2|F[2]~44_combout ),
	.datac(\inst4|g2:0:zbf2|F[2]~45_combout ),
	.datad(\inst4|g2:0:zbf2|F[2]~42_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[2]~46 .lut_mask = 16'hC800;
defparam \inst4|g2:0:zbf2|F[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N1
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [3]));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \inst4|dec_in|Mux30~4 (
// Equation(s):
// \inst4|dec_in|Mux30~4_combout  = (!\IR|dataout [21] & (\IR|dataout [22] & (!\IR|dataout [24] & \IR|dataout [23])))

	.dataa(\IR|dataout [21]),
	.datab(\IR|dataout [22]),
	.datac(\IR|dataout [24]),
	.datad(\IR|dataout [23]),
	.cin(gnd),
	.combout(\inst4|dec_in|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_in|Mux30~4 .lut_mask = 16'h0400;
defparam \inst4|dec_in|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N31
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [3]));

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[3]~48 (
// Equation(s):
// \inst4|g2:0:zbf2|F[3]~48_combout  = (\inst4|g1:7:regs|dataout [3] & (((\inst4|g1:6:regs|dataout [3])) # (!\inst4|dec_out2|Mux31~3_combout ))) # (!\inst4|g1:7:regs|dataout [3] & (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [3]) # 
// (!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|g1:7:regs|dataout [3]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [3]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[3]~48 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[3]~49 (
// Equation(s):
// \inst4|g2:0:zbf2|F[3]~49_combout  = (\inst4|g2:0:zbf2|F[3]~48_combout  & ((\inst4|g1:2:regs|dataout [3]) # (!\inst4|dec_out2|Mux31~4_combout )))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(vcc),
	.datac(\inst4|g1:2:regs|dataout [3]),
	.datad(\inst4|g2:0:zbf2|F[3]~48_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[3]~49 .lut_mask = 16'hF500;
defparam \inst4|g2:0:zbf2|F[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N17
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [3]));

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[3]~50 (
// Equation(s):
// \inst4|g2:0:zbf2|F[3]~50_combout  = (\IR|dataout [13] & (((\inst4|g1:5:regs|dataout [3]) # (!\IR|dataout [11])))) # (!\IR|dataout [13] & (\inst4|g1:1:regs|dataout [3] & ((\IR|dataout [11]))))

	.dataa(\inst4|g1:1:regs|dataout [3]),
	.datab(\IR|dataout [13]),
	.datac(\inst4|g1:5:regs|dataout [3]),
	.datad(\IR|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[3]~50 .lut_mask = 16'hE2CC;
defparam \inst4|g2:0:zbf2|F[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[3]~100_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [3]));

// Location: LCFF_X22_Y18_N1
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [3]));

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[3]~47 (
// Equation(s):
// \inst4|g2:0:zbf2|F[3]~47_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [3] & ((\inst4|g1:3:regs|dataout [3]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [3]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [3]),
	.datac(\inst4|g1:4:regs|dataout [3]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[3]~47 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[3]~51 (
// Equation(s):
// \inst4|g2:0:zbf2|F[3]~51_combout  = (\inst4|g2:0:zbf2|F[3]~49_combout  & (\inst4|g2:0:zbf2|F[3]~47_combout  & ((\IR|dataout [12]) # (\inst4|g2:0:zbf2|F[3]~50_combout ))))

	.dataa(\IR|dataout [12]),
	.datab(\inst4|g2:0:zbf2|F[3]~49_combout ),
	.datac(\inst4|g2:0:zbf2|F[3]~50_combout ),
	.datad(\inst4|g2:0:zbf2|F[3]~47_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[3]~51 .lut_mask = 16'hC800;
defparam \inst4|g2:0:zbf2|F[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[4]));
// synopsys translate_off
defparam \IO_IN[4]~I .input_async_reset = "none";
defparam \IO_IN[4]~I .input_power_up = "low";
defparam \IO_IN[4]~I .input_register_mode = "none";
defparam \IO_IN[4]~I .input_sync_reset = "none";
defparam \IO_IN[4]~I .oe_async_reset = "none";
defparam \IO_IN[4]~I .oe_power_up = "low";
defparam \IO_IN[4]~I .oe_register_mode = "none";
defparam \IO_IN[4]~I .oe_sync_reset = "none";
defparam \IO_IN[4]~I .operation_mode = "input";
defparam \IO_IN[4]~I .output_async_reset = "none";
defparam \IO_IN[4]~I .output_power_up = "low";
defparam \IO_IN[4]~I .output_register_mode = "none";
defparam \IO_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \ALU|Add0~7 (
// Equation(s):
// \ALU|Add0~7_combout  = (\ALU|Add0~6  & (\IR|dataout [26] $ ((!\inst4|g2:0:zbf2|F[3]~51_combout )))) # (!\ALU|Add0~6  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[3]~51_combout )) # (GND)))
// \ALU|Add0~8  = CARRY((\IR|dataout [26] $ (!\inst4|g2:0:zbf2|F[3]~51_combout )) # (!\ALU|Add0~6 ))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[3]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~6 ),
	.combout(\ALU|Add0~7_combout ),
	.cout(\ALU|Add0~8 ));
// synopsys translate_off
defparam \ALU|Add0~7 .lut_mask = 16'h969F;
defparam \ALU|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = (\ALU|Add0~10  & (\IR|dataout [26] $ ((!\inst4|g2:0:zbf2|F[5]~61_combout )))) # (!\ALU|Add0~10  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[5]~61_combout )) # (GND)))
// \ALU|Add0~12  = CARRY((\IR|dataout [26] $ (!\inst4|g2:0:zbf2|F[5]~61_combout )) # (!\ALU|Add0~10 ))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[5]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~10 ),
	.combout(\ALU|Add0~11_combout ),
	.cout(\ALU|Add0~12 ));
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'h969F;
defparam \ALU|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N17
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [4]));

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [4]));

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[4]~52 (
// Equation(s):
// \inst4|g2:0:zbf1|F[4]~52_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [4] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [4]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[4]~52 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N13
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [4]));

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[4]~53 (
// Equation(s):
// \inst4|g2:0:zbf1|F[4]~53_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [4] & ((\inst4|g1:8:regs|dataout [4]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [4]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [4]),
	.datac(\inst4|g1:8:regs|dataout [4]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[4]~53 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[4]~54 (
// Equation(s):
// \inst4|g2:0:zbf1|F[4]~54_combout  = (\inst4|g2:0:zbf1|F[4]~52_combout  & (\inst4|g2:0:zbf1|F[4]~53_combout  & ((\inst4|g1:2:regs|dataout [4]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [4]),
	.datab(\inst4|g2:0:zbf1|F[4]~52_combout ),
	.datac(\inst4|g2:0:zbf1|F[4]~53_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[4]~54 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf1|F[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[4]~56 (
// Equation(s):
// \inst4|g2:0:zbf1|F[4]~56_combout  = (\inst4|g2:0:zbf1|F[4]~55_combout  & (\inst4|g2:0:zbf1|F[4]~54_combout  & ((\inst4|g1:9:regs|dataout [4]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[4]~55_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [4]),
	.datad(\inst4|g2:0:zbf1|F[4]~54_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[4]~56 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \ALU|Add1~6 (
// Equation(s):
// \ALU|Add1~6_combout  = (\inst4|g2:0:zbf1|F[3]~51_combout  & ((\ALU|Add0~7_combout  & (\ALU|Add1~5  & VCC)) # (!\ALU|Add0~7_combout  & (!\ALU|Add1~5 )))) # (!\inst4|g2:0:zbf1|F[3]~51_combout  & ((\ALU|Add0~7_combout  & (!\ALU|Add1~5 )) # 
// (!\ALU|Add0~7_combout  & ((\ALU|Add1~5 ) # (GND)))))
// \ALU|Add1~7  = CARRY((\inst4|g2:0:zbf1|F[3]~51_combout  & (!\ALU|Add0~7_combout  & !\ALU|Add1~5 )) # (!\inst4|g2:0:zbf1|F[3]~51_combout  & ((!\ALU|Add1~5 ) # (!\ALU|Add0~7_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[3]~51_combout ),
	.datab(\ALU|Add0~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~5 ),
	.combout(\ALU|Add1~6_combout ),
	.cout(\ALU|Add1~7 ));
// synopsys translate_off
defparam \ALU|Add1~6 .lut_mask = 16'h9617;
defparam \ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \ALU|Add1~8 (
// Equation(s):
// \ALU|Add1~8_combout  = ((\ALU|Add0~9_combout  $ (\inst4|g2:0:zbf1|F[4]~56_combout  $ (!\ALU|Add1~7 )))) # (GND)
// \ALU|Add1~9  = CARRY((\ALU|Add0~9_combout  & ((\inst4|g2:0:zbf1|F[4]~56_combout ) # (!\ALU|Add1~7 ))) # (!\ALU|Add0~9_combout  & (\inst4|g2:0:zbf1|F[4]~56_combout  & !\ALU|Add1~7 )))

	.dataa(\ALU|Add0~9_combout ),
	.datab(\inst4|g2:0:zbf1|F[4]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~7 ),
	.combout(\ALU|Add1~8_combout ),
	.cout(\ALU|Add1~9 ));
// synopsys translate_off
defparam \ALU|Add1~8 .lut_mask = 16'h698E;
defparam \ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \ALU|Add1~10 (
// Equation(s):
// \ALU|Add1~10_combout  = (\inst4|g2:0:zbf1|F[5]~61_combout  & ((\ALU|Add0~11_combout  & (\ALU|Add1~9  & VCC)) # (!\ALU|Add0~11_combout  & (!\ALU|Add1~9 )))) # (!\inst4|g2:0:zbf1|F[5]~61_combout  & ((\ALU|Add0~11_combout  & (!\ALU|Add1~9 )) # 
// (!\ALU|Add0~11_combout  & ((\ALU|Add1~9 ) # (GND)))))
// \ALU|Add1~11  = CARRY((\inst4|g2:0:zbf1|F[5]~61_combout  & (!\ALU|Add0~11_combout  & !\ALU|Add1~9 )) # (!\inst4|g2:0:zbf1|F[5]~61_combout  & ((!\ALU|Add1~9 ) # (!\ALU|Add0~11_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[5]~61_combout ),
	.datab(\ALU|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~9 ),
	.combout(\ALU|Add1~10_combout ),
	.cout(\ALU|Add1~11 ));
// synopsys translate_off
defparam \ALU|Add1~10 .lut_mask = 16'h9617;
defparam \ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \tri1[5]~102 (
// Equation(s):
// \tri1[5]~102_combout  = ((\tri1[5]~85_combout  & ((\ALU|Add1~10_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[5]~85_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\tri1[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[5]~102 .lut_mask = 16'hAF2F;
defparam \tri1[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N15
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [5]));

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[5]~57 (
// Equation(s):
// \inst4|g2:0:zbf2|F[5]~57_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [5])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [5]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[5]~57 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \inst4|dec_out2|Mux31~5 (
// Equation(s):
// \inst4|dec_out2|Mux31~5_combout  = (\IR|dataout [11] & (!\IR|dataout [12] & \IR|dataout [13]))

	.dataa(vcc),
	.datab(\IR|dataout [11]),
	.datac(\IR|dataout [12]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|dec_out2|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dec_out2|Mux31~5 .lut_mask = 16'h0C00;
defparam \inst4|dec_out2|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [5]));

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[5]~60 (
// Equation(s):
// \inst4|g2:0:zbf2|F[5]~60_combout  = (\inst4|g1:2:regs|dataout [5] & (((\inst4|g1:5:regs|dataout [5])) # (!\inst4|dec_out2|Mux31~5_combout ))) # (!\inst4|g1:2:regs|dataout [5] & (!\inst4|dec_out2|Mux31~4_combout  & ((\inst4|g1:5:regs|dataout [5]) # 
// (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [5]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [5]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[5]~60 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N25
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [5]));

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[5]~58 (
// Equation(s):
// \inst4|g2:0:zbf2|F[5]~58_combout  = (\inst4|g1:3:regs|dataout [5] & (((\inst4|g1:4:regs|dataout [5])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [5] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [5]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [5]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [5]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[5]~58 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[5]~61 (
// Equation(s):
// \inst4|g2:0:zbf2|F[5]~61_combout  = (\inst4|g2:0:zbf2|F[5]~59_combout  & (\inst4|g2:0:zbf2|F[5]~57_combout  & (\inst4|g2:0:zbf2|F[5]~60_combout  & \inst4|g2:0:zbf2|F[5]~58_combout )))

	.dataa(\inst4|g2:0:zbf2|F[5]~59_combout ),
	.datab(\inst4|g2:0:zbf2|F[5]~57_combout ),
	.datac(\inst4|g2:0:zbf2|F[5]~60_combout ),
	.datad(\inst4|g2:0:zbf2|F[5]~58_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[5]~61 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_combout  = (\ALU|Add0~12  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[6]~66_combout )))) # (!\ALU|Add0~12  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[6]~66_combout  $ (VCC))))
// \ALU|Add0~14  = CARRY((!\ALU|Add0~12  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[6]~66_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[6]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~12 ),
	.combout(\ALU|Add0~13_combout ),
	.cout(\ALU|Add0~14 ));
// synopsys translate_off
defparam \ALU|Add0~13 .lut_mask = 16'h6906;
defparam \ALU|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \ALU|Add1~12 (
// Equation(s):
// \ALU|Add1~12_combout  = ((\inst4|g2:0:zbf1|F[6]~66_combout  $ (\ALU|Add0~13_combout  $ (!\ALU|Add1~11 )))) # (GND)
// \ALU|Add1~13  = CARRY((\inst4|g2:0:zbf1|F[6]~66_combout  & ((\ALU|Add0~13_combout ) # (!\ALU|Add1~11 ))) # (!\inst4|g2:0:zbf1|F[6]~66_combout  & (\ALU|Add0~13_combout  & !\ALU|Add1~11 )))

	.dataa(\inst4|g2:0:zbf1|F[6]~66_combout ),
	.datab(\ALU|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~11 ),
	.combout(\ALU|Add1~12_combout ),
	.cout(\ALU|Add1~13 ));
// synopsys translate_off
defparam \ALU|Add1~12 .lut_mask = 16'h698E;
defparam \ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = (\ALU|Add0~14  & (\inst4|g2:0:zbf2|F[7]~71_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~14  & ((\inst4|g2:0:zbf2|F[7]~71_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~16  = CARRY((\inst4|g2:0:zbf2|F[7]~71_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~14 ))

	.dataa(\inst4|g2:0:zbf2|F[7]~71_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~14 ),
	.combout(\ALU|Add0~15_combout ),
	.cout(\ALU|Add0~16 ));
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'h969F;
defparam \ALU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \ALU|Add1~14 (
// Equation(s):
// \ALU|Add1~14_combout  = (\inst4|g2:0:zbf1|F[7]~71_combout  & ((\ALU|Add0~15_combout  & (\ALU|Add1~13  & VCC)) # (!\ALU|Add0~15_combout  & (!\ALU|Add1~13 )))) # (!\inst4|g2:0:zbf1|F[7]~71_combout  & ((\ALU|Add0~15_combout  & (!\ALU|Add1~13 )) # 
// (!\ALU|Add0~15_combout  & ((\ALU|Add1~13 ) # (GND)))))
// \ALU|Add1~15  = CARRY((\inst4|g2:0:zbf1|F[7]~71_combout  & (!\ALU|Add0~15_combout  & !\ALU|Add1~13 )) # (!\inst4|g2:0:zbf1|F[7]~71_combout  & ((!\ALU|Add1~13 ) # (!\ALU|Add0~15_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[7]~71_combout ),
	.datab(\ALU|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~13 ),
	.combout(\ALU|Add1~14_combout ),
	.cout(\ALU|Add1~15 ));
// synopsys translate_off
defparam \ALU|Add1~14 .lut_mask = 16'h9617;
defparam \ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y19_N1
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [8]));

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[8]~75 (
// Equation(s):
// \inst4|g2:0:zbf1|F[8]~75_combout  = (\inst4|g1:11:regs|dataout [8] & (((\inst4|g1:10:regs|dataout [8])) # (!\inst4|dec_out1|Mux31~2_combout ))) # (!\inst4|g1:11:regs|dataout [8] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [8]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [8]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [8]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[8]~75 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[8]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[8]~feeder_combout  = \tri1[8]~105_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[8]~105_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[8]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N19
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [8]));

// Location: LCFF_X22_Y18_N11
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [8]));

// Location: LCFF_X20_Y18_N27
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [8]));

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[8]~73 (
// Equation(s):
// \inst4|g2:0:zbf1|F[8]~73_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [8] & ((\inst4|g1:3:regs|dataout [8]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [8]) # 
// ((!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|g1:3:regs|dataout [8]),
	.datac(\inst4|g1:8:regs|dataout [8]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[8]~73 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[8]~72 (
// Equation(s):
// \inst4|g2:0:zbf1|F[8]~72_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [8] & \IR|dataout [16])))

	.dataa(\IR|dataout [17]),
	.datab(\inst4|g1:1:regs|dataout [8]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [19]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[8]~72 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[8]~74 (
// Equation(s):
// \inst4|g2:0:zbf1|F[8]~74_combout  = (\inst4|g2:0:zbf1|F[8]~73_combout  & (\inst4|g2:0:zbf1|F[8]~72_combout  & ((\inst4|g1:2:regs|dataout [8]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g1:2:regs|dataout [8]),
	.datac(\inst4|g2:0:zbf1|F[8]~73_combout ),
	.datad(\inst4|g2:0:zbf1|F[8]~72_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[8]~74 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[8]~76 (
// Equation(s):
// \inst4|g2:0:zbf1|F[8]~76_combout  = (\inst4|g2:0:zbf1|F[8]~75_combout  & (\inst4|g2:0:zbf1|F[8]~74_combout  & ((\inst4|g1:9:regs|dataout [8]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [8]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[8]~75_combout ),
	.datad(\inst4|g2:0:zbf1|F[8]~74_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[8]~76 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \ALU|Add1~16 (
// Equation(s):
// \ALU|Add1~16_combout  = ((\ALU|Add0~17_combout  $ (\inst4|g2:0:zbf1|F[8]~76_combout  $ (!\ALU|Add1~15 )))) # (GND)
// \ALU|Add1~17  = CARRY((\ALU|Add0~17_combout  & ((\inst4|g2:0:zbf1|F[8]~76_combout ) # (!\ALU|Add1~15 ))) # (!\ALU|Add0~17_combout  & (\inst4|g2:0:zbf1|F[8]~76_combout  & !\ALU|Add1~15 )))

	.dataa(\ALU|Add0~17_combout ),
	.datab(\inst4|g2:0:zbf1|F[8]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~15 ),
	.combout(\ALU|Add1~16_combout ),
	.cout(\ALU|Add1~17 ));
// synopsys translate_off
defparam \ALU|Add1~16 .lut_mask = 16'h698E;
defparam \ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[8]));
// synopsys translate_off
defparam \IO_IN[8]~I .input_async_reset = "none";
defparam \IO_IN[8]~I .input_power_up = "low";
defparam \IO_IN[8]~I .input_register_mode = "none";
defparam \IO_IN[8]~I .input_sync_reset = "none";
defparam \IO_IN[8]~I .oe_async_reset = "none";
defparam \IO_IN[8]~I .oe_power_up = "low";
defparam \IO_IN[8]~I .oe_register_mode = "none";
defparam \IO_IN[8]~I .oe_sync_reset = "none";
defparam \IO_IN[8]~I .operation_mode = "input";
defparam \IO_IN[8]~I .output_async_reset = "none";
defparam \IO_IN[8]~I .output_power_up = "low";
defparam \IO_IN[8]~I .output_register_mode = "none";
defparam \IO_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \ALU|Add0~19 (
// Equation(s):
// \ALU|Add0~19_combout  = (\ALU|Add0~18  & (\inst4|g2:0:zbf2|F[9]~81_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~18  & ((\inst4|g2:0:zbf2|F[9]~81_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~20  = CARRY((\inst4|g2:0:zbf2|F[9]~81_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~18 ))

	.dataa(\inst4|g2:0:zbf2|F[9]~81_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~18 ),
	.combout(\ALU|Add0~19_combout ),
	.cout(\ALU|Add0~20 ));
// synopsys translate_off
defparam \ALU|Add0~19 .lut_mask = 16'h969F;
defparam \ALU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = (\ALU|Add0~20  & ((\inst4|g2:0:zbf2|F[10]~86_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~20  & (\inst4|g2:0:zbf2|F[10]~86_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~22  = CARRY((!\ALU|Add0~20  & (\inst4|g2:0:zbf2|F[10]~86_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[10]~86_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~20 ),
	.combout(\ALU|Add0~21_combout ),
	.cout(\ALU|Add0~22 ));
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'h6906;
defparam \ALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \ALU|Add1~18 (
// Equation(s):
// \ALU|Add1~18_combout  = (\inst4|g2:0:zbf1|F[9]~81_combout  & ((\ALU|Add0~19_combout  & (\ALU|Add1~17  & VCC)) # (!\ALU|Add0~19_combout  & (!\ALU|Add1~17 )))) # (!\inst4|g2:0:zbf1|F[9]~81_combout  & ((\ALU|Add0~19_combout  & (!\ALU|Add1~17 )) # 
// (!\ALU|Add0~19_combout  & ((\ALU|Add1~17 ) # (GND)))))
// \ALU|Add1~19  = CARRY((\inst4|g2:0:zbf1|F[9]~81_combout  & (!\ALU|Add0~19_combout  & !\ALU|Add1~17 )) # (!\inst4|g2:0:zbf1|F[9]~81_combout  & ((!\ALU|Add1~17 ) # (!\ALU|Add0~19_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[9]~81_combout ),
	.datab(\ALU|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~17 ),
	.combout(\ALU|Add1~18_combout ),
	.cout(\ALU|Add1~19 ));
// synopsys translate_off
defparam \ALU|Add1~18 .lut_mask = 16'h9617;
defparam \ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \ALU|Add1~20 (
// Equation(s):
// \ALU|Add1~20_combout  = ((\inst4|g2:0:zbf1|F[10]~86_combout  $ (\ALU|Add0~21_combout  $ (!\ALU|Add1~19 )))) # (GND)
// \ALU|Add1~21  = CARRY((\inst4|g2:0:zbf1|F[10]~86_combout  & ((\ALU|Add0~21_combout ) # (!\ALU|Add1~19 ))) # (!\inst4|g2:0:zbf1|F[10]~86_combout  & (\ALU|Add0~21_combout  & !\ALU|Add1~19 )))

	.dataa(\inst4|g2:0:zbf1|F[10]~86_combout ),
	.datab(\ALU|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~19 ),
	.combout(\ALU|Add1~20_combout ),
	.cout(\ALU|Add1~21 ));
// synopsys translate_off
defparam \ALU|Add1~20 .lut_mask = 16'h698E;
defparam \ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \tri1[10]~107 (
// Equation(s):
// \tri1[10]~107_combout  = ((\tri1[10]~75_combout  & ((\ALU|Add1~20_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[10]~75_combout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\tri1[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[10]~107 .lut_mask = 16'hBB3B;
defparam \tri1[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N1
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [10]));

// Location: LCFF_X21_Y15_N9
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [10]));

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[10]~84 (
// Equation(s):
// \inst4|g2:0:zbf2|F[10]~84_combout  = (\inst4|dec_out2|Mux31~3_combout  & (\inst4|g1:6:regs|dataout [10] & ((\inst4|g1:7:regs|dataout [10]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|dec_out2|Mux31~3_combout  & (((\inst4|g1:7:regs|dataout [10]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|dec_out2|Mux31~3_combout ),
	.datab(\inst4|g1:6:regs|dataout [10]),
	.datac(\inst4|g1:7:regs|dataout [10]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[10]~84 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf2|F[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N19
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [10]));

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[10]~85 (
// Equation(s):
// \inst4|g2:0:zbf2|F[10]~85_combout  = (\inst4|g1:2:regs|dataout [10] & (((\inst4|g1:5:regs|dataout [10])) # (!\inst4|dec_out2|Mux31~5_combout ))) # (!\inst4|g1:2:regs|dataout [10] & (!\inst4|dec_out2|Mux31~4_combout  & ((\inst4|g1:5:regs|dataout [10]) # 
// (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [10]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [10]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[10]~85 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N27
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [10]));

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[10]~83 (
// Equation(s):
// \inst4|g2:0:zbf2|F[10]~83_combout  = (\inst4|g1:3:regs|dataout [10] & (((\inst4|g1:4:regs|dataout [10])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [10] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [10]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [10]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [10]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[10]~83 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[10]~86 (
// Equation(s):
// \inst4|g2:0:zbf2|F[10]~86_combout  = (\inst4|g2:0:zbf2|F[10]~82_combout  & (\inst4|g2:0:zbf2|F[10]~84_combout  & (\inst4|g2:0:zbf2|F[10]~85_combout  & \inst4|g2:0:zbf2|F[10]~83_combout )))

	.dataa(\inst4|g2:0:zbf2|F[10]~82_combout ),
	.datab(\inst4|g2:0:zbf2|F[10]~84_combout ),
	.datac(\inst4|g2:0:zbf2|F[10]~85_combout ),
	.datad(\inst4|g2:0:zbf2|F[10]~83_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[10]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[10]~86 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[10]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[11]));
// synopsys translate_off
defparam \IO_IN[11]~I .input_async_reset = "none";
defparam \IO_IN[11]~I .input_power_up = "low";
defparam \IO_IN[11]~I .input_register_mode = "none";
defparam \IO_IN[11]~I .input_sync_reset = "none";
defparam \IO_IN[11]~I .oe_async_reset = "none";
defparam \IO_IN[11]~I .oe_power_up = "low";
defparam \IO_IN[11]~I .oe_register_mode = "none";
defparam \IO_IN[11]~I .oe_sync_reset = "none";
defparam \IO_IN[11]~I .operation_mode = "input";
defparam \IO_IN[11]~I .output_async_reset = "none";
defparam \IO_IN[11]~I .output_power_up = "low";
defparam \IO_IN[11]~I .output_register_mode = "none";
defparam \IO_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_combout  = (\ALU|Add0~24  & ((\inst4|g2:0:zbf2|F[12]~96_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~24  & (\inst4|g2:0:zbf2|F[12]~96_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~26  = CARRY((!\ALU|Add0~24  & (\inst4|g2:0:zbf2|F[12]~96_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[12]~96_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~24 ),
	.combout(\ALU|Add0~25_combout ),
	.cout(\ALU|Add0~26 ));
// synopsys translate_off
defparam \ALU|Add0~25 .lut_mask = 16'h6906;
defparam \ALU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y19_N7
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [11]));

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[11]~90 (
// Equation(s):
// \inst4|g2:0:zbf1|F[11]~90_combout  = (\inst4|g1:10:regs|dataout [11] & (((\inst4|g1:11:regs|dataout [11]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [11] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [11]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [11]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [11]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[11]~90 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [11]));

// Location: LCFF_X20_Y18_N13
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [11]));

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[11]~88 (
// Equation(s):
// \inst4|g2:0:zbf1|F[11]~88_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [11] & ((\inst4|g1:3:regs|dataout [11]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & (((\inst4|g1:3:regs|dataout [11])) # 
// (!\inst4|dec_out1|Mux31~1_combout )))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:8:regs|dataout [11]),
	.datad(\inst4|g1:3:regs|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[11]~88 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[11]~89 (
// Equation(s):
// \inst4|g2:0:zbf1|F[11]~89_combout  = (\inst4|g2:0:zbf1|F[11]~87_combout  & (\inst4|g2:0:zbf1|F[11]~88_combout  & ((\inst4|g1:2:regs|dataout [11]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[11]~87_combout ),
	.datab(\inst4|g1:2:regs|dataout [11]),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[11]~88_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[11]~89 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf1|F[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[11]~91 (
// Equation(s):
// \inst4|g2:0:zbf1|F[11]~91_combout  = (\inst4|g2:0:zbf1|F[11]~90_combout  & (\inst4|g2:0:zbf1|F[11]~89_combout  & ((\inst4|g1:9:regs|dataout [11]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [11]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[11]~90_combout ),
	.datad(\inst4|g2:0:zbf1|F[11]~89_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[11]~91 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \ALU|Add1~22 (
// Equation(s):
// \ALU|Add1~22_combout  = (\ALU|Add0~23_combout  & ((\inst4|g2:0:zbf1|F[11]~91_combout  & (\ALU|Add1~21  & VCC)) # (!\inst4|g2:0:zbf1|F[11]~91_combout  & (!\ALU|Add1~21 )))) # (!\ALU|Add0~23_combout  & ((\inst4|g2:0:zbf1|F[11]~91_combout  & (!\ALU|Add1~21 
// )) # (!\inst4|g2:0:zbf1|F[11]~91_combout  & ((\ALU|Add1~21 ) # (GND)))))
// \ALU|Add1~23  = CARRY((\ALU|Add0~23_combout  & (!\inst4|g2:0:zbf1|F[11]~91_combout  & !\ALU|Add1~21 )) # (!\ALU|Add0~23_combout  & ((!\ALU|Add1~21 ) # (!\inst4|g2:0:zbf1|F[11]~91_combout ))))

	.dataa(\ALU|Add0~23_combout ),
	.datab(\inst4|g2:0:zbf1|F[11]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~21 ),
	.combout(\ALU|Add1~22_combout ),
	.cout(\ALU|Add1~23 ));
// synopsys translate_off
defparam \ALU|Add1~22 .lut_mask = 16'h9617;
defparam \ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \ALU|Add1~24 (
// Equation(s):
// \ALU|Add1~24_combout  = ((\inst4|g2:0:zbf1|F[12]~96_combout  $ (\ALU|Add0~25_combout  $ (!\ALU|Add1~23 )))) # (GND)
// \ALU|Add1~25  = CARRY((\inst4|g2:0:zbf1|F[12]~96_combout  & ((\ALU|Add0~25_combout ) # (!\ALU|Add1~23 ))) # (!\inst4|g2:0:zbf1|F[12]~96_combout  & (\ALU|Add0~25_combout  & !\ALU|Add1~23 )))

	.dataa(\inst4|g2:0:zbf1|F[12]~96_combout ),
	.datab(\ALU|Add0~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~23 ),
	.combout(\ALU|Add1~24_combout ),
	.cout(\ALU|Add1~25 ));
// synopsys translate_off
defparam \ALU|Add1~24 .lut_mask = 16'h698E;
defparam \ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[12]));
// synopsys translate_off
defparam \IO_IN[12]~I .input_async_reset = "none";
defparam \IO_IN[12]~I .input_power_up = "low";
defparam \IO_IN[12]~I .input_register_mode = "none";
defparam \IO_IN[12]~I .input_sync_reset = "none";
defparam \IO_IN[12]~I .oe_async_reset = "none";
defparam \IO_IN[12]~I .oe_power_up = "low";
defparam \IO_IN[12]~I .oe_register_mode = "none";
defparam \IO_IN[12]~I .oe_sync_reset = "none";
defparam \IO_IN[12]~I .operation_mode = "input";
defparam \IO_IN[12]~I .output_async_reset = "none";
defparam \IO_IN[12]~I .output_power_up = "low";
defparam \IO_IN[12]~I .output_register_mode = "none";
defparam \IO_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[14]));
// synopsys translate_off
defparam \IO_IN[14]~I .input_async_reset = "none";
defparam \IO_IN[14]~I .input_power_up = "low";
defparam \IO_IN[14]~I .input_register_mode = "none";
defparam \IO_IN[14]~I .input_sync_reset = "none";
defparam \IO_IN[14]~I .oe_async_reset = "none";
defparam \IO_IN[14]~I .oe_power_up = "low";
defparam \IO_IN[14]~I .oe_register_mode = "none";
defparam \IO_IN[14]~I .oe_sync_reset = "none";
defparam \IO_IN[14]~I .operation_mode = "input";
defparam \IO_IN[14]~I .output_async_reset = "none";
defparam \IO_IN[14]~I .output_power_up = "low";
defparam \IO_IN[14]~I .output_register_mode = "none";
defparam \IO_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_combout  = (\ALU|Add0~28  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[14]~106_combout )))) # (!\ALU|Add0~28  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[14]~106_combout  $ (VCC))))
// \ALU|Add0~30  = CARRY((!\ALU|Add0~28  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[14]~106_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[14]~106_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~28 ),
	.combout(\ALU|Add0~29_combout ),
	.cout(\ALU|Add0~30 ));
// synopsys translate_off
defparam \ALU|Add0~29 .lut_mask = 16'h6906;
defparam \ALU|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \ALU|Add0~31 (
// Equation(s):
// \ALU|Add0~31_combout  = (\ALU|Add0~30  & (\IR|dataout [26] $ ((!\inst4|g2:0:zbf2|F[15]~111_combout )))) # (!\ALU|Add0~30  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[15]~111_combout )) # (GND)))
// \ALU|Add0~32  = CARRY((\IR|dataout [26] $ (!\inst4|g2:0:zbf2|F[15]~111_combout )) # (!\ALU|Add0~30 ))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[15]~111_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~30 ),
	.combout(\ALU|Add0~31_combout ),
	.cout(\ALU|Add0~32 ));
// synopsys translate_off
defparam \ALU|Add0~31 .lut_mask = 16'h969F;
defparam \ALU|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N13
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [13]));

// Location: LCFF_X23_Y15_N27
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [13]));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[13]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[13]~feeder_combout  = \tri1[13]~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[13]~110_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[13]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [13]));

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[13]~98 (
// Equation(s):
// \inst4|g2:0:zbf1|F[13]~98_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [13] & ((\inst4|g1:8:regs|dataout [13]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [13])) # 
// (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [13]),
	.datad(\inst4|g1:3:regs|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[13]~98 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [13]));

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[13]~97 (
// Equation(s):
// \inst4|g2:0:zbf1|F[13]~97_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [13])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [16]),
	.datac(\inst4|g1:1:regs|dataout [13]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[13]~97 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[13]~99 (
// Equation(s):
// \inst4|g2:0:zbf1|F[13]~99_combout  = (\inst4|g2:0:zbf1|F[13]~98_combout  & (\inst4|g2:0:zbf1|F[13]~97_combout  & ((\inst4|g1:2:regs|dataout [13]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g1:2:regs|dataout [13]),
	.datac(\inst4|g2:0:zbf1|F[13]~98_combout ),
	.datad(\inst4|g2:0:zbf1|F[13]~97_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[13]~99 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N27
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [13]));

// Location: LCFF_X20_Y19_N27
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [13]));

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[13]~100 (
// Equation(s):
// \inst4|g2:0:zbf1|F[13]~100_combout  = (\inst4|g1:10:regs|dataout [13] & (((\inst4|g1:11:regs|dataout [13]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [13] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [13]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [13]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [13]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[13]~100 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[13]~101 (
// Equation(s):
// \inst4|g2:0:zbf1|F[13]~101_combout  = (\inst4|g2:0:zbf1|F[13]~99_combout  & (\inst4|g2:0:zbf1|F[13]~100_combout  & ((\inst4|g1:9:regs|dataout [13]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[13]~99_combout ),
	.datac(\inst4|g1:9:regs|dataout [13]),
	.datad(\inst4|g2:0:zbf1|F[13]~100_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[13]~101 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \ALU|Add1~26 (
// Equation(s):
// \ALU|Add1~26_combout  = (\ALU|Add0~27_combout  & ((\inst4|g2:0:zbf1|F[13]~101_combout  & (\ALU|Add1~25  & VCC)) # (!\inst4|g2:0:zbf1|F[13]~101_combout  & (!\ALU|Add1~25 )))) # (!\ALU|Add0~27_combout  & ((\inst4|g2:0:zbf1|F[13]~101_combout  & 
// (!\ALU|Add1~25 )) # (!\inst4|g2:0:zbf1|F[13]~101_combout  & ((\ALU|Add1~25 ) # (GND)))))
// \ALU|Add1~27  = CARRY((\ALU|Add0~27_combout  & (!\inst4|g2:0:zbf1|F[13]~101_combout  & !\ALU|Add1~25 )) # (!\ALU|Add0~27_combout  & ((!\ALU|Add1~25 ) # (!\inst4|g2:0:zbf1|F[13]~101_combout ))))

	.dataa(\ALU|Add0~27_combout ),
	.datab(\inst4|g2:0:zbf1|F[13]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~25 ),
	.combout(\ALU|Add1~26_combout ),
	.cout(\ALU|Add1~27 ));
// synopsys translate_off
defparam \ALU|Add1~26 .lut_mask = 16'h9617;
defparam \ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \ALU|Add1~28 (
// Equation(s):
// \ALU|Add1~28_combout  = ((\inst4|g2:0:zbf1|F[14]~106_combout  $ (\ALU|Add0~29_combout  $ (!\ALU|Add1~27 )))) # (GND)
// \ALU|Add1~29  = CARRY((\inst4|g2:0:zbf1|F[14]~106_combout  & ((\ALU|Add0~29_combout ) # (!\ALU|Add1~27 ))) # (!\inst4|g2:0:zbf1|F[14]~106_combout  & (\ALU|Add0~29_combout  & !\ALU|Add1~27 )))

	.dataa(\inst4|g2:0:zbf1|F[14]~106_combout ),
	.datab(\ALU|Add0~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~27 ),
	.combout(\ALU|Add1~28_combout ),
	.cout(\ALU|Add1~29 ));
// synopsys translate_off
defparam \ALU|Add1~28 .lut_mask = 16'h698E;
defparam \ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \ALU|Add1~30 (
// Equation(s):
// \ALU|Add1~30_combout  = (\inst4|g2:0:zbf1|F[15]~111_combout  & ((\ALU|Add0~31_combout  & (\ALU|Add1~29  & VCC)) # (!\ALU|Add0~31_combout  & (!\ALU|Add1~29 )))) # (!\inst4|g2:0:zbf1|F[15]~111_combout  & ((\ALU|Add0~31_combout  & (!\ALU|Add1~29 )) # 
// (!\ALU|Add0~31_combout  & ((\ALU|Add1~29 ) # (GND)))))
// \ALU|Add1~31  = CARRY((\inst4|g2:0:zbf1|F[15]~111_combout  & (!\ALU|Add0~31_combout  & !\ALU|Add1~29 )) # (!\inst4|g2:0:zbf1|F[15]~111_combout  & ((!\ALU|Add1~29 ) # (!\ALU|Add0~31_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[15]~111_combout ),
	.datab(\ALU|Add0~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~29 ),
	.combout(\ALU|Add1~30_combout ),
	.cout(\ALU|Add1~31 ));
// synopsys translate_off
defparam \ALU|Add1~30 .lut_mask = 16'h9617;
defparam \ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[15]));
// synopsys translate_off
defparam \IO_IN[15]~I .input_async_reset = "none";
defparam \IO_IN[15]~I .input_power_up = "low";
defparam \IO_IN[15]~I .input_register_mode = "none";
defparam \IO_IN[15]~I .input_sync_reset = "none";
defparam \IO_IN[15]~I .oe_async_reset = "none";
defparam \IO_IN[15]~I .oe_power_up = "low";
defparam \IO_IN[15]~I .oe_register_mode = "none";
defparam \IO_IN[15]~I .oe_sync_reset = "none";
defparam \IO_IN[15]~I .operation_mode = "input";
defparam \IO_IN[15]~I .output_async_reset = "none";
defparam \IO_IN[15]~I .output_power_up = "low";
defparam \IO_IN[15]~I .output_register_mode = "none";
defparam \IO_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y16_N29
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [16]));

// Location: LCFF_X18_Y17_N19
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [16]));

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[16]~112 (
// Equation(s):
// \inst4|g2:0:zbf2|F[16]~112_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [16] & \IR|dataout [11])))

	.dataa(\IR|dataout [13]),
	.datab(\inst4|g1:1:regs|dataout [16]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[16]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[16]~112 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[16]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [16]));

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [16]));

// Location: LCFF_X22_Y16_N1
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [16]));

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[16]~113 (
// Equation(s):
// \inst4|g2:0:zbf2|F[16]~113_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [16] & ((\inst4|g1:3:regs|dataout [16]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [16]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [16]),
	.datac(\inst4|g1:4:regs|dataout [16]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[16]~113 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[16]~114 (
// Equation(s):
// \inst4|g2:0:zbf2|F[16]~114_combout  = (\inst4|g2:0:zbf2|F[16]~112_combout  & (\inst4|g2:0:zbf2|F[16]~113_combout  & ((\inst4|g1:2:regs|dataout [16]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf2|F[16]~112_combout ),
	.datac(\inst4|g1:2:regs|dataout [16]),
	.datad(\inst4|g2:0:zbf2|F[16]~113_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[16]~114 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[16]~116 (
// Equation(s):
// \inst4|g2:0:zbf2|F[16]~116_combout  = (\inst4|g2:0:zbf2|F[16]~115_combout  & (\inst4|g2:0:zbf2|F[16]~114_combout  & ((\inst4|g1:5:regs|dataout [16]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[16]~115_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [16]),
	.datad(\inst4|g2:0:zbf2|F[16]~114_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[16]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[16]~116 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[16]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N17
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [17]));

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [17]));

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[17]~120 (
// Equation(s):
// \inst4|g2:0:zbf2|F[17]~120_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [17] & ((\inst4|g1:6:regs|dataout [17]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [17])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [17]),
	.datad(\inst4|g1:7:regs|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[17]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[17]~120 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[17]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [17]));

// Location: LCFF_X18_Y17_N7
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [17]));

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[17]~117 (
// Equation(s):
// \inst4|g2:0:zbf2|F[17]~117_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [17] & \IR|dataout [11])))

	.dataa(\IR|dataout [13]),
	.datab(\inst4|g1:1:regs|dataout [17]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[17]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[17]~117 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[17]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[17]~119 (
// Equation(s):
// \inst4|g2:0:zbf2|F[17]~119_combout  = (\inst4|g2:0:zbf2|F[17]~118_combout  & (\inst4|g2:0:zbf2|F[17]~117_combout  & ((\inst4|g1:2:regs|dataout [17]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[17]~118_combout ),
	.datab(\inst4|g2:0:zbf2|F[17]~117_combout ),
	.datac(\inst4|g1:2:regs|dataout [17]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[17]~119 .lut_mask = 16'h8088;
defparam \inst4|g2:0:zbf2|F[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[17]~121 (
// Equation(s):
// \inst4|g2:0:zbf2|F[17]~121_combout  = (\inst4|g2:0:zbf2|F[17]~120_combout  & (\inst4|g2:0:zbf2|F[17]~119_combout  & ((\inst4|g1:5:regs|dataout [17]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[17]~120_combout ),
	.datac(\inst4|g1:5:regs|dataout [17]),
	.datad(\inst4|g2:0:zbf2|F[17]~119_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[17]~121 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneii_lcell_comb \tri1[15]~65 (
// Equation(s):
// \tri1[15]~65_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [15] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a15 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a15 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [15]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\tri1[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[15]~65 .lut_mask = 16'hDD0D;
defparam \tri1[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \tri1[15]~112 (
// Equation(s):
// \tri1[15]~112_combout  = ((\tri1[15]~65_combout  & ((\ALU|Add1~30_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~30_combout ),
	.datad(\tri1[15]~65_combout ),
	.cin(gnd),
	.combout(\tri1[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[15]~112 .lut_mask = 16'hF755;
defparam \tri1[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [15]));

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[15]~110 (
// Equation(s):
// \inst4|g2:0:zbf2|F[15]~110_combout  = (\inst4|g1:6:regs|dataout [15] & (((\inst4|g1:7:regs|dataout [15])) # (!\inst4|dec_out2|Mux31~2_combout ))) # (!\inst4|g1:6:regs|dataout [15] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [15]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [15]),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:7:regs|dataout [15]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[15]~110 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N9
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [15]));

// Location: LCFF_X18_Y17_N25
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [15]));

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[15]~107 (
// Equation(s):
// \inst4|g2:0:zbf2|F[15]~107_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [15] & \IR|dataout [11])))

	.dataa(\IR|dataout [13]),
	.datab(\inst4|g1:1:regs|dataout [15]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[15]~107 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [15]));

// Location: LCFF_X22_Y16_N3
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [15]));

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[15]~108 (
// Equation(s):
// \inst4|g2:0:zbf2|F[15]~108_combout  = (\inst4|g1:3:regs|dataout [15] & (((\inst4|g1:4:regs|dataout [15])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [15] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [15]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [15]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [15]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[15]~108 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[15]~109 (
// Equation(s):
// \inst4|g2:0:zbf2|F[15]~109_combout  = (\inst4|g2:0:zbf2|F[15]~107_combout  & (\inst4|g2:0:zbf2|F[15]~108_combout  & ((\inst4|g1:2:regs|dataout [15]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf2|F[15]~107_combout ),
	.datac(\inst4|g1:2:regs|dataout [15]),
	.datad(\inst4|g2:0:zbf2|F[15]~108_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[15]~109 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[15]~111 (
// Equation(s):
// \inst4|g2:0:zbf2|F[15]~111_combout  = (\inst4|g2:0:zbf2|F[15]~110_combout  & (\inst4|g2:0:zbf2|F[15]~109_combout  & ((\inst4|g1:5:regs|dataout [15]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[15]~110_combout ),
	.datac(\inst4|g1:5:regs|dataout [15]),
	.datad(\inst4|g2:0:zbf2|F[15]~109_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[15]~111 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneii_lcell_comb \tri1[14]~67 (
// Equation(s):
// \tri1[14]~67_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a14  & ((\IO_IN~combout [14]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & ((\IO_IN~combout [14]) # ((!\UC|IO_2_Reg~regout ))))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\IO_IN~combout [14]),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[14]~67 .lut_mask = 16'hC4F5;
defparam \tri1[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \tri1[14]~111 (
// Equation(s):
// \tri1[14]~111_combout  = ((\tri1[14]~67_combout  & ((\ALU|Add1~28_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[14]~67_combout ),
	.datad(\ALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\tri1[14]~111_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[14]~111 .lut_mask = 16'hF575;
defparam \tri1[14]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [14]));

// Location: LCFF_X22_Y16_N25
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [14]));

// Location: LCFF_X22_Y16_N27
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [14]));

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[14]~103 (
// Equation(s):
// \inst4|g2:0:zbf2|F[14]~103_combout  = (\inst4|g1:3:regs|dataout [14] & (((\inst4|g1:4:regs|dataout [14])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [14] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [14]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [14]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [14]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[14]~103 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[14]~104 (
// Equation(s):
// \inst4|g2:0:zbf2|F[14]~104_combout  = (\inst4|g2:0:zbf2|F[14]~102_combout  & (\inst4|g2:0:zbf2|F[14]~103_combout  & ((\inst4|g1:2:regs|dataout [14]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[14]~102_combout ),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g1:2:regs|dataout [14]),
	.datad(\inst4|g2:0:zbf2|F[14]~103_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[14]~104 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[14]~106 (
// Equation(s):
// \inst4|g2:0:zbf2|F[14]~106_combout  = (\inst4|g2:0:zbf2|F[14]~105_combout  & (\inst4|g2:0:zbf2|F[14]~104_combout  & ((\inst4|g1:5:regs|dataout [14]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[14]~105_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [14]),
	.datad(\inst4|g2:0:zbf2|F[14]~104_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[14]~106 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[13]));
// synopsys translate_off
defparam \IO_IN[13]~I .input_async_reset = "none";
defparam \IO_IN[13]~I .input_power_up = "low";
defparam \IO_IN[13]~I .input_register_mode = "none";
defparam \IO_IN[13]~I .input_sync_reset = "none";
defparam \IO_IN[13]~I .oe_async_reset = "none";
defparam \IO_IN[13]~I .oe_power_up = "low";
defparam \IO_IN[13]~I .oe_register_mode = "none";
defparam \IO_IN[13]~I .oe_sync_reset = "none";
defparam \IO_IN[13]~I .operation_mode = "input";
defparam \IO_IN[13]~I .output_async_reset = "none";
defparam \IO_IN[13]~I .output_power_up = "low";
defparam \IO_IN[13]~I .output_register_mode = "none";
defparam \IO_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \tri1[13]~69 (
// Equation(s):
// \tri1[13]~69_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a13  & ((\IO_IN~combout [13]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & (((\IO_IN~combout [13])) # (!\UC|IO_2_Reg~regout )))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\IO_IN~combout [13]),
	.cin(gnd),
	.combout(\tri1[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[13]~69 .lut_mask = 16'hF531;
defparam \tri1[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \tri1[13]~110 (
// Equation(s):
// \tri1[13]~110_combout  = ((\tri1[13]~69_combout  & ((\ALU|Add1~26_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[13]~69_combout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~26_combout ),
	.cin(gnd),
	.combout(\tri1[13]~110_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[13]~110 .lut_mask = 16'hCF4F;
defparam \tri1[13]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [13]));

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[13]~97 (
// Equation(s):
// \inst4|g2:0:zbf2|F[13]~97_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [13])))

	.dataa(\IR|dataout [13]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\inst4|g1:1:regs|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[13]~97 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf2|F[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N7
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[13]~110_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [13]));

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[13]~98 (
// Equation(s):
// \inst4|g2:0:zbf2|F[13]~98_combout  = (\inst4|g1:3:regs|dataout [13] & (((\inst4|g1:4:regs|dataout [13])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [13] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [13]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [13]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [13]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[13]~98 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[13]~99 (
// Equation(s):
// \inst4|g2:0:zbf2|F[13]~99_combout  = (\inst4|g2:0:zbf2|F[13]~97_combout  & (\inst4|g2:0:zbf2|F[13]~98_combout  & ((\inst4|g1:2:regs|dataout [13]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf2|F[13]~97_combout ),
	.datac(\inst4|g1:2:regs|dataout [13]),
	.datad(\inst4|g2:0:zbf2|F[13]~98_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[13]~99 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[13]~101 (
// Equation(s):
// \inst4|g2:0:zbf2|F[13]~101_combout  = (\inst4|g2:0:zbf2|F[13]~100_combout  & (\inst4|g2:0:zbf2|F[13]~99_combout  & ((\inst4|g1:5:regs|dataout [13]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[13]~100_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [13]),
	.datad(\inst4|g2:0:zbf2|F[13]~99_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[13]~101 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneii_lcell_comb \tri1[12]~71 (
// Equation(s):
// \tri1[12]~71_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [12] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a12 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a12 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [12]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\tri1[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[12]~71 .lut_mask = 16'hDD0D;
defparam \tri1[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \tri1[12]~109 (
// Equation(s):
// \tri1[12]~109_combout  = ((\tri1[12]~71_combout  & ((\ALU|Add1~24_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~24_combout ),
	.datad(\tri1[12]~71_combout ),
	.cin(gnd),
	.combout(\tri1[12]~109_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[12]~109 .lut_mask = 16'hF755;
defparam \tri1[12]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [12]));

// Location: LCFF_X23_Y17_N17
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [12]));

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[12]~92 (
// Equation(s):
// \inst4|g2:0:zbf2|F[12]~92_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [12])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [12]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[12]~92 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[12]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[12]~feeder_combout  = \tri1[12]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[12]~109_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N1
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [12]));

// Location: LCFF_X22_Y16_N9
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [12]));

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[12]~93 (
// Equation(s):
// \inst4|g2:0:zbf2|F[12]~93_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [12] & ((\inst4|g1:3:regs|dataout [12]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [12]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [12]),
	.datac(\inst4|g1:4:regs|dataout [12]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[12]~93 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[12]~94 (
// Equation(s):
// \inst4|g2:0:zbf2|F[12]~94_combout  = (\inst4|g2:0:zbf2|F[12]~92_combout  & (\inst4|g2:0:zbf2|F[12]~93_combout  & ((\inst4|g1:2:regs|dataout [12]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [12]),
	.datab(\inst4|g2:0:zbf2|F[12]~92_combout ),
	.datac(\inst4|g2:0:zbf2|F[12]~93_combout ),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[12]~94 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf2|F[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[12]~96 (
// Equation(s):
// \inst4|g2:0:zbf2|F[12]~96_combout  = (\inst4|g2:0:zbf2|F[12]~95_combout  & (\inst4|g2:0:zbf2|F[12]~94_combout  & ((\inst4|g1:5:regs|dataout [12]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[12]~95_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [12]),
	.datad(\inst4|g2:0:zbf2|F[12]~94_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[12]~96 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneii_lcell_comb \tri1[11]~73 (
// Equation(s):
// \tri1[11]~73_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [11] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a11 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a11 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [11]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\tri1[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[11]~73 .lut_mask = 16'hDD0D;
defparam \tri1[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \tri1[11]~108 (
// Equation(s):
// \tri1[11]~108_combout  = ((\tri1[11]~73_combout  & ((\ALU|Add1~22_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[11]~73_combout ),
	.datad(\ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\tri1[11]~108_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[11]~108 .lut_mask = 16'hF373;
defparam \tri1[11]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N5
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [11]));

// Location: LCFF_X22_Y18_N15
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [11]));

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[11]~88 (
// Equation(s):
// \inst4|g2:0:zbf2|F[11]~88_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [11] & ((\inst4|g1:3:regs|dataout [11]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [11]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [11]),
	.datac(\inst4|g1:4:regs|dataout [11]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[11]~88 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N25
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [11]));

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[11]~90 (
// Equation(s):
// \inst4|g2:0:zbf2|F[11]~90_combout  = (\inst4|dec_out2|Mux31~4_combout  & (\inst4|g1:2:regs|dataout [11] & ((\inst4|g1:5:regs|dataout [11]) # (!\inst4|dec_out2|Mux31~5_combout )))) # (!\inst4|dec_out2|Mux31~4_combout  & (((\inst4|g1:5:regs|dataout [11])) # 
// (!\inst4|dec_out2|Mux31~5_combout )))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [11]),
	.datad(\inst4|g1:2:regs|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[11]~90 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [11]));

// Location: LCFF_X23_Y18_N7
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[11]~108_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [11]));

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[11]~89 (
// Equation(s):
// \inst4|g2:0:zbf2|F[11]~89_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [11] & ((\inst4|g1:6:regs|dataout [11]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [11])) # 
// (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [11]),
	.datad(\inst4|g1:7:regs|dataout [11]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[11]~89 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[11]~91 (
// Equation(s):
// \inst4|g2:0:zbf2|F[11]~91_combout  = (\inst4|g2:0:zbf2|F[11]~87_combout  & (\inst4|g2:0:zbf2|F[11]~88_combout  & (\inst4|g2:0:zbf2|F[11]~90_combout  & \inst4|g2:0:zbf2|F[11]~89_combout )))

	.dataa(\inst4|g2:0:zbf2|F[11]~87_combout ),
	.datab(\inst4|g2:0:zbf2|F[11]~88_combout ),
	.datac(\inst4|g2:0:zbf2|F[11]~90_combout ),
	.datad(\inst4|g2:0:zbf2|F[11]~89_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[11]~91 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[9]));
// synopsys translate_off
defparam \IO_IN[9]~I .input_async_reset = "none";
defparam \IO_IN[9]~I .input_power_up = "low";
defparam \IO_IN[9]~I .input_register_mode = "none";
defparam \IO_IN[9]~I .input_sync_reset = "none";
defparam \IO_IN[9]~I .oe_async_reset = "none";
defparam \IO_IN[9]~I .oe_power_up = "low";
defparam \IO_IN[9]~I .oe_register_mode = "none";
defparam \IO_IN[9]~I .oe_sync_reset = "none";
defparam \IO_IN[9]~I .operation_mode = "input";
defparam \IO_IN[9]~I .output_async_reset = "none";
defparam \IO_IN[9]~I .output_power_up = "low";
defparam \IO_IN[9]~I .output_register_mode = "none";
defparam \IO_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \tri1[9]~77 (
// Equation(s):
// \tri1[9]~77_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a9  & ((\IO_IN~combout [9]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & (((\IO_IN~combout [9]) # (!\UC|IO_2_Reg~regout ))))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\IO_IN~combout [9]),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[9]~77 .lut_mask = 16'hD0DD;
defparam \tri1[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \tri1[9]~106 (
// Equation(s):
// \tri1[9]~106_combout  = ((\tri1[9]~77_combout  & ((\ALU|Add1~18_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[9]~77_combout ),
	.datad(\ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\tri1[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[9]~106 .lut_mask = 16'hF373;
defparam \tri1[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [9]));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[9]~80 (
// Equation(s):
// \inst4|g2:0:zbf2|F[9]~80_combout  = (\inst4|g1:2:regs|dataout [9] & (((\inst4|g1:5:regs|dataout [9])) # (!\inst4|dec_out2|Mux31~5_combout ))) # (!\inst4|g1:2:regs|dataout [9] & (!\inst4|dec_out2|Mux31~4_combout  & ((\inst4|g1:5:regs|dataout [9]) # 
// (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [9]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [9]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[9]~80 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [9]));

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[9]~78 (
// Equation(s):
// \inst4|g2:0:zbf2|F[9]~78_combout  = (\inst4|g1:3:regs|dataout [9] & (((\inst4|g1:4:regs|dataout [9])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [9] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [9]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [9]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [9]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[9]~78 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N23
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [9]));

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[9]~79 (
// Equation(s):
// \inst4|g2:0:zbf2|F[9]~79_combout  = (\inst4|g1:6:regs|dataout [9] & (((\inst4|g1:7:regs|dataout [9]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|g1:6:regs|dataout [9] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [9]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [9]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [9]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[9]~79 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[9]~81 (
// Equation(s):
// \inst4|g2:0:zbf2|F[9]~81_combout  = (\inst4|g2:0:zbf2|F[9]~77_combout  & (\inst4|g2:0:zbf2|F[9]~80_combout  & (\inst4|g2:0:zbf2|F[9]~78_combout  & \inst4|g2:0:zbf2|F[9]~79_combout )))

	.dataa(\inst4|g2:0:zbf2|F[9]~77_combout ),
	.datab(\inst4|g2:0:zbf2|F[9]~80_combout ),
	.datac(\inst4|g2:0:zbf2|F[9]~78_combout ),
	.datad(\inst4|g2:0:zbf2|F[9]~79_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[9]~81 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneii_lcell_comb \tri1[8]~79 (
// Equation(s):
// \tri1[8]~79_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [8] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a8 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a8 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [8]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\tri1[8]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[8]~79 .lut_mask = 16'hDD0D;
defparam \tri1[8]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \tri1[8]~105 (
// Equation(s):
// \tri1[8]~105_combout  = ((\tri1[8]~79_combout  & ((\ALU|Add1~16_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\ALU|Add1~16_combout ),
	.datad(\tri1[8]~79_combout ),
	.cin(gnd),
	.combout(\tri1[8]~105_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[8]~105 .lut_mask = 16'hF733;
defparam \tri1[8]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [8]));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[8]~72 (
// Equation(s):
// \inst4|g2:0:zbf2|F[8]~72_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [8])))

	.dataa(\IR|dataout [12]),
	.datab(\IR|dataout [11]),
	.datac(\inst4|g1:1:regs|dataout [8]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[8]~72 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N17
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [8]));

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[8]~73 (
// Equation(s):
// \inst4|g2:0:zbf2|F[8]~73_combout  = (\inst4|g1:3:regs|dataout [8] & (((\inst4|g1:4:regs|dataout [8])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [8] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [8]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [8]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [8]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[8]~73 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[8]~105_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [8]));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[8]~75 (
// Equation(s):
// \inst4|g2:0:zbf2|F[8]~75_combout  = (\inst4|dec_out2|Mux31~4_combout  & (\inst4|g1:2:regs|dataout [8] & ((\inst4|g1:5:regs|dataout [8]) # (!\inst4|dec_out2|Mux31~5_combout )))) # (!\inst4|dec_out2|Mux31~4_combout  & (((\inst4|g1:5:regs|dataout [8])) # 
// (!\inst4|dec_out2|Mux31~5_combout )))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [8]),
	.datad(\inst4|g1:2:regs|dataout [8]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[8]~75 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[8]~76 (
// Equation(s):
// \inst4|g2:0:zbf2|F[8]~76_combout  = (\inst4|g2:0:zbf2|F[8]~74_combout  & (\inst4|g2:0:zbf2|F[8]~72_combout  & (\inst4|g2:0:zbf2|F[8]~73_combout  & \inst4|g2:0:zbf2|F[8]~75_combout )))

	.dataa(\inst4|g2:0:zbf2|F[8]~74_combout ),
	.datab(\inst4|g2:0:zbf2|F[8]~72_combout ),
	.datac(\inst4|g2:0:zbf2|F[8]~73_combout ),
	.datad(\inst4|g2:0:zbf2|F[8]~75_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[8]~76 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \tri1[7]~81 (
// Equation(s):
// \tri1[7]~81_combout  = (\IO_IN~combout [7] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a7 ) # (!\UC|DM_Rd~regout )))) # (!\IO_IN~combout [7] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a7 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\IO_IN~combout [7]),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\UC|DM_Rd~regout ),
	.cin(gnd),
	.combout(\tri1[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[7]~81 .lut_mask = 16'hB0BB;
defparam \tri1[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \tri1[7]~104 (
// Equation(s):
// \tri1[7]~104_combout  = ((\tri1[7]~81_combout  & ((\ALU|Add1~14_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~14_combout ),
	.datad(\tri1[7]~81_combout ),
	.cin(gnd),
	.combout(\tri1[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[7]~104 .lut_mask = 16'hF755;
defparam \tri1[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N23
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [7]));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[7]~67 (
// Equation(s):
// \inst4|g2:0:zbf2|F[7]~67_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [7])))

	.dataa(\IR|dataout [12]),
	.datab(\IR|dataout [11]),
	.datac(\inst4|g1:1:regs|dataout [7]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[7]~67 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N29
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [7]));

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[7]~68 (
// Equation(s):
// \inst4|g2:0:zbf2|F[7]~68_combout  = (\inst4|g1:3:regs|dataout [7] & (((\inst4|g1:4:regs|dataout [7])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [7] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [7]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [7]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [7]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[7]~68 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N19
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [7]));

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[7]~69 (
// Equation(s):
// \inst4|g2:0:zbf2|F[7]~69_combout  = (\inst4|g1:6:regs|dataout [7] & (((\inst4|g1:7:regs|dataout [7]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|g1:6:regs|dataout [7] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [7]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [7]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [7]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[7]~69 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[7]~71 (
// Equation(s):
// \inst4|g2:0:zbf2|F[7]~71_combout  = (\inst4|g2:0:zbf2|F[7]~70_combout  & (\inst4|g2:0:zbf2|F[7]~67_combout  & (\inst4|g2:0:zbf2|F[7]~68_combout  & \inst4|g2:0:zbf2|F[7]~69_combout )))

	.dataa(\inst4|g2:0:zbf2|F[7]~70_combout ),
	.datab(\inst4|g2:0:zbf2|F[7]~67_combout ),
	.datac(\inst4|g2:0:zbf2|F[7]~68_combout ),
	.datad(\inst4|g2:0:zbf2|F[7]~69_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[7]~71 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \tri1[6]~83 (
// Equation(s):
// \tri1[6]~83_combout  = (\IO_IN~combout [6] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a6 )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [6] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a6 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\IO_IN~combout [6]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[6]~83 .lut_mask = 16'hA2F3;
defparam \tri1[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \tri1[6]~103 (
// Equation(s):
// \tri1[6]~103_combout  = ((\tri1[6]~83_combout  & ((\ALU|Add1~12_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~12_combout ),
	.datad(\tri1[6]~83_combout ),
	.cin(gnd),
	.combout(\tri1[6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[6]~103 .lut_mask = 16'hF755;
defparam \tri1[6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [6]));

// Location: LCFF_X20_Y17_N17
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [6]));

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[6]~64 (
// Equation(s):
// \inst4|g2:0:zbf2|F[6]~64_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [6] & ((\inst4|g1:6:regs|dataout [6]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [6])) # 
// (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:6:regs|dataout [6]),
	.datad(\inst4|g1:7:regs|dataout [6]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[6]~64 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf2|F[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [6]));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[6]~62 (
// Equation(s):
// \inst4|g2:0:zbf2|F[6]~62_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [6])))

	.dataa(\IR|dataout [12]),
	.datab(\IR|dataout [11]),
	.datac(\inst4|g1:1:regs|dataout [6]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[6]~62 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf2|F[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N21
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [6]));

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[6]~63 (
// Equation(s):
// \inst4|g2:0:zbf2|F[6]~63_combout  = (\inst4|g1:3:regs|dataout [6] & (((\inst4|g1:4:regs|dataout [6])) # (!\inst4|dec_out2|Mux31~1_combout ))) # (!\inst4|g1:3:regs|dataout [6] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [6]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [6]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:4:regs|dataout [6]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[6]~63 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[6]~66 (
// Equation(s):
// \inst4|g2:0:zbf2|F[6]~66_combout  = (\inst4|g2:0:zbf2|F[6]~65_combout  & (\inst4|g2:0:zbf2|F[6]~64_combout  & (\inst4|g2:0:zbf2|F[6]~62_combout  & \inst4|g2:0:zbf2|F[6]~63_combout )))

	.dataa(\inst4|g2:0:zbf2|F[6]~65_combout ),
	.datab(\inst4|g2:0:zbf2|F[6]~64_combout ),
	.datac(\inst4|g2:0:zbf2|F[6]~62_combout ),
	.datad(\inst4|g2:0:zbf2|F[6]~63_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[6]~66 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf2|F[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneii_lcell_comb \tri1[4]~87 (
// Equation(s):
// \tri1[4]~87_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [4] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a4 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a4 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [4]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\tri1[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[4]~87 .lut_mask = 16'hDD0D;
defparam \tri1[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \tri1[4]~101 (
// Equation(s):
// \tri1[4]~101_combout  = ((\tri1[4]~87_combout  & ((\ALU|Add1~8_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[4]~87_combout ),
	.datad(\ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\tri1[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[4]~101 .lut_mask = 16'hF373;
defparam \tri1[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N23
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [4]));

// Location: LCFF_X22_Y18_N25
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [4]));

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[4]~52 (
// Equation(s):
// \inst4|g2:0:zbf2|F[4]~52_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [4] & ((\inst4|g1:3:regs|dataout [4]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [4]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [4]),
	.datac(\inst4|g1:4:regs|dataout [4]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[4]~52 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N29
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [4]));

// Location: LCFF_X21_Y17_N3
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[4]~101_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [4]));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[4]~53 (
// Equation(s):
// \inst4|g2:0:zbf2|F[4]~53_combout  = (\inst4|g1:6:regs|dataout [4] & (((\inst4|g1:7:regs|dataout [4])) # (!\inst4|dec_out2|Mux31~2_combout ))) # (!\inst4|g1:6:regs|dataout [4] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [4]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [4]),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:7:regs|dataout [4]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[4]~53 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf2|F[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[4]~54 (
// Equation(s):
// \inst4|g2:0:zbf2|F[4]~54_combout  = (\inst4|g2:0:zbf2|F[4]~53_combout  & ((\inst4|g1:2:regs|dataout [4]) # (!\inst4|dec_out2|Mux31~4_combout )))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(vcc),
	.datac(\inst4|g1:2:regs|dataout [4]),
	.datad(\inst4|g2:0:zbf2|F[4]~53_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[4]~54 .lut_mask = 16'hF500;
defparam \inst4|g2:0:zbf2|F[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[4]~56 (
// Equation(s):
// \inst4|g2:0:zbf2|F[4]~56_combout  = (\inst4|g2:0:zbf2|F[4]~52_combout  & (\inst4|g2:0:zbf2|F[4]~54_combout  & ((\inst4|g2:0:zbf2|F[4]~55_combout ) # (\IR|dataout [12]))))

	.dataa(\inst4|g2:0:zbf2|F[4]~55_combout ),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g2:0:zbf2|F[4]~52_combout ),
	.datad(\inst4|g2:0:zbf2|F[4]~54_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[4]~56 .lut_mask = 16'hE000;
defparam \inst4|g2:0:zbf2|F[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \tri1[3]~89 (
// Equation(s):
// \tri1[3]~89_combout  = (\IO_IN~combout [3] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a3 )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [3] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a3 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\IO_IN~combout [3]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[3]~89 .lut_mask = 16'hA2F3;
defparam \tri1[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \tri1[3]~100 (
// Equation(s):
// \tri1[3]~100_combout  = ((\tri1[3]~89_combout  & ((\ALU|Add1~6_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[3]~89_combout ),
	.datad(\ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\tri1[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[3]~100 .lut_mask = 16'hF373;
defparam \tri1[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N11
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [3]));

// Location: LCFF_X18_Y19_N19
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [3]));

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[3]~100_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [3]));

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[3]~50 (
// Equation(s):
// \inst4|g2:0:zbf1|F[3]~50_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [3] & ((\inst4|g1:11:regs|dataout [3]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & (((\inst4|g1:11:regs|dataout [3])) # 
// (!\inst4|dec_out1|Mux31~3_combout )))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:11:regs|dataout [3]),
	.datad(\inst4|g1:10:regs|dataout [3]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[3]~50 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[3]~51 (
// Equation(s):
// \inst4|g2:0:zbf1|F[3]~51_combout  = (\inst4|g2:0:zbf1|F[3]~49_combout  & (\inst4|g2:0:zbf1|F[3]~50_combout  & ((\inst4|g1:9:regs|dataout [3]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[3]~49_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [3]),
	.datad(\inst4|g2:0:zbf1|F[3]~50_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[3]~51 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneii_lcell_comb \tri1[1]~93 (
// Equation(s):
// \tri1[1]~93_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [1] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a1 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a1 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [1]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\tri1[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[1]~93 .lut_mask = 16'hDD0D;
defparam \tri1[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \tri1[1]~98 (
// Equation(s):
// \tri1[1]~98_combout  = ((\tri1[1]~93_combout  & ((\ALU|Add1~2_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[1]~93_combout ),
	.datad(\ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\tri1[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[1]~98 .lut_mask = 16'hF575;
defparam \tri1[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N31
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [1]));

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[1]~38 (
// Equation(s):
// \inst4|g2:0:zbf1|F[1]~38_combout  = (\inst4|g1:8:regs|dataout [1] & (((\inst4|g1:3:regs|dataout [1])) # (!\inst4|dec_out1|Mux31~1_combout ))) # (!\inst4|g1:8:regs|dataout [1] & (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [1]) # 
// (!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|g1:8:regs|dataout [1]),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:3:regs|dataout [1]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[1]~38 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N13
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [1]));

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[1]~40 (
// Equation(s):
// \inst4|g2:0:zbf1|F[1]~40_combout  = (\inst4|dec_out1|Mux31~4_combout  & (\inst4|g1:9:regs|dataout [1] & ((\inst4|g1:2:regs|dataout [1]) # (!\inst4|dec_out1|Mux31~5_combout )))) # (!\inst4|dec_out1|Mux31~4_combout  & (((\inst4|g1:2:regs|dataout [1])) # 
// (!\inst4|dec_out1|Mux31~5_combout )))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g1:9:regs|dataout [1]),
	.datad(\inst4|g1:2:regs|dataout [1]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[1]~40 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N31
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[1]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [1]));

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[1]~39 (
// Equation(s):
// \inst4|g2:0:zbf1|F[1]~39_combout  = (\inst4|g1:11:regs|dataout [1] & (((\inst4|g1:10:regs|dataout [1]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|g1:11:regs|dataout [1] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [1]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [1]),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:10:regs|dataout [1]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[1]~39 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[1]~41 (
// Equation(s):
// \inst4|g2:0:zbf1|F[1]~41_combout  = (\inst4|g2:0:zbf1|F[1]~37_combout  & (\inst4|g2:0:zbf1|F[1]~38_combout  & (\inst4|g2:0:zbf1|F[1]~40_combout  & \inst4|g2:0:zbf1|F[1]~39_combout )))

	.dataa(\inst4|g2:0:zbf1|F[1]~37_combout ),
	.datab(\inst4|g2:0:zbf1|F[1]~38_combout ),
	.datac(\inst4|g2:0:zbf1|F[1]~40_combout ),
	.datad(\inst4|g2:0:zbf1|F[1]~39_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[1]~41 .lut_mask = 16'h8000;
defparam \inst4|g2:0:zbf1|F[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \tri1[16]~63 (
// Equation(s):
// \tri1[16]~63_combout  = (\IO_IN~combout [16] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a16 )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [16] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a16 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [16]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\tri1[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[16]~63 .lut_mask = 16'hAF23;
defparam \tri1[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \tri1[16]~113 (
// Equation(s):
// \tri1[16]~113_combout  = ((\tri1[16]~63_combout  & ((\ALU|Add1~32_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\ALU|Add1~32_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\tri1[16]~63_combout ),
	.cin(gnd),
	.combout(\tri1[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[16]~113 .lut_mask = 16'hBF0F;
defparam \tri1[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N25
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[16]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [16]));

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[16]~112 (
// Equation(s):
// \inst4|g2:0:zbf1|F[16]~112_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [16] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [16]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[16]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[16]~112 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[16]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[16]~114 (
// Equation(s):
// \inst4|g2:0:zbf1|F[16]~114_combout  = (\inst4|g2:0:zbf1|F[16]~113_combout  & (\inst4|g2:0:zbf1|F[16]~112_combout  & ((\inst4|g1:2:regs|dataout [16]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[16]~113_combout ),
	.datab(\inst4|g1:2:regs|dataout [16]),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[16]~112_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[16]~114 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf1|F[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[16]~116 (
// Equation(s):
// \inst4|g2:0:zbf1|F[16]~116_combout  = (\inst4|g2:0:zbf1|F[16]~115_combout  & (\inst4|g2:0:zbf1|F[16]~114_combout  & ((\inst4|g1:9:regs|dataout [16]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[16]~115_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [16]),
	.datad(\inst4|g2:0:zbf1|F[16]~114_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[16]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[16]~116 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[16]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \ALU|Add1~32 (
// Equation(s):
// \ALU|Add1~32_combout  = ((\ALU|Add0~33_combout  $ (\inst4|g2:0:zbf1|F[16]~116_combout  $ (!\ALU|Add1~31 )))) # (GND)
// \ALU|Add1~33  = CARRY((\ALU|Add0~33_combout  & ((\inst4|g2:0:zbf1|F[16]~116_combout ) # (!\ALU|Add1~31 ))) # (!\ALU|Add0~33_combout  & (\inst4|g2:0:zbf1|F[16]~116_combout  & !\ALU|Add1~31 )))

	.dataa(\ALU|Add0~33_combout ),
	.datab(\inst4|g2:0:zbf1|F[16]~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~31 ),
	.combout(\ALU|Add1~32_combout ),
	.cout(\ALU|Add1~33 ));
// synopsys translate_off
defparam \ALU|Add1~32 .lut_mask = 16'h698E;
defparam \ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \ALU|Add1~34 (
// Equation(s):
// \ALU|Add1~34_combout  = (\ALU|Add0~35_combout  & ((\inst4|g2:0:zbf1|F[17]~121_combout  & (\ALU|Add1~33  & VCC)) # (!\inst4|g2:0:zbf1|F[17]~121_combout  & (!\ALU|Add1~33 )))) # (!\ALU|Add0~35_combout  & ((\inst4|g2:0:zbf1|F[17]~121_combout  & 
// (!\ALU|Add1~33 )) # (!\inst4|g2:0:zbf1|F[17]~121_combout  & ((\ALU|Add1~33 ) # (GND)))))
// \ALU|Add1~35  = CARRY((\ALU|Add0~35_combout  & (!\inst4|g2:0:zbf1|F[17]~121_combout  & !\ALU|Add1~33 )) # (!\ALU|Add0~35_combout  & ((!\ALU|Add1~33 ) # (!\inst4|g2:0:zbf1|F[17]~121_combout ))))

	.dataa(\ALU|Add0~35_combout ),
	.datab(\inst4|g2:0:zbf1|F[17]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~33 ),
	.combout(\ALU|Add1~34_combout ),
	.cout(\ALU|Add1~35 ));
// synopsys translate_off
defparam \ALU|Add1~34 .lut_mask = 16'h9617;
defparam \ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \tri1[17]~114 (
// Equation(s):
// \tri1[17]~114_combout  = ((\tri1[17]~61_combout  & ((\ALU|Add1~34_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[17]~61_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\tri1[17]~114_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[17]~114 .lut_mask = 16'hAF2F;
defparam \tri1[17]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N5
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [17]));

// Location: LCFF_X18_Y15_N19
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [17]));

// Location: LCFF_X21_Y16_N15
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [17]));

// Location: LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[17]~118 (
// Equation(s):
// \inst4|g2:0:zbf1|F[17]~118_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [17] & ((\inst4|g1:8:regs|dataout [17]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [17])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [17]),
	.datad(\inst4|g1:3:regs|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[17]~118 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[17]~119 (
// Equation(s):
// \inst4|g2:0:zbf1|F[17]~119_combout  = (\inst4|g2:0:zbf1|F[17]~117_combout  & (\inst4|g2:0:zbf1|F[17]~118_combout  & ((\inst4|g1:2:regs|dataout [17]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[17]~117_combout ),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g1:2:regs|dataout [17]),
	.datad(\inst4|g2:0:zbf1|F[17]~118_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[17]~119 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N23
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [17]));

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[17]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [17]));

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[17]~120 (
// Equation(s):
// \inst4|g2:0:zbf1|F[17]~120_combout  = (\inst4|g1:10:regs|dataout [17] & (((\inst4|g1:11:regs|dataout [17]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [17] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [17]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [17]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [17]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[17]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[17]~120 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[17]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[17]~121 (
// Equation(s):
// \inst4|g2:0:zbf1|F[17]~121_combout  = (\inst4|g2:0:zbf1|F[17]~119_combout  & (\inst4|g2:0:zbf1|F[17]~120_combout  & ((\inst4|g1:9:regs|dataout [17]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[17]~119_combout ),
	.datac(\inst4|g1:9:regs|dataout [17]),
	.datad(\inst4|g2:0:zbf1|F[17]~120_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[17]~121 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \ALU|Add1~36 (
// Equation(s):
// \ALU|Add1~36_combout  = ((\inst4|g2:0:zbf1|F[18]~126_combout  $ (\ALU|Add0~37_combout  $ (!\ALU|Add1~35 )))) # (GND)
// \ALU|Add1~37  = CARRY((\inst4|g2:0:zbf1|F[18]~126_combout  & ((\ALU|Add0~37_combout ) # (!\ALU|Add1~35 ))) # (!\inst4|g2:0:zbf1|F[18]~126_combout  & (\ALU|Add0~37_combout  & !\ALU|Add1~35 )))

	.dataa(\inst4|g2:0:zbf1|F[18]~126_combout ),
	.datab(\ALU|Add0~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~35 ),
	.combout(\ALU|Add1~36_combout ),
	.cout(\ALU|Add1~37 ));
// synopsys translate_off
defparam \ALU|Add1~36 .lut_mask = 16'h698E;
defparam \ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \tri1[18]~115 (
// Equation(s):
// \tri1[18]~115_combout  = ((\tri1[18]~59_combout  & ((\ALU|Add1~36_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[18]~59_combout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\ALU|Add1~36_combout ),
	.cin(gnd),
	.combout(\tri1[18]~115_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[18]~115 .lut_mask = 16'hBB3B;
defparam \tri1[18]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N23
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [18]));

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [18]));

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[18]~125 (
// Equation(s):
// \inst4|g2:0:zbf2|F[18]~125_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [18] & ((\inst4|g1:6:regs|dataout [18]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [18])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [18]),
	.datad(\inst4|g1:6:regs|dataout [18]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[18]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[18]~125 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[18]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N13
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [18]));

// Location: LCFF_X22_Y16_N21
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [18]));

// Location: LCFF_X21_Y15_N29
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [18]));

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[18]~122 (
// Equation(s):
// \inst4|g2:0:zbf2|F[18]~122_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [18])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [13]),
	.datad(\inst4|g1:1:regs|dataout [18]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[18]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[18]~122 .lut_mask = 16'hFEFC;
defparam \inst4|g2:0:zbf2|F[18]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[18]~124 (
// Equation(s):
// \inst4|g2:0:zbf2|F[18]~124_combout  = (\inst4|g2:0:zbf2|F[18]~123_combout  & (\inst4|g2:0:zbf2|F[18]~122_combout  & ((\inst4|g1:2:regs|dataout [18]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[18]~123_combout ),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g1:2:regs|dataout [18]),
	.datad(\inst4|g2:0:zbf2|F[18]~122_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[18]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[18]~124 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[18]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[18]~126 (
// Equation(s):
// \inst4|g2:0:zbf2|F[18]~126_combout  = (\inst4|g2:0:zbf2|F[18]~125_combout  & (\inst4|g2:0:zbf2|F[18]~124_combout  & ((\inst4|g1:5:regs|dataout [18]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[18]~125_combout ),
	.datac(\inst4|g1:5:regs|dataout [18]),
	.datad(\inst4|g2:0:zbf2|F[18]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[18]~126 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \ALU|Add0~37 (
// Equation(s):
// \ALU|Add0~37_combout  = (\ALU|Add0~36  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[18]~126_combout )))) # (!\ALU|Add0~36  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[18]~126_combout  $ (VCC))))
// \ALU|Add0~38  = CARRY((!\ALU|Add0~36  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[18]~126_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[18]~126_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~36 ),
	.combout(\ALU|Add0~37_combout ),
	.cout(\ALU|Add0~38 ));
// synopsys translate_off
defparam \ALU|Add0~37 .lut_mask = 16'h6906;
defparam \ALU|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \ALU|Add1~38 (
// Equation(s):
// \ALU|Add1~38_combout  = (\ALU|Add0~39_combout  & ((\inst4|g2:0:zbf1|F[19]~131_combout  & (\ALU|Add1~37  & VCC)) # (!\inst4|g2:0:zbf1|F[19]~131_combout  & (!\ALU|Add1~37 )))) # (!\ALU|Add0~39_combout  & ((\inst4|g2:0:zbf1|F[19]~131_combout  & 
// (!\ALU|Add1~37 )) # (!\inst4|g2:0:zbf1|F[19]~131_combout  & ((\ALU|Add1~37 ) # (GND)))))
// \ALU|Add1~39  = CARRY((\ALU|Add0~39_combout  & (!\inst4|g2:0:zbf1|F[19]~131_combout  & !\ALU|Add1~37 )) # (!\ALU|Add0~39_combout  & ((!\ALU|Add1~37 ) # (!\inst4|g2:0:zbf1|F[19]~131_combout ))))

	.dataa(\ALU|Add0~39_combout ),
	.datab(\inst4|g2:0:zbf1|F[19]~131_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~37 ),
	.combout(\ALU|Add1~38_combout ),
	.cout(\ALU|Add1~39 ));
// synopsys translate_off
defparam \ALU|Add1~38 .lut_mask = 16'h9617;
defparam \ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[19]));
// synopsys translate_off
defparam \IO_IN[19]~I .input_async_reset = "none";
defparam \IO_IN[19]~I .input_power_up = "low";
defparam \IO_IN[19]~I .input_register_mode = "none";
defparam \IO_IN[19]~I .input_sync_reset = "none";
defparam \IO_IN[19]~I .oe_async_reset = "none";
defparam \IO_IN[19]~I .oe_power_up = "low";
defparam \IO_IN[19]~I .oe_register_mode = "none";
defparam \IO_IN[19]~I .oe_sync_reset = "none";
defparam \IO_IN[19]~I .operation_mode = "input";
defparam \IO_IN[19]~I .output_async_reset = "none";
defparam \IO_IN[19]~I .output_power_up = "low";
defparam \IO_IN[19]~I .output_register_mode = "none";
defparam \IO_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[21]));
// synopsys translate_off
defparam \IO_IN[21]~I .input_async_reset = "none";
defparam \IO_IN[21]~I .input_power_up = "low";
defparam \IO_IN[21]~I .input_register_mode = "none";
defparam \IO_IN[21]~I .input_sync_reset = "none";
defparam \IO_IN[21]~I .oe_async_reset = "none";
defparam \IO_IN[21]~I .oe_power_up = "low";
defparam \IO_IN[21]~I .oe_register_mode = "none";
defparam \IO_IN[21]~I .oe_sync_reset = "none";
defparam \IO_IN[21]~I .operation_mode = "input";
defparam \IO_IN[21]~I .output_async_reset = "none";
defparam \IO_IN[21]~I .output_power_up = "low";
defparam \IO_IN[21]~I .output_register_mode = "none";
defparam \IO_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[22]));
// synopsys translate_off
defparam \IO_IN[22]~I .input_async_reset = "none";
defparam \IO_IN[22]~I .input_power_up = "low";
defparam \IO_IN[22]~I .input_register_mode = "none";
defparam \IO_IN[22]~I .input_sync_reset = "none";
defparam \IO_IN[22]~I .oe_async_reset = "none";
defparam \IO_IN[22]~I .oe_power_up = "low";
defparam \IO_IN[22]~I .oe_register_mode = "none";
defparam \IO_IN[22]~I .oe_sync_reset = "none";
defparam \IO_IN[22]~I .operation_mode = "input";
defparam \IO_IN[22]~I .output_async_reset = "none";
defparam \IO_IN[22]~I .output_power_up = "low";
defparam \IO_IN[22]~I .output_register_mode = "none";
defparam \IO_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_combout  = (\ALU|Add0~44  & ((\inst4|g2:0:zbf2|F[22]~146_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~44  & (\inst4|g2:0:zbf2|F[22]~146_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~46  = CARRY((!\ALU|Add0~44  & (\inst4|g2:0:zbf2|F[22]~146_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[22]~146_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~44 ),
	.combout(\ALU|Add0~45_combout ),
	.cout(\ALU|Add0~46 ));
// synopsys translate_off
defparam \ALU|Add0~45 .lut_mask = 16'h6906;
defparam \ALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \ALU|Add0~47 (
// Equation(s):
// \ALU|Add0~47_combout  = (\ALU|Add0~46  & (\IR|dataout [26] $ ((!\inst4|g2:0:zbf2|F[23]~151_combout )))) # (!\ALU|Add0~46  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[23]~151_combout )) # (GND)))
// \ALU|Add0~48  = CARRY((\IR|dataout [26] $ (!\inst4|g2:0:zbf2|F[23]~151_combout )) # (!\ALU|Add0~46 ))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[23]~151_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~46 ),
	.combout(\ALU|Add0~47_combout ),
	.cout(\ALU|Add0~48 ));
// synopsys translate_off
defparam \ALU|Add0~47 .lut_mask = 16'h969F;
defparam \ALU|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y15_N5
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [21]));

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[21]~137 (
// Equation(s):
// \inst4|g2:0:zbf1|F[21]~137_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [21] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\inst4|g1:1:regs|dataout [21]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[21]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[21]~137 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[21]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N23
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [21]));

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[21]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[21]~feeder_combout  = \tri1[21]~118_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[21]~118_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[21]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N13
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [21]));

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[21]~138 (
// Equation(s):
// \inst4|g2:0:zbf1|F[21]~138_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [21] & ((\inst4|g1:8:regs|dataout [21]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [21])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [21]),
	.datad(\inst4|g1:3:regs|dataout [21]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[21]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[21]~138 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[21]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[21]~139 (
// Equation(s):
// \inst4|g2:0:zbf1|F[21]~139_combout  = (\inst4|g2:0:zbf1|F[21]~137_combout  & (\inst4|g2:0:zbf1|F[21]~138_combout  & ((\inst4|g1:2:regs|dataout [21]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [21]),
	.datab(\inst4|g2:0:zbf1|F[21]~137_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[21]~138_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[21]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[21]~139 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[21]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[21]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[21]~feeder_combout  = \tri1[21]~118_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[21]~118_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[21]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N29
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [21]));

// Location: LCFF_X23_Y14_N27
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [21]));

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[21]~140 (
// Equation(s):
// \inst4|g2:0:zbf1|F[21]~140_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [21] & ((\inst4|g1:10:regs|dataout [21]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [21]) # (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|g1:11:regs|dataout [21]),
	.datac(\inst4|g1:10:regs|dataout [21]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[21]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[21]~140 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[21]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[21]~141 (
// Equation(s):
// \inst4|g2:0:zbf1|F[21]~141_combout  = (\inst4|g2:0:zbf1|F[21]~139_combout  & (\inst4|g2:0:zbf1|F[21]~140_combout  & ((\inst4|g1:9:regs|dataout [21]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [21]),
	.datab(\inst4|g2:0:zbf1|F[21]~139_combout ),
	.datac(\inst4|dec_out1|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf1|F[21]~140_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[21]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[21]~141 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[21]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \ALU|Add1~40 (
// Equation(s):
// \ALU|Add1~40_combout  = ((\inst4|g2:0:zbf1|F[20]~136_combout  $ (\ALU|Add0~41_combout  $ (!\ALU|Add1~39 )))) # (GND)
// \ALU|Add1~41  = CARRY((\inst4|g2:0:zbf1|F[20]~136_combout  & ((\ALU|Add0~41_combout ) # (!\ALU|Add1~39 ))) # (!\inst4|g2:0:zbf1|F[20]~136_combout  & (\ALU|Add0~41_combout  & !\ALU|Add1~39 )))

	.dataa(\inst4|g2:0:zbf1|F[20]~136_combout ),
	.datab(\ALU|Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~39 ),
	.combout(\ALU|Add1~40_combout ),
	.cout(\ALU|Add1~41 ));
// synopsys translate_off
defparam \ALU|Add1~40 .lut_mask = 16'h698E;
defparam \ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \ALU|Add1~42 (
// Equation(s):
// \ALU|Add1~42_combout  = (\ALU|Add0~43_combout  & ((\inst4|g2:0:zbf1|F[21]~141_combout  & (\ALU|Add1~41  & VCC)) # (!\inst4|g2:0:zbf1|F[21]~141_combout  & (!\ALU|Add1~41 )))) # (!\ALU|Add0~43_combout  & ((\inst4|g2:0:zbf1|F[21]~141_combout  & 
// (!\ALU|Add1~41 )) # (!\inst4|g2:0:zbf1|F[21]~141_combout  & ((\ALU|Add1~41 ) # (GND)))))
// \ALU|Add1~43  = CARRY((\ALU|Add0~43_combout  & (!\inst4|g2:0:zbf1|F[21]~141_combout  & !\ALU|Add1~41 )) # (!\ALU|Add0~43_combout  & ((!\ALU|Add1~41 ) # (!\inst4|g2:0:zbf1|F[21]~141_combout ))))

	.dataa(\ALU|Add0~43_combout ),
	.datab(\inst4|g2:0:zbf1|F[21]~141_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~41 ),
	.combout(\ALU|Add1~42_combout ),
	.cout(\ALU|Add1~43 ));
// synopsys translate_off
defparam \ALU|Add1~42 .lut_mask = 16'h9617;
defparam \ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \ALU|Add1~44 (
// Equation(s):
// \ALU|Add1~44_combout  = ((\inst4|g2:0:zbf1|F[22]~146_combout  $ (\ALU|Add0~45_combout  $ (!\ALU|Add1~43 )))) # (GND)
// \ALU|Add1~45  = CARRY((\inst4|g2:0:zbf1|F[22]~146_combout  & ((\ALU|Add0~45_combout ) # (!\ALU|Add1~43 ))) # (!\inst4|g2:0:zbf1|F[22]~146_combout  & (\ALU|Add0~45_combout  & !\ALU|Add1~43 )))

	.dataa(\inst4|g2:0:zbf1|F[22]~146_combout ),
	.datab(\ALU|Add0~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~43 ),
	.combout(\ALU|Add1~44_combout ),
	.cout(\ALU|Add1~45 ));
// synopsys translate_off
defparam \ALU|Add1~44 .lut_mask = 16'h698E;
defparam \ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \ALU|Add1~46 (
// Equation(s):
// \ALU|Add1~46_combout  = (\inst4|g2:0:zbf1|F[23]~151_combout  & ((\ALU|Add0~47_combout  & (\ALU|Add1~45  & VCC)) # (!\ALU|Add0~47_combout  & (!\ALU|Add1~45 )))) # (!\inst4|g2:0:zbf1|F[23]~151_combout  & ((\ALU|Add0~47_combout  & (!\ALU|Add1~45 )) # 
// (!\ALU|Add0~47_combout  & ((\ALU|Add1~45 ) # (GND)))))
// \ALU|Add1~47  = CARRY((\inst4|g2:0:zbf1|F[23]~151_combout  & (!\ALU|Add0~47_combout  & !\ALU|Add1~45 )) # (!\inst4|g2:0:zbf1|F[23]~151_combout  & ((!\ALU|Add1~45 ) # (!\ALU|Add0~47_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[23]~151_combout ),
	.datab(\ALU|Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~45 ),
	.combout(\ALU|Add1~46_combout ),
	.cout(\ALU|Add1~47 ));
// synopsys translate_off
defparam \ALU|Add1~46 .lut_mask = 16'h9617;
defparam \ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \tri1[23]~120 (
// Equation(s):
// \tri1[23]~120_combout  = ((\tri1[23]~49_combout  & ((\ALU|Add1~46_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[23]~49_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\tri1[23]~120_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[23]~120 .lut_mask = 16'hAF2F;
defparam \tri1[23]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [23]));

// Location: LCFF_X23_Y18_N1
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [23]));

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[23]~150 (
// Equation(s):
// \inst4|g2:0:zbf2|F[23]~150_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [23] & ((\inst4|g1:6:regs|dataout [23]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [23]) # 
// ((!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|g1:6:regs|dataout [23]),
	.datac(\inst4|g1:7:regs|dataout [23]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[23]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[23]~150 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[23]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N17
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [23]));

// Location: LCFF_X22_Y15_N15
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [23]));

// Location: LCFF_X22_Y15_N17
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [23]));

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[23]~148 (
// Equation(s):
// \inst4|g2:0:zbf2|F[23]~148_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [23] & ((\inst4|g1:3:regs|dataout [23]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [23]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [23]),
	.datac(\inst4|g1:4:regs|dataout [23]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[23]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[23]~148 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[23]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[23]~147 (
// Equation(s):
// \inst4|g2:0:zbf2|F[23]~147_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [23] & \IR|dataout [11])))

	.dataa(\inst4|g1:1:regs|dataout [23]),
	.datab(\IR|dataout [13]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[23]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[23]~147 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[23]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[23]~149 (
// Equation(s):
// \inst4|g2:0:zbf2|F[23]~149_combout  = (\inst4|g2:0:zbf2|F[23]~148_combout  & (\inst4|g2:0:zbf2|F[23]~147_combout  & ((\inst4|g1:2:regs|dataout [23]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [23]),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf2|F[23]~148_combout ),
	.datad(\inst4|g2:0:zbf2|F[23]~147_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[23]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[23]~149 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[23]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[23]~151 (
// Equation(s):
// \inst4|g2:0:zbf2|F[23]~151_combout  = (\inst4|g2:0:zbf2|F[23]~150_combout  & (\inst4|g2:0:zbf2|F[23]~149_combout  & ((\inst4|g1:5:regs|dataout [23]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[23]~150_combout ),
	.datac(\inst4|g1:5:regs|dataout [23]),
	.datad(\inst4|g2:0:zbf2|F[23]~149_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[23]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[23]~151 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[23]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[24]));
// synopsys translate_off
defparam \IO_IN[24]~I .input_async_reset = "none";
defparam \IO_IN[24]~I .input_power_up = "low";
defparam \IO_IN[24]~I .input_register_mode = "none";
defparam \IO_IN[24]~I .input_sync_reset = "none";
defparam \IO_IN[24]~I .oe_async_reset = "none";
defparam \IO_IN[24]~I .oe_power_up = "low";
defparam \IO_IN[24]~I .oe_register_mode = "none";
defparam \IO_IN[24]~I .oe_sync_reset = "none";
defparam \IO_IN[24]~I .operation_mode = "input";
defparam \IO_IN[24]~I .output_async_reset = "none";
defparam \IO_IN[24]~I .output_power_up = "low";
defparam \IO_IN[24]~I .output_register_mode = "none";
defparam \IO_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[25]));
// synopsys translate_off
defparam \IO_IN[25]~I .input_async_reset = "none";
defparam \IO_IN[25]~I .input_power_up = "low";
defparam \IO_IN[25]~I .input_register_mode = "none";
defparam \IO_IN[25]~I .input_sync_reset = "none";
defparam \IO_IN[25]~I .oe_async_reset = "none";
defparam \IO_IN[25]~I .oe_power_up = "low";
defparam \IO_IN[25]~I .oe_register_mode = "none";
defparam \IO_IN[25]~I .oe_sync_reset = "none";
defparam \IO_IN[25]~I .operation_mode = "input";
defparam \IO_IN[25]~I .output_async_reset = "none";
defparam \IO_IN[25]~I .output_power_up = "low";
defparam \IO_IN[25]~I .output_register_mode = "none";
defparam \IO_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[26]));
// synopsys translate_off
defparam \IO_IN[26]~I .input_async_reset = "none";
defparam \IO_IN[26]~I .input_power_up = "low";
defparam \IO_IN[26]~I .input_register_mode = "none";
defparam \IO_IN[26]~I .input_sync_reset = "none";
defparam \IO_IN[26]~I .oe_async_reset = "none";
defparam \IO_IN[26]~I .oe_power_up = "low";
defparam \IO_IN[26]~I .oe_register_mode = "none";
defparam \IO_IN[26]~I .oe_sync_reset = "none";
defparam \IO_IN[26]~I .operation_mode = "input";
defparam \IO_IN[26]~I .output_async_reset = "none";
defparam \IO_IN[26]~I .output_power_up = "low";
defparam \IO_IN[26]~I .output_register_mode = "none";
defparam \IO_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \ALU|Add0~51 (
// Equation(s):
// \ALU|Add0~51_combout  = (\ALU|Add0~50  & (\inst4|g2:0:zbf2|F[25]~161_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~50  & ((\inst4|g2:0:zbf2|F[25]~161_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~52  = CARRY((\inst4|g2:0:zbf2|F[25]~161_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~50 ))

	.dataa(\inst4|g2:0:zbf2|F[25]~161_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~50 ),
	.combout(\ALU|Add0~51_combout ),
	.cout(\ALU|Add0~52 ));
// synopsys translate_off
defparam \ALU|Add0~51 .lut_mask = 16'h969F;
defparam \ALU|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \ALU|Add0~53 (
// Equation(s):
// \ALU|Add0~53_combout  = (\ALU|Add0~52  & ((\inst4|g2:0:zbf2|F[26]~166_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~52  & (\inst4|g2:0:zbf2|F[26]~166_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~54  = CARRY((!\ALU|Add0~52  & (\inst4|g2:0:zbf2|F[26]~166_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[26]~166_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~52 ),
	.combout(\ALU|Add0~53_combout ),
	.cout(\ALU|Add0~54 ));
// synopsys translate_off
defparam \ALU|Add0~53 .lut_mask = 16'h6906;
defparam \ALU|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \ALU|Add0~55 (
// Equation(s):
// \ALU|Add0~55_combout  = (\ALU|Add0~54  & (\inst4|g2:0:zbf2|F[27]~171_combout  $ ((!\IR|dataout [26])))) # (!\ALU|Add0~54  & ((\inst4|g2:0:zbf2|F[27]~171_combout  $ (\IR|dataout [26])) # (GND)))
// \ALU|Add0~56  = CARRY((\inst4|g2:0:zbf2|F[27]~171_combout  $ (!\IR|dataout [26])) # (!\ALU|Add0~54 ))

	.dataa(\inst4|g2:0:zbf2|F[27]~171_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~54 ),
	.combout(\ALU|Add0~55_combout ),
	.cout(\ALU|Add0~56 ));
// synopsys translate_off
defparam \ALU|Add0~55 .lut_mask = 16'h969F;
defparam \ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \ALU|Add0~57 (
// Equation(s):
// \ALU|Add0~57_combout  = (\ALU|Add0~56  & ((\inst4|g2:0:zbf2|F[28]~176_combout  $ (\IR|dataout [26])))) # (!\ALU|Add0~56  & (\inst4|g2:0:zbf2|F[28]~176_combout  $ (\IR|dataout [26] $ (VCC))))
// \ALU|Add0~58  = CARRY((!\ALU|Add0~56  & (\inst4|g2:0:zbf2|F[28]~176_combout  $ (\IR|dataout [26]))))

	.dataa(\inst4|g2:0:zbf2|F[28]~176_combout ),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~56 ),
	.combout(\ALU|Add0~57_combout ),
	.cout(\ALU|Add0~58 ));
// synopsys translate_off
defparam \ALU|Add0~57 .lut_mask = 16'h6906;
defparam \ALU|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y14_N31
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [24]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[24]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[24]~feeder_combout  = \tri1[24]~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[24]~121_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[24]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [24]));

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[24]~153 (
// Equation(s):
// \inst4|g2:0:zbf1|F[24]~153_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [24] & ((\inst4|g1:8:regs|dataout [24]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [24])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [24]),
	.datad(\inst4|g1:3:regs|dataout [24]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[24]~153 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N15
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [24]));

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[24]~152 (
// Equation(s):
// \inst4|g2:0:zbf1|F[24]~152_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [24])))

	.dataa(\IR|dataout [16]),
	.datab(\IR|dataout [19]),
	.datac(\inst4|g1:1:regs|dataout [24]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[24]~152 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf1|F[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[24]~154 (
// Equation(s):
// \inst4|g2:0:zbf1|F[24]~154_combout  = (\inst4|g2:0:zbf1|F[24]~153_combout  & (\inst4|g2:0:zbf1|F[24]~152_combout  & ((\inst4|g1:2:regs|dataout [24]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf1|F[24]~153_combout ),
	.datac(\inst4|g2:0:zbf1|F[24]~152_combout ),
	.datad(\inst4|g1:2:regs|dataout [24]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[24]~154 .lut_mask = 16'hC040;
defparam \inst4|g2:0:zbf1|F[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[24]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[24]~feeder_combout  = \tri1[24]~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[24]~121_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[24]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N21
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [24]));

// Location: LCFF_X19_Y14_N29
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [24]));

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[24]~155 (
// Equation(s):
// \inst4|g2:0:zbf1|F[24]~155_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [24] & ((\inst4|g1:11:regs|dataout [24]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [24]) 
// # ((!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|g1:11:regs|dataout [24]),
	.datac(\inst4|g1:10:regs|dataout [24]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[24]~155 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[24]~156 (
// Equation(s):
// \inst4|g2:0:zbf1|F[24]~156_combout  = (\inst4|g2:0:zbf1|F[24]~154_combout  & (\inst4|g2:0:zbf1|F[24]~155_combout  & ((\inst4|g1:9:regs|dataout [24]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [24]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[24]~154_combout ),
	.datad(\inst4|g2:0:zbf1|F[24]~155_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[24]~156 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \ALU|Add1~48 (
// Equation(s):
// \ALU|Add1~48_combout  = ((\ALU|Add0~49_combout  $ (\inst4|g2:0:zbf1|F[24]~156_combout  $ (!\ALU|Add1~47 )))) # (GND)
// \ALU|Add1~49  = CARRY((\ALU|Add0~49_combout  & ((\inst4|g2:0:zbf1|F[24]~156_combout ) # (!\ALU|Add1~47 ))) # (!\ALU|Add0~49_combout  & (\inst4|g2:0:zbf1|F[24]~156_combout  & !\ALU|Add1~47 )))

	.dataa(\ALU|Add0~49_combout ),
	.datab(\inst4|g2:0:zbf1|F[24]~156_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~47 ),
	.combout(\ALU|Add1~48_combout ),
	.cout(\ALU|Add1~49 ));
// synopsys translate_off
defparam \ALU|Add1~48 .lut_mask = 16'h698E;
defparam \ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \ALU|Add1~50 (
// Equation(s):
// \ALU|Add1~50_combout  = (\inst4|g2:0:zbf1|F[25]~161_combout  & ((\ALU|Add0~51_combout  & (\ALU|Add1~49  & VCC)) # (!\ALU|Add0~51_combout  & (!\ALU|Add1~49 )))) # (!\inst4|g2:0:zbf1|F[25]~161_combout  & ((\ALU|Add0~51_combout  & (!\ALU|Add1~49 )) # 
// (!\ALU|Add0~51_combout  & ((\ALU|Add1~49 ) # (GND)))))
// \ALU|Add1~51  = CARRY((\inst4|g2:0:zbf1|F[25]~161_combout  & (!\ALU|Add0~51_combout  & !\ALU|Add1~49 )) # (!\inst4|g2:0:zbf1|F[25]~161_combout  & ((!\ALU|Add1~49 ) # (!\ALU|Add0~51_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[25]~161_combout ),
	.datab(\ALU|Add0~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~49 ),
	.combout(\ALU|Add1~50_combout ),
	.cout(\ALU|Add1~51 ));
// synopsys translate_off
defparam \ALU|Add1~50 .lut_mask = 16'h9617;
defparam \ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \ALU|Add1~52 (
// Equation(s):
// \ALU|Add1~52_combout  = ((\inst4|g2:0:zbf1|F[26]~166_combout  $ (\ALU|Add0~53_combout  $ (!\ALU|Add1~51 )))) # (GND)
// \ALU|Add1~53  = CARRY((\inst4|g2:0:zbf1|F[26]~166_combout  & ((\ALU|Add0~53_combout ) # (!\ALU|Add1~51 ))) # (!\inst4|g2:0:zbf1|F[26]~166_combout  & (\ALU|Add0~53_combout  & !\ALU|Add1~51 )))

	.dataa(\inst4|g2:0:zbf1|F[26]~166_combout ),
	.datab(\ALU|Add0~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~51 ),
	.combout(\ALU|Add1~52_combout ),
	.cout(\ALU|Add1~53 ));
// synopsys translate_off
defparam \ALU|Add1~52 .lut_mask = 16'h698E;
defparam \ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \ALU|Add1~54 (
// Equation(s):
// \ALU|Add1~54_combout  = (\inst4|g2:0:zbf1|F[27]~171_combout  & ((\ALU|Add0~55_combout  & (\ALU|Add1~53  & VCC)) # (!\ALU|Add0~55_combout  & (!\ALU|Add1~53 )))) # (!\inst4|g2:0:zbf1|F[27]~171_combout  & ((\ALU|Add0~55_combout  & (!\ALU|Add1~53 )) # 
// (!\ALU|Add0~55_combout  & ((\ALU|Add1~53 ) # (GND)))))
// \ALU|Add1~55  = CARRY((\inst4|g2:0:zbf1|F[27]~171_combout  & (!\ALU|Add0~55_combout  & !\ALU|Add1~53 )) # (!\inst4|g2:0:zbf1|F[27]~171_combout  & ((!\ALU|Add1~53 ) # (!\ALU|Add0~55_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[27]~171_combout ),
	.datab(\ALU|Add0~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~53 ),
	.combout(\ALU|Add1~54_combout ),
	.cout(\ALU|Add1~55 ));
// synopsys translate_off
defparam \ALU|Add1~54 .lut_mask = 16'h9617;
defparam \ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \ALU|Add1~56 (
// Equation(s):
// \ALU|Add1~56_combout  = ((\inst4|g2:0:zbf1|F[28]~176_combout  $ (\ALU|Add0~57_combout  $ (!\ALU|Add1~55 )))) # (GND)
// \ALU|Add1~57  = CARRY((\inst4|g2:0:zbf1|F[28]~176_combout  & ((\ALU|Add0~57_combout ) # (!\ALU|Add1~55 ))) # (!\inst4|g2:0:zbf1|F[28]~176_combout  & (\ALU|Add0~57_combout  & !\ALU|Add1~55 )))

	.dataa(\inst4|g2:0:zbf1|F[28]~176_combout ),
	.datab(\ALU|Add0~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~55 ),
	.combout(\ALU|Add1~56_combout ),
	.cout(\ALU|Add1~57 ));
// synopsys translate_off
defparam \ALU|Add1~56 .lut_mask = 16'h698E;
defparam \ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y16_N11
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [29]));

// Location: LCFF_X18_Y15_N17
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [29]));

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[29]~178 (
// Equation(s):
// \inst4|g2:0:zbf1|F[29]~178_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [29] & ((\inst4|g1:3:regs|dataout [29]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [29]) # 
// ((!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|g1:3:regs|dataout [29]),
	.datac(\inst4|g1:8:regs|dataout [29]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[29]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[29]~178 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[29]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[29]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[29]~feeder_combout  = \tri1[29]~126_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[29]~126_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[29]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N17
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [29]));

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[29]~179 (
// Equation(s):
// \inst4|g2:0:zbf1|F[29]~179_combout  = (\inst4|g2:0:zbf1|F[29]~177_combout  & (\inst4|g2:0:zbf1|F[29]~178_combout  & ((\inst4|g1:2:regs|dataout [29]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[29]~177_combout ),
	.datab(\inst4|g2:0:zbf1|F[29]~178_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g1:2:regs|dataout [29]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[29]~179 .lut_mask = 16'h8808;
defparam \inst4|g2:0:zbf1|F[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N17
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [29]));

// Location: LCFF_X18_Y16_N23
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[29]~126_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [29]));

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[29]~180 (
// Equation(s):
// \inst4|g2:0:zbf1|F[29]~180_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [29] & ((\inst4|g1:10:regs|dataout [29]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [29])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [29]),
	.datad(\inst4|g1:11:regs|dataout [29]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[29]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[29]~180 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[29]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[29]~181 (
// Equation(s):
// \inst4|g2:0:zbf1|F[29]~181_combout  = (\inst4|g2:0:zbf1|F[29]~179_combout  & (\inst4|g2:0:zbf1|F[29]~180_combout  & ((\inst4|g1:9:regs|dataout [29]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [29]),
	.datab(\inst4|g2:0:zbf1|F[29]~179_combout ),
	.datac(\inst4|g2:0:zbf1|F[29]~180_combout ),
	.datad(\inst4|dec_out1|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[29]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[29]~181 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf1|F[29]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \ALU|Add1~58 (
// Equation(s):
// \ALU|Add1~58_combout  = (\ALU|Add0~59_combout  & ((\inst4|g2:0:zbf1|F[29]~181_combout  & (\ALU|Add1~57  & VCC)) # (!\inst4|g2:0:zbf1|F[29]~181_combout  & (!\ALU|Add1~57 )))) # (!\ALU|Add0~59_combout  & ((\inst4|g2:0:zbf1|F[29]~181_combout  & 
// (!\ALU|Add1~57 )) # (!\inst4|g2:0:zbf1|F[29]~181_combout  & ((\ALU|Add1~57 ) # (GND)))))
// \ALU|Add1~59  = CARRY((\ALU|Add0~59_combout  & (!\inst4|g2:0:zbf1|F[29]~181_combout  & !\ALU|Add1~57 )) # (!\ALU|Add0~59_combout  & ((!\ALU|Add1~57 ) # (!\inst4|g2:0:zbf1|F[29]~181_combout ))))

	.dataa(\ALU|Add0~59_combout ),
	.datab(\inst4|g2:0:zbf1|F[29]~181_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~57 ),
	.combout(\ALU|Add1~58_combout ),
	.cout(\ALU|Add1~59 ));
// synopsys translate_off
defparam \ALU|Add1~58 .lut_mask = 16'h9617;
defparam \ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[29]));
// synopsys translate_off
defparam \IO_IN[29]~I .input_async_reset = "none";
defparam \IO_IN[29]~I .input_power_up = "low";
defparam \IO_IN[29]~I .input_register_mode = "none";
defparam \IO_IN[29]~I .input_sync_reset = "none";
defparam \IO_IN[29]~I .oe_async_reset = "none";
defparam \IO_IN[29]~I .oe_power_up = "low";
defparam \IO_IN[29]~I .oe_register_mode = "none";
defparam \IO_IN[29]~I .oe_sync_reset = "none";
defparam \IO_IN[29]~I .operation_mode = "input";
defparam \IO_IN[29]~I .output_async_reset = "none";
defparam \IO_IN[29]~I .output_power_up = "low";
defparam \IO_IN[29]~I .output_register_mode = "none";
defparam \IO_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \ALU|Add0~61 (
// Equation(s):
// \ALU|Add0~61_combout  = (\ALU|Add0~60  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[30]~186_combout )))) # (!\ALU|Add0~60  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[30]~186_combout  $ (VCC))))
// \ALU|Add0~62  = CARRY((!\ALU|Add0~60  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[30]~186_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[30]~186_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~60 ),
	.combout(\ALU|Add0~61_combout ),
	.cout(\ALU|Add0~62 ));
// synopsys translate_off
defparam \ALU|Add0~61 .lut_mask = 16'h6906;
defparam \ALU|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \ALU|Add1~60 (
// Equation(s):
// \ALU|Add1~60_combout  = ((\inst4|g2:0:zbf1|F[30]~186_combout  $ (\ALU|Add0~61_combout  $ (!\ALU|Add1~59 )))) # (GND)
// \ALU|Add1~61  = CARRY((\inst4|g2:0:zbf1|F[30]~186_combout  & ((\ALU|Add0~61_combout ) # (!\ALU|Add1~59 ))) # (!\inst4|g2:0:zbf1|F[30]~186_combout  & (\ALU|Add0~61_combout  & !\ALU|Add1~59 )))

	.dataa(\inst4|g2:0:zbf1|F[30]~186_combout ),
	.datab(\ALU|Add0~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~59 ),
	.combout(\ALU|Add1~60_combout ),
	.cout(\ALU|Add1~61 ));
// synopsys translate_off
defparam \ALU|Add1~60 .lut_mask = 16'h698E;
defparam \ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \tri1[30]~127 (
// Equation(s):
// \tri1[30]~127_combout  = ((\tri1[30]~35_combout  & ((\ALU|Add1~60_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[30]~35_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\tri1[30]~127_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[30]~127 .lut_mask = 16'hAF2F;
defparam \tri1[30]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N3
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [30]));

// Location: LCFF_X19_Y13_N17
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [30]));

// Location: LCFF_X20_Y16_N19
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [30]));

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[30]~185 (
// Equation(s):
// \inst4|g2:0:zbf2|F[30]~185_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [30] & ((\inst4|g1:6:regs|dataout [30]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [30])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [30]),
	.datad(\inst4|g1:6:regs|dataout [30]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[30]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[30]~185 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[30]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[30]~186 (
// Equation(s):
// \inst4|g2:0:zbf2|F[30]~186_combout  = (\inst4|g2:0:zbf2|F[30]~184_combout  & (\inst4|g2:0:zbf2|F[30]~185_combout  & ((\inst4|g1:5:regs|dataout [30]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[30]~184_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [30]),
	.datad(\inst4|g2:0:zbf2|F[30]~185_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[30]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[30]~186 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[30]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \ALU|Add0~63 (
// Equation(s):
// \ALU|Add0~63_combout  = \IR|dataout [26] $ (\ALU|Add0~62  $ (\inst4|g2:0:zbf2|F[31]~191_combout ))

	.dataa(vcc),
	.datab(\IR|dataout [26]),
	.datac(vcc),
	.datad(\inst4|g2:0:zbf2|F[31]~191_combout ),
	.cin(\ALU|Add0~62 ),
	.combout(\ALU|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~63 .lut_mask = 16'hC33C;
defparam \ALU|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \ALU|Add1~62 (
// Equation(s):
// \ALU|Add1~62_combout  = (\inst4|g2:0:zbf1|F[31]~191_combout  & ((\ALU|Add0~63_combout  & (\ALU|Add1~61  & VCC)) # (!\ALU|Add0~63_combout  & (!\ALU|Add1~61 )))) # (!\inst4|g2:0:zbf1|F[31]~191_combout  & ((\ALU|Add0~63_combout  & (!\ALU|Add1~61 )) # 
// (!\ALU|Add0~63_combout  & ((\ALU|Add1~61 ) # (GND)))))
// \ALU|Add1~63  = CARRY((\inst4|g2:0:zbf1|F[31]~191_combout  & (!\ALU|Add0~63_combout  & !\ALU|Add1~61 )) # (!\inst4|g2:0:zbf1|F[31]~191_combout  & ((!\ALU|Add1~61 ) # (!\ALU|Add0~63_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[31]~191_combout ),
	.datab(\ALU|Add0~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~61 ),
	.combout(\ALU|Add1~62_combout ),
	.cout(\ALU|Add1~63 ));
// synopsys translate_off
defparam \ALU|Add1~62 .lut_mask = 16'h9617;
defparam \ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneii_lcell_comb \tri1[31]~32 (
// Equation(s):
// \tri1[31]~32_combout  = (\IO_IN~combout [31] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a31 ) # ((!\UC|DM_Rd~regout )))) # (!\IO_IN~combout [31] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a31 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [31]),
	.datab(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\UC|DM_Rd~regout ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[31]~32 .lut_mask = 16'h8ACF;
defparam \tri1[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \tri1[31]~128 (
// Equation(s):
// \tri1[31]~128_combout  = ((\tri1[31]~32_combout  & ((\ALU|Add1~62_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~62_combout ),
	.datad(\tri1[31]~32_combout ),
	.cin(gnd),
	.combout(\tri1[31]~128_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[31]~128 .lut_mask = 16'hF755;
defparam \tri1[31]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N13
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [31]));

// Location: LCFF_X20_Y16_N27
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [31]));

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[31]~187 (
// Equation(s):
// \inst4|g2:0:zbf2|F[31]~187_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [31])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [13]),
	.datad(\inst4|g1:1:regs|dataout [31]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[31]~187 .lut_mask = 16'hFEFC;
defparam \inst4|g2:0:zbf2|F[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N5
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [31]));

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[31]~188 (
// Equation(s):
// \inst4|g2:0:zbf2|F[31]~188_combout  = (\inst4|g1:3:regs|dataout [31] & (((\inst4|g1:4:regs|dataout [31]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [31] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [31]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [31]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [31]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[31]~188 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[31]~189 (
// Equation(s):
// \inst4|g2:0:zbf2|F[31]~189_combout  = (\inst4|g2:0:zbf2|F[31]~187_combout  & (\inst4|g2:0:zbf2|F[31]~188_combout  & ((\inst4|g1:2:regs|dataout [31]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [31]),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf2|F[31]~187_combout ),
	.datad(\inst4|g2:0:zbf2|F[31]~188_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[31]~189 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[31]~191 (
// Equation(s):
// \inst4|g2:0:zbf2|F[31]~191_combout  = (\inst4|g2:0:zbf2|F[31]~190_combout  & (\inst4|g2:0:zbf2|F[31]~189_combout  & ((\inst4|g1:5:regs|dataout [31]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[31]~190_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [31]),
	.datad(\inst4|g2:0:zbf2|F[31]~189_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[31]~191 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \tri1[29]~37 (
// Equation(s):
// \tri1[29]~37_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a29  & ((\IO_IN~combout [29]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & (((\IO_IN~combout [29])) # (!\UC|IO_2_Reg~regout )))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\IO_IN~combout [29]),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\tri1[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[29]~37 .lut_mask = 16'hF351;
defparam \tri1[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \tri1[29]~126 (
// Equation(s):
// \tri1[29]~126_combout  = ((\tri1[29]~37_combout  & ((\ALU|Add1~58_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~58_combout ),
	.datad(\tri1[29]~37_combout ),
	.cin(gnd),
	.combout(\tri1[29]~126_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[29]~126 .lut_mask = 16'hF755;
defparam \tri1[29]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N3
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [29]));

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \inst4|g1:1:regs|dataout[29]~feeder (
// Equation(s):
// \inst4|g1:1:regs|dataout[29]~feeder_combout  = \tri1[29]~126_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[29]~126_combout ),
	.cin(gnd),
	.combout(\inst4|g1:1:regs|dataout[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:1:regs|dataout[29]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:1:regs|dataout[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N27
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:1:regs|dataout[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [29]));

// Location: LCCOMB_X18_Y13_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[29]~177 (
// Equation(s):
// \inst4|g2:0:zbf2|F[29]~177_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [29])))

	.dataa(\IR|dataout [12]),
	.datab(\IR|dataout [13]),
	.datac(\IR|dataout [11]),
	.datad(\inst4|g1:1:regs|dataout [29]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[29]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[29]~177 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf2|F[29]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N29
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[29]~126_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [29]));

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[29]~178 (
// Equation(s):
// \inst4|g2:0:zbf2|F[29]~178_combout  = (\inst4|g1:3:regs|dataout [29] & (((\inst4|g1:4:regs|dataout [29]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [29] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [29]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [29]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [29]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[29]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[29]~178 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[29]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[29]~179 (
// Equation(s):
// \inst4|g2:0:zbf2|F[29]~179_combout  = (\inst4|g2:0:zbf2|F[29]~177_combout  & (\inst4|g2:0:zbf2|F[29]~178_combout  & ((\inst4|g1:2:regs|dataout [29]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf2|F[29]~177_combout ),
	.datac(\inst4|g1:2:regs|dataout [29]),
	.datad(\inst4|g2:0:zbf2|F[29]~178_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[29]~179 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[29]~181 (
// Equation(s):
// \inst4|g2:0:zbf2|F[29]~181_combout  = (\inst4|g2:0:zbf2|F[29]~180_combout  & (\inst4|g2:0:zbf2|F[29]~179_combout  & ((\inst4|g1:5:regs|dataout [29]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[29]~180_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [29]),
	.datad(\inst4|g2:0:zbf2|F[29]~179_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[29]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[29]~181 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[29]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \tri1[28]~39 (
// Equation(s):
// \tri1[28]~39_combout  = (\IO_IN~combout [28] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a28 ) # (!\UC|DM_Rd~regout )))) # (!\IO_IN~combout [28] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a28 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [28]),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\UC|DM_Rd~regout ),
	.cin(gnd),
	.combout(\tri1[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[28]~39 .lut_mask = 16'hB0BB;
defparam \tri1[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \tri1[28]~125 (
// Equation(s):
// \tri1[28]~125_combout  = ((\tri1[28]~39_combout  & ((\ALU|Add1~56_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~56_combout ),
	.datad(\tri1[28]~39_combout ),
	.cin(gnd),
	.combout(\tri1[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[28]~125 .lut_mask = 16'hF755;
defparam \tri1[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N1
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[28]~125_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [28]));

// Location: LCCOMB_X18_Y13_N12
cycloneii_lcell_comb \inst4|g1:6:regs|dataout[28]~feeder (
// Equation(s):
// \inst4|g1:6:regs|dataout[28]~feeder_combout  = \tri1[28]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[28]~125_combout ),
	.cin(gnd),
	.combout(\inst4|g1:6:regs|dataout[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:6:regs|dataout[28]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:6:regs|dataout[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:6:regs|dataout[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [28]));

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[28]~175 (
// Equation(s):
// \inst4|g2:0:zbf2|F[28]~175_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [28] & ((\inst4|g1:6:regs|dataout [28]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [28])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [28]),
	.datad(\inst4|g1:6:regs|dataout [28]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[28]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[28]~175 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[28]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[28]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[28]~feeder_combout  = \tri1[28]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[28]~125_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[28]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N23
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [28]));

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[28]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[28]~feeder_combout  = \tri1[28]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[28]~125_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[28]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N11
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [28]));

// Location: LCFF_X22_Y13_N31
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[28]~125_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [28]));

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[28]~173 (
// Equation(s):
// \inst4|g2:0:zbf2|F[28]~173_combout  = (\inst4|dec_out2|Mux31~1_combout  & (\inst4|g1:4:regs|dataout [28] & ((\inst4|g1:3:regs|dataout [28]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [28]) # 
// ((!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|dec_out2|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [28]),
	.datac(\inst4|g1:4:regs|dataout [28]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[28]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[28]~173 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[28]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[28]~174 (
// Equation(s):
// \inst4|g2:0:zbf2|F[28]~174_combout  = (\inst4|g2:0:zbf2|F[28]~172_combout  & (\inst4|g2:0:zbf2|F[28]~173_combout  & ((\inst4|g1:2:regs|dataout [28]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[28]~172_combout ),
	.datab(\inst4|g1:2:regs|dataout [28]),
	.datac(\inst4|dec_out2|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf2|F[28]~173_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[28]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[28]~174 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf2|F[28]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[28]~176 (
// Equation(s):
// \inst4|g2:0:zbf2|F[28]~176_combout  = (\inst4|g2:0:zbf2|F[28]~175_combout  & (\inst4|g2:0:zbf2|F[28]~174_combout  & ((\inst4|g1:5:regs|dataout [28]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:5:regs|dataout [28]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf2|F[28]~175_combout ),
	.datad(\inst4|g2:0:zbf2|F[28]~174_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[28]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[28]~176 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[28]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \tri1[27]~41 (
// Equation(s):
// \tri1[27]~41_combout  = (\IO_IN~combout [27] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a27 )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [27] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a27 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [27]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\tri1[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[27]~41 .lut_mask = 16'hAF23;
defparam \tri1[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \tri1[27]~124 (
// Equation(s):
// \tri1[27]~124_combout  = ((\tri1[27]~41_combout  & ((\ALU|Add1~54_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\tri1[27]~41_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\tri1[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[27]~124 .lut_mask = 16'hDD5D;
defparam \tri1[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N5
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [27]));

// Location: LCFF_X20_Y16_N5
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [27]));

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[27]~170 (
// Equation(s):
// \inst4|g2:0:zbf2|F[27]~170_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [27] & ((\inst4|g1:6:regs|dataout [27]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & (((\inst4|g1:6:regs|dataout [27])) 
// # (!\inst4|dec_out2|Mux31~3_combout )))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [27]),
	.datad(\inst4|g1:6:regs|dataout [27]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[27]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[27]~170 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[27]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[27]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[27]~feeder_combout  = \tri1[27]~124_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[27]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N5
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [27]));

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \inst4|g1:4:regs|dataout[27]~feeder (
// Equation(s):
// \inst4|g1:4:regs|dataout[27]~feeder_combout  = \tri1[27]~124_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[27]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g1:4:regs|dataout[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:4:regs|dataout[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:4:regs|dataout[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N5
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:4:regs|dataout[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [27]));

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[27]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[27]~feeder_combout  = \tri1[27]~124_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[27]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [27]));

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[27]~168 (
// Equation(s):
// \inst4|g2:0:zbf2|F[27]~168_combout  = (\inst4|dec_out2|Mux31~0_combout  & (\inst4|g1:3:regs|dataout [27] & ((\inst4|g1:4:regs|dataout [27]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [27]) # 
// ((!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|dec_out2|Mux31~0_combout ),
	.datab(\inst4|g1:4:regs|dataout [27]),
	.datac(\inst4|dec_out2|Mux31~1_combout ),
	.datad(\inst4|g1:3:regs|dataout [27]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[27]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[27]~168 .lut_mask = 16'hCF45;
defparam \inst4|g2:0:zbf2|F[27]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[27]~169 (
// Equation(s):
// \inst4|g2:0:zbf2|F[27]~169_combout  = (\inst4|g2:0:zbf2|F[27]~167_combout  & (\inst4|g2:0:zbf2|F[27]~168_combout  & ((\inst4|g1:2:regs|dataout [27]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[27]~167_combout ),
	.datab(\inst4|g1:2:regs|dataout [27]),
	.datac(\inst4|dec_out2|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf2|F[27]~168_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[27]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[27]~169 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf2|F[27]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[27]~171 (
// Equation(s):
// \inst4|g2:0:zbf2|F[27]~171_combout  = (\inst4|g2:0:zbf2|F[27]~170_combout  & (\inst4|g2:0:zbf2|F[27]~169_combout  & ((\inst4|g1:5:regs|dataout [27]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g1:5:regs|dataout [27]),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf2|F[27]~170_combout ),
	.datad(\inst4|g2:0:zbf2|F[27]~169_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[27]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[27]~171 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf2|F[27]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \tri1[26]~43 (
// Equation(s):
// \tri1[26]~43_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [26] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a26 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a26 )) # 
// (!\UC|DM_Rd~regout )))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\UC|DM_Rd~regout ),
	.datac(\IO_IN~combout [26]),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\tri1[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[26]~43 .lut_mask = 16'hF531;
defparam \tri1[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \tri1[26]~123 (
// Equation(s):
// \tri1[26]~123_combout  = ((\tri1[26]~43_combout  & ((\ALU|Add1~52_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\tri1[26]~43_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\ALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\tri1[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[26]~123 .lut_mask = 16'hDD5D;
defparam \tri1[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [26]));

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[26]~162 (
// Equation(s):
// \inst4|g2:0:zbf2|F[26]~162_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\inst4|g1:1:regs|dataout [26] & \IR|dataout [11])))

	.dataa(\inst4|g1:1:regs|dataout [26]),
	.datab(\IR|dataout [13]),
	.datac(\IR|dataout [11]),
	.datad(\IR|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[26]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[26]~162 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[26]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N31
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [26]));

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[26]~164 (
// Equation(s):
// \inst4|g2:0:zbf2|F[26]~164_combout  = (\inst4|g2:0:zbf2|F[26]~163_combout  & (\inst4|g2:0:zbf2|F[26]~162_combout  & ((\inst4|g1:2:regs|dataout [26]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[26]~163_combout ),
	.datab(\inst4|g2:0:zbf2|F[26]~162_combout ),
	.datac(\inst4|g1:2:regs|dataout [26]),
	.datad(\inst4|dec_out2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[26]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[26]~164 .lut_mask = 16'h8088;
defparam \inst4|g2:0:zbf2|F[26]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[26]~166 (
// Equation(s):
// \inst4|g2:0:zbf2|F[26]~166_combout  = (\inst4|g2:0:zbf2|F[26]~165_combout  & (\inst4|g2:0:zbf2|F[26]~164_combout  & ((\inst4|g1:5:regs|dataout [26]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[26]~165_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [26]),
	.datad(\inst4|g2:0:zbf2|F[26]~164_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[26]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[26]~166 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[26]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneii_lcell_comb \tri1[25]~45 (
// Equation(s):
// \tri1[25]~45_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [25] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a25 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a25 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [25]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\tri1[25]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[25]~45 .lut_mask = 16'hDD0D;
defparam \tri1[25]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \tri1[25]~122 (
// Equation(s):
// \tri1[25]~122_combout  = ((\tri1[25]~45_combout  & ((\ALU|Add1~50_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[25]~45_combout ),
	.datac(\ALU|Add1~50_combout ),
	.datad(\tri1[31]~34_combout ),
	.cin(gnd),
	.combout(\tri1[25]~122_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[25]~122 .lut_mask = 16'hC4FF;
defparam \tri1[25]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [25]));

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [25]));

// Location: LCFF_X21_Y15_N3
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [25]));

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[25]~157 (
// Equation(s):
// \inst4|g2:0:zbf2|F[25]~157_combout  = (\IR|dataout [13]) # ((\IR|dataout [12]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [25])))

	.dataa(\IR|dataout [13]),
	.datab(\IR|dataout [12]),
	.datac(\IR|dataout [11]),
	.datad(\inst4|g1:1:regs|dataout [25]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[25]~157 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf2|F[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[25]~159 (
// Equation(s):
// \inst4|g2:0:zbf2|F[25]~159_combout  = (\inst4|g2:0:zbf2|F[25]~158_combout  & (\inst4|g2:0:zbf2|F[25]~157_combout  & ((\inst4|g1:2:regs|dataout [25]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[25]~158_combout ),
	.datab(\inst4|g1:2:regs|dataout [25]),
	.datac(\inst4|dec_out2|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf2|F[25]~157_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[25]~159 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf2|F[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[25]~161 (
// Equation(s):
// \inst4|g2:0:zbf2|F[25]~161_combout  = (\inst4|g2:0:zbf2|F[25]~160_combout  & (\inst4|g2:0:zbf2|F[25]~159_combout  & ((\inst4|g1:5:regs|dataout [25]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[25]~160_combout ),
	.datab(\inst4|dec_out2|Mux31~5_combout ),
	.datac(\inst4|g1:5:regs|dataout [25]),
	.datad(\inst4|g2:0:zbf2|F[25]~159_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[25]~161 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneii_lcell_comb \tri1[24]~47 (
// Equation(s):
// \tri1[24]~47_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [24] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a24 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a24 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [24]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\tri1[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[24]~47 .lut_mask = 16'hDD0D;
defparam \tri1[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \tri1[24]~121 (
// Equation(s):
// \tri1[24]~121_combout  = ((\tri1[24]~47_combout  & ((\ALU|Add1~48_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[24]~47_combout ),
	.datad(\ALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\tri1[24]~121_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[24]~121 .lut_mask = 16'hF373;
defparam \tri1[24]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[24]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[24]~feeder_combout  = \tri1[24]~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[24]~121_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[24]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [24]));

// Location: LCFF_X20_Y14_N25
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [24]));

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[24]~153 (
// Equation(s):
// \inst4|g2:0:zbf2|F[24]~153_combout  = (\inst4|g1:3:regs|dataout [24] & (((\inst4|g1:4:regs|dataout [24]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [24] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [24]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [24]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [24]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[24]~153 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[24]~154 (
// Equation(s):
// \inst4|g2:0:zbf2|F[24]~154_combout  = (\inst4|g2:0:zbf2|F[24]~152_combout  & (\inst4|g2:0:zbf2|F[24]~153_combout  & ((\inst4|g1:2:regs|dataout [24]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[24]~152_combout ),
	.datab(\inst4|g1:2:regs|dataout [24]),
	.datac(\inst4|dec_out2|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf2|F[24]~153_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[24]~154 .lut_mask = 16'h8A00;
defparam \inst4|g2:0:zbf2|F[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[24]~121_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [24]));

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[24]~156 (
// Equation(s):
// \inst4|g2:0:zbf2|F[24]~156_combout  = (\inst4|g2:0:zbf2|F[24]~155_combout  & (\inst4|g2:0:zbf2|F[24]~154_combout  & ((\inst4|g1:5:regs|dataout [24]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[24]~155_combout ),
	.datab(\inst4|g2:0:zbf2|F[24]~154_combout ),
	.datac(\inst4|g1:5:regs|dataout [24]),
	.datad(\inst4|dec_out2|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[24]~156 .lut_mask = 16'h8088;
defparam \inst4|g2:0:zbf2|F[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \tri1[22]~51 (
// Equation(s):
// \tri1[22]~51_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a22  & ((\IO_IN~combout [22]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & ((\IO_IN~combout [22]) # ((!\UC|IO_2_Reg~regout ))))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\IO_IN~combout [22]),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\tri1[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[22]~51 .lut_mask = 16'hCF45;
defparam \tri1[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \tri1[22]~119 (
// Equation(s):
// \tri1[22]~119_combout  = ((\tri1[22]~51_combout  & ((\ALU|Add1~44_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[22]~51_combout ),
	.datac(\tri1[31]~34_combout ),
	.datad(\ALU|Add1~44_combout ),
	.cin(gnd),
	.combout(\tri1[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[22]~119 .lut_mask = 16'hCF4F;
defparam \tri1[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N15
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [22]));

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [22]));

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[22]~145 (
// Equation(s):
// \inst4|g2:0:zbf2|F[22]~145_combout  = (\inst4|dec_out2|Mux31~2_combout  & (\inst4|g1:7:regs|dataout [22] & ((\inst4|g1:6:regs|dataout [22]) # (!\inst4|dec_out2|Mux31~3_combout )))) # (!\inst4|dec_out2|Mux31~2_combout  & ((\inst4|g1:6:regs|dataout [22]) # 
// ((!\inst4|dec_out2|Mux31~3_combout ))))

	.dataa(\inst4|dec_out2|Mux31~2_combout ),
	.datab(\inst4|g1:6:regs|dataout [22]),
	.datac(\inst4|g1:7:regs|dataout [22]),
	.datad(\inst4|dec_out2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[22]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[22]~145 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf2|F[22]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [22]));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[22]~146 (
// Equation(s):
// \inst4|g2:0:zbf2|F[22]~146_combout  = (\inst4|g2:0:zbf2|F[22]~144_combout  & (\inst4|g2:0:zbf2|F[22]~145_combout  & ((\inst4|g1:5:regs|dataout [22]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[22]~144_combout ),
	.datab(\inst4|g2:0:zbf2|F[22]~145_combout ),
	.datac(\inst4|g1:5:regs|dataout [22]),
	.datad(\inst4|dec_out2|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[22]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[22]~146 .lut_mask = 16'h8088;
defparam \inst4|g2:0:zbf2|F[22]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneii_lcell_comb \tri1[21]~53 (
// Equation(s):
// \tri1[21]~53_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [21] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a21 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a21 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [21]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\tri1[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[21]~53 .lut_mask = 16'hDD0D;
defparam \tri1[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \tri1[21]~118 (
// Equation(s):
// \tri1[21]~118_combout  = ((\tri1[21]~53_combout  & ((\ALU|Add1~42_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[31]~34_combout ),
	.datac(\tri1[21]~53_combout ),
	.datad(\ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\tri1[21]~118_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[21]~118 .lut_mask = 16'hF373;
defparam \tri1[21]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N5
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [21]));

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[21]~140 (
// Equation(s):
// \inst4|g2:0:zbf2|F[21]~140_combout  = (\inst4|g1:6:regs|dataout [21] & (((\inst4|g1:7:regs|dataout [21]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|g1:6:regs|dataout [21] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [21]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [21]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [21]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[21]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[21]~140 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[21]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N5
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [21]));

// Location: LCFF_X20_Y15_N15
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [21]));

// Location: LCFF_X20_Y14_N1
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[21]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [21]));

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[21]~138 (
// Equation(s):
// \inst4|g2:0:zbf2|F[21]~138_combout  = (\inst4|g1:3:regs|dataout [21] & (((\inst4|g1:4:regs|dataout [21]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [21] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [21]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [21]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [21]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[21]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[21]~138 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[21]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[21]~139 (
// Equation(s):
// \inst4|g2:0:zbf2|F[21]~139_combout  = (\inst4|g2:0:zbf2|F[21]~137_combout  & (\inst4|g2:0:zbf2|F[21]~138_combout  & ((\inst4|g1:2:regs|dataout [21]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[21]~137_combout ),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g1:2:regs|dataout [21]),
	.datad(\inst4|g2:0:zbf2|F[21]~138_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[21]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[21]~139 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[21]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[21]~141 (
// Equation(s):
// \inst4|g2:0:zbf2|F[21]~141_combout  = (\inst4|g2:0:zbf2|F[21]~140_combout  & (\inst4|g2:0:zbf2|F[21]~139_combout  & ((\inst4|g1:5:regs|dataout [21]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[21]~140_combout ),
	.datac(\inst4|g1:5:regs|dataout [21]),
	.datad(\inst4|g2:0:zbf2|F[21]~139_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[21]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[21]~141 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[21]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneii_lcell_comb \tri1[19]~57 (
// Equation(s):
// \tri1[19]~57_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [19] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a19 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a19 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [19]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\tri1[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[19]~57 .lut_mask = 16'hDD0D;
defparam \tri1[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \tri1[19]~116 (
// Equation(s):
// \tri1[19]~116_combout  = ((\tri1[19]~57_combout  & ((\ALU|Add1~38_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~38_combout ),
	.datad(\tri1[19]~57_combout ),
	.cin(gnd),
	.combout(\tri1[19]~116_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[19]~116 .lut_mask = 16'hF755;
defparam \tri1[19]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N15
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [19]));

// Location: LCFF_X22_Y16_N29
cycloneii_lcell_ff \inst4|g1:4:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:4:regs|dataout [19]));

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[19]~128 (
// Equation(s):
// \inst4|g2:0:zbf2|F[19]~128_combout  = (\inst4|g1:3:regs|dataout [19] & (((\inst4|g1:4:regs|dataout [19]) # (!\inst4|dec_out2|Mux31~1_combout )))) # (!\inst4|g1:3:regs|dataout [19] & (!\inst4|dec_out2|Mux31~0_combout  & ((\inst4|g1:4:regs|dataout [19]) # 
// (!\inst4|dec_out2|Mux31~1_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [19]),
	.datab(\inst4|dec_out2|Mux31~0_combout ),
	.datac(\inst4|g1:4:regs|dataout [19]),
	.datad(\inst4|dec_out2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[19]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[19]~128 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[19]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[19]~129 (
// Equation(s):
// \inst4|g2:0:zbf2|F[19]~129_combout  = (\inst4|g2:0:zbf2|F[19]~127_combout  & (\inst4|g2:0:zbf2|F[19]~128_combout  & ((\inst4|g1:2:regs|dataout [19]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf2|F[19]~127_combout ),
	.datab(\inst4|dec_out2|Mux31~4_combout ),
	.datac(\inst4|g1:2:regs|dataout [19]),
	.datad(\inst4|g2:0:zbf2|F[19]~128_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[19]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[19]~129 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf2|F[19]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N25
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [19]));

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[19]~116_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [19]));

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[19]~130 (
// Equation(s):
// \inst4|g2:0:zbf2|F[19]~130_combout  = (\inst4|g1:6:regs|dataout [19] & (((\inst4|g1:7:regs|dataout [19]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|g1:6:regs|dataout [19] & (!\inst4|dec_out2|Mux31~3_combout  & ((\inst4|g1:7:regs|dataout [19]) # 
// (!\inst4|dec_out2|Mux31~2_combout ))))

	.dataa(\inst4|g1:6:regs|dataout [19]),
	.datab(\inst4|dec_out2|Mux31~3_combout ),
	.datac(\inst4|g1:7:regs|dataout [19]),
	.datad(\inst4|dec_out2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[19]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[19]~130 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[19]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[19]~131 (
// Equation(s):
// \inst4|g2:0:zbf2|F[19]~131_combout  = (\inst4|g2:0:zbf2|F[19]~129_combout  & (\inst4|g2:0:zbf2|F[19]~130_combout  & ((\inst4|g1:5:regs|dataout [19]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[19]~129_combout ),
	.datac(\inst4|g1:5:regs|dataout [19]),
	.datad(\inst4|g2:0:zbf2|F[19]~130_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[19]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[19]~131 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[19]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_combout  = (\ALU|Add0~40  & ((\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[20]~136_combout )))) # (!\ALU|Add0~40  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[20]~136_combout  $ (VCC))))
// \ALU|Add0~42  = CARRY((!\ALU|Add0~40  & (\IR|dataout [26] $ (\inst4|g2:0:zbf2|F[20]~136_combout ))))

	.dataa(\IR|dataout [26]),
	.datab(\inst4|g2:0:zbf2|F[20]~136_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~40 ),
	.combout(\ALU|Add0~41_combout ),
	.cout(\ALU|Add0~42 ));
// synopsys translate_off
defparam \ALU|Add0~41 .lut_mask = 16'h6906;
defparam \ALU|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \tri1[20]~117 (
// Equation(s):
// \tri1[20]~117_combout  = ((\tri1[20]~55_combout  & ((\ALU|Add1~40_combout ) # (!\UC|ALU_2_DBus~regout )))) # (!\tri1[31]~34_combout )

	.dataa(\tri1[31]~34_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[20]~55_combout ),
	.datad(\ALU|Add1~40_combout ),
	.cin(gnd),
	.combout(\tri1[20]~117_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[20]~117 .lut_mask = 16'hF575;
defparam \tri1[20]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N1
cycloneii_lcell_ff \inst4|g1:6:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:6:regs|dataout [20]));

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \inst4|g1:7:regs|dataout[20]~feeder (
// Equation(s):
// \inst4|g1:7:regs|dataout[20]~feeder_combout  = \tri1[20]~117_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[20]~117_combout ),
	.cin(gnd),
	.combout(\inst4|g1:7:regs|dataout[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:7:regs|dataout[20]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:7:regs|dataout[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N31
cycloneii_lcell_ff \inst4|g1:7:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:7:regs|dataout[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:7:regs|dataout [20]));

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[20]~135 (
// Equation(s):
// \inst4|g2:0:zbf2|F[20]~135_combout  = (\inst4|dec_out2|Mux31~3_combout  & (\inst4|g1:6:regs|dataout [20] & ((\inst4|g1:7:regs|dataout [20]) # (!\inst4|dec_out2|Mux31~2_combout )))) # (!\inst4|dec_out2|Mux31~3_combout  & (((\inst4|g1:7:regs|dataout [20])) 
// # (!\inst4|dec_out2|Mux31~2_combout )))

	.dataa(\inst4|dec_out2|Mux31~3_combout ),
	.datab(\inst4|dec_out2|Mux31~2_combout ),
	.datac(\inst4|g1:6:regs|dataout [20]),
	.datad(\inst4|g1:7:regs|dataout [20]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[20]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[20]~135 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf2|F[20]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N19
cycloneii_lcell_ff \inst4|g1:5:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:5:regs|dataout [20]));

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[20]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[20]~feeder_combout  = \tri1[20]~117_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[20]~117_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[20]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N9
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [20]));

// Location: LCFF_X21_Y15_N31
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [20]));

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[20]~132 (
// Equation(s):
// \inst4|g2:0:zbf2|F[20]~132_combout  = (\IR|dataout [12]) # ((\IR|dataout [13]) # ((\IR|dataout [11] & \inst4|g1:1:regs|dataout [20])))

	.dataa(\IR|dataout [11]),
	.datab(\IR|dataout [12]),
	.datac(\inst4|g1:1:regs|dataout [20]),
	.datad(\IR|dataout [13]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[20]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[20]~132 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf2|F[20]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N7
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [20]));

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[20]~133 (
// Equation(s):
// \inst4|g2:0:zbf2|F[20]~133_combout  = (\inst4|g1:4:regs|dataout [20] & (((\inst4|g1:3:regs|dataout [20]) # (!\inst4|dec_out2|Mux31~0_combout )))) # (!\inst4|g1:4:regs|dataout [20] & (!\inst4|dec_out2|Mux31~1_combout  & ((\inst4|g1:3:regs|dataout [20]) # 
// (!\inst4|dec_out2|Mux31~0_combout ))))

	.dataa(\inst4|g1:4:regs|dataout [20]),
	.datab(\inst4|dec_out2|Mux31~1_combout ),
	.datac(\inst4|g1:3:regs|dataout [20]),
	.datad(\inst4|dec_out2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[20]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[20]~133 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf2|F[20]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[20]~134 (
// Equation(s):
// \inst4|g2:0:zbf2|F[20]~134_combout  = (\inst4|g2:0:zbf2|F[20]~132_combout  & (\inst4|g2:0:zbf2|F[20]~133_combout  & ((\inst4|g1:2:regs|dataout [20]) # (!\inst4|dec_out2|Mux31~4_combout ))))

	.dataa(\inst4|dec_out2|Mux31~4_combout ),
	.datab(\inst4|g1:2:regs|dataout [20]),
	.datac(\inst4|g2:0:zbf2|F[20]~132_combout ),
	.datad(\inst4|g2:0:zbf2|F[20]~133_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[20]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[20]~134 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf2|F[20]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \inst4|g2:0:zbf2|F[20]~136 (
// Equation(s):
// \inst4|g2:0:zbf2|F[20]~136_combout  = (\inst4|g2:0:zbf2|F[20]~135_combout  & (\inst4|g2:0:zbf2|F[20]~134_combout  & ((\inst4|g1:5:regs|dataout [20]) # (!\inst4|dec_out2|Mux31~5_combout ))))

	.dataa(\inst4|dec_out2|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf2|F[20]~135_combout ),
	.datac(\inst4|g1:5:regs|dataout [20]),
	.datad(\inst4|g2:0:zbf2|F[20]~134_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf2|F[20]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf2|F[20]~136 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf2|F[20]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \ALU|Equal1~6 (
// Equation(s):
// \ALU|Equal1~6_combout  = (!\ALU|Add1~40_combout  & !\ALU|Add1~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Add1~40_combout ),
	.datad(\ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~6 .lut_mask = 16'h000F;
defparam \ALU|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \ALU|Equal1~5 (
// Equation(s):
// \ALU|Equal1~5_combout  = (!\ALU|Add1~32_combout  & (!\ALU|Add1~34_combout  & (!\ALU|Add1~36_combout  & !\ALU|Add1~38_combout )))

	.dataa(\ALU|Add1~32_combout ),
	.datab(\ALU|Add1~34_combout ),
	.datac(\ALU|Add1~36_combout ),
	.datad(\ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~5 .lut_mask = 16'h0001;
defparam \ALU|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \ALU|Equal1~7 (
// Equation(s):
// \ALU|Equal1~7_combout  = (!\ALU|Add1~46_combout  & (!\ALU|Add1~44_combout  & (\ALU|Equal1~6_combout  & \ALU|Equal1~5_combout )))

	.dataa(\ALU|Add1~46_combout ),
	.datab(\ALU|Add1~44_combout ),
	.datac(\ALU|Equal1~6_combout ),
	.datad(\ALU|Equal1~5_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~7 .lut_mask = 16'h1000;
defparam \ALU|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \ALU|Equal1~8 (
// Equation(s):
// \ALU|Equal1~8_combout  = (!\ALU|Add1~48_combout  & (!\ALU|Add1~50_combout  & (!\ALU|Add1~52_combout  & !\ALU|Add1~54_combout )))

	.dataa(\ALU|Add1~48_combout ),
	.datab(\ALU|Add1~50_combout ),
	.datac(\ALU|Add1~52_combout ),
	.datad(\ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~8 .lut_mask = 16'h0001;
defparam \ALU|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \ALU|Equal1~9 (
// Equation(s):
// \ALU|Equal1~9_combout  = (!\ALU|Add1~58_combout  & (!\ALU|Add1~56_combout  & (!\ALU|Add1~62_combout  & !\ALU|Add1~60_combout )))

	.dataa(\ALU|Add1~58_combout ),
	.datab(\ALU|Add1~56_combout ),
	.datac(\ALU|Add1~62_combout ),
	.datad(\ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~9 .lut_mask = 16'h0001;
defparam \ALU|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \ALU|Equal1~10 (
// Equation(s):
// \ALU|Equal1~10_combout  = (\ALU|Equal1~4_combout  & (\ALU|Equal1~7_combout  & (\ALU|Equal1~8_combout  & \ALU|Equal1~9_combout )))

	.dataa(\ALU|Equal1~4_combout ),
	.datab(\ALU|Equal1~7_combout ),
	.datac(\ALU|Equal1~8_combout ),
	.datad(\ALU|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~10 .lut_mask = 16'h8000;
defparam \ALU|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N5
cycloneii_lcell_ff \Status|dataout[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|Equal1~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|ALU_2_DBus~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Status|dataout [0]));

// Location: LCFF_X19_Y16_N23
cycloneii_lcell_ff \Status|dataout[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|Add1~62_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|ALU_2_DBus~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Status|dataout [1]));

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = \IR|dataout [28] $ (((\IR|dataout [26] & ((\Status|dataout [1]))) # (!\IR|dataout [26] & (\Status|dataout [0]))))

	.dataa(\IR|dataout [28]),
	.datab(\Status|dataout [0]),
	.datac(\IR|dataout [26]),
	.datad(\Status|dataout [1]),
	.cin(gnd),
	.combout(\inst11~combout ),
	.cout());
// synopsys translate_off
defparam inst11.lut_mask = 16'h56A6;
defparam inst11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \UC|PC_Ld_En~0 (
// Equation(s):
// \UC|PC_Ld_En~0_combout  = (\UC|current_state.EX~regout  & (\IR|dataout [29] & (\IR|dataout [30] & \IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|PC_Ld_En~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|PC_Ld_En~0 .lut_mask = 16'h8000;
defparam \UC|PC_Ld_En~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N9
cycloneii_lcell_ff \UC|PC_Ld_En (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|PC_Ld_En~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|PC_Ld_En~regout ));

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb inst9(
// Equation(s):
// \inst9~combout  = (\inst11~combout  & \UC|PC_Ld_En~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11~combout ),
	.datad(\UC|PC_Ld_En~regout ),
	.cin(gnd),
	.combout(\inst9~combout ),
	.cout());
// synopsys translate_off
defparam inst9.lut_mask = 16'hF000;
defparam inst9.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N7
cycloneii_lcell_ff \inst13|DATA_OUT[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[3]~38_combout ),
	.sdata(\IR|dataout [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [3]));

// Location: LCFF_X25_Y19_N31
cycloneii_lcell_ff \I-Memory|Add[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst13|DATA_OUT [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\I-Memory|Add [3]));

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \I-Memory|Matriz~40 (
// Equation(s):
// \I-Memory|Matriz~40_combout  = (\I-Memory|Add [0] & (\I-Memory|Add [2] & (!\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~40_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~40 .lut_mask = 16'h0800;
defparam \I-Memory|Matriz~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \IR|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [28]));

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \inst13|DATA_OUT[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[0]~32_combout ),
	.sdata(\IR|dataout [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [0]));

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \inst13|DATA_OUT[1]~34 (
// Equation(s):
// \inst13|DATA_OUT[1]~34_combout  = (\inst13|DATA_OUT [1] & (!\inst13|DATA_OUT[0]~33 )) # (!\inst13|DATA_OUT [1] & ((\inst13|DATA_OUT[0]~33 ) # (GND)))
// \inst13|DATA_OUT[1]~35  = CARRY((!\inst13|DATA_OUT[0]~33 ) # (!\inst13|DATA_OUT [1]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[0]~33 ),
	.combout(\inst13|DATA_OUT[1]~34_combout ),
	.cout(\inst13|DATA_OUT[1]~35 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[1]~34 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \I-Memory|Matriz~53 (
// Equation(s):
// \I-Memory|Matriz~53_combout  = (\I-Memory|Add [2] & (!\I-Memory|Add [1] & ((\I-Memory|Add [0]) # (\I-Memory|Add [3])))) # (!\I-Memory|Add [2] & (\I-Memory|Add [0] & (\I-Memory|Add [1] & \I-Memory|Add [3])))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~53_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~53 .lut_mask = 16'h2C08;
defparam \I-Memory|Matriz~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \IR|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~53_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [2]));

// Location: LCFF_X25_Y16_N3
cycloneii_lcell_ff \inst13|DATA_OUT[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[1]~34_combout ),
	.sdata(\IR|dataout [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [1]));

// Location: LCFF_X25_Y16_N5
cycloneii_lcell_ff \inst13|DATA_OUT[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[2]~36_combout ),
	.sdata(\IR|dataout [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [2]));

// Location: LCFF_X24_Y19_N23
cycloneii_lcell_ff \I-Memory|Add[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst13|DATA_OUT [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\I-Memory|Add [2]));

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \I-Memory|Matriz~39 (
// Equation(s):
// \I-Memory|Matriz~39_combout  = (\I-Memory|Add [2] & (((!\I-Memory|Add [3]) # (!\I-Memory|Add [1])) # (!\I-Memory|Add [0]))) # (!\I-Memory|Add [2] & ((\I-Memory|Add [3]) # ((\I-Memory|Add [0] & \I-Memory|Add [1]))))

	.dataa(\I-Memory|Add [0]),
	.datab(\I-Memory|Add [2]),
	.datac(\I-Memory|Add [1]),
	.datad(\I-Memory|Add [3]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~39_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~39 .lut_mask = 16'h7FEC;
defparam \I-Memory|Matriz~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N3
cycloneii_lcell_ff \IR|dataout[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\I-Memory|Matriz~39_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [29]));

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \UC|ALU_2_DBus~0 (
// Equation(s):
// \UC|ALU_2_DBus~0_combout  = (\UC|current_state.EX~regout  & (\IR|dataout [29] & (!\IR|dataout [30] & !\IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|ALU_2_DBus~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|ALU_2_DBus~0 .lut_mask = 16'h0008;
defparam \UC|ALU_2_DBus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N5
cycloneii_lcell_ff \UC|ALU_2_DBus (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|ALU_2_DBus~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|ALU_2_DBus~regout ));

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \tri1[31]~33 (
// Equation(s):
// \tri1[31]~33_combout  = (\tri1[31]~32_combout  & ((\ALU|Add1~62_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~62_combout ),
	.datad(\tri1[31]~32_combout ),
	.cin(gnd),
	.combout(\tri1[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[31]~33 .lut_mask = 16'hF300;
defparam \tri1[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneii_lcell_comb \tri1[30]~35 (
// Equation(s):
// \tri1[30]~35_combout  = (\IO_IN~combout [30] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a30 ) # ((!\UC|DM_Rd~regout )))) # (!\IO_IN~combout [30] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a30 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [30]),
	.datab(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\UC|DM_Rd~regout ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[30]~35 .lut_mask = 16'h8ACF;
defparam \tri1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \tri1[30]~36 (
// Equation(s):
// \tri1[30]~36_combout  = (\tri1[30]~35_combout  & ((\ALU|Add1~60_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[30]~35_combout ),
	.datab(\ALU|Add1~60_combout ),
	.datac(vcc),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[30]~36 .lut_mask = 16'h88AA;
defparam \tri1[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \tri1[29]~38 (
// Equation(s):
// \tri1[29]~38_combout  = (\tri1[29]~37_combout  & ((\ALU|Add1~58_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~58_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[29]~37_combout ),
	.cin(gnd),
	.combout(\tri1[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[29]~38 .lut_mask = 16'hBB00;
defparam \tri1[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \tri1[28]~40 (
// Equation(s):
// \tri1[28]~40_combout  = (\tri1[28]~39_combout  & ((\ALU|Add1~56_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~56_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[28]~39_combout ),
	.cin(gnd),
	.combout(\tri1[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[28]~40 .lut_mask = 16'hBB00;
defparam \tri1[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \tri1[27]~42 (
// Equation(s):
// \tri1[27]~42_combout  = (\tri1[27]~41_combout  & ((\ALU|Add1~54_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~54_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[27]~41_combout ),
	.cin(gnd),
	.combout(\tri1[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[27]~42 .lut_mask = 16'hBB00;
defparam \tri1[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \tri1[26]~44 (
// Equation(s):
// \tri1[26]~44_combout  = (\tri1[26]~43_combout  & ((\ALU|Add1~52_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~52_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[26]~43_combout ),
	.cin(gnd),
	.combout(\tri1[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[26]~44 .lut_mask = 16'hBB00;
defparam \tri1[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \tri1[25]~46 (
// Equation(s):
// \tri1[25]~46_combout  = (\tri1[25]~45_combout  & ((\ALU|Add1~50_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(vcc),
	.datac(\ALU|Add1~50_combout ),
	.datad(\tri1[25]~45_combout ),
	.cin(gnd),
	.combout(\tri1[25]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[25]~46 .lut_mask = 16'hF500;
defparam \tri1[25]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \tri1[24]~48 (
// Equation(s):
// \tri1[24]~48_combout  = (\tri1[24]~47_combout  & ((\ALU|Add1~48_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\ALU|Add1~48_combout ),
	.datac(\tri1[24]~47_combout ),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[24]~48 .lut_mask = 16'hC0F0;
defparam \tri1[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \tri1[23]~49 (
// Equation(s):
// \tri1[23]~49_combout  = (\IO_IN~combout [23] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a23 ) # (!\UC|DM_Rd~regout )))) # (!\IO_IN~combout [23] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a23 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [23]),
	.datab(\UC|IO_2_Reg~regout ),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\UC|DM_Rd~regout ),
	.cin(gnd),
	.combout(\tri1[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[23]~49 .lut_mask = 16'hB0BB;
defparam \tri1[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \tri1[23]~50 (
// Equation(s):
// \tri1[23]~50_combout  = (\tri1[23]~49_combout  & ((\ALU|Add1~46_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~46_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[23]~49_combout ),
	.cin(gnd),
	.combout(\tri1[23]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[23]~50 .lut_mask = 16'hBB00;
defparam \tri1[23]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \tri1[22]~52 (
// Equation(s):
// \tri1[22]~52_combout  = (\tri1[22]~51_combout  & ((\ALU|Add1~44_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\ALU|Add1~44_combout ),
	.datac(vcc),
	.datad(\tri1[22]~51_combout ),
	.cin(gnd),
	.combout(\tri1[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[22]~52 .lut_mask = 16'hDD00;
defparam \tri1[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \tri1[21]~54 (
// Equation(s):
// \tri1[21]~54_combout  = (\tri1[21]~53_combout  & ((\ALU|Add1~42_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\ALU|Add1~42_combout ),
	.datac(\tri1[21]~53_combout ),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[21]~54 .lut_mask = 16'hC0F0;
defparam \tri1[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \tri1[20]~56 (
// Equation(s):
// \tri1[20]~56_combout  = (\tri1[20]~55_combout  & ((\ALU|Add1~40_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~40_combout ),
	.datab(vcc),
	.datac(\tri1[20]~55_combout ),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[20]~56 .lut_mask = 16'hA0F0;
defparam \tri1[20]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \tri1[19]~58 (
// Equation(s):
// \tri1[19]~58_combout  = (\tri1[19]~57_combout  & ((\ALU|Add1~38_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[19]~57_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\tri1[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[19]~58 .lut_mask = 16'hAA22;
defparam \tri1[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \tri1[18]~59 (
// Equation(s):
// \tri1[18]~59_combout  = (\IO_IN~combout [18] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18~portadataout )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [18] & (!\UC|IO_2_Reg~regout  & 
// ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18~portadataout ) # (!\UC|DM_Rd~regout ))))

	.dataa(\IO_IN~combout [18]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\tri1[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[18]~59 .lut_mask = 16'hAF23;
defparam \tri1[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \tri1[18]~60 (
// Equation(s):
// \tri1[18]~60_combout  = (\tri1[18]~59_combout  & ((\ALU|Add1~36_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[18]~59_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\ALU|Add1~36_combout ),
	.cin(gnd),
	.combout(\tri1[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[18]~60 .lut_mask = 16'hAA22;
defparam \tri1[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[17]));
// synopsys translate_off
defparam \IO_IN[17]~I .input_async_reset = "none";
defparam \IO_IN[17]~I .input_power_up = "low";
defparam \IO_IN[17]~I .input_register_mode = "none";
defparam \IO_IN[17]~I .input_sync_reset = "none";
defparam \IO_IN[17]~I .oe_async_reset = "none";
defparam \IO_IN[17]~I .oe_power_up = "low";
defparam \IO_IN[17]~I .oe_register_mode = "none";
defparam \IO_IN[17]~I .oe_sync_reset = "none";
defparam \IO_IN[17]~I .operation_mode = "input";
defparam \IO_IN[17]~I .output_async_reset = "none";
defparam \IO_IN[17]~I .output_power_up = "low";
defparam \IO_IN[17]~I .output_register_mode = "none";
defparam \IO_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \tri1[17]~61 (
// Equation(s):
// \tri1[17]~61_combout  = (\UC|IO_2_Reg~regout  & (\IO_IN~combout [17] & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a17 ) # (!\UC|DM_Rd~regout )))) # (!\UC|IO_2_Reg~regout  & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a17 ) # 
// (!\UC|DM_Rd~regout ))))

	.dataa(\UC|IO_2_Reg~regout ),
	.datab(\IO_IN~combout [17]),
	.datac(\UC|DM_Rd~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\tri1[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[17]~61 .lut_mask = 16'hDD0D;
defparam \tri1[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \tri1[17]~62 (
// Equation(s):
// \tri1[17]~62_combout  = (\tri1[17]~61_combout  & ((\ALU|Add1~34_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\ALU|Add1~34_combout ),
	.datac(vcc),
	.datad(\tri1[17]~61_combout ),
	.cin(gnd),
	.combout(\tri1[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[17]~62 .lut_mask = 16'hDD00;
defparam \tri1[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \tri1[16]~64 (
// Equation(s):
// \tri1[16]~64_combout  = (\tri1[16]~63_combout  & ((\ALU|Add1~32_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~32_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\tri1[16]~63_combout ),
	.cin(gnd),
	.combout(\tri1[16]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[16]~64 .lut_mask = 16'hBB00;
defparam \tri1[16]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \tri1[15]~66 (
// Equation(s):
// \tri1[15]~66_combout  = (\tri1[15]~65_combout  & ((\ALU|Add1~30_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[15]~65_combout ),
	.datab(\ALU|Add1~30_combout ),
	.datac(vcc),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[15]~66 .lut_mask = 16'h88AA;
defparam \tri1[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \tri1[14]~68 (
// Equation(s):
// \tri1[14]~68_combout  = (\tri1[14]~67_combout  & ((\ALU|Add1~28_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\tri1[14]~67_combout ),
	.datad(\ALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\tri1[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[14]~68 .lut_mask = 16'hF030;
defparam \tri1[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \tri1[13]~70 (
// Equation(s):
// \tri1[13]~70_combout  = (\tri1[13]~69_combout  & ((\ALU|Add1~26_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(\ALU|Add1~26_combout ),
	.datad(\tri1[13]~69_combout ),
	.cin(gnd),
	.combout(\tri1[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[13]~70 .lut_mask = 16'hF300;
defparam \tri1[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \tri1[12]~72 (
// Equation(s):
// \tri1[12]~72_combout  = (\tri1[12]~71_combout  & ((\ALU|Add1~24_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\ALU|Add1~24_combout ),
	.datab(vcc),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\tri1[12]~71_combout ),
	.cin(gnd),
	.combout(\tri1[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[12]~72 .lut_mask = 16'hAF00;
defparam \tri1[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \tri1[11]~74 (
// Equation(s):
// \tri1[11]~74_combout  = (\tri1[11]~73_combout  & ((\ALU|Add1~22_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[11]~73_combout ),
	.datab(\ALU|Add1~22_combout ),
	.datac(vcc),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[11]~74 .lut_mask = 16'h88AA;
defparam \tri1[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IO_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IO_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_IN[10]));
// synopsys translate_off
defparam \IO_IN[10]~I .input_async_reset = "none";
defparam \IO_IN[10]~I .input_power_up = "low";
defparam \IO_IN[10]~I .input_register_mode = "none";
defparam \IO_IN[10]~I .input_sync_reset = "none";
defparam \IO_IN[10]~I .oe_async_reset = "none";
defparam \IO_IN[10]~I .oe_power_up = "low";
defparam \IO_IN[10]~I .oe_register_mode = "none";
defparam \IO_IN[10]~I .oe_sync_reset = "none";
defparam \IO_IN[10]~I .operation_mode = "input";
defparam \IO_IN[10]~I .output_async_reset = "none";
defparam \IO_IN[10]~I .output_power_up = "low";
defparam \IO_IN[10]~I .output_register_mode = "none";
defparam \IO_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneii_lcell_comb \tri1[10]~75 (
// Equation(s):
// \tri1[10]~75_combout  = (\UC|DM_Rd~regout  & (\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a10  & ((\IO_IN~combout [10]) # (!\UC|IO_2_Reg~regout )))) # (!\UC|DM_Rd~regout  & ((\IO_IN~combout [10]) # ((!\UC|IO_2_Reg~regout ))))

	.dataa(\UC|DM_Rd~regout ),
	.datab(\IO_IN~combout [10]),
	.datac(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\UC|IO_2_Reg~regout ),
	.cin(gnd),
	.combout(\tri1[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[10]~75 .lut_mask = 16'hC4F5;
defparam \tri1[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \tri1[10]~76 (
// Equation(s):
// \tri1[10]~76_combout  = (\tri1[10]~75_combout  & ((\ALU|Add1~20_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[10]~75_combout ),
	.datac(vcc),
	.datad(\ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\tri1[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[10]~76 .lut_mask = 16'hCC44;
defparam \tri1[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \tri1[9]~78 (
// Equation(s):
// \tri1[9]~78_combout  = (\tri1[9]~77_combout  & ((\ALU|Add1~18_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[9]~77_combout ),
	.datac(vcc),
	.datad(\ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\tri1[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[9]~78 .lut_mask = 16'hCC44;
defparam \tri1[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \tri1[8]~80 (
// Equation(s):
// \tri1[8]~80_combout  = (\tri1[8]~79_combout  & ((\ALU|Add1~16_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\ALU|Add1~16_combout ),
	.datac(vcc),
	.datad(\tri1[8]~79_combout ),
	.cin(gnd),
	.combout(\tri1[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[8]~80 .lut_mask = 16'hDD00;
defparam \tri1[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \tri1[7]~82 (
// Equation(s):
// \tri1[7]~82_combout  = (\tri1[7]~81_combout  & ((\ALU|Add1~14_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\ALU|Add1~14_combout ),
	.datac(vcc),
	.datad(\tri1[7]~81_combout ),
	.cin(gnd),
	.combout(\tri1[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[7]~82 .lut_mask = 16'hDD00;
defparam \tri1[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \tri1[6]~84 (
// Equation(s):
// \tri1[6]~84_combout  = (\tri1[6]~83_combout  & ((\ALU|Add1~12_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\ALU|Add1~12_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\tri1[6]~83_combout ),
	.cin(gnd),
	.combout(\tri1[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[6]~84 .lut_mask = 16'hCF00;
defparam \tri1[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \tri1[5]~85 (
// Equation(s):
// \tri1[5]~85_combout  = (\IO_IN~combout [5] & (((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a5 )) # (!\UC|DM_Rd~regout ))) # (!\IO_IN~combout [5] & (!\UC|IO_2_Reg~regout  & ((\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a5 ) # (!\UC|DM_Rd~regout 
// ))))

	.dataa(\IO_IN~combout [5]),
	.datab(\UC|DM_Rd~regout ),
	.datac(\UC|IO_2_Reg~regout ),
	.datad(\D-Memory|Matriz_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\tri1[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[5]~85 .lut_mask = 16'hAF23;
defparam \tri1[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \tri1[5]~86 (
// Equation(s):
// \tri1[5]~86_combout  = (\tri1[5]~85_combout  & ((\ALU|Add1~10_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[5]~85_combout ),
	.datab(\ALU|Add1~10_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tri1[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[5]~86 .lut_mask = 16'h8A8A;
defparam \tri1[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \tri1[4]~88 (
// Equation(s):
// \tri1[4]~88_combout  = (\tri1[4]~87_combout  & ((\ALU|Add1~8_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[4]~87_combout ),
	.datab(\ALU|Add1~8_combout ),
	.datac(vcc),
	.datad(\UC|ALU_2_DBus~regout ),
	.cin(gnd),
	.combout(\tri1[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[4]~88 .lut_mask = 16'h88AA;
defparam \tri1[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \tri1[3]~90 (
// Equation(s):
// \tri1[3]~90_combout  = (\tri1[3]~89_combout  & ((\ALU|Add1~6_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[3]~89_combout ),
	.datac(vcc),
	.datad(\ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\tri1[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[3]~90 .lut_mask = 16'hCC44;
defparam \tri1[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \tri1[2]~92 (
// Equation(s):
// \tri1[2]~92_combout  = (\tri1[2]~91_combout  & ((\ALU|Add1~4_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\UC|ALU_2_DBus~regout ),
	.datab(\tri1[2]~91_combout ),
	.datac(vcc),
	.datad(\ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\tri1[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[2]~92 .lut_mask = 16'hCC44;
defparam \tri1[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \tri1[1]~94 (
// Equation(s):
// \tri1[1]~94_combout  = (\tri1[1]~93_combout  & ((\ALU|Add1~2_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(\tri1[1]~93_combout ),
	.datab(\UC|ALU_2_DBus~regout ),
	.datac(vcc),
	.datad(\ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\tri1[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[1]~94 .lut_mask = 16'hAA22;
defparam \tri1[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \tri1[0]~96 (
// Equation(s):
// \tri1[0]~96_combout  = (\tri1[0]~95_combout  & ((\ALU|Add1~0_combout ) # (!\UC|ALU_2_DBus~regout )))

	.dataa(vcc),
	.datab(\tri1[0]~95_combout ),
	.datac(\UC|ALU_2_DBus~regout ),
	.datad(\ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\tri1[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \tri1[0]~96 .lut_mask = 16'hCC0C;
defparam \tri1[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N11
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [31]));

// Location: LCFF_X18_Y16_N1
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [31]));

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[31]~190 (
// Equation(s):
// \inst4|g2:0:zbf1|F[31]~190_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [31] & ((\inst4|g1:10:regs|dataout [31]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [31])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [31]),
	.datad(\inst4|g1:11:regs|dataout [31]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[31]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[31]~190 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[31]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N3
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [31]));

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[31]~187 (
// Equation(s):
// \inst4|g2:0:zbf1|F[31]~187_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [31] & \IR|dataout [16])))

	.dataa(\inst4|g1:1:regs|dataout [31]),
	.datab(\IR|dataout [17]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [19]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[31]~187 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf1|F[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N3
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[31]~128_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [31]));

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[31]~188 (
// Equation(s):
// \inst4|g2:0:zbf1|F[31]~188_combout  = (\inst4|g1:3:regs|dataout [31] & (((\inst4|g1:8:regs|dataout [31])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [31] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [31]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [31]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [31]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[31]~188 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[31]~189 (
// Equation(s):
// \inst4|g2:0:zbf1|F[31]~189_combout  = (\inst4|g2:0:zbf1|F[31]~187_combout  & (\inst4|g2:0:zbf1|F[31]~188_combout  & ((\inst4|g1:2:regs|dataout [31]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [31]),
	.datab(\inst4|g2:0:zbf1|F[31]~187_combout ),
	.datac(\inst4|g2:0:zbf1|F[31]~188_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[31]~189 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf1|F[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[31]~191 (
// Equation(s):
// \inst4|g2:0:zbf1|F[31]~191_combout  = (\inst4|g2:0:zbf1|F[31]~190_combout  & (\inst4|g2:0:zbf1|F[31]~189_combout  & ((\inst4|g1:9:regs|dataout [31]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[31]~190_combout ),
	.datac(\inst4|g1:9:regs|dataout [31]),
	.datad(\inst4|g2:0:zbf1|F[31]~189_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[31]~191 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \UC|Reg_2_IO~0 (
// Equation(s):
// \UC|Reg_2_IO~0_combout  = (\UC|current_state.EX~regout  & (!\IR|dataout [29] & (\IR|dataout [30] & \IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|Reg_2_IO~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Reg_2_IO~0 .lut_mask = 16'h2000;
defparam \UC|Reg_2_IO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N23
cycloneii_lcell_ff \UC|Reg_2_IO (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|Reg_2_IO~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|Reg_2_IO~regout ));

// Location: LCFF_X19_Y15_N3
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[30]~127_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [30]));

// Location: LCFF_X23_Y15_N21
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [30]));

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[30]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[30]~feeder_combout  = \tri1[30]~127_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[30]~127_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[30]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N3
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [30]));

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[30]~183 (
// Equation(s):
// \inst4|g2:0:zbf1|F[30]~183_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [30] & ((\inst4|g1:8:regs|dataout [30]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [30])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [30]),
	.datad(\inst4|g1:3:regs|dataout [30]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[30]~183 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[30]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[30]~feeder_combout  = \tri1[30]~127_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[30]~127_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[30]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N11
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [30]));

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[30]~184 (
// Equation(s):
// \inst4|g2:0:zbf1|F[30]~184_combout  = (\inst4|g2:0:zbf1|F[30]~182_combout  & (\inst4|g2:0:zbf1|F[30]~183_combout  & ((\inst4|g1:2:regs|dataout [30]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[30]~182_combout ),
	.datab(\inst4|g2:0:zbf1|F[30]~183_combout ),
	.datac(\inst4|g1:2:regs|dataout [30]),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[30]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[30]~184 .lut_mask = 16'h8088;
defparam \inst4|g2:0:zbf1|F[30]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N5
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [30]));

// Location: LCFF_X20_Y19_N23
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[30]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [30]));

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[30]~185 (
// Equation(s):
// \inst4|g2:0:zbf1|F[30]~185_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [30] & ((\inst4|g1:11:regs|dataout [30]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & (((\inst4|g1:11:regs|dataout 
// [30]) # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|g1:10:regs|dataout [30]),
	.datac(\inst4|g1:11:regs|dataout [30]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[30]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[30]~185 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[30]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[30]~186 (
// Equation(s):
// \inst4|g2:0:zbf1|F[30]~186_combout  = (\inst4|g2:0:zbf1|F[30]~184_combout  & (\inst4|g2:0:zbf1|F[30]~185_combout  & ((\inst4|g1:9:regs|dataout [30]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [30]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[30]~184_combout ),
	.datad(\inst4|g2:0:zbf1|F[30]~185_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[30]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[30]~186 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[30]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \inst4|g1:1:regs|dataout[28]~feeder (
// Equation(s):
// \inst4|g1:1:regs|dataout[28]~feeder_combout  = \tri1[28]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[28]~125_combout ),
	.cin(gnd),
	.combout(\inst4|g1:1:regs|dataout[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:1:regs|dataout[28]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:1:regs|dataout[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N31
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:1:regs|dataout[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [28]));

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[28]~172 (
// Equation(s):
// \inst4|g2:0:zbf1|F[28]~172_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [28])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\IR|dataout [16]),
	.datad(\inst4|g1:1:regs|dataout [28]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[28]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[28]~172 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[28]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N15
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[28]~125_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [28]));

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[28]~173 (
// Equation(s):
// \inst4|g2:0:zbf1|F[28]~173_combout  = (\inst4|g1:3:regs|dataout [28] & (((\inst4|g1:8:regs|dataout [28])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [28] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [28]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [28]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [28]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[28]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[28]~173 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[28]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[28]~174 (
// Equation(s):
// \inst4|g2:0:zbf1|F[28]~174_combout  = (\inst4|g2:0:zbf1|F[28]~172_combout  & (\inst4|g2:0:zbf1|F[28]~173_combout  & ((\inst4|g1:2:regs|dataout [28]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [28]),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf1|F[28]~172_combout ),
	.datad(\inst4|g2:0:zbf1|F[28]~173_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[28]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[28]~174 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[28]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N5
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[28]~125_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [28]));

// Location: LCFF_X18_Y16_N21
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[28]~125_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [28]));

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[28]~175 (
// Equation(s):
// \inst4|g2:0:zbf1|F[28]~175_combout  = (\inst4|g1:11:regs|dataout [28] & (((\inst4|g1:10:regs|dataout [28])) # (!\inst4|dec_out1|Mux31~2_combout ))) # (!\inst4|g1:11:regs|dataout [28] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [28]) 
// # (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [28]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [28]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[28]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[28]~175 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[28]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[28]~176 (
// Equation(s):
// \inst4|g2:0:zbf1|F[28]~176_combout  = (\inst4|g2:0:zbf1|F[28]~174_combout  & (\inst4|g2:0:zbf1|F[28]~175_combout  & ((\inst4|g1:9:regs|dataout [28]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[28]~174_combout ),
	.datac(\inst4|g1:9:regs|dataout [28]),
	.datad(\inst4|g2:0:zbf1|F[28]~175_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[28]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[28]~176 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[28]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N9
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [27]));

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[27]~167 (
// Equation(s):
// \inst4|g2:0:zbf1|F[27]~167_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [27] & \IR|dataout [16])))

	.dataa(\inst4|g1:1:regs|dataout [27]),
	.datab(\IR|dataout [17]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [19]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[27]~167 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf1|F[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N23
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [27]));

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[27]~168 (
// Equation(s):
// \inst4|g2:0:zbf1|F[27]~168_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [27] & ((\inst4|g1:8:regs|dataout [27]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [27])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [27]),
	.datad(\inst4|g1:3:regs|dataout [27]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[27]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[27]~168 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[27]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[27]~169 (
// Equation(s):
// \inst4|g2:0:zbf1|F[27]~169_combout  = (\inst4|g2:0:zbf1|F[27]~167_combout  & (\inst4|g2:0:zbf1|F[27]~168_combout  & ((\inst4|g1:2:regs|dataout [27]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [27]),
	.datab(\inst4|g2:0:zbf1|F[27]~167_combout ),
	.datac(\inst4|g2:0:zbf1|F[27]~168_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[27]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[27]~169 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf1|F[27]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [27]));

// Location: LCFF_X18_Y16_N31
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[27]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [27]));

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[27]~170 (
// Equation(s):
// \inst4|g2:0:zbf1|F[27]~170_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [27] & ((\inst4|g1:10:regs|dataout [27]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [27])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [27]),
	.datad(\inst4|g1:11:regs|dataout [27]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[27]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[27]~170 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[27]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[27]~171 (
// Equation(s):
// \inst4|g2:0:zbf1|F[27]~171_combout  = (\inst4|g2:0:zbf1|F[27]~169_combout  & (\inst4|g2:0:zbf1|F[27]~170_combout  & ((\inst4|g1:9:regs|dataout [27]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [27]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[27]~169_combout ),
	.datad(\inst4|g2:0:zbf1|F[27]~170_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[27]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[27]~171 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[27]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N23
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [26]));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[26]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[26]~feeder_combout  = \tri1[26]~123_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[26]~123_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[26]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N13
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [26]));

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[26]~165 (
// Equation(s):
// \inst4|g2:0:zbf1|F[26]~165_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [26] & ((\inst4|g1:10:regs|dataout [26]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [26])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [26]),
	.datad(\inst4|g1:11:regs|dataout [26]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[26]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[26]~165 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[26]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N11
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [26]));

// Location: LCFF_X22_Y19_N1
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [26]));

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[26]~162 (
// Equation(s):
// \inst4|g2:0:zbf1|F[26]~162_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [26] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [26]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[26]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[26]~162 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[26]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N9
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[26]~123_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [26]));

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[26]~163 (
// Equation(s):
// \inst4|g2:0:zbf1|F[26]~163_combout  = (\inst4|g1:3:regs|dataout [26] & ((\inst4|g1:8:regs|dataout [26]) # ((!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|g1:3:regs|dataout [26] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [26]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [26]),
	.datab(\inst4|g1:8:regs|dataout [26]),
	.datac(\inst4|dec_out1|Mux31~1_combout ),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[26]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[26]~163 .lut_mask = 16'h8CAF;
defparam \inst4|g2:0:zbf1|F[26]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[26]~164 (
// Equation(s):
// \inst4|g2:0:zbf1|F[26]~164_combout  = (\inst4|g2:0:zbf1|F[26]~162_combout  & (\inst4|g2:0:zbf1|F[26]~163_combout  & ((\inst4|g1:2:regs|dataout [26]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [26]),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf1|F[26]~162_combout ),
	.datad(\inst4|g2:0:zbf1|F[26]~163_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[26]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[26]~164 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[26]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[26]~166 (
// Equation(s):
// \inst4|g2:0:zbf1|F[26]~166_combout  = (\inst4|g2:0:zbf1|F[26]~165_combout  & (\inst4|g2:0:zbf1|F[26]~164_combout  & ((\inst4|g1:9:regs|dataout [26]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[26]~165_combout ),
	.datac(\inst4|g1:9:regs|dataout [26]),
	.datad(\inst4|g2:0:zbf1|F[26]~164_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[26]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[26]~166 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[26]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N31
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [25]));

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[25]~122_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [25]));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[25]~160 (
// Equation(s):
// \inst4|g2:0:zbf1|F[25]~160_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [25] & ((\inst4|g1:11:regs|dataout [25]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [25]) 
// # ((!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|g1:11:regs|dataout [25]),
	.datac(\inst4|g1:10:regs|dataout [25]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[25]~160 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[25]~157 (
// Equation(s):
// \inst4|g2:0:zbf1|F[25]~157_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [25])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [19]),
	.datad(\inst4|g1:1:regs|dataout [25]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[25]~157 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[25]~159 (
// Equation(s):
// \inst4|g2:0:zbf1|F[25]~159_combout  = (\inst4|g2:0:zbf1|F[25]~158_combout  & (\inst4|g2:0:zbf1|F[25]~157_combout  & ((\inst4|g1:2:regs|dataout [25]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[25]~158_combout ),
	.datab(\inst4|g1:2:regs|dataout [25]),
	.datac(\inst4|g2:0:zbf1|F[25]~157_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[25]~159 .lut_mask = 16'h80A0;
defparam \inst4|g2:0:zbf1|F[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N15
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[25]~122_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [25]));

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[25]~161 (
// Equation(s):
// \inst4|g2:0:zbf1|F[25]~161_combout  = (\inst4|g2:0:zbf1|F[25]~160_combout  & (\inst4|g2:0:zbf1|F[25]~159_combout  & ((\inst4|g1:9:regs|dataout [25]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[25]~160_combout ),
	.datab(\inst4|g2:0:zbf1|F[25]~159_combout ),
	.datac(\inst4|dec_out1|Mux31~4_combout ),
	.datad(\inst4|g1:9:regs|dataout [25]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[25]~161 .lut_mask = 16'h8808;
defparam \inst4|g2:0:zbf1|F[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \inst4|g1:9:regs|dataout[23]~feeder (
// Equation(s):
// \inst4|g1:9:regs|dataout[23]~feeder_combout  = \tri1[23]~120_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[23]~120_combout ),
	.cin(gnd),
	.combout(\inst4|g1:9:regs|dataout[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:9:regs|dataout[23]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:9:regs|dataout[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N1
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:9:regs|dataout[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [23]));

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [23]));

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[23]~147 (
// Equation(s):
// \inst4|g2:0:zbf1|F[23]~147_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [23] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [17]),
	.datac(\inst4|g1:1:regs|dataout [23]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[23]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[23]~147 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[23]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[23]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[23]~feeder_combout  = \tri1[23]~120_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[23]~120_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[23]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [23]));

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[23]~149 (
// Equation(s):
// \inst4|g2:0:zbf1|F[23]~149_combout  = (\inst4|g2:0:zbf1|F[23]~148_combout  & (\inst4|g2:0:zbf1|F[23]~147_combout  & ((\inst4|g1:2:regs|dataout [23]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[23]~148_combout ),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf1|F[23]~147_combout ),
	.datad(\inst4|g1:2:regs|dataout [23]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[23]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[23]~149 .lut_mask = 16'hA020;
defparam \inst4|g2:0:zbf1|F[23]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \inst4|g1:10:regs|dataout[23]~feeder (
// Equation(s):
// \inst4|g1:10:regs|dataout[23]~feeder_combout  = \tri1[23]~120_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[23]~120_combout ),
	.cin(gnd),
	.combout(\inst4|g1:10:regs|dataout[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:10:regs|dataout[23]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:10:regs|dataout[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N3
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:10:regs|dataout[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [23]));

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[23]~120_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [23]));

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[23]~150 (
// Equation(s):
// \inst4|g2:0:zbf1|F[23]~150_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [23] & ((\inst4|g1:10:regs|dataout [23]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [23]) 
// # ((!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|g1:10:regs|dataout [23]),
	.datac(\inst4|g1:11:regs|dataout [23]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[23]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[23]~150 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[23]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[23]~151 (
// Equation(s):
// \inst4|g2:0:zbf1|F[23]~151_combout  = (\inst4|g2:0:zbf1|F[23]~149_combout  & (\inst4|g2:0:zbf1|F[23]~150_combout  & ((\inst4|g1:9:regs|dataout [23]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g1:9:regs|dataout [23]),
	.datac(\inst4|g2:0:zbf1|F[23]~149_combout ),
	.datad(\inst4|g2:0:zbf1|F[23]~150_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[23]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[23]~151 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[23]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \inst4|g1:9:regs|dataout[22]~feeder (
// Equation(s):
// \inst4|g1:9:regs|dataout[22]~feeder_combout  = \tri1[22]~119_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[22]~119_combout ),
	.cin(gnd),
	.combout(\inst4|g1:9:regs|dataout[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:9:regs|dataout[22]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:9:regs|dataout[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:9:regs|dataout[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [22]));

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[22]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[22]~feeder_combout  = \tri1[22]~119_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[22]~119_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[22]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [22]));

// Location: LCFF_X20_Y14_N19
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [22]));

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[22]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[22]~feeder_combout  = \tri1[22]~119_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[22]~119_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[22]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N31
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [22]));

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[22]~143 (
// Equation(s):
// \inst4|g2:0:zbf1|F[22]~143_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [22] & ((\inst4|g1:8:regs|dataout [22]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [22])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [22]),
	.datad(\inst4|g1:3:regs|dataout [22]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[22]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[22]~143 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[22]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[22]~144 (
// Equation(s):
// \inst4|g2:0:zbf1|F[22]~144_combout  = (\inst4|g2:0:zbf1|F[22]~142_combout  & (\inst4|g2:0:zbf1|F[22]~143_combout  & ((\inst4|g1:2:regs|dataout [22]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[22]~142_combout ),
	.datab(\inst4|g1:2:regs|dataout [22]),
	.datac(\inst4|g2:0:zbf1|F[22]~143_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[22]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[22]~144 .lut_mask = 16'h80A0;
defparam \inst4|g2:0:zbf1|F[22]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N1
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [22]));

// Location: LCFF_X23_Y14_N7
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[22]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [22]));

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[22]~145 (
// Equation(s):
// \inst4|g2:0:zbf1|F[22]~145_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [22] & ((\inst4|g1:10:regs|dataout [22]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [22]) # (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|g1:11:regs|dataout [22]),
	.datac(\inst4|g1:10:regs|dataout [22]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[22]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[22]~145 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[22]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[22]~146 (
// Equation(s):
// \inst4|g2:0:zbf1|F[22]~146_combout  = (\inst4|g2:0:zbf1|F[22]~144_combout  & (\inst4|g2:0:zbf1|F[22]~145_combout  & ((\inst4|g1:9:regs|dataout [22]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [22]),
	.datab(\inst4|g2:0:zbf1|F[22]~144_combout ),
	.datac(\inst4|dec_out1|Mux31~4_combout ),
	.datad(\inst4|g2:0:zbf1|F[22]~145_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[22]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[22]~146 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[22]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N17
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [20]));

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[20]~133 (
// Equation(s):
// \inst4|g2:0:zbf1|F[20]~133_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [20] & ((\inst4|g1:8:regs|dataout [20]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [20])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [20]),
	.datad(\inst4|g1:3:regs|dataout [20]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[20]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[20]~133 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[20]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[20]~134 (
// Equation(s):
// \inst4|g2:0:zbf1|F[20]~134_combout  = (\inst4|g2:0:zbf1|F[20]~132_combout  & (\inst4|g2:0:zbf1|F[20]~133_combout  & ((\inst4|g1:2:regs|dataout [20]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[20]~132_combout ),
	.datab(\inst4|g1:2:regs|dataout [20]),
	.datac(\inst4|g2:0:zbf1|F[20]~133_combout ),
	.datad(\inst4|dec_out1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[20]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[20]~134 .lut_mask = 16'h80A0;
defparam \inst4|g2:0:zbf1|F[20]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N25
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [20]));

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [20]));

// Location: LCFF_X23_Y14_N19
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[20]~117_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [20]));

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[20]~135 (
// Equation(s):
// \inst4|g2:0:zbf1|F[20]~135_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [20] & ((\inst4|g1:10:regs|dataout [20]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [20]) # (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|g1:11:regs|dataout [20]),
	.datac(\inst4|g1:10:regs|dataout [20]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[20]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[20]~135 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[20]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[20]~136 (
// Equation(s):
// \inst4|g2:0:zbf1|F[20]~136_combout  = (\inst4|g2:0:zbf1|F[20]~134_combout  & (\inst4|g2:0:zbf1|F[20]~135_combout  & ((\inst4|g1:9:regs|dataout [20]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g2:0:zbf1|F[20]~134_combout ),
	.datac(\inst4|g1:9:regs|dataout [20]),
	.datad(\inst4|g2:0:zbf1|F[20]~135_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[20]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[20]~136 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[20]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N11
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [18]));

// Location: LCFF_X18_Y16_N3
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [18]));

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[18]~125 (
// Equation(s):
// \inst4|g2:0:zbf1|F[18]~125_combout  = (\inst4|g1:10:regs|dataout [18] & (((\inst4|g1:11:regs|dataout [18]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [18] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [18]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [18]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [18]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[18]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[18]~125 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[18]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[18]~122 (
// Equation(s):
// \inst4|g2:0:zbf1|F[18]~122_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [18])))

	.dataa(\IR|dataout [16]),
	.datab(\IR|dataout [19]),
	.datac(\inst4|g1:1:regs|dataout [18]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[18]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[18]~122 .lut_mask = 16'hFFEC;
defparam \inst4|g2:0:zbf1|F[18]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N1
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [18]));

// Location: LCFF_X21_Y16_N7
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[18]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [18]));

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[18]~123 (
// Equation(s):
// \inst4|g2:0:zbf1|F[18]~123_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [18] & ((\inst4|g1:8:regs|dataout [18]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [18])) 
// # (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [18]),
	.datad(\inst4|g1:3:regs|dataout [18]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[18]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[18]~123 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[18]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[18]~124 (
// Equation(s):
// \inst4|g2:0:zbf1|F[18]~124_combout  = (\inst4|g2:0:zbf1|F[18]~122_combout  & (\inst4|g2:0:zbf1|F[18]~123_combout  & ((\inst4|g1:2:regs|dataout [18]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [18]),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf1|F[18]~122_combout ),
	.datad(\inst4|g2:0:zbf1|F[18]~123_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[18]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[18]~124 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[18]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[18]~126 (
// Equation(s):
// \inst4|g2:0:zbf1|F[18]~126_combout  = (\inst4|g2:0:zbf1|F[18]~125_combout  & (\inst4|g2:0:zbf1|F[18]~124_combout  & ((\inst4|g1:9:regs|dataout [18]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [18]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[18]~125_combout ),
	.datad(\inst4|g2:0:zbf1|F[18]~124_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[18]~126 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N17
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tri1[15]~112_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [15]));

// Location: LCFF_X18_Y16_N29
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [15]));

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[15]~110 (
// Equation(s):
// \inst4|g2:0:zbf1|F[15]~110_combout  = (\inst4|g1:11:regs|dataout [15] & (((\inst4|g1:10:regs|dataout [15])) # (!\inst4|dec_out1|Mux31~2_combout ))) # (!\inst4|g1:11:regs|dataout [15] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [15]) 
// # (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [15]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [15]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[15]~110 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[15]~107 (
// Equation(s):
// \inst4|g2:0:zbf1|F[15]~107_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [15] & \IR|dataout [16])))

	.dataa(\inst4|g1:1:regs|dataout [15]),
	.datab(\IR|dataout [17]),
	.datac(\IR|dataout [19]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[15]~107 .lut_mask = 16'hFEFC;
defparam \inst4|g2:0:zbf1|F[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \inst4|g1:3:regs|dataout[15]~feeder (
// Equation(s):
// \inst4|g1:3:regs|dataout[15]~feeder_combout  = \tri1[15]~112_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[15]~112_combout ),
	.cin(gnd),
	.combout(\inst4|g1:3:regs|dataout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:3:regs|dataout[15]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:3:regs|dataout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:3:regs|dataout[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [15]));

// Location: LCFF_X18_Y15_N7
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[15]~112_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [15]));

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[15]~108 (
// Equation(s):
// \inst4|g2:0:zbf1|F[15]~108_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [15] & ((\inst4|g1:3:regs|dataout [15]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [15]) # 
// ((!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|g1:3:regs|dataout [15]),
	.datac(\inst4|g1:8:regs|dataout [15]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[15]~108 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[15]~109 (
// Equation(s):
// \inst4|g2:0:zbf1|F[15]~109_combout  = (\inst4|g2:0:zbf1|F[15]~107_combout  & (\inst4|g2:0:zbf1|F[15]~108_combout  & ((\inst4|g1:2:regs|dataout [15]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [15]),
	.datab(\inst4|g2:0:zbf1|F[15]~107_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[15]~108_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[15]~109 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[15]~111 (
// Equation(s):
// \inst4|g2:0:zbf1|F[15]~111_combout  = (\inst4|g2:0:zbf1|F[15]~110_combout  & (\inst4|g2:0:zbf1|F[15]~109_combout  & ((\inst4|g1:9:regs|dataout [15]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [15]),
	.datab(\inst4|g2:0:zbf1|F[15]~110_combout ),
	.datac(\inst4|g2:0:zbf1|F[15]~109_combout ),
	.datad(\inst4|dec_out1|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[15]~111 .lut_mask = 16'h80C0;
defparam \inst4|g2:0:zbf1|F[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [14]));

// Location: LCFF_X18_Y15_N29
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [14]));

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[14]~103 (
// Equation(s):
// \inst4|g2:0:zbf1|F[14]~103_combout  = (\inst4|g1:3:regs|dataout [14] & (((\inst4|g1:8:regs|dataout [14])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [14] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [14]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [14]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [14]),
	.datad(\inst4|dec_out1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[14]~103 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \inst4|g1:1:regs|dataout[14]~feeder (
// Equation(s):
// \inst4|g1:1:regs|dataout[14]~feeder_combout  = \tri1[14]~111_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[14]~111_combout ),
	.cin(gnd),
	.combout(\inst4|g1:1:regs|dataout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:1:regs|dataout[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:1:regs|dataout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N13
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:1:regs|dataout[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [14]));

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[14]~102 (
// Equation(s):
// \inst4|g2:0:zbf1|F[14]~102_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [14] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\inst4|g1:1:regs|dataout [14]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[14]~102 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[14]~104 (
// Equation(s):
// \inst4|g2:0:zbf1|F[14]~104_combout  = (\inst4|g2:0:zbf1|F[14]~103_combout  & (\inst4|g2:0:zbf1|F[14]~102_combout  & ((\inst4|g1:2:regs|dataout [14]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g1:2:regs|dataout [14]),
	.datac(\inst4|g2:0:zbf1|F[14]~103_combout ),
	.datad(\inst4|g2:0:zbf1|F[14]~102_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[14]~104 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [14]));

// Location: LCFF_X18_Y19_N15
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[14]~111_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [14]));

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[14]~105 (
// Equation(s):
// \inst4|g2:0:zbf1|F[14]~105_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [14] & ((\inst4|g1:11:regs|dataout [14]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [14]) 
// # ((!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|g1:11:regs|dataout [14]),
	.datac(\inst4|g1:10:regs|dataout [14]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[14]~105 .lut_mask = 16'hC4F5;
defparam \inst4|g2:0:zbf1|F[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[14]~106 (
// Equation(s):
// \inst4|g2:0:zbf1|F[14]~106_combout  = (\inst4|g2:0:zbf1|F[14]~104_combout  & (\inst4|g2:0:zbf1|F[14]~105_combout  & ((\inst4|g1:9:regs|dataout [14]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|dec_out1|Mux31~4_combout ),
	.datab(\inst4|g1:9:regs|dataout [14]),
	.datac(\inst4|g2:0:zbf1|F[14]~104_combout ),
	.datad(\inst4|g2:0:zbf1|F[14]~105_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[14]~106 .lut_mask = 16'hD000;
defparam \inst4|g2:0:zbf1|F[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N13
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [12]));

// Location: LCFF_X20_Y19_N29
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [12]));

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [12]));

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[12]~95 (
// Equation(s):
// \inst4|g2:0:zbf1|F[12]~95_combout  = (\inst4|dec_out1|Mux31~3_combout  & (\inst4|g1:11:regs|dataout [12] & ((\inst4|g1:10:regs|dataout [12]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|dec_out1|Mux31~3_combout  & (((\inst4|g1:10:regs|dataout 
// [12])) # (!\inst4|dec_out1|Mux31~2_combout )))

	.dataa(\inst4|dec_out1|Mux31~3_combout ),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [12]),
	.datad(\inst4|g1:11:regs|dataout [12]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[12]~95 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[12]~92 (
// Equation(s):
// \inst4|g2:0:zbf1|F[12]~92_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [12] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\inst4|g1:1:regs|dataout [12]),
	.datac(\IR|dataout [17]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[12]~92 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N29
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[12]~109_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [12]));

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[12]~93 (
// Equation(s):
// \inst4|g2:0:zbf1|F[12]~93_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [12] & ((\inst4|g1:8:regs|dataout [12]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [12]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|g1:3:regs|dataout [12]),
	.datac(\inst4|g1:8:regs|dataout [12]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[12]~93 .lut_mask = 16'hD0DD;
defparam \inst4|g2:0:zbf1|F[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[12]~94 (
// Equation(s):
// \inst4|g2:0:zbf1|F[12]~94_combout  = (\inst4|g2:0:zbf1|F[12]~92_combout  & (\inst4|g2:0:zbf1|F[12]~93_combout  & ((\inst4|g1:2:regs|dataout [12]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [12]),
	.datab(\inst4|g2:0:zbf1|F[12]~92_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[12]~93_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[12]~94 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[12]~96 (
// Equation(s):
// \inst4|g2:0:zbf1|F[12]~96_combout  = (\inst4|g2:0:zbf1|F[12]~95_combout  & (\inst4|g2:0:zbf1|F[12]~94_combout  & ((\inst4|g1:9:regs|dataout [12]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [12]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[12]~95_combout ),
	.datad(\inst4|g2:0:zbf1|F[12]~94_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[12]~96 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N25
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [10]));

// Location: LCFF_X20_Y19_N15
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [10]));

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[10]~85 (
// Equation(s):
// \inst4|g2:0:zbf1|F[10]~85_combout  = (\inst4|g1:10:regs|dataout [10] & (((\inst4|g1:11:regs|dataout [10]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [10] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [10]) 
// # (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [10]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [10]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[10]~85 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N1
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [10]));

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[10]~82 (
// Equation(s):
// \inst4|g2:0:zbf1|F[10]~82_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [10] & \IR|dataout [16])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [19]),
	.datac(\inst4|g1:1:regs|dataout [10]),
	.datad(\IR|dataout [16]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[10]~82 .lut_mask = 16'hFEEE;
defparam \inst4|g2:0:zbf1|F[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [10]));

// Location: LCFF_X22_Y18_N21
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[10]~107_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [10]));

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[10]~83 (
// Equation(s):
// \inst4|g2:0:zbf1|F[10]~83_combout  = (\inst4|dec_out1|Mux31~0_combout  & (\inst4|g1:8:regs|dataout [10] & ((\inst4|g1:3:regs|dataout [10]) # (!\inst4|dec_out1|Mux31~1_combout )))) # (!\inst4|dec_out1|Mux31~0_combout  & (((\inst4|g1:3:regs|dataout [10])) # 
// (!\inst4|dec_out1|Mux31~1_combout )))

	.dataa(\inst4|dec_out1|Mux31~0_combout ),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:8:regs|dataout [10]),
	.datad(\inst4|g1:3:regs|dataout [10]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[10]~83 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[10]~84 (
// Equation(s):
// \inst4|g2:0:zbf1|F[10]~84_combout  = (\inst4|g2:0:zbf1|F[10]~82_combout  & (\inst4|g2:0:zbf1|F[10]~83_combout  & ((\inst4|g1:2:regs|dataout [10]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [10]),
	.datab(\inst4|g2:0:zbf1|F[10]~82_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[10]~83_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[10]~84 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[10]~86 (
// Equation(s):
// \inst4|g2:0:zbf1|F[10]~86_combout  = (\inst4|g2:0:zbf1|F[10]~85_combout  & (\inst4|g2:0:zbf1|F[10]~84_combout  & ((\inst4|g1:9:regs|dataout [10]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [10]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[10]~85_combout ),
	.datad(\inst4|g2:0:zbf1|F[10]~84_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[10]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[10]~86 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[10]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N17
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [9]));

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[9]~80 (
// Equation(s):
// \inst4|g2:0:zbf1|F[9]~80_combout  = (\inst4|g1:11:regs|dataout [9] & (((\inst4|g1:10:regs|dataout [9])) # (!\inst4|dec_out1|Mux31~2_combout ))) # (!\inst4|g1:11:regs|dataout [9] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [9]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [9]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:10:regs|dataout [9]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[9]~80 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [9]));

// Location: LCFF_X23_Y17_N19
cycloneii_lcell_ff \inst4|g1:1:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:1:regs|dataout [9]));

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[9]~77 (
// Equation(s):
// \inst4|g2:0:zbf1|F[9]~77_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [9])))

	.dataa(\IR|dataout [19]),
	.datab(\IR|dataout [16]),
	.datac(\inst4|g1:1:regs|dataout [9]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[9]~77 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N15
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[9]~106_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [9]));

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[9]~78 (
// Equation(s):
// \inst4|g2:0:zbf1|F[9]~78_combout  = (\inst4|g1:3:regs|dataout [9] & (((\inst4|g1:8:regs|dataout [9])) # (!\inst4|dec_out1|Mux31~0_combout ))) # (!\inst4|g1:3:regs|dataout [9] & (!\inst4|dec_out1|Mux31~1_combout  & ((\inst4|g1:8:regs|dataout [9]) # 
// (!\inst4|dec_out1|Mux31~0_combout ))))

	.dataa(\inst4|g1:3:regs|dataout [9]),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|dec_out1|Mux31~1_combout ),
	.datad(\inst4|g1:8:regs|dataout [9]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[9]~78 .lut_mask = 16'hAF23;
defparam \inst4|g2:0:zbf1|F[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[9]~79 (
// Equation(s):
// \inst4|g2:0:zbf1|F[9]~79_combout  = (\inst4|g2:0:zbf1|F[9]~77_combout  & (\inst4|g2:0:zbf1|F[9]~78_combout  & ((\inst4|g1:2:regs|dataout [9]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [9]),
	.datab(\inst4|g2:0:zbf1|F[9]~77_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[9]~78_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[9]~79 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[9]~81 (
// Equation(s):
// \inst4|g2:0:zbf1|F[9]~81_combout  = (\inst4|g2:0:zbf1|F[9]~80_combout  & (\inst4|g2:0:zbf1|F[9]~79_combout  & ((\inst4|g1:9:regs|dataout [9]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[9]~80_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [9]),
	.datad(\inst4|g2:0:zbf1|F[9]~79_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[9]~81 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N15
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [7]));

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [7]));

// Location: LCFF_X22_Y15_N11
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [7]));

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[7]~68 (
// Equation(s):
// \inst4|g2:0:zbf1|F[7]~68_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [7] & ((\inst4|g1:8:regs|dataout [7]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [7])) # 
// (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [7]),
	.datad(\inst4|g1:3:regs|dataout [7]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[7]~68 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[7]~67 (
// Equation(s):
// \inst4|g2:0:zbf1|F[7]~67_combout  = (\IR|dataout [19]) # ((\IR|dataout [17]) # ((\inst4|g1:1:regs|dataout [7] & \IR|dataout [16])))

	.dataa(\IR|dataout [19]),
	.datab(\inst4|g1:1:regs|dataout [7]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [17]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[7]~67 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[7]~69 (
// Equation(s):
// \inst4|g2:0:zbf1|F[7]~69_combout  = (\inst4|g2:0:zbf1|F[7]~68_combout  & (\inst4|g2:0:zbf1|F[7]~67_combout  & ((\inst4|g1:2:regs|dataout [7]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [7]),
	.datab(\inst4|g2:0:zbf1|F[7]~68_combout ),
	.datac(\inst4|dec_out1|Mux31~5_combout ),
	.datad(\inst4|g2:0:zbf1|F[7]~67_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[7]~69 .lut_mask = 16'h8C00;
defparam \inst4|g2:0:zbf1|F[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N19
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[7]~104_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [7]));

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[7]~70 (
// Equation(s):
// \inst4|g2:0:zbf1|F[7]~70_combout  = (\inst4|g1:10:regs|dataout [7] & (((\inst4|g1:11:regs|dataout [7]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|g1:10:regs|dataout [7] & (!\inst4|dec_out1|Mux31~2_combout  & ((\inst4|g1:11:regs|dataout [7]) # 
// (!\inst4|dec_out1|Mux31~3_combout ))))

	.dataa(\inst4|g1:10:regs|dataout [7]),
	.datab(\inst4|dec_out1|Mux31~2_combout ),
	.datac(\inst4|g1:11:regs|dataout [7]),
	.datad(\inst4|dec_out1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[7]~70 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[7]~71 (
// Equation(s):
// \inst4|g2:0:zbf1|F[7]~71_combout  = (\inst4|g2:0:zbf1|F[7]~69_combout  & (\inst4|g2:0:zbf1|F[7]~70_combout  & ((\inst4|g1:9:regs|dataout [7]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g1:9:regs|dataout [7]),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g2:0:zbf1|F[7]~69_combout ),
	.datad(\inst4|g2:0:zbf1|F[7]~70_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[7]~71 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N19
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [6]));

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[6]~63 (
// Equation(s):
// \inst4|g2:0:zbf1|F[6]~63_combout  = (\inst4|g1:8:regs|dataout [6] & (((\inst4|g1:3:regs|dataout [6])) # (!\inst4|dec_out1|Mux31~1_combout ))) # (!\inst4|g1:8:regs|dataout [6] & (!\inst4|dec_out1|Mux31~0_combout  & ((\inst4|g1:3:regs|dataout [6]) # 
// (!\inst4|dec_out1|Mux31~1_combout ))))

	.dataa(\inst4|g1:8:regs|dataout [6]),
	.datab(\inst4|dec_out1|Mux31~1_combout ),
	.datac(\inst4|g1:3:regs|dataout [6]),
	.datad(\inst4|dec_out1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[6]~63 .lut_mask = 16'hA2F3;
defparam \inst4|g2:0:zbf1|F[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \inst4|g1:2:regs|dataout[6]~feeder (
// Equation(s):
// \inst4|g1:2:regs|dataout[6]~feeder_combout  = \tri1[6]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[6]~103_combout ),
	.cin(gnd),
	.combout(\inst4|g1:2:regs|dataout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:2:regs|dataout[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:2:regs|dataout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N25
cycloneii_lcell_ff \inst4|g1:2:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:2:regs|dataout[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:2:regs|dataout [6]));

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[6]~62 (
// Equation(s):
// \inst4|g2:0:zbf1|F[6]~62_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\IR|dataout [16] & \inst4|g1:1:regs|dataout [6])))

	.dataa(\IR|dataout [17]),
	.datab(\IR|dataout [16]),
	.datac(\IR|dataout [19]),
	.datad(\inst4|g1:1:regs|dataout [6]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[6]~62 .lut_mask = 16'hFEFA;
defparam \inst4|g2:0:zbf1|F[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[6]~64 (
// Equation(s):
// \inst4|g2:0:zbf1|F[6]~64_combout  = (\inst4|g2:0:zbf1|F[6]~63_combout  & (\inst4|g2:0:zbf1|F[6]~62_combout  & ((\inst4|g1:2:regs|dataout [6]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|dec_out1|Mux31~5_combout ),
	.datab(\inst4|g2:0:zbf1|F[6]~63_combout ),
	.datac(\inst4|g1:2:regs|dataout [6]),
	.datad(\inst4|g2:0:zbf1|F[6]~62_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[6]~64 .lut_mask = 16'hC400;
defparam \inst4|g2:0:zbf1|F[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [6]));

// Location: LCFF_X18_Y19_N5
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[6]~103_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [6]));

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \inst4|g1:11:regs|dataout[6]~feeder (
// Equation(s):
// \inst4|g1:11:regs|dataout[6]~feeder_combout  = \tri1[6]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tri1[6]~103_combout ),
	.cin(gnd),
	.combout(\inst4|g1:11:regs|dataout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g1:11:regs|dataout[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|g1:11:regs|dataout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N23
cycloneii_lcell_ff \inst4|g1:11:regs|dataout[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|g1:11:regs|dataout[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dec_in|Mux30~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:11:regs|dataout [6]));

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[6]~65 (
// Equation(s):
// \inst4|g2:0:zbf1|F[6]~65_combout  = (\inst4|dec_out1|Mux31~2_combout  & (\inst4|g1:10:regs|dataout [6] & ((\inst4|g1:11:regs|dataout [6]) # (!\inst4|dec_out1|Mux31~3_combout )))) # (!\inst4|dec_out1|Mux31~2_combout  & (((\inst4|g1:11:regs|dataout [6])) # 
// (!\inst4|dec_out1|Mux31~3_combout )))

	.dataa(\inst4|dec_out1|Mux31~2_combout ),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:10:regs|dataout [6]),
	.datad(\inst4|g1:11:regs|dataout [6]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[6]~65 .lut_mask = 16'hF531;
defparam \inst4|g2:0:zbf1|F[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[6]~66 (
// Equation(s):
// \inst4|g2:0:zbf1|F[6]~66_combout  = (\inst4|g2:0:zbf1|F[6]~64_combout  & (\inst4|g2:0:zbf1|F[6]~65_combout  & ((\inst4|g1:9:regs|dataout [6]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[6]~64_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [6]),
	.datad(\inst4|g2:0:zbf1|F[6]~65_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[6]~66 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N1
cycloneii_lcell_ff \inst4|g1:10:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:10:regs|dataout [5]));

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[5]~60 (
// Equation(s):
// \inst4|g2:0:zbf1|F[5]~60_combout  = (\inst4|g1:11:regs|dataout [5] & (((\inst4|g1:10:regs|dataout [5]) # (!\inst4|dec_out1|Mux31~2_combout )))) # (!\inst4|g1:11:regs|dataout [5] & (!\inst4|dec_out1|Mux31~3_combout  & ((\inst4|g1:10:regs|dataout [5]) # 
// (!\inst4|dec_out1|Mux31~2_combout ))))

	.dataa(\inst4|g1:11:regs|dataout [5]),
	.datab(\inst4|dec_out1|Mux31~3_combout ),
	.datac(\inst4|g1:10:regs|dataout [5]),
	.datad(\inst4|dec_out1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[5]~60 .lut_mask = 16'hB0BB;
defparam \inst4|g2:0:zbf1|F[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N27
cycloneii_lcell_ff \inst4|g1:9:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:9:regs|dataout [5]));

// Location: LCFF_X23_Y15_N9
cycloneii_lcell_ff \inst4|g1:8:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:8:regs|dataout [5]));

// Location: LCFF_X22_Y15_N27
cycloneii_lcell_ff \inst4|g1:3:regs|dataout[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tri1[5]~102_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dec_in|Mux30~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|g1:3:regs|dataout [5]));

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[5]~58 (
// Equation(s):
// \inst4|g2:0:zbf1|F[5]~58_combout  = (\inst4|dec_out1|Mux31~1_combout  & (\inst4|g1:3:regs|dataout [5] & ((\inst4|g1:8:regs|dataout [5]) # (!\inst4|dec_out1|Mux31~0_combout )))) # (!\inst4|dec_out1|Mux31~1_combout  & (((\inst4|g1:8:regs|dataout [5])) # 
// (!\inst4|dec_out1|Mux31~0_combout )))

	.dataa(\inst4|dec_out1|Mux31~1_combout ),
	.datab(\inst4|dec_out1|Mux31~0_combout ),
	.datac(\inst4|g1:8:regs|dataout [5]),
	.datad(\inst4|g1:3:regs|dataout [5]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[5]~58 .lut_mask = 16'hF351;
defparam \inst4|g2:0:zbf1|F[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[5]~57 (
// Equation(s):
// \inst4|g2:0:zbf1|F[5]~57_combout  = (\IR|dataout [17]) # ((\IR|dataout [19]) # ((\inst4|g1:1:regs|dataout [5] & \IR|dataout [16])))

	.dataa(\IR|dataout [17]),
	.datab(\inst4|g1:1:regs|dataout [5]),
	.datac(\IR|dataout [16]),
	.datad(\IR|dataout [19]),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[5]~57 .lut_mask = 16'hFFEA;
defparam \inst4|g2:0:zbf1|F[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[5]~59 (
// Equation(s):
// \inst4|g2:0:zbf1|F[5]~59_combout  = (\inst4|g2:0:zbf1|F[5]~58_combout  & (\inst4|g2:0:zbf1|F[5]~57_combout  & ((\inst4|g1:2:regs|dataout [5]) # (!\inst4|dec_out1|Mux31~5_combout ))))

	.dataa(\inst4|g1:2:regs|dataout [5]),
	.datab(\inst4|dec_out1|Mux31~5_combout ),
	.datac(\inst4|g2:0:zbf1|F[5]~58_combout ),
	.datad(\inst4|g2:0:zbf1|F[5]~57_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[5]~59 .lut_mask = 16'hB000;
defparam \inst4|g2:0:zbf1|F[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \inst4|g2:0:zbf1|F[5]~61 (
// Equation(s):
// \inst4|g2:0:zbf1|F[5]~61_combout  = (\inst4|g2:0:zbf1|F[5]~60_combout  & (\inst4|g2:0:zbf1|F[5]~59_combout  & ((\inst4|g1:9:regs|dataout [5]) # (!\inst4|dec_out1|Mux31~4_combout ))))

	.dataa(\inst4|g2:0:zbf1|F[5]~60_combout ),
	.datab(\inst4|dec_out1|Mux31~4_combout ),
	.datac(\inst4|g1:9:regs|dataout [5]),
	.datad(\inst4|g2:0:zbf1|F[5]~59_combout ),
	.cin(gnd),
	.combout(\inst4|g2:0:zbf1|F[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|g2:0:zbf1|F[5]~61 .lut_mask = 16'hA200;
defparam \inst4|g2:0:zbf1|F[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \I-Memory|Matriz~45 (
// Equation(s):
// \I-Memory|Matriz~45_combout  = (\I-Memory|Add [1] & ((\I-Memory|Add [0]) # ((\I-Memory|Add [3] & \I-Memory|Add [2])))) # (!\I-Memory|Add [1] & ((\I-Memory|Add [2]) # (\I-Memory|Add [3] $ (\I-Memory|Add [0]))))

	.dataa(\I-Memory|Add [1]),
	.datab(\I-Memory|Add [3]),
	.datac(\I-Memory|Add [0]),
	.datad(\I-Memory|Add [2]),
	.cin(gnd),
	.combout(\I-Memory|Matriz~45_combout ),
	.cout());
// synopsys translate_off
defparam \I-Memory|Matriz~45 .lut_mask = 16'hFDB4;
defparam \I-Memory|Matriz~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \IR|dataout[21]~1 (
// Equation(s):
// \IR|dataout[21]~1_combout  = !\I-Memory|Matriz~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\I-Memory|Matriz~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IR|dataout[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dataout[21]~1 .lut_mask = 16'h0F0F;
defparam \IR|dataout[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N21
cycloneii_lcell_ff \IR|dataout[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IR|dataout[21]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|IR_Ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|dataout [21]));

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \UC|Reg_Wr~0 (
// Equation(s):
// \UC|Reg_Wr~0_combout  = (\UC|current_state.EX~regout  & (!\IR|dataout [30] & ((!\IR|dataout [31]) # (!\IR|dataout [29]))))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|Reg_Wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Reg_Wr~0 .lut_mask = 16'h020A;
defparam \UC|Reg_Wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N7
cycloneii_lcell_ff \UC|Reg_Wr (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|Reg_Wr~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|Reg_Wr~regout ));

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \UC|DM_Wr~0 (
// Equation(s):
// \UC|DM_Wr~0_combout  = (\UC|current_state.EX~regout  & (!\IR|dataout [29] & (\IR|dataout [30] & !\IR|dataout [31])))

	.dataa(\UC|current_state.EX~regout ),
	.datab(\IR|dataout [29]),
	.datac(\IR|dataout [30]),
	.datad(\IR|dataout [31]),
	.cin(gnd),
	.combout(\UC|DM_Wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|DM_Wr~0 .lut_mask = 16'h0020;
defparam \UC|DM_Wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N17
cycloneii_lcell_ff \UC|DM_Wr (
	.clk(\clock~clkctrl_outclk ),
	.datain(\UC|DM_Wr~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UC|DM_Wr~regout ));

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \inst13|DATA_OUT[4]~40 (
// Equation(s):
// \inst13|DATA_OUT[4]~40_combout  = (\inst13|DATA_OUT [4] & (\inst13|DATA_OUT[3]~39  $ (GND))) # (!\inst13|DATA_OUT [4] & (!\inst13|DATA_OUT[3]~39  & VCC))
// \inst13|DATA_OUT[4]~41  = CARRY((\inst13|DATA_OUT [4] & !\inst13|DATA_OUT[3]~39 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[3]~39 ),
	.combout(\inst13|DATA_OUT[4]~40_combout ),
	.cout(\inst13|DATA_OUT[4]~41 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[4]~40 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N9
cycloneii_lcell_ff \inst13|DATA_OUT[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[4]~40_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [4]));

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \inst13|DATA_OUT[5]~42 (
// Equation(s):
// \inst13|DATA_OUT[5]~42_combout  = (\inst13|DATA_OUT [5] & (!\inst13|DATA_OUT[4]~41 )) # (!\inst13|DATA_OUT [5] & ((\inst13|DATA_OUT[4]~41 ) # (GND)))
// \inst13|DATA_OUT[5]~43  = CARRY((!\inst13|DATA_OUT[4]~41 ) # (!\inst13|DATA_OUT [5]))

	.dataa(\inst13|DATA_OUT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[4]~41 ),
	.combout(\inst13|DATA_OUT[5]~42_combout ),
	.cout(\inst13|DATA_OUT[5]~43 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[5]~42 .lut_mask = 16'h5A5F;
defparam \inst13|DATA_OUT[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \inst13|DATA_OUT[6]~44 (
// Equation(s):
// \inst13|DATA_OUT[6]~44_combout  = (\inst13|DATA_OUT [6] & (\inst13|DATA_OUT[5]~43  $ (GND))) # (!\inst13|DATA_OUT [6] & (!\inst13|DATA_OUT[5]~43  & VCC))
// \inst13|DATA_OUT[6]~45  = CARRY((\inst13|DATA_OUT [6] & !\inst13|DATA_OUT[5]~43 ))

	.dataa(\inst13|DATA_OUT [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[5]~43 ),
	.combout(\inst13|DATA_OUT[6]~44_combout ),
	.cout(\inst13|DATA_OUT[6]~45 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[6]~44 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \inst13|DATA_OUT[7]~46 (
// Equation(s):
// \inst13|DATA_OUT[7]~46_combout  = (\inst13|DATA_OUT [7] & (!\inst13|DATA_OUT[6]~45 )) # (!\inst13|DATA_OUT [7] & ((\inst13|DATA_OUT[6]~45 ) # (GND)))
// \inst13|DATA_OUT[7]~47  = CARRY((!\inst13|DATA_OUT[6]~45 ) # (!\inst13|DATA_OUT [7]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[6]~45 ),
	.combout(\inst13|DATA_OUT[7]~46_combout ),
	.cout(\inst13|DATA_OUT[7]~47 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[7]~46 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N15
cycloneii_lcell_ff \inst13|DATA_OUT[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[7]~46_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [7]));

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \inst13|DATA_OUT[8]~48 (
// Equation(s):
// \inst13|DATA_OUT[8]~48_combout  = (\inst13|DATA_OUT [8] & (\inst13|DATA_OUT[7]~47  $ (GND))) # (!\inst13|DATA_OUT [8] & (!\inst13|DATA_OUT[7]~47  & VCC))
// \inst13|DATA_OUT[8]~49  = CARRY((\inst13|DATA_OUT [8] & !\inst13|DATA_OUT[7]~47 ))

	.dataa(\inst13|DATA_OUT [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[7]~47 ),
	.combout(\inst13|DATA_OUT[8]~48_combout ),
	.cout(\inst13|DATA_OUT[8]~49 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[8]~48 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \inst13|DATA_OUT[9]~50 (
// Equation(s):
// \inst13|DATA_OUT[9]~50_combout  = (\inst13|DATA_OUT [9] & (!\inst13|DATA_OUT[8]~49 )) # (!\inst13|DATA_OUT [9] & ((\inst13|DATA_OUT[8]~49 ) # (GND)))
// \inst13|DATA_OUT[9]~51  = CARRY((!\inst13|DATA_OUT[8]~49 ) # (!\inst13|DATA_OUT [9]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[8]~49 ),
	.combout(\inst13|DATA_OUT[9]~50_combout ),
	.cout(\inst13|DATA_OUT[9]~51 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[9]~50 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N19
cycloneii_lcell_ff \inst13|DATA_OUT[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[9]~50_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [9]));

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \inst13|DATA_OUT[10]~52 (
// Equation(s):
// \inst13|DATA_OUT[10]~52_combout  = (\inst13|DATA_OUT [10] & (\inst13|DATA_OUT[9]~51  $ (GND))) # (!\inst13|DATA_OUT [10] & (!\inst13|DATA_OUT[9]~51  & VCC))
// \inst13|DATA_OUT[10]~53  = CARRY((\inst13|DATA_OUT [10] & !\inst13|DATA_OUT[9]~51 ))

	.dataa(\inst13|DATA_OUT [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[9]~51 ),
	.combout(\inst13|DATA_OUT[10]~52_combout ),
	.cout(\inst13|DATA_OUT[10]~53 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[10]~52 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \inst13|DATA_OUT[11]~54 (
// Equation(s):
// \inst13|DATA_OUT[11]~54_combout  = (\inst13|DATA_OUT [11] & (!\inst13|DATA_OUT[10]~53 )) # (!\inst13|DATA_OUT [11] & ((\inst13|DATA_OUT[10]~53 ) # (GND)))
// \inst13|DATA_OUT[11]~55  = CARRY((!\inst13|DATA_OUT[10]~53 ) # (!\inst13|DATA_OUT [11]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[10]~53 ),
	.combout(\inst13|DATA_OUT[11]~54_combout ),
	.cout(\inst13|DATA_OUT[11]~55 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[11]~54 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \inst13|DATA_OUT[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[11]~54_combout ),
	.sdata(\IR|dataout [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [11]));

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \inst13|DATA_OUT[12]~56 (
// Equation(s):
// \inst13|DATA_OUT[12]~56_combout  = (\inst13|DATA_OUT [12] & (\inst13|DATA_OUT[11]~55  $ (GND))) # (!\inst13|DATA_OUT [12] & (!\inst13|DATA_OUT[11]~55  & VCC))
// \inst13|DATA_OUT[12]~57  = CARRY((\inst13|DATA_OUT [12] & !\inst13|DATA_OUT[11]~55 ))

	.dataa(\inst13|DATA_OUT [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[11]~55 ),
	.combout(\inst13|DATA_OUT[12]~56_combout ),
	.cout(\inst13|DATA_OUT[12]~57 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[12]~56 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \inst13|DATA_OUT[13]~58 (
// Equation(s):
// \inst13|DATA_OUT[13]~58_combout  = (\inst13|DATA_OUT [13] & (!\inst13|DATA_OUT[12]~57 )) # (!\inst13|DATA_OUT [13] & ((\inst13|DATA_OUT[12]~57 ) # (GND)))
// \inst13|DATA_OUT[13]~59  = CARRY((!\inst13|DATA_OUT[12]~57 ) # (!\inst13|DATA_OUT [13]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[12]~57 ),
	.combout(\inst13|DATA_OUT[13]~58_combout ),
	.cout(\inst13|DATA_OUT[13]~59 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[13]~58 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N27
cycloneii_lcell_ff \inst13|DATA_OUT[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[13]~58_combout ),
	.sdata(\IR|dataout [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [13]));

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \inst13|DATA_OUT[14]~60 (
// Equation(s):
// \inst13|DATA_OUT[14]~60_combout  = (\inst13|DATA_OUT [14] & (\inst13|DATA_OUT[13]~59  $ (GND))) # (!\inst13|DATA_OUT [14] & (!\inst13|DATA_OUT[13]~59  & VCC))
// \inst13|DATA_OUT[14]~61  = CARRY((\inst13|DATA_OUT [14] & !\inst13|DATA_OUT[13]~59 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[13]~59 ),
	.combout(\inst13|DATA_OUT[14]~60_combout ),
	.cout(\inst13|DATA_OUT[14]~61 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[14]~60 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \inst13|DATA_OUT[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[14]~60_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [14]));

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \inst13|DATA_OUT[15]~62 (
// Equation(s):
// \inst13|DATA_OUT[15]~62_combout  = (\inst13|DATA_OUT [15] & (!\inst13|DATA_OUT[14]~61 )) # (!\inst13|DATA_OUT [15] & ((\inst13|DATA_OUT[14]~61 ) # (GND)))
// \inst13|DATA_OUT[15]~63  = CARRY((!\inst13|DATA_OUT[14]~61 ) # (!\inst13|DATA_OUT [15]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[14]~61 ),
	.combout(\inst13|DATA_OUT[15]~62_combout ),
	.cout(\inst13|DATA_OUT[15]~63 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[15]~62 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N31
cycloneii_lcell_ff \inst13|DATA_OUT[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[15]~62_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [15]));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \inst13|DATA_OUT[16]~64 (
// Equation(s):
// \inst13|DATA_OUT[16]~64_combout  = (\inst13|DATA_OUT [16] & (\inst13|DATA_OUT[15]~63  $ (GND))) # (!\inst13|DATA_OUT [16] & (!\inst13|DATA_OUT[15]~63  & VCC))
// \inst13|DATA_OUT[16]~65  = CARRY((\inst13|DATA_OUT [16] & !\inst13|DATA_OUT[15]~63 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[15]~63 ),
	.combout(\inst13|DATA_OUT[16]~64_combout ),
	.cout(\inst13|DATA_OUT[16]~65 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[16]~64 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N1
cycloneii_lcell_ff \inst13|DATA_OUT[16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[16]~64_combout ),
	.sdata(\IR|dataout [16]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [16]));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \inst13|DATA_OUT[17]~66 (
// Equation(s):
// \inst13|DATA_OUT[17]~66_combout  = (\inst13|DATA_OUT [17] & (!\inst13|DATA_OUT[16]~65 )) # (!\inst13|DATA_OUT [17] & ((\inst13|DATA_OUT[16]~65 ) # (GND)))
// \inst13|DATA_OUT[17]~67  = CARRY((!\inst13|DATA_OUT[16]~65 ) # (!\inst13|DATA_OUT [17]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[16]~65 ),
	.combout(\inst13|DATA_OUT[17]~66_combout ),
	.cout(\inst13|DATA_OUT[17]~67 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[17]~66 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N3
cycloneii_lcell_ff \inst13|DATA_OUT[17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[17]~66_combout ),
	.sdata(\IR|dataout [17]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [17]));

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \inst13|DATA_OUT[18]~68 (
// Equation(s):
// \inst13|DATA_OUT[18]~68_combout  = (\inst13|DATA_OUT [18] & (\inst13|DATA_OUT[17]~67  $ (GND))) # (!\inst13|DATA_OUT [18] & (!\inst13|DATA_OUT[17]~67  & VCC))
// \inst13|DATA_OUT[18]~69  = CARRY((\inst13|DATA_OUT [18] & !\inst13|DATA_OUT[17]~67 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[17]~67 ),
	.combout(\inst13|DATA_OUT[18]~68_combout ),
	.cout(\inst13|DATA_OUT[18]~69 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[18]~68 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \inst13|DATA_OUT[18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[18]~68_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [18]));

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \inst13|DATA_OUT[19]~70 (
// Equation(s):
// \inst13|DATA_OUT[19]~70_combout  = (\inst13|DATA_OUT [19] & (!\inst13|DATA_OUT[18]~69 )) # (!\inst13|DATA_OUT [19] & ((\inst13|DATA_OUT[18]~69 ) # (GND)))
// \inst13|DATA_OUT[19]~71  = CARRY((!\inst13|DATA_OUT[18]~69 ) # (!\inst13|DATA_OUT [19]))

	.dataa(\inst13|DATA_OUT [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[18]~69 ),
	.combout(\inst13|DATA_OUT[19]~70_combout ),
	.cout(\inst13|DATA_OUT[19]~71 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[19]~70 .lut_mask = 16'h5A5F;
defparam \inst13|DATA_OUT[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \inst13|DATA_OUT[20]~72 (
// Equation(s):
// \inst13|DATA_OUT[20]~72_combout  = (\inst13|DATA_OUT [20] & (\inst13|DATA_OUT[19]~71  $ (GND))) # (!\inst13|DATA_OUT [20] & (!\inst13|DATA_OUT[19]~71  & VCC))
// \inst13|DATA_OUT[20]~73  = CARRY((\inst13|DATA_OUT [20] & !\inst13|DATA_OUT[19]~71 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[19]~71 ),
	.combout(\inst13|DATA_OUT[20]~72_combout ),
	.cout(\inst13|DATA_OUT[20]~73 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[20]~72 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N9
cycloneii_lcell_ff \inst13|DATA_OUT[20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[20]~72_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [20]));

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \inst13|DATA_OUT[21]~74 (
// Equation(s):
// \inst13|DATA_OUT[21]~74_combout  = (\inst13|DATA_OUT [21] & (!\inst13|DATA_OUT[20]~73 )) # (!\inst13|DATA_OUT [21] & ((\inst13|DATA_OUT[20]~73 ) # (GND)))
// \inst13|DATA_OUT[21]~75  = CARRY((!\inst13|DATA_OUT[20]~73 ) # (!\inst13|DATA_OUT [21]))

	.dataa(\inst13|DATA_OUT [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[20]~73 ),
	.combout(\inst13|DATA_OUT[21]~74_combout ),
	.cout(\inst13|DATA_OUT[21]~75 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[21]~74 .lut_mask = 16'h5A5F;
defparam \inst13|DATA_OUT[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \inst13|DATA_OUT[22]~76 (
// Equation(s):
// \inst13|DATA_OUT[22]~76_combout  = (\inst13|DATA_OUT [22] & (\inst13|DATA_OUT[21]~75  $ (GND))) # (!\inst13|DATA_OUT [22] & (!\inst13|DATA_OUT[21]~75  & VCC))
// \inst13|DATA_OUT[22]~77  = CARRY((\inst13|DATA_OUT [22] & !\inst13|DATA_OUT[21]~75 ))

	.dataa(\inst13|DATA_OUT [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[21]~75 ),
	.combout(\inst13|DATA_OUT[22]~76_combout ),
	.cout(\inst13|DATA_OUT[22]~77 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[22]~76 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \inst13|DATA_OUT[23]~78 (
// Equation(s):
// \inst13|DATA_OUT[23]~78_combout  = (\inst13|DATA_OUT [23] & (!\inst13|DATA_OUT[22]~77 )) # (!\inst13|DATA_OUT [23] & ((\inst13|DATA_OUT[22]~77 ) # (GND)))
// \inst13|DATA_OUT[23]~79  = CARRY((!\inst13|DATA_OUT[22]~77 ) # (!\inst13|DATA_OUT [23]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[22]~77 ),
	.combout(\inst13|DATA_OUT[23]~78_combout ),
	.cout(\inst13|DATA_OUT[23]~79 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[23]~78 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N15
cycloneii_lcell_ff \inst13|DATA_OUT[23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[23]~78_combout ),
	.sdata(\IR|dataout [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [23]));

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \inst13|DATA_OUT[24]~80 (
// Equation(s):
// \inst13|DATA_OUT[24]~80_combout  = (\inst13|DATA_OUT [24] & (\inst13|DATA_OUT[23]~79  $ (GND))) # (!\inst13|DATA_OUT [24] & (!\inst13|DATA_OUT[23]~79  & VCC))
// \inst13|DATA_OUT[24]~81  = CARRY((\inst13|DATA_OUT [24] & !\inst13|DATA_OUT[23]~79 ))

	.dataa(\inst13|DATA_OUT [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[23]~79 ),
	.combout(\inst13|DATA_OUT[24]~80_combout ),
	.cout(\inst13|DATA_OUT[24]~81 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[24]~80 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \inst13|DATA_OUT[25]~82 (
// Equation(s):
// \inst13|DATA_OUT[25]~82_combout  = (\inst13|DATA_OUT [25] & (!\inst13|DATA_OUT[24]~81 )) # (!\inst13|DATA_OUT [25] & ((\inst13|DATA_OUT[24]~81 ) # (GND)))
// \inst13|DATA_OUT[25]~83  = CARRY((!\inst13|DATA_OUT[24]~81 ) # (!\inst13|DATA_OUT [25]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[24]~81 ),
	.combout(\inst13|DATA_OUT[25]~82_combout ),
	.cout(\inst13|DATA_OUT[25]~83 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[25]~82 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N19
cycloneii_lcell_ff \inst13|DATA_OUT[25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[25]~82_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [25]));

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \inst13|DATA_OUT[26]~84 (
// Equation(s):
// \inst13|DATA_OUT[26]~84_combout  = (\inst13|DATA_OUT [26] & (\inst13|DATA_OUT[25]~83  $ (GND))) # (!\inst13|DATA_OUT [26] & (!\inst13|DATA_OUT[25]~83  & VCC))
// \inst13|DATA_OUT[26]~85  = CARRY((\inst13|DATA_OUT [26] & !\inst13|DATA_OUT[25]~83 ))

	.dataa(\inst13|DATA_OUT [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[25]~83 ),
	.combout(\inst13|DATA_OUT[26]~84_combout ),
	.cout(\inst13|DATA_OUT[26]~85 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[26]~84 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \inst13|DATA_OUT[27]~86 (
// Equation(s):
// \inst13|DATA_OUT[27]~86_combout  = (\inst13|DATA_OUT [27] & (!\inst13|DATA_OUT[26]~85 )) # (!\inst13|DATA_OUT [27] & ((\inst13|DATA_OUT[26]~85 ) # (GND)))
// \inst13|DATA_OUT[27]~87  = CARRY((!\inst13|DATA_OUT[26]~85 ) # (!\inst13|DATA_OUT [27]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[26]~85 ),
	.combout(\inst13|DATA_OUT[27]~86_combout ),
	.cout(\inst13|DATA_OUT[27]~87 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[27]~86 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N23
cycloneii_lcell_ff \inst13|DATA_OUT[27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[27]~86_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [27]));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \inst13|DATA_OUT[28]~88 (
// Equation(s):
// \inst13|DATA_OUT[28]~88_combout  = (\inst13|DATA_OUT [28] & (\inst13|DATA_OUT[27]~87  $ (GND))) # (!\inst13|DATA_OUT [28] & (!\inst13|DATA_OUT[27]~87  & VCC))
// \inst13|DATA_OUT[28]~89  = CARRY((\inst13|DATA_OUT [28] & !\inst13|DATA_OUT[27]~87 ))

	.dataa(\inst13|DATA_OUT [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[27]~87 ),
	.combout(\inst13|DATA_OUT[28]~88_combout ),
	.cout(\inst13|DATA_OUT[28]~89 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[28]~88 .lut_mask = 16'hA50A;
defparam \inst13|DATA_OUT[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \inst13|DATA_OUT[29]~90 (
// Equation(s):
// \inst13|DATA_OUT[29]~90_combout  = (\inst13|DATA_OUT [29] & (!\inst13|DATA_OUT[28]~89 )) # (!\inst13|DATA_OUT [29] & ((\inst13|DATA_OUT[28]~89 ) # (GND)))
// \inst13|DATA_OUT[29]~91  = CARRY((!\inst13|DATA_OUT[28]~89 ) # (!\inst13|DATA_OUT [29]))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[28]~89 ),
	.combout(\inst13|DATA_OUT[29]~90_combout ),
	.cout(\inst13|DATA_OUT[29]~91 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[29]~90 .lut_mask = 16'h3C3F;
defparam \inst13|DATA_OUT[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N27
cycloneii_lcell_ff \inst13|DATA_OUT[29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[29]~90_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [29]));

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \inst13|DATA_OUT[30]~92 (
// Equation(s):
// \inst13|DATA_OUT[30]~92_combout  = (\inst13|DATA_OUT [30] & (\inst13|DATA_OUT[29]~91  $ (GND))) # (!\inst13|DATA_OUT [30] & (!\inst13|DATA_OUT[29]~91  & VCC))
// \inst13|DATA_OUT[30]~93  = CARRY((\inst13|DATA_OUT [30] & !\inst13|DATA_OUT[29]~91 ))

	.dataa(vcc),
	.datab(\inst13|DATA_OUT [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|DATA_OUT[29]~91 ),
	.combout(\inst13|DATA_OUT[30]~92_combout ),
	.cout(\inst13|DATA_OUT[30]~93 ));
// synopsys translate_off
defparam \inst13|DATA_OUT[30]~92 .lut_mask = 16'hC30C;
defparam \inst13|DATA_OUT[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N29
cycloneii_lcell_ff \inst13|DATA_OUT[30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[30]~92_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [30]));

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \inst13|DATA_OUT[31]~94 (
// Equation(s):
// \inst13|DATA_OUT[31]~94_combout  = \inst13|DATA_OUT[30]~93  $ (\inst13|DATA_OUT [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst13|DATA_OUT [31]),
	.cin(\inst13|DATA_OUT[30]~93 ),
	.combout(\inst13|DATA_OUT[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|DATA_OUT[31]~94 .lut_mask = 16'h0FF0;
defparam \inst13|DATA_OUT[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y15_N31
cycloneii_lcell_ff \inst13|DATA_OUT[31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[31]~94_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [31]));

// Location: LCFF_X25_Y15_N25
cycloneii_lcell_ff \inst13|DATA_OUT[28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[28]~88_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [28]));

// Location: LCFF_X25_Y15_N21
cycloneii_lcell_ff \inst13|DATA_OUT[26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[26]~84_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [26]));

// Location: LCFF_X25_Y15_N17
cycloneii_lcell_ff \inst13|DATA_OUT[24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[24]~80_combout ),
	.sdata(\IR|dataout [24]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [24]));

// Location: LCFF_X25_Y15_N13
cycloneii_lcell_ff \inst13|DATA_OUT[22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[22]~76_combout ),
	.sdata(\IR|dataout [22]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [22]));

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \inst13|DATA_OUT[21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[21]~74_combout ),
	.sdata(\IR|dataout [21]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [21]));

// Location: LCFF_X25_Y15_N7
cycloneii_lcell_ff \inst13|DATA_OUT[19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[19]~70_combout ),
	.sdata(\IR|dataout [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [19]));

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \inst13|DATA_OUT[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[12]~56_combout ),
	.sdata(\IR|dataout [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [12]));

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \inst13|DATA_OUT[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[10]~52_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [10]));

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \inst13|DATA_OUT[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[8]~48_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [8]));

// Location: LCFF_X25_Y16_N13
cycloneii_lcell_ff \inst13|DATA_OUT[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[6]~44_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [6]));

// Location: LCFF_X25_Y16_N11
cycloneii_lcell_ff \inst13|DATA_OUT[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\inst13|DATA_OUT[5]~42_combout ),
	.sdata(\~GND~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst9~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|DATA_OUT [5]));

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \ALU|Add1~64 (
// Equation(s):
// \ALU|Add1~64_combout  = !\ALU|Add1~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add1~63 ),
	.combout(\ALU|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add1~64 .lut_mask = 16'h0F0F;
defparam \ALU|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \Status|dataout[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|Add1~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|ALU_2_DBus~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Status|dataout [3]));

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \ALU|V~0 (
// Equation(s):
// \ALU|V~0_combout  = (\inst4|g2:0:zbf1|F[31]~191_combout  & (!\ALU|Add1~62_combout  & \ALU|Add0~63_combout )) # (!\inst4|g2:0:zbf1|F[31]~191_combout  & (\ALU|Add1~62_combout  & !\ALU|Add0~63_combout ))

	.dataa(\inst4|g2:0:zbf1|F[31]~191_combout ),
	.datab(vcc),
	.datac(\ALU|Add1~62_combout ),
	.datad(\ALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\ALU|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V~0 .lut_mask = 16'h0A50;
defparam \ALU|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \Status|dataout[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|ALU_2_DBus~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Status|dataout [2]));

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[31]~I (
	.datain(\tri1[31]~33_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[31]));
// synopsys translate_off
defparam \DBus[31]~I .input_async_reset = "none";
defparam \DBus[31]~I .input_power_up = "low";
defparam \DBus[31]~I .input_register_mode = "none";
defparam \DBus[31]~I .input_sync_reset = "none";
defparam \DBus[31]~I .oe_async_reset = "none";
defparam \DBus[31]~I .oe_power_up = "low";
defparam \DBus[31]~I .oe_register_mode = "none";
defparam \DBus[31]~I .oe_sync_reset = "none";
defparam \DBus[31]~I .operation_mode = "output";
defparam \DBus[31]~I .output_async_reset = "none";
defparam \DBus[31]~I .output_power_up = "low";
defparam \DBus[31]~I .output_register_mode = "none";
defparam \DBus[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[30]~I (
	.datain(\tri1[30]~36_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[30]));
// synopsys translate_off
defparam \DBus[30]~I .input_async_reset = "none";
defparam \DBus[30]~I .input_power_up = "low";
defparam \DBus[30]~I .input_register_mode = "none";
defparam \DBus[30]~I .input_sync_reset = "none";
defparam \DBus[30]~I .oe_async_reset = "none";
defparam \DBus[30]~I .oe_power_up = "low";
defparam \DBus[30]~I .oe_register_mode = "none";
defparam \DBus[30]~I .oe_sync_reset = "none";
defparam \DBus[30]~I .operation_mode = "output";
defparam \DBus[30]~I .output_async_reset = "none";
defparam \DBus[30]~I .output_power_up = "low";
defparam \DBus[30]~I .output_register_mode = "none";
defparam \DBus[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[29]~I (
	.datain(\tri1[29]~38_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[29]));
// synopsys translate_off
defparam \DBus[29]~I .input_async_reset = "none";
defparam \DBus[29]~I .input_power_up = "low";
defparam \DBus[29]~I .input_register_mode = "none";
defparam \DBus[29]~I .input_sync_reset = "none";
defparam \DBus[29]~I .oe_async_reset = "none";
defparam \DBus[29]~I .oe_power_up = "low";
defparam \DBus[29]~I .oe_register_mode = "none";
defparam \DBus[29]~I .oe_sync_reset = "none";
defparam \DBus[29]~I .operation_mode = "output";
defparam \DBus[29]~I .output_async_reset = "none";
defparam \DBus[29]~I .output_power_up = "low";
defparam \DBus[29]~I .output_register_mode = "none";
defparam \DBus[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[28]~I (
	.datain(\tri1[28]~40_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[28]));
// synopsys translate_off
defparam \DBus[28]~I .input_async_reset = "none";
defparam \DBus[28]~I .input_power_up = "low";
defparam \DBus[28]~I .input_register_mode = "none";
defparam \DBus[28]~I .input_sync_reset = "none";
defparam \DBus[28]~I .oe_async_reset = "none";
defparam \DBus[28]~I .oe_power_up = "low";
defparam \DBus[28]~I .oe_register_mode = "none";
defparam \DBus[28]~I .oe_sync_reset = "none";
defparam \DBus[28]~I .operation_mode = "output";
defparam \DBus[28]~I .output_async_reset = "none";
defparam \DBus[28]~I .output_power_up = "low";
defparam \DBus[28]~I .output_register_mode = "none";
defparam \DBus[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[27]~I (
	.datain(\tri1[27]~42_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[27]));
// synopsys translate_off
defparam \DBus[27]~I .input_async_reset = "none";
defparam \DBus[27]~I .input_power_up = "low";
defparam \DBus[27]~I .input_register_mode = "none";
defparam \DBus[27]~I .input_sync_reset = "none";
defparam \DBus[27]~I .oe_async_reset = "none";
defparam \DBus[27]~I .oe_power_up = "low";
defparam \DBus[27]~I .oe_register_mode = "none";
defparam \DBus[27]~I .oe_sync_reset = "none";
defparam \DBus[27]~I .operation_mode = "output";
defparam \DBus[27]~I .output_async_reset = "none";
defparam \DBus[27]~I .output_power_up = "low";
defparam \DBus[27]~I .output_register_mode = "none";
defparam \DBus[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[26]~I (
	.datain(\tri1[26]~44_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[26]));
// synopsys translate_off
defparam \DBus[26]~I .input_async_reset = "none";
defparam \DBus[26]~I .input_power_up = "low";
defparam \DBus[26]~I .input_register_mode = "none";
defparam \DBus[26]~I .input_sync_reset = "none";
defparam \DBus[26]~I .oe_async_reset = "none";
defparam \DBus[26]~I .oe_power_up = "low";
defparam \DBus[26]~I .oe_register_mode = "none";
defparam \DBus[26]~I .oe_sync_reset = "none";
defparam \DBus[26]~I .operation_mode = "output";
defparam \DBus[26]~I .output_async_reset = "none";
defparam \DBus[26]~I .output_power_up = "low";
defparam \DBus[26]~I .output_register_mode = "none";
defparam \DBus[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[25]~I (
	.datain(\tri1[25]~46_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[25]));
// synopsys translate_off
defparam \DBus[25]~I .input_async_reset = "none";
defparam \DBus[25]~I .input_power_up = "low";
defparam \DBus[25]~I .input_register_mode = "none";
defparam \DBus[25]~I .input_sync_reset = "none";
defparam \DBus[25]~I .oe_async_reset = "none";
defparam \DBus[25]~I .oe_power_up = "low";
defparam \DBus[25]~I .oe_register_mode = "none";
defparam \DBus[25]~I .oe_sync_reset = "none";
defparam \DBus[25]~I .operation_mode = "output";
defparam \DBus[25]~I .output_async_reset = "none";
defparam \DBus[25]~I .output_power_up = "low";
defparam \DBus[25]~I .output_register_mode = "none";
defparam \DBus[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[24]~I (
	.datain(\tri1[24]~48_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[24]));
// synopsys translate_off
defparam \DBus[24]~I .input_async_reset = "none";
defparam \DBus[24]~I .input_power_up = "low";
defparam \DBus[24]~I .input_register_mode = "none";
defparam \DBus[24]~I .input_sync_reset = "none";
defparam \DBus[24]~I .oe_async_reset = "none";
defparam \DBus[24]~I .oe_power_up = "low";
defparam \DBus[24]~I .oe_register_mode = "none";
defparam \DBus[24]~I .oe_sync_reset = "none";
defparam \DBus[24]~I .operation_mode = "output";
defparam \DBus[24]~I .output_async_reset = "none";
defparam \DBus[24]~I .output_power_up = "low";
defparam \DBus[24]~I .output_register_mode = "none";
defparam \DBus[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[23]~I (
	.datain(\tri1[23]~50_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[23]));
// synopsys translate_off
defparam \DBus[23]~I .input_async_reset = "none";
defparam \DBus[23]~I .input_power_up = "low";
defparam \DBus[23]~I .input_register_mode = "none";
defparam \DBus[23]~I .input_sync_reset = "none";
defparam \DBus[23]~I .oe_async_reset = "none";
defparam \DBus[23]~I .oe_power_up = "low";
defparam \DBus[23]~I .oe_register_mode = "none";
defparam \DBus[23]~I .oe_sync_reset = "none";
defparam \DBus[23]~I .operation_mode = "output";
defparam \DBus[23]~I .output_async_reset = "none";
defparam \DBus[23]~I .output_power_up = "low";
defparam \DBus[23]~I .output_register_mode = "none";
defparam \DBus[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[22]~I (
	.datain(\tri1[22]~52_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[22]));
// synopsys translate_off
defparam \DBus[22]~I .input_async_reset = "none";
defparam \DBus[22]~I .input_power_up = "low";
defparam \DBus[22]~I .input_register_mode = "none";
defparam \DBus[22]~I .input_sync_reset = "none";
defparam \DBus[22]~I .oe_async_reset = "none";
defparam \DBus[22]~I .oe_power_up = "low";
defparam \DBus[22]~I .oe_register_mode = "none";
defparam \DBus[22]~I .oe_sync_reset = "none";
defparam \DBus[22]~I .operation_mode = "output";
defparam \DBus[22]~I .output_async_reset = "none";
defparam \DBus[22]~I .output_power_up = "low";
defparam \DBus[22]~I .output_register_mode = "none";
defparam \DBus[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[21]~I (
	.datain(\tri1[21]~54_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[21]));
// synopsys translate_off
defparam \DBus[21]~I .input_async_reset = "none";
defparam \DBus[21]~I .input_power_up = "low";
defparam \DBus[21]~I .input_register_mode = "none";
defparam \DBus[21]~I .input_sync_reset = "none";
defparam \DBus[21]~I .oe_async_reset = "none";
defparam \DBus[21]~I .oe_power_up = "low";
defparam \DBus[21]~I .oe_register_mode = "none";
defparam \DBus[21]~I .oe_sync_reset = "none";
defparam \DBus[21]~I .operation_mode = "output";
defparam \DBus[21]~I .output_async_reset = "none";
defparam \DBus[21]~I .output_power_up = "low";
defparam \DBus[21]~I .output_register_mode = "none";
defparam \DBus[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[20]~I (
	.datain(\tri1[20]~56_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[20]));
// synopsys translate_off
defparam \DBus[20]~I .input_async_reset = "none";
defparam \DBus[20]~I .input_power_up = "low";
defparam \DBus[20]~I .input_register_mode = "none";
defparam \DBus[20]~I .input_sync_reset = "none";
defparam \DBus[20]~I .oe_async_reset = "none";
defparam \DBus[20]~I .oe_power_up = "low";
defparam \DBus[20]~I .oe_register_mode = "none";
defparam \DBus[20]~I .oe_sync_reset = "none";
defparam \DBus[20]~I .operation_mode = "output";
defparam \DBus[20]~I .output_async_reset = "none";
defparam \DBus[20]~I .output_power_up = "low";
defparam \DBus[20]~I .output_register_mode = "none";
defparam \DBus[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[19]~I (
	.datain(\tri1[19]~58_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[19]));
// synopsys translate_off
defparam \DBus[19]~I .input_async_reset = "none";
defparam \DBus[19]~I .input_power_up = "low";
defparam \DBus[19]~I .input_register_mode = "none";
defparam \DBus[19]~I .input_sync_reset = "none";
defparam \DBus[19]~I .oe_async_reset = "none";
defparam \DBus[19]~I .oe_power_up = "low";
defparam \DBus[19]~I .oe_register_mode = "none";
defparam \DBus[19]~I .oe_sync_reset = "none";
defparam \DBus[19]~I .operation_mode = "output";
defparam \DBus[19]~I .output_async_reset = "none";
defparam \DBus[19]~I .output_power_up = "low";
defparam \DBus[19]~I .output_register_mode = "none";
defparam \DBus[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[18]~I (
	.datain(\tri1[18]~60_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[18]));
// synopsys translate_off
defparam \DBus[18]~I .input_async_reset = "none";
defparam \DBus[18]~I .input_power_up = "low";
defparam \DBus[18]~I .input_register_mode = "none";
defparam \DBus[18]~I .input_sync_reset = "none";
defparam \DBus[18]~I .oe_async_reset = "none";
defparam \DBus[18]~I .oe_power_up = "low";
defparam \DBus[18]~I .oe_register_mode = "none";
defparam \DBus[18]~I .oe_sync_reset = "none";
defparam \DBus[18]~I .operation_mode = "output";
defparam \DBus[18]~I .output_async_reset = "none";
defparam \DBus[18]~I .output_power_up = "low";
defparam \DBus[18]~I .output_register_mode = "none";
defparam \DBus[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[17]~I (
	.datain(\tri1[17]~62_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[17]));
// synopsys translate_off
defparam \DBus[17]~I .input_async_reset = "none";
defparam \DBus[17]~I .input_power_up = "low";
defparam \DBus[17]~I .input_register_mode = "none";
defparam \DBus[17]~I .input_sync_reset = "none";
defparam \DBus[17]~I .oe_async_reset = "none";
defparam \DBus[17]~I .oe_power_up = "low";
defparam \DBus[17]~I .oe_register_mode = "none";
defparam \DBus[17]~I .oe_sync_reset = "none";
defparam \DBus[17]~I .operation_mode = "output";
defparam \DBus[17]~I .output_async_reset = "none";
defparam \DBus[17]~I .output_power_up = "low";
defparam \DBus[17]~I .output_register_mode = "none";
defparam \DBus[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[16]~I (
	.datain(\tri1[16]~64_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[16]));
// synopsys translate_off
defparam \DBus[16]~I .input_async_reset = "none";
defparam \DBus[16]~I .input_power_up = "low";
defparam \DBus[16]~I .input_register_mode = "none";
defparam \DBus[16]~I .input_sync_reset = "none";
defparam \DBus[16]~I .oe_async_reset = "none";
defparam \DBus[16]~I .oe_power_up = "low";
defparam \DBus[16]~I .oe_register_mode = "none";
defparam \DBus[16]~I .oe_sync_reset = "none";
defparam \DBus[16]~I .operation_mode = "output";
defparam \DBus[16]~I .output_async_reset = "none";
defparam \DBus[16]~I .output_power_up = "low";
defparam \DBus[16]~I .output_register_mode = "none";
defparam \DBus[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[15]~I (
	.datain(\tri1[15]~66_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[15]));
// synopsys translate_off
defparam \DBus[15]~I .input_async_reset = "none";
defparam \DBus[15]~I .input_power_up = "low";
defparam \DBus[15]~I .input_register_mode = "none";
defparam \DBus[15]~I .input_sync_reset = "none";
defparam \DBus[15]~I .oe_async_reset = "none";
defparam \DBus[15]~I .oe_power_up = "low";
defparam \DBus[15]~I .oe_register_mode = "none";
defparam \DBus[15]~I .oe_sync_reset = "none";
defparam \DBus[15]~I .operation_mode = "output";
defparam \DBus[15]~I .output_async_reset = "none";
defparam \DBus[15]~I .output_power_up = "low";
defparam \DBus[15]~I .output_register_mode = "none";
defparam \DBus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[14]~I (
	.datain(\tri1[14]~68_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[14]));
// synopsys translate_off
defparam \DBus[14]~I .input_async_reset = "none";
defparam \DBus[14]~I .input_power_up = "low";
defparam \DBus[14]~I .input_register_mode = "none";
defparam \DBus[14]~I .input_sync_reset = "none";
defparam \DBus[14]~I .oe_async_reset = "none";
defparam \DBus[14]~I .oe_power_up = "low";
defparam \DBus[14]~I .oe_register_mode = "none";
defparam \DBus[14]~I .oe_sync_reset = "none";
defparam \DBus[14]~I .operation_mode = "output";
defparam \DBus[14]~I .output_async_reset = "none";
defparam \DBus[14]~I .output_power_up = "low";
defparam \DBus[14]~I .output_register_mode = "none";
defparam \DBus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[13]~I (
	.datain(\tri1[13]~70_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[13]));
// synopsys translate_off
defparam \DBus[13]~I .input_async_reset = "none";
defparam \DBus[13]~I .input_power_up = "low";
defparam \DBus[13]~I .input_register_mode = "none";
defparam \DBus[13]~I .input_sync_reset = "none";
defparam \DBus[13]~I .oe_async_reset = "none";
defparam \DBus[13]~I .oe_power_up = "low";
defparam \DBus[13]~I .oe_register_mode = "none";
defparam \DBus[13]~I .oe_sync_reset = "none";
defparam \DBus[13]~I .operation_mode = "output";
defparam \DBus[13]~I .output_async_reset = "none";
defparam \DBus[13]~I .output_power_up = "low";
defparam \DBus[13]~I .output_register_mode = "none";
defparam \DBus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[12]~I (
	.datain(\tri1[12]~72_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[12]));
// synopsys translate_off
defparam \DBus[12]~I .input_async_reset = "none";
defparam \DBus[12]~I .input_power_up = "low";
defparam \DBus[12]~I .input_register_mode = "none";
defparam \DBus[12]~I .input_sync_reset = "none";
defparam \DBus[12]~I .oe_async_reset = "none";
defparam \DBus[12]~I .oe_power_up = "low";
defparam \DBus[12]~I .oe_register_mode = "none";
defparam \DBus[12]~I .oe_sync_reset = "none";
defparam \DBus[12]~I .operation_mode = "output";
defparam \DBus[12]~I .output_async_reset = "none";
defparam \DBus[12]~I .output_power_up = "low";
defparam \DBus[12]~I .output_register_mode = "none";
defparam \DBus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[11]~I (
	.datain(\tri1[11]~74_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[11]));
// synopsys translate_off
defparam \DBus[11]~I .input_async_reset = "none";
defparam \DBus[11]~I .input_power_up = "low";
defparam \DBus[11]~I .input_register_mode = "none";
defparam \DBus[11]~I .input_sync_reset = "none";
defparam \DBus[11]~I .oe_async_reset = "none";
defparam \DBus[11]~I .oe_power_up = "low";
defparam \DBus[11]~I .oe_register_mode = "none";
defparam \DBus[11]~I .oe_sync_reset = "none";
defparam \DBus[11]~I .operation_mode = "output";
defparam \DBus[11]~I .output_async_reset = "none";
defparam \DBus[11]~I .output_power_up = "low";
defparam \DBus[11]~I .output_register_mode = "none";
defparam \DBus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[10]~I (
	.datain(\tri1[10]~76_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[10]));
// synopsys translate_off
defparam \DBus[10]~I .input_async_reset = "none";
defparam \DBus[10]~I .input_power_up = "low";
defparam \DBus[10]~I .input_register_mode = "none";
defparam \DBus[10]~I .input_sync_reset = "none";
defparam \DBus[10]~I .oe_async_reset = "none";
defparam \DBus[10]~I .oe_power_up = "low";
defparam \DBus[10]~I .oe_register_mode = "none";
defparam \DBus[10]~I .oe_sync_reset = "none";
defparam \DBus[10]~I .operation_mode = "output";
defparam \DBus[10]~I .output_async_reset = "none";
defparam \DBus[10]~I .output_power_up = "low";
defparam \DBus[10]~I .output_register_mode = "none";
defparam \DBus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[9]~I (
	.datain(\tri1[9]~78_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[9]));
// synopsys translate_off
defparam \DBus[9]~I .input_async_reset = "none";
defparam \DBus[9]~I .input_power_up = "low";
defparam \DBus[9]~I .input_register_mode = "none";
defparam \DBus[9]~I .input_sync_reset = "none";
defparam \DBus[9]~I .oe_async_reset = "none";
defparam \DBus[9]~I .oe_power_up = "low";
defparam \DBus[9]~I .oe_register_mode = "none";
defparam \DBus[9]~I .oe_sync_reset = "none";
defparam \DBus[9]~I .operation_mode = "output";
defparam \DBus[9]~I .output_async_reset = "none";
defparam \DBus[9]~I .output_power_up = "low";
defparam \DBus[9]~I .output_register_mode = "none";
defparam \DBus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[8]~I (
	.datain(\tri1[8]~80_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[8]));
// synopsys translate_off
defparam \DBus[8]~I .input_async_reset = "none";
defparam \DBus[8]~I .input_power_up = "low";
defparam \DBus[8]~I .input_register_mode = "none";
defparam \DBus[8]~I .input_sync_reset = "none";
defparam \DBus[8]~I .oe_async_reset = "none";
defparam \DBus[8]~I .oe_power_up = "low";
defparam \DBus[8]~I .oe_register_mode = "none";
defparam \DBus[8]~I .oe_sync_reset = "none";
defparam \DBus[8]~I .operation_mode = "output";
defparam \DBus[8]~I .output_async_reset = "none";
defparam \DBus[8]~I .output_power_up = "low";
defparam \DBus[8]~I .output_register_mode = "none";
defparam \DBus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[7]~I (
	.datain(\tri1[7]~82_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[7]));
// synopsys translate_off
defparam \DBus[7]~I .input_async_reset = "none";
defparam \DBus[7]~I .input_power_up = "low";
defparam \DBus[7]~I .input_register_mode = "none";
defparam \DBus[7]~I .input_sync_reset = "none";
defparam \DBus[7]~I .oe_async_reset = "none";
defparam \DBus[7]~I .oe_power_up = "low";
defparam \DBus[7]~I .oe_register_mode = "none";
defparam \DBus[7]~I .oe_sync_reset = "none";
defparam \DBus[7]~I .operation_mode = "output";
defparam \DBus[7]~I .output_async_reset = "none";
defparam \DBus[7]~I .output_power_up = "low";
defparam \DBus[7]~I .output_register_mode = "none";
defparam \DBus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[6]~I (
	.datain(\tri1[6]~84_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[6]));
// synopsys translate_off
defparam \DBus[6]~I .input_async_reset = "none";
defparam \DBus[6]~I .input_power_up = "low";
defparam \DBus[6]~I .input_register_mode = "none";
defparam \DBus[6]~I .input_sync_reset = "none";
defparam \DBus[6]~I .oe_async_reset = "none";
defparam \DBus[6]~I .oe_power_up = "low";
defparam \DBus[6]~I .oe_register_mode = "none";
defparam \DBus[6]~I .oe_sync_reset = "none";
defparam \DBus[6]~I .operation_mode = "output";
defparam \DBus[6]~I .output_async_reset = "none";
defparam \DBus[6]~I .output_power_up = "low";
defparam \DBus[6]~I .output_register_mode = "none";
defparam \DBus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[5]~I (
	.datain(\tri1[5]~86_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[5]));
// synopsys translate_off
defparam \DBus[5]~I .input_async_reset = "none";
defparam \DBus[5]~I .input_power_up = "low";
defparam \DBus[5]~I .input_register_mode = "none";
defparam \DBus[5]~I .input_sync_reset = "none";
defparam \DBus[5]~I .oe_async_reset = "none";
defparam \DBus[5]~I .oe_power_up = "low";
defparam \DBus[5]~I .oe_register_mode = "none";
defparam \DBus[5]~I .oe_sync_reset = "none";
defparam \DBus[5]~I .operation_mode = "output";
defparam \DBus[5]~I .output_async_reset = "none";
defparam \DBus[5]~I .output_power_up = "low";
defparam \DBus[5]~I .output_register_mode = "none";
defparam \DBus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[4]~I (
	.datain(\tri1[4]~88_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[4]));
// synopsys translate_off
defparam \DBus[4]~I .input_async_reset = "none";
defparam \DBus[4]~I .input_power_up = "low";
defparam \DBus[4]~I .input_register_mode = "none";
defparam \DBus[4]~I .input_sync_reset = "none";
defparam \DBus[4]~I .oe_async_reset = "none";
defparam \DBus[4]~I .oe_power_up = "low";
defparam \DBus[4]~I .oe_register_mode = "none";
defparam \DBus[4]~I .oe_sync_reset = "none";
defparam \DBus[4]~I .operation_mode = "output";
defparam \DBus[4]~I .output_async_reset = "none";
defparam \DBus[4]~I .output_power_up = "low";
defparam \DBus[4]~I .output_register_mode = "none";
defparam \DBus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[3]~I (
	.datain(\tri1[3]~90_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[3]));
// synopsys translate_off
defparam \DBus[3]~I .input_async_reset = "none";
defparam \DBus[3]~I .input_power_up = "low";
defparam \DBus[3]~I .input_register_mode = "none";
defparam \DBus[3]~I .input_sync_reset = "none";
defparam \DBus[3]~I .oe_async_reset = "none";
defparam \DBus[3]~I .oe_power_up = "low";
defparam \DBus[3]~I .oe_register_mode = "none";
defparam \DBus[3]~I .oe_sync_reset = "none";
defparam \DBus[3]~I .operation_mode = "output";
defparam \DBus[3]~I .output_async_reset = "none";
defparam \DBus[3]~I .output_power_up = "low";
defparam \DBus[3]~I .output_register_mode = "none";
defparam \DBus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[2]~I (
	.datain(\tri1[2]~92_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[2]));
// synopsys translate_off
defparam \DBus[2]~I .input_async_reset = "none";
defparam \DBus[2]~I .input_power_up = "low";
defparam \DBus[2]~I .input_register_mode = "none";
defparam \DBus[2]~I .input_sync_reset = "none";
defparam \DBus[2]~I .oe_async_reset = "none";
defparam \DBus[2]~I .oe_power_up = "low";
defparam \DBus[2]~I .oe_register_mode = "none";
defparam \DBus[2]~I .oe_sync_reset = "none";
defparam \DBus[2]~I .operation_mode = "output";
defparam \DBus[2]~I .output_async_reset = "none";
defparam \DBus[2]~I .output_power_up = "low";
defparam \DBus[2]~I .output_register_mode = "none";
defparam \DBus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[1]~I (
	.datain(\tri1[1]~94_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[1]));
// synopsys translate_off
defparam \DBus[1]~I .input_async_reset = "none";
defparam \DBus[1]~I .input_power_up = "low";
defparam \DBus[1]~I .input_register_mode = "none";
defparam \DBus[1]~I .input_sync_reset = "none";
defparam \DBus[1]~I .oe_async_reset = "none";
defparam \DBus[1]~I .oe_power_up = "low";
defparam \DBus[1]~I .oe_register_mode = "none";
defparam \DBus[1]~I .oe_sync_reset = "none";
defparam \DBus[1]~I .operation_mode = "output";
defparam \DBus[1]~I .output_async_reset = "none";
defparam \DBus[1]~I .output_power_up = "low";
defparam \DBus[1]~I .output_register_mode = "none";
defparam \DBus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DBus[0]~I (
	.datain(\tri1[0]~96_combout ),
	.oe(\tri1[31]~34_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DBus[0]));
// synopsys translate_off
defparam \DBus[0]~I .input_async_reset = "none";
defparam \DBus[0]~I .input_power_up = "low";
defparam \DBus[0]~I .input_register_mode = "none";
defparam \DBus[0]~I .input_sync_reset = "none";
defparam \DBus[0]~I .oe_async_reset = "none";
defparam \DBus[0]~I .oe_power_up = "low";
defparam \DBus[0]~I .oe_register_mode = "none";
defparam \DBus[0]~I .oe_sync_reset = "none";
defparam \DBus[0]~I .operation_mode = "output";
defparam \DBus[0]~I .output_async_reset = "none";
defparam \DBus[0]~I .output_power_up = "low";
defparam \DBus[0]~I .output_register_mode = "none";
defparam \DBus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[31]~I (
	.datain(\inst4|g2:0:zbf1|F[31]~191_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[31]));
// synopsys translate_off
defparam \IO_OUT[31]~I .input_async_reset = "none";
defparam \IO_OUT[31]~I .input_power_up = "low";
defparam \IO_OUT[31]~I .input_register_mode = "none";
defparam \IO_OUT[31]~I .input_sync_reset = "none";
defparam \IO_OUT[31]~I .oe_async_reset = "none";
defparam \IO_OUT[31]~I .oe_power_up = "low";
defparam \IO_OUT[31]~I .oe_register_mode = "none";
defparam \IO_OUT[31]~I .oe_sync_reset = "none";
defparam \IO_OUT[31]~I .operation_mode = "output";
defparam \IO_OUT[31]~I .output_async_reset = "none";
defparam \IO_OUT[31]~I .output_power_up = "low";
defparam \IO_OUT[31]~I .output_register_mode = "none";
defparam \IO_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[30]~I (
	.datain(\inst4|g2:0:zbf1|F[30]~186_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[30]));
// synopsys translate_off
defparam \IO_OUT[30]~I .input_async_reset = "none";
defparam \IO_OUT[30]~I .input_power_up = "low";
defparam \IO_OUT[30]~I .input_register_mode = "none";
defparam \IO_OUT[30]~I .input_sync_reset = "none";
defparam \IO_OUT[30]~I .oe_async_reset = "none";
defparam \IO_OUT[30]~I .oe_power_up = "low";
defparam \IO_OUT[30]~I .oe_register_mode = "none";
defparam \IO_OUT[30]~I .oe_sync_reset = "none";
defparam \IO_OUT[30]~I .operation_mode = "output";
defparam \IO_OUT[30]~I .output_async_reset = "none";
defparam \IO_OUT[30]~I .output_power_up = "low";
defparam \IO_OUT[30]~I .output_register_mode = "none";
defparam \IO_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[29]~I (
	.datain(\inst4|g2:0:zbf1|F[29]~181_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[29]));
// synopsys translate_off
defparam \IO_OUT[29]~I .input_async_reset = "none";
defparam \IO_OUT[29]~I .input_power_up = "low";
defparam \IO_OUT[29]~I .input_register_mode = "none";
defparam \IO_OUT[29]~I .input_sync_reset = "none";
defparam \IO_OUT[29]~I .oe_async_reset = "none";
defparam \IO_OUT[29]~I .oe_power_up = "low";
defparam \IO_OUT[29]~I .oe_register_mode = "none";
defparam \IO_OUT[29]~I .oe_sync_reset = "none";
defparam \IO_OUT[29]~I .operation_mode = "output";
defparam \IO_OUT[29]~I .output_async_reset = "none";
defparam \IO_OUT[29]~I .output_power_up = "low";
defparam \IO_OUT[29]~I .output_register_mode = "none";
defparam \IO_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[28]~I (
	.datain(\inst4|g2:0:zbf1|F[28]~176_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[28]));
// synopsys translate_off
defparam \IO_OUT[28]~I .input_async_reset = "none";
defparam \IO_OUT[28]~I .input_power_up = "low";
defparam \IO_OUT[28]~I .input_register_mode = "none";
defparam \IO_OUT[28]~I .input_sync_reset = "none";
defparam \IO_OUT[28]~I .oe_async_reset = "none";
defparam \IO_OUT[28]~I .oe_power_up = "low";
defparam \IO_OUT[28]~I .oe_register_mode = "none";
defparam \IO_OUT[28]~I .oe_sync_reset = "none";
defparam \IO_OUT[28]~I .operation_mode = "output";
defparam \IO_OUT[28]~I .output_async_reset = "none";
defparam \IO_OUT[28]~I .output_power_up = "low";
defparam \IO_OUT[28]~I .output_register_mode = "none";
defparam \IO_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[27]~I (
	.datain(\inst4|g2:0:zbf1|F[27]~171_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[27]));
// synopsys translate_off
defparam \IO_OUT[27]~I .input_async_reset = "none";
defparam \IO_OUT[27]~I .input_power_up = "low";
defparam \IO_OUT[27]~I .input_register_mode = "none";
defparam \IO_OUT[27]~I .input_sync_reset = "none";
defparam \IO_OUT[27]~I .oe_async_reset = "none";
defparam \IO_OUT[27]~I .oe_power_up = "low";
defparam \IO_OUT[27]~I .oe_register_mode = "none";
defparam \IO_OUT[27]~I .oe_sync_reset = "none";
defparam \IO_OUT[27]~I .operation_mode = "output";
defparam \IO_OUT[27]~I .output_async_reset = "none";
defparam \IO_OUT[27]~I .output_power_up = "low";
defparam \IO_OUT[27]~I .output_register_mode = "none";
defparam \IO_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[26]~I (
	.datain(\inst4|g2:0:zbf1|F[26]~166_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[26]));
// synopsys translate_off
defparam \IO_OUT[26]~I .input_async_reset = "none";
defparam \IO_OUT[26]~I .input_power_up = "low";
defparam \IO_OUT[26]~I .input_register_mode = "none";
defparam \IO_OUT[26]~I .input_sync_reset = "none";
defparam \IO_OUT[26]~I .oe_async_reset = "none";
defparam \IO_OUT[26]~I .oe_power_up = "low";
defparam \IO_OUT[26]~I .oe_register_mode = "none";
defparam \IO_OUT[26]~I .oe_sync_reset = "none";
defparam \IO_OUT[26]~I .operation_mode = "output";
defparam \IO_OUT[26]~I .output_async_reset = "none";
defparam \IO_OUT[26]~I .output_power_up = "low";
defparam \IO_OUT[26]~I .output_register_mode = "none";
defparam \IO_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[25]~I (
	.datain(\inst4|g2:0:zbf1|F[25]~161_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[25]));
// synopsys translate_off
defparam \IO_OUT[25]~I .input_async_reset = "none";
defparam \IO_OUT[25]~I .input_power_up = "low";
defparam \IO_OUT[25]~I .input_register_mode = "none";
defparam \IO_OUT[25]~I .input_sync_reset = "none";
defparam \IO_OUT[25]~I .oe_async_reset = "none";
defparam \IO_OUT[25]~I .oe_power_up = "low";
defparam \IO_OUT[25]~I .oe_register_mode = "none";
defparam \IO_OUT[25]~I .oe_sync_reset = "none";
defparam \IO_OUT[25]~I .operation_mode = "output";
defparam \IO_OUT[25]~I .output_async_reset = "none";
defparam \IO_OUT[25]~I .output_power_up = "low";
defparam \IO_OUT[25]~I .output_register_mode = "none";
defparam \IO_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[24]~I (
	.datain(\inst4|g2:0:zbf1|F[24]~156_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[24]));
// synopsys translate_off
defparam \IO_OUT[24]~I .input_async_reset = "none";
defparam \IO_OUT[24]~I .input_power_up = "low";
defparam \IO_OUT[24]~I .input_register_mode = "none";
defparam \IO_OUT[24]~I .input_sync_reset = "none";
defparam \IO_OUT[24]~I .oe_async_reset = "none";
defparam \IO_OUT[24]~I .oe_power_up = "low";
defparam \IO_OUT[24]~I .oe_register_mode = "none";
defparam \IO_OUT[24]~I .oe_sync_reset = "none";
defparam \IO_OUT[24]~I .operation_mode = "output";
defparam \IO_OUT[24]~I .output_async_reset = "none";
defparam \IO_OUT[24]~I .output_power_up = "low";
defparam \IO_OUT[24]~I .output_register_mode = "none";
defparam \IO_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[23]~I (
	.datain(\inst4|g2:0:zbf1|F[23]~151_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[23]));
// synopsys translate_off
defparam \IO_OUT[23]~I .input_async_reset = "none";
defparam \IO_OUT[23]~I .input_power_up = "low";
defparam \IO_OUT[23]~I .input_register_mode = "none";
defparam \IO_OUT[23]~I .input_sync_reset = "none";
defparam \IO_OUT[23]~I .oe_async_reset = "none";
defparam \IO_OUT[23]~I .oe_power_up = "low";
defparam \IO_OUT[23]~I .oe_register_mode = "none";
defparam \IO_OUT[23]~I .oe_sync_reset = "none";
defparam \IO_OUT[23]~I .operation_mode = "output";
defparam \IO_OUT[23]~I .output_async_reset = "none";
defparam \IO_OUT[23]~I .output_power_up = "low";
defparam \IO_OUT[23]~I .output_register_mode = "none";
defparam \IO_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[22]~I (
	.datain(\inst4|g2:0:zbf1|F[22]~146_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[22]));
// synopsys translate_off
defparam \IO_OUT[22]~I .input_async_reset = "none";
defparam \IO_OUT[22]~I .input_power_up = "low";
defparam \IO_OUT[22]~I .input_register_mode = "none";
defparam \IO_OUT[22]~I .input_sync_reset = "none";
defparam \IO_OUT[22]~I .oe_async_reset = "none";
defparam \IO_OUT[22]~I .oe_power_up = "low";
defparam \IO_OUT[22]~I .oe_register_mode = "none";
defparam \IO_OUT[22]~I .oe_sync_reset = "none";
defparam \IO_OUT[22]~I .operation_mode = "output";
defparam \IO_OUT[22]~I .output_async_reset = "none";
defparam \IO_OUT[22]~I .output_power_up = "low";
defparam \IO_OUT[22]~I .output_register_mode = "none";
defparam \IO_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[21]~I (
	.datain(\inst4|g2:0:zbf1|F[21]~141_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[21]));
// synopsys translate_off
defparam \IO_OUT[21]~I .input_async_reset = "none";
defparam \IO_OUT[21]~I .input_power_up = "low";
defparam \IO_OUT[21]~I .input_register_mode = "none";
defparam \IO_OUT[21]~I .input_sync_reset = "none";
defparam \IO_OUT[21]~I .oe_async_reset = "none";
defparam \IO_OUT[21]~I .oe_power_up = "low";
defparam \IO_OUT[21]~I .oe_register_mode = "none";
defparam \IO_OUT[21]~I .oe_sync_reset = "none";
defparam \IO_OUT[21]~I .operation_mode = "output";
defparam \IO_OUT[21]~I .output_async_reset = "none";
defparam \IO_OUT[21]~I .output_power_up = "low";
defparam \IO_OUT[21]~I .output_register_mode = "none";
defparam \IO_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[20]~I (
	.datain(\inst4|g2:0:zbf1|F[20]~136_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[20]));
// synopsys translate_off
defparam \IO_OUT[20]~I .input_async_reset = "none";
defparam \IO_OUT[20]~I .input_power_up = "low";
defparam \IO_OUT[20]~I .input_register_mode = "none";
defparam \IO_OUT[20]~I .input_sync_reset = "none";
defparam \IO_OUT[20]~I .oe_async_reset = "none";
defparam \IO_OUT[20]~I .oe_power_up = "low";
defparam \IO_OUT[20]~I .oe_register_mode = "none";
defparam \IO_OUT[20]~I .oe_sync_reset = "none";
defparam \IO_OUT[20]~I .operation_mode = "output";
defparam \IO_OUT[20]~I .output_async_reset = "none";
defparam \IO_OUT[20]~I .output_power_up = "low";
defparam \IO_OUT[20]~I .output_register_mode = "none";
defparam \IO_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[19]~I (
	.datain(\inst4|g2:0:zbf1|F[19]~131_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[19]));
// synopsys translate_off
defparam \IO_OUT[19]~I .input_async_reset = "none";
defparam \IO_OUT[19]~I .input_power_up = "low";
defparam \IO_OUT[19]~I .input_register_mode = "none";
defparam \IO_OUT[19]~I .input_sync_reset = "none";
defparam \IO_OUT[19]~I .oe_async_reset = "none";
defparam \IO_OUT[19]~I .oe_power_up = "low";
defparam \IO_OUT[19]~I .oe_register_mode = "none";
defparam \IO_OUT[19]~I .oe_sync_reset = "none";
defparam \IO_OUT[19]~I .operation_mode = "output";
defparam \IO_OUT[19]~I .output_async_reset = "none";
defparam \IO_OUT[19]~I .output_power_up = "low";
defparam \IO_OUT[19]~I .output_register_mode = "none";
defparam \IO_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[18]~I (
	.datain(\inst4|g2:0:zbf1|F[18]~126_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[18]));
// synopsys translate_off
defparam \IO_OUT[18]~I .input_async_reset = "none";
defparam \IO_OUT[18]~I .input_power_up = "low";
defparam \IO_OUT[18]~I .input_register_mode = "none";
defparam \IO_OUT[18]~I .input_sync_reset = "none";
defparam \IO_OUT[18]~I .oe_async_reset = "none";
defparam \IO_OUT[18]~I .oe_power_up = "low";
defparam \IO_OUT[18]~I .oe_register_mode = "none";
defparam \IO_OUT[18]~I .oe_sync_reset = "none";
defparam \IO_OUT[18]~I .operation_mode = "output";
defparam \IO_OUT[18]~I .output_async_reset = "none";
defparam \IO_OUT[18]~I .output_power_up = "low";
defparam \IO_OUT[18]~I .output_register_mode = "none";
defparam \IO_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[17]~I (
	.datain(\inst4|g2:0:zbf1|F[17]~121_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[17]));
// synopsys translate_off
defparam \IO_OUT[17]~I .input_async_reset = "none";
defparam \IO_OUT[17]~I .input_power_up = "low";
defparam \IO_OUT[17]~I .input_register_mode = "none";
defparam \IO_OUT[17]~I .input_sync_reset = "none";
defparam \IO_OUT[17]~I .oe_async_reset = "none";
defparam \IO_OUT[17]~I .oe_power_up = "low";
defparam \IO_OUT[17]~I .oe_register_mode = "none";
defparam \IO_OUT[17]~I .oe_sync_reset = "none";
defparam \IO_OUT[17]~I .operation_mode = "output";
defparam \IO_OUT[17]~I .output_async_reset = "none";
defparam \IO_OUT[17]~I .output_power_up = "low";
defparam \IO_OUT[17]~I .output_register_mode = "none";
defparam \IO_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[16]~I (
	.datain(\inst4|g2:0:zbf1|F[16]~116_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[16]));
// synopsys translate_off
defparam \IO_OUT[16]~I .input_async_reset = "none";
defparam \IO_OUT[16]~I .input_power_up = "low";
defparam \IO_OUT[16]~I .input_register_mode = "none";
defparam \IO_OUT[16]~I .input_sync_reset = "none";
defparam \IO_OUT[16]~I .oe_async_reset = "none";
defparam \IO_OUT[16]~I .oe_power_up = "low";
defparam \IO_OUT[16]~I .oe_register_mode = "none";
defparam \IO_OUT[16]~I .oe_sync_reset = "none";
defparam \IO_OUT[16]~I .operation_mode = "output";
defparam \IO_OUT[16]~I .output_async_reset = "none";
defparam \IO_OUT[16]~I .output_power_up = "low";
defparam \IO_OUT[16]~I .output_register_mode = "none";
defparam \IO_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[15]~I (
	.datain(\inst4|g2:0:zbf1|F[15]~111_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[15]));
// synopsys translate_off
defparam \IO_OUT[15]~I .input_async_reset = "none";
defparam \IO_OUT[15]~I .input_power_up = "low";
defparam \IO_OUT[15]~I .input_register_mode = "none";
defparam \IO_OUT[15]~I .input_sync_reset = "none";
defparam \IO_OUT[15]~I .oe_async_reset = "none";
defparam \IO_OUT[15]~I .oe_power_up = "low";
defparam \IO_OUT[15]~I .oe_register_mode = "none";
defparam \IO_OUT[15]~I .oe_sync_reset = "none";
defparam \IO_OUT[15]~I .operation_mode = "output";
defparam \IO_OUT[15]~I .output_async_reset = "none";
defparam \IO_OUT[15]~I .output_power_up = "low";
defparam \IO_OUT[15]~I .output_register_mode = "none";
defparam \IO_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[14]~I (
	.datain(\inst4|g2:0:zbf1|F[14]~106_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[14]));
// synopsys translate_off
defparam \IO_OUT[14]~I .input_async_reset = "none";
defparam \IO_OUT[14]~I .input_power_up = "low";
defparam \IO_OUT[14]~I .input_register_mode = "none";
defparam \IO_OUT[14]~I .input_sync_reset = "none";
defparam \IO_OUT[14]~I .oe_async_reset = "none";
defparam \IO_OUT[14]~I .oe_power_up = "low";
defparam \IO_OUT[14]~I .oe_register_mode = "none";
defparam \IO_OUT[14]~I .oe_sync_reset = "none";
defparam \IO_OUT[14]~I .operation_mode = "output";
defparam \IO_OUT[14]~I .output_async_reset = "none";
defparam \IO_OUT[14]~I .output_power_up = "low";
defparam \IO_OUT[14]~I .output_register_mode = "none";
defparam \IO_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[13]~I (
	.datain(\inst4|g2:0:zbf1|F[13]~101_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[13]));
// synopsys translate_off
defparam \IO_OUT[13]~I .input_async_reset = "none";
defparam \IO_OUT[13]~I .input_power_up = "low";
defparam \IO_OUT[13]~I .input_register_mode = "none";
defparam \IO_OUT[13]~I .input_sync_reset = "none";
defparam \IO_OUT[13]~I .oe_async_reset = "none";
defparam \IO_OUT[13]~I .oe_power_up = "low";
defparam \IO_OUT[13]~I .oe_register_mode = "none";
defparam \IO_OUT[13]~I .oe_sync_reset = "none";
defparam \IO_OUT[13]~I .operation_mode = "output";
defparam \IO_OUT[13]~I .output_async_reset = "none";
defparam \IO_OUT[13]~I .output_power_up = "low";
defparam \IO_OUT[13]~I .output_register_mode = "none";
defparam \IO_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[12]~I (
	.datain(\inst4|g2:0:zbf1|F[12]~96_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[12]));
// synopsys translate_off
defparam \IO_OUT[12]~I .input_async_reset = "none";
defparam \IO_OUT[12]~I .input_power_up = "low";
defparam \IO_OUT[12]~I .input_register_mode = "none";
defparam \IO_OUT[12]~I .input_sync_reset = "none";
defparam \IO_OUT[12]~I .oe_async_reset = "none";
defparam \IO_OUT[12]~I .oe_power_up = "low";
defparam \IO_OUT[12]~I .oe_register_mode = "none";
defparam \IO_OUT[12]~I .oe_sync_reset = "none";
defparam \IO_OUT[12]~I .operation_mode = "output";
defparam \IO_OUT[12]~I .output_async_reset = "none";
defparam \IO_OUT[12]~I .output_power_up = "low";
defparam \IO_OUT[12]~I .output_register_mode = "none";
defparam \IO_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[11]~I (
	.datain(\inst4|g2:0:zbf1|F[11]~91_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[11]));
// synopsys translate_off
defparam \IO_OUT[11]~I .input_async_reset = "none";
defparam \IO_OUT[11]~I .input_power_up = "low";
defparam \IO_OUT[11]~I .input_register_mode = "none";
defparam \IO_OUT[11]~I .input_sync_reset = "none";
defparam \IO_OUT[11]~I .oe_async_reset = "none";
defparam \IO_OUT[11]~I .oe_power_up = "low";
defparam \IO_OUT[11]~I .oe_register_mode = "none";
defparam \IO_OUT[11]~I .oe_sync_reset = "none";
defparam \IO_OUT[11]~I .operation_mode = "output";
defparam \IO_OUT[11]~I .output_async_reset = "none";
defparam \IO_OUT[11]~I .output_power_up = "low";
defparam \IO_OUT[11]~I .output_register_mode = "none";
defparam \IO_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[10]~I (
	.datain(\inst4|g2:0:zbf1|F[10]~86_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[10]));
// synopsys translate_off
defparam \IO_OUT[10]~I .input_async_reset = "none";
defparam \IO_OUT[10]~I .input_power_up = "low";
defparam \IO_OUT[10]~I .input_register_mode = "none";
defparam \IO_OUT[10]~I .input_sync_reset = "none";
defparam \IO_OUT[10]~I .oe_async_reset = "none";
defparam \IO_OUT[10]~I .oe_power_up = "low";
defparam \IO_OUT[10]~I .oe_register_mode = "none";
defparam \IO_OUT[10]~I .oe_sync_reset = "none";
defparam \IO_OUT[10]~I .operation_mode = "output";
defparam \IO_OUT[10]~I .output_async_reset = "none";
defparam \IO_OUT[10]~I .output_power_up = "low";
defparam \IO_OUT[10]~I .output_register_mode = "none";
defparam \IO_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[9]~I (
	.datain(\inst4|g2:0:zbf1|F[9]~81_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[9]));
// synopsys translate_off
defparam \IO_OUT[9]~I .input_async_reset = "none";
defparam \IO_OUT[9]~I .input_power_up = "low";
defparam \IO_OUT[9]~I .input_register_mode = "none";
defparam \IO_OUT[9]~I .input_sync_reset = "none";
defparam \IO_OUT[9]~I .oe_async_reset = "none";
defparam \IO_OUT[9]~I .oe_power_up = "low";
defparam \IO_OUT[9]~I .oe_register_mode = "none";
defparam \IO_OUT[9]~I .oe_sync_reset = "none";
defparam \IO_OUT[9]~I .operation_mode = "output";
defparam \IO_OUT[9]~I .output_async_reset = "none";
defparam \IO_OUT[9]~I .output_power_up = "low";
defparam \IO_OUT[9]~I .output_register_mode = "none";
defparam \IO_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[8]~I (
	.datain(\inst4|g2:0:zbf1|F[8]~76_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[8]));
// synopsys translate_off
defparam \IO_OUT[8]~I .input_async_reset = "none";
defparam \IO_OUT[8]~I .input_power_up = "low";
defparam \IO_OUT[8]~I .input_register_mode = "none";
defparam \IO_OUT[8]~I .input_sync_reset = "none";
defparam \IO_OUT[8]~I .oe_async_reset = "none";
defparam \IO_OUT[8]~I .oe_power_up = "low";
defparam \IO_OUT[8]~I .oe_register_mode = "none";
defparam \IO_OUT[8]~I .oe_sync_reset = "none";
defparam \IO_OUT[8]~I .operation_mode = "output";
defparam \IO_OUT[8]~I .output_async_reset = "none";
defparam \IO_OUT[8]~I .output_power_up = "low";
defparam \IO_OUT[8]~I .output_register_mode = "none";
defparam \IO_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[7]~I (
	.datain(\inst4|g2:0:zbf1|F[7]~71_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[7]));
// synopsys translate_off
defparam \IO_OUT[7]~I .input_async_reset = "none";
defparam \IO_OUT[7]~I .input_power_up = "low";
defparam \IO_OUT[7]~I .input_register_mode = "none";
defparam \IO_OUT[7]~I .input_sync_reset = "none";
defparam \IO_OUT[7]~I .oe_async_reset = "none";
defparam \IO_OUT[7]~I .oe_power_up = "low";
defparam \IO_OUT[7]~I .oe_register_mode = "none";
defparam \IO_OUT[7]~I .oe_sync_reset = "none";
defparam \IO_OUT[7]~I .operation_mode = "output";
defparam \IO_OUT[7]~I .output_async_reset = "none";
defparam \IO_OUT[7]~I .output_power_up = "low";
defparam \IO_OUT[7]~I .output_register_mode = "none";
defparam \IO_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[6]~I (
	.datain(\inst4|g2:0:zbf1|F[6]~66_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[6]));
// synopsys translate_off
defparam \IO_OUT[6]~I .input_async_reset = "none";
defparam \IO_OUT[6]~I .input_power_up = "low";
defparam \IO_OUT[6]~I .input_register_mode = "none";
defparam \IO_OUT[6]~I .input_sync_reset = "none";
defparam \IO_OUT[6]~I .oe_async_reset = "none";
defparam \IO_OUT[6]~I .oe_power_up = "low";
defparam \IO_OUT[6]~I .oe_register_mode = "none";
defparam \IO_OUT[6]~I .oe_sync_reset = "none";
defparam \IO_OUT[6]~I .operation_mode = "output";
defparam \IO_OUT[6]~I .output_async_reset = "none";
defparam \IO_OUT[6]~I .output_power_up = "low";
defparam \IO_OUT[6]~I .output_register_mode = "none";
defparam \IO_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[5]~I (
	.datain(\inst4|g2:0:zbf1|F[5]~61_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[5]));
// synopsys translate_off
defparam \IO_OUT[5]~I .input_async_reset = "none";
defparam \IO_OUT[5]~I .input_power_up = "low";
defparam \IO_OUT[5]~I .input_register_mode = "none";
defparam \IO_OUT[5]~I .input_sync_reset = "none";
defparam \IO_OUT[5]~I .oe_async_reset = "none";
defparam \IO_OUT[5]~I .oe_power_up = "low";
defparam \IO_OUT[5]~I .oe_register_mode = "none";
defparam \IO_OUT[5]~I .oe_sync_reset = "none";
defparam \IO_OUT[5]~I .operation_mode = "output";
defparam \IO_OUT[5]~I .output_async_reset = "none";
defparam \IO_OUT[5]~I .output_power_up = "low";
defparam \IO_OUT[5]~I .output_register_mode = "none";
defparam \IO_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[4]~I (
	.datain(\inst4|g2:0:zbf1|F[4]~56_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[4]));
// synopsys translate_off
defparam \IO_OUT[4]~I .input_async_reset = "none";
defparam \IO_OUT[4]~I .input_power_up = "low";
defparam \IO_OUT[4]~I .input_register_mode = "none";
defparam \IO_OUT[4]~I .input_sync_reset = "none";
defparam \IO_OUT[4]~I .oe_async_reset = "none";
defparam \IO_OUT[4]~I .oe_power_up = "low";
defparam \IO_OUT[4]~I .oe_register_mode = "none";
defparam \IO_OUT[4]~I .oe_sync_reset = "none";
defparam \IO_OUT[4]~I .operation_mode = "output";
defparam \IO_OUT[4]~I .output_async_reset = "none";
defparam \IO_OUT[4]~I .output_power_up = "low";
defparam \IO_OUT[4]~I .output_register_mode = "none";
defparam \IO_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[3]~I (
	.datain(\inst4|g2:0:zbf1|F[3]~51_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[3]));
// synopsys translate_off
defparam \IO_OUT[3]~I .input_async_reset = "none";
defparam \IO_OUT[3]~I .input_power_up = "low";
defparam \IO_OUT[3]~I .input_register_mode = "none";
defparam \IO_OUT[3]~I .input_sync_reset = "none";
defparam \IO_OUT[3]~I .oe_async_reset = "none";
defparam \IO_OUT[3]~I .oe_power_up = "low";
defparam \IO_OUT[3]~I .oe_register_mode = "none";
defparam \IO_OUT[3]~I .oe_sync_reset = "none";
defparam \IO_OUT[3]~I .operation_mode = "output";
defparam \IO_OUT[3]~I .output_async_reset = "none";
defparam \IO_OUT[3]~I .output_power_up = "low";
defparam \IO_OUT[3]~I .output_register_mode = "none";
defparam \IO_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[2]~I (
	.datain(\inst4|g2:0:zbf1|F[2]~46_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[2]));
// synopsys translate_off
defparam \IO_OUT[2]~I .input_async_reset = "none";
defparam \IO_OUT[2]~I .input_power_up = "low";
defparam \IO_OUT[2]~I .input_register_mode = "none";
defparam \IO_OUT[2]~I .input_sync_reset = "none";
defparam \IO_OUT[2]~I .oe_async_reset = "none";
defparam \IO_OUT[2]~I .oe_power_up = "low";
defparam \IO_OUT[2]~I .oe_register_mode = "none";
defparam \IO_OUT[2]~I .oe_sync_reset = "none";
defparam \IO_OUT[2]~I .operation_mode = "output";
defparam \IO_OUT[2]~I .output_async_reset = "none";
defparam \IO_OUT[2]~I .output_power_up = "low";
defparam \IO_OUT[2]~I .output_register_mode = "none";
defparam \IO_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[1]~I (
	.datain(\inst4|g2:0:zbf1|F[1]~41_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[1]));
// synopsys translate_off
defparam \IO_OUT[1]~I .input_async_reset = "none";
defparam \IO_OUT[1]~I .input_power_up = "low";
defparam \IO_OUT[1]~I .input_register_mode = "none";
defparam \IO_OUT[1]~I .input_sync_reset = "none";
defparam \IO_OUT[1]~I .oe_async_reset = "none";
defparam \IO_OUT[1]~I .oe_power_up = "low";
defparam \IO_OUT[1]~I .oe_register_mode = "none";
defparam \IO_OUT[1]~I .oe_sync_reset = "none";
defparam \IO_OUT[1]~I .operation_mode = "output";
defparam \IO_OUT[1]~I .output_async_reset = "none";
defparam \IO_OUT[1]~I .output_power_up = "low";
defparam \IO_OUT[1]~I .output_register_mode = "none";
defparam \IO_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_OUT[0]~I (
	.datain(\inst4|g2:0:zbf1|F[0]~36_combout ),
	.oe(\UC|Reg_2_IO~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_OUT[0]));
// synopsys translate_off
defparam \IO_OUT[0]~I .input_async_reset = "none";
defparam \IO_OUT[0]~I .input_power_up = "low";
defparam \IO_OUT[0]~I .input_register_mode = "none";
defparam \IO_OUT[0]~I .input_sync_reset = "none";
defparam \IO_OUT[0]~I .oe_async_reset = "none";
defparam \IO_OUT[0]~I .oe_power_up = "low";
defparam \IO_OUT[0]~I .oe_register_mode = "none";
defparam \IO_OUT[0]~I .oe_sync_reset = "none";
defparam \IO_OUT[0]~I .operation_mode = "output";
defparam \IO_OUT[0]~I .output_async_reset = "none";
defparam \IO_OUT[0]~I .output_power_up = "low";
defparam \IO_OUT[0]~I .output_register_mode = "none";
defparam \IO_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[31]~I (
	.datain(\inst4|g2:0:zbf1|F[31]~191_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[31]));
// synopsys translate_off
defparam \RSource1[31]~I .input_async_reset = "none";
defparam \RSource1[31]~I .input_power_up = "low";
defparam \RSource1[31]~I .input_register_mode = "none";
defparam \RSource1[31]~I .input_sync_reset = "none";
defparam \RSource1[31]~I .oe_async_reset = "none";
defparam \RSource1[31]~I .oe_power_up = "low";
defparam \RSource1[31]~I .oe_register_mode = "none";
defparam \RSource1[31]~I .oe_sync_reset = "none";
defparam \RSource1[31]~I .operation_mode = "output";
defparam \RSource1[31]~I .output_async_reset = "none";
defparam \RSource1[31]~I .output_power_up = "low";
defparam \RSource1[31]~I .output_register_mode = "none";
defparam \RSource1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[30]~I (
	.datain(\inst4|g2:0:zbf1|F[30]~186_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[30]));
// synopsys translate_off
defparam \RSource1[30]~I .input_async_reset = "none";
defparam \RSource1[30]~I .input_power_up = "low";
defparam \RSource1[30]~I .input_register_mode = "none";
defparam \RSource1[30]~I .input_sync_reset = "none";
defparam \RSource1[30]~I .oe_async_reset = "none";
defparam \RSource1[30]~I .oe_power_up = "low";
defparam \RSource1[30]~I .oe_register_mode = "none";
defparam \RSource1[30]~I .oe_sync_reset = "none";
defparam \RSource1[30]~I .operation_mode = "output";
defparam \RSource1[30]~I .output_async_reset = "none";
defparam \RSource1[30]~I .output_power_up = "low";
defparam \RSource1[30]~I .output_register_mode = "none";
defparam \RSource1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[29]~I (
	.datain(\inst4|g2:0:zbf1|F[29]~181_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[29]));
// synopsys translate_off
defparam \RSource1[29]~I .input_async_reset = "none";
defparam \RSource1[29]~I .input_power_up = "low";
defparam \RSource1[29]~I .input_register_mode = "none";
defparam \RSource1[29]~I .input_sync_reset = "none";
defparam \RSource1[29]~I .oe_async_reset = "none";
defparam \RSource1[29]~I .oe_power_up = "low";
defparam \RSource1[29]~I .oe_register_mode = "none";
defparam \RSource1[29]~I .oe_sync_reset = "none";
defparam \RSource1[29]~I .operation_mode = "output";
defparam \RSource1[29]~I .output_async_reset = "none";
defparam \RSource1[29]~I .output_power_up = "low";
defparam \RSource1[29]~I .output_register_mode = "none";
defparam \RSource1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[28]~I (
	.datain(\inst4|g2:0:zbf1|F[28]~176_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[28]));
// synopsys translate_off
defparam \RSource1[28]~I .input_async_reset = "none";
defparam \RSource1[28]~I .input_power_up = "low";
defparam \RSource1[28]~I .input_register_mode = "none";
defparam \RSource1[28]~I .input_sync_reset = "none";
defparam \RSource1[28]~I .oe_async_reset = "none";
defparam \RSource1[28]~I .oe_power_up = "low";
defparam \RSource1[28]~I .oe_register_mode = "none";
defparam \RSource1[28]~I .oe_sync_reset = "none";
defparam \RSource1[28]~I .operation_mode = "output";
defparam \RSource1[28]~I .output_async_reset = "none";
defparam \RSource1[28]~I .output_power_up = "low";
defparam \RSource1[28]~I .output_register_mode = "none";
defparam \RSource1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[27]~I (
	.datain(\inst4|g2:0:zbf1|F[27]~171_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[27]));
// synopsys translate_off
defparam \RSource1[27]~I .input_async_reset = "none";
defparam \RSource1[27]~I .input_power_up = "low";
defparam \RSource1[27]~I .input_register_mode = "none";
defparam \RSource1[27]~I .input_sync_reset = "none";
defparam \RSource1[27]~I .oe_async_reset = "none";
defparam \RSource1[27]~I .oe_power_up = "low";
defparam \RSource1[27]~I .oe_register_mode = "none";
defparam \RSource1[27]~I .oe_sync_reset = "none";
defparam \RSource1[27]~I .operation_mode = "output";
defparam \RSource1[27]~I .output_async_reset = "none";
defparam \RSource1[27]~I .output_power_up = "low";
defparam \RSource1[27]~I .output_register_mode = "none";
defparam \RSource1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[26]~I (
	.datain(\inst4|g2:0:zbf1|F[26]~166_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[26]));
// synopsys translate_off
defparam \RSource1[26]~I .input_async_reset = "none";
defparam \RSource1[26]~I .input_power_up = "low";
defparam \RSource1[26]~I .input_register_mode = "none";
defparam \RSource1[26]~I .input_sync_reset = "none";
defparam \RSource1[26]~I .oe_async_reset = "none";
defparam \RSource1[26]~I .oe_power_up = "low";
defparam \RSource1[26]~I .oe_register_mode = "none";
defparam \RSource1[26]~I .oe_sync_reset = "none";
defparam \RSource1[26]~I .operation_mode = "output";
defparam \RSource1[26]~I .output_async_reset = "none";
defparam \RSource1[26]~I .output_power_up = "low";
defparam \RSource1[26]~I .output_register_mode = "none";
defparam \RSource1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[25]~I (
	.datain(\inst4|g2:0:zbf1|F[25]~161_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[25]));
// synopsys translate_off
defparam \RSource1[25]~I .input_async_reset = "none";
defparam \RSource1[25]~I .input_power_up = "low";
defparam \RSource1[25]~I .input_register_mode = "none";
defparam \RSource1[25]~I .input_sync_reset = "none";
defparam \RSource1[25]~I .oe_async_reset = "none";
defparam \RSource1[25]~I .oe_power_up = "low";
defparam \RSource1[25]~I .oe_register_mode = "none";
defparam \RSource1[25]~I .oe_sync_reset = "none";
defparam \RSource1[25]~I .operation_mode = "output";
defparam \RSource1[25]~I .output_async_reset = "none";
defparam \RSource1[25]~I .output_power_up = "low";
defparam \RSource1[25]~I .output_register_mode = "none";
defparam \RSource1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[24]~I (
	.datain(\inst4|g2:0:zbf1|F[24]~156_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[24]));
// synopsys translate_off
defparam \RSource1[24]~I .input_async_reset = "none";
defparam \RSource1[24]~I .input_power_up = "low";
defparam \RSource1[24]~I .input_register_mode = "none";
defparam \RSource1[24]~I .input_sync_reset = "none";
defparam \RSource1[24]~I .oe_async_reset = "none";
defparam \RSource1[24]~I .oe_power_up = "low";
defparam \RSource1[24]~I .oe_register_mode = "none";
defparam \RSource1[24]~I .oe_sync_reset = "none";
defparam \RSource1[24]~I .operation_mode = "output";
defparam \RSource1[24]~I .output_async_reset = "none";
defparam \RSource1[24]~I .output_power_up = "low";
defparam \RSource1[24]~I .output_register_mode = "none";
defparam \RSource1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[23]~I (
	.datain(\inst4|g2:0:zbf1|F[23]~151_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[23]));
// synopsys translate_off
defparam \RSource1[23]~I .input_async_reset = "none";
defparam \RSource1[23]~I .input_power_up = "low";
defparam \RSource1[23]~I .input_register_mode = "none";
defparam \RSource1[23]~I .input_sync_reset = "none";
defparam \RSource1[23]~I .oe_async_reset = "none";
defparam \RSource1[23]~I .oe_power_up = "low";
defparam \RSource1[23]~I .oe_register_mode = "none";
defparam \RSource1[23]~I .oe_sync_reset = "none";
defparam \RSource1[23]~I .operation_mode = "output";
defparam \RSource1[23]~I .output_async_reset = "none";
defparam \RSource1[23]~I .output_power_up = "low";
defparam \RSource1[23]~I .output_register_mode = "none";
defparam \RSource1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[22]~I (
	.datain(\inst4|g2:0:zbf1|F[22]~146_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[22]));
// synopsys translate_off
defparam \RSource1[22]~I .input_async_reset = "none";
defparam \RSource1[22]~I .input_power_up = "low";
defparam \RSource1[22]~I .input_register_mode = "none";
defparam \RSource1[22]~I .input_sync_reset = "none";
defparam \RSource1[22]~I .oe_async_reset = "none";
defparam \RSource1[22]~I .oe_power_up = "low";
defparam \RSource1[22]~I .oe_register_mode = "none";
defparam \RSource1[22]~I .oe_sync_reset = "none";
defparam \RSource1[22]~I .operation_mode = "output";
defparam \RSource1[22]~I .output_async_reset = "none";
defparam \RSource1[22]~I .output_power_up = "low";
defparam \RSource1[22]~I .output_register_mode = "none";
defparam \RSource1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[21]~I (
	.datain(\inst4|g2:0:zbf1|F[21]~141_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[21]));
// synopsys translate_off
defparam \RSource1[21]~I .input_async_reset = "none";
defparam \RSource1[21]~I .input_power_up = "low";
defparam \RSource1[21]~I .input_register_mode = "none";
defparam \RSource1[21]~I .input_sync_reset = "none";
defparam \RSource1[21]~I .oe_async_reset = "none";
defparam \RSource1[21]~I .oe_power_up = "low";
defparam \RSource1[21]~I .oe_register_mode = "none";
defparam \RSource1[21]~I .oe_sync_reset = "none";
defparam \RSource1[21]~I .operation_mode = "output";
defparam \RSource1[21]~I .output_async_reset = "none";
defparam \RSource1[21]~I .output_power_up = "low";
defparam \RSource1[21]~I .output_register_mode = "none";
defparam \RSource1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[20]~I (
	.datain(\inst4|g2:0:zbf1|F[20]~136_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[20]));
// synopsys translate_off
defparam \RSource1[20]~I .input_async_reset = "none";
defparam \RSource1[20]~I .input_power_up = "low";
defparam \RSource1[20]~I .input_register_mode = "none";
defparam \RSource1[20]~I .input_sync_reset = "none";
defparam \RSource1[20]~I .oe_async_reset = "none";
defparam \RSource1[20]~I .oe_power_up = "low";
defparam \RSource1[20]~I .oe_register_mode = "none";
defparam \RSource1[20]~I .oe_sync_reset = "none";
defparam \RSource1[20]~I .operation_mode = "output";
defparam \RSource1[20]~I .output_async_reset = "none";
defparam \RSource1[20]~I .output_power_up = "low";
defparam \RSource1[20]~I .output_register_mode = "none";
defparam \RSource1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[19]~I (
	.datain(\inst4|g2:0:zbf1|F[19]~131_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[19]));
// synopsys translate_off
defparam \RSource1[19]~I .input_async_reset = "none";
defparam \RSource1[19]~I .input_power_up = "low";
defparam \RSource1[19]~I .input_register_mode = "none";
defparam \RSource1[19]~I .input_sync_reset = "none";
defparam \RSource1[19]~I .oe_async_reset = "none";
defparam \RSource1[19]~I .oe_power_up = "low";
defparam \RSource1[19]~I .oe_register_mode = "none";
defparam \RSource1[19]~I .oe_sync_reset = "none";
defparam \RSource1[19]~I .operation_mode = "output";
defparam \RSource1[19]~I .output_async_reset = "none";
defparam \RSource1[19]~I .output_power_up = "low";
defparam \RSource1[19]~I .output_register_mode = "none";
defparam \RSource1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[18]~I (
	.datain(\inst4|g2:0:zbf1|F[18]~126_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[18]));
// synopsys translate_off
defparam \RSource1[18]~I .input_async_reset = "none";
defparam \RSource1[18]~I .input_power_up = "low";
defparam \RSource1[18]~I .input_register_mode = "none";
defparam \RSource1[18]~I .input_sync_reset = "none";
defparam \RSource1[18]~I .oe_async_reset = "none";
defparam \RSource1[18]~I .oe_power_up = "low";
defparam \RSource1[18]~I .oe_register_mode = "none";
defparam \RSource1[18]~I .oe_sync_reset = "none";
defparam \RSource1[18]~I .operation_mode = "output";
defparam \RSource1[18]~I .output_async_reset = "none";
defparam \RSource1[18]~I .output_power_up = "low";
defparam \RSource1[18]~I .output_register_mode = "none";
defparam \RSource1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[17]~I (
	.datain(\inst4|g2:0:zbf1|F[17]~121_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[17]));
// synopsys translate_off
defparam \RSource1[17]~I .input_async_reset = "none";
defparam \RSource1[17]~I .input_power_up = "low";
defparam \RSource1[17]~I .input_register_mode = "none";
defparam \RSource1[17]~I .input_sync_reset = "none";
defparam \RSource1[17]~I .oe_async_reset = "none";
defparam \RSource1[17]~I .oe_power_up = "low";
defparam \RSource1[17]~I .oe_register_mode = "none";
defparam \RSource1[17]~I .oe_sync_reset = "none";
defparam \RSource1[17]~I .operation_mode = "output";
defparam \RSource1[17]~I .output_async_reset = "none";
defparam \RSource1[17]~I .output_power_up = "low";
defparam \RSource1[17]~I .output_register_mode = "none";
defparam \RSource1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[16]~I (
	.datain(\inst4|g2:0:zbf1|F[16]~116_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[16]));
// synopsys translate_off
defparam \RSource1[16]~I .input_async_reset = "none";
defparam \RSource1[16]~I .input_power_up = "low";
defparam \RSource1[16]~I .input_register_mode = "none";
defparam \RSource1[16]~I .input_sync_reset = "none";
defparam \RSource1[16]~I .oe_async_reset = "none";
defparam \RSource1[16]~I .oe_power_up = "low";
defparam \RSource1[16]~I .oe_register_mode = "none";
defparam \RSource1[16]~I .oe_sync_reset = "none";
defparam \RSource1[16]~I .operation_mode = "output";
defparam \RSource1[16]~I .output_async_reset = "none";
defparam \RSource1[16]~I .output_power_up = "low";
defparam \RSource1[16]~I .output_register_mode = "none";
defparam \RSource1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[15]~I (
	.datain(\inst4|g2:0:zbf1|F[15]~111_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[15]));
// synopsys translate_off
defparam \RSource1[15]~I .input_async_reset = "none";
defparam \RSource1[15]~I .input_power_up = "low";
defparam \RSource1[15]~I .input_register_mode = "none";
defparam \RSource1[15]~I .input_sync_reset = "none";
defparam \RSource1[15]~I .oe_async_reset = "none";
defparam \RSource1[15]~I .oe_power_up = "low";
defparam \RSource1[15]~I .oe_register_mode = "none";
defparam \RSource1[15]~I .oe_sync_reset = "none";
defparam \RSource1[15]~I .operation_mode = "output";
defparam \RSource1[15]~I .output_async_reset = "none";
defparam \RSource1[15]~I .output_power_up = "low";
defparam \RSource1[15]~I .output_register_mode = "none";
defparam \RSource1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[14]~I (
	.datain(\inst4|g2:0:zbf1|F[14]~106_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[14]));
// synopsys translate_off
defparam \RSource1[14]~I .input_async_reset = "none";
defparam \RSource1[14]~I .input_power_up = "low";
defparam \RSource1[14]~I .input_register_mode = "none";
defparam \RSource1[14]~I .input_sync_reset = "none";
defparam \RSource1[14]~I .oe_async_reset = "none";
defparam \RSource1[14]~I .oe_power_up = "low";
defparam \RSource1[14]~I .oe_register_mode = "none";
defparam \RSource1[14]~I .oe_sync_reset = "none";
defparam \RSource1[14]~I .operation_mode = "output";
defparam \RSource1[14]~I .output_async_reset = "none";
defparam \RSource1[14]~I .output_power_up = "low";
defparam \RSource1[14]~I .output_register_mode = "none";
defparam \RSource1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[13]~I (
	.datain(\inst4|g2:0:zbf1|F[13]~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[13]));
// synopsys translate_off
defparam \RSource1[13]~I .input_async_reset = "none";
defparam \RSource1[13]~I .input_power_up = "low";
defparam \RSource1[13]~I .input_register_mode = "none";
defparam \RSource1[13]~I .input_sync_reset = "none";
defparam \RSource1[13]~I .oe_async_reset = "none";
defparam \RSource1[13]~I .oe_power_up = "low";
defparam \RSource1[13]~I .oe_register_mode = "none";
defparam \RSource1[13]~I .oe_sync_reset = "none";
defparam \RSource1[13]~I .operation_mode = "output";
defparam \RSource1[13]~I .output_async_reset = "none";
defparam \RSource1[13]~I .output_power_up = "low";
defparam \RSource1[13]~I .output_register_mode = "none";
defparam \RSource1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[12]~I (
	.datain(\inst4|g2:0:zbf1|F[12]~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[12]));
// synopsys translate_off
defparam \RSource1[12]~I .input_async_reset = "none";
defparam \RSource1[12]~I .input_power_up = "low";
defparam \RSource1[12]~I .input_register_mode = "none";
defparam \RSource1[12]~I .input_sync_reset = "none";
defparam \RSource1[12]~I .oe_async_reset = "none";
defparam \RSource1[12]~I .oe_power_up = "low";
defparam \RSource1[12]~I .oe_register_mode = "none";
defparam \RSource1[12]~I .oe_sync_reset = "none";
defparam \RSource1[12]~I .operation_mode = "output";
defparam \RSource1[12]~I .output_async_reset = "none";
defparam \RSource1[12]~I .output_power_up = "low";
defparam \RSource1[12]~I .output_register_mode = "none";
defparam \RSource1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[11]~I (
	.datain(\inst4|g2:0:zbf1|F[11]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[11]));
// synopsys translate_off
defparam \RSource1[11]~I .input_async_reset = "none";
defparam \RSource1[11]~I .input_power_up = "low";
defparam \RSource1[11]~I .input_register_mode = "none";
defparam \RSource1[11]~I .input_sync_reset = "none";
defparam \RSource1[11]~I .oe_async_reset = "none";
defparam \RSource1[11]~I .oe_power_up = "low";
defparam \RSource1[11]~I .oe_register_mode = "none";
defparam \RSource1[11]~I .oe_sync_reset = "none";
defparam \RSource1[11]~I .operation_mode = "output";
defparam \RSource1[11]~I .output_async_reset = "none";
defparam \RSource1[11]~I .output_power_up = "low";
defparam \RSource1[11]~I .output_register_mode = "none";
defparam \RSource1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[10]~I (
	.datain(\inst4|g2:0:zbf1|F[10]~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[10]));
// synopsys translate_off
defparam \RSource1[10]~I .input_async_reset = "none";
defparam \RSource1[10]~I .input_power_up = "low";
defparam \RSource1[10]~I .input_register_mode = "none";
defparam \RSource1[10]~I .input_sync_reset = "none";
defparam \RSource1[10]~I .oe_async_reset = "none";
defparam \RSource1[10]~I .oe_power_up = "low";
defparam \RSource1[10]~I .oe_register_mode = "none";
defparam \RSource1[10]~I .oe_sync_reset = "none";
defparam \RSource1[10]~I .operation_mode = "output";
defparam \RSource1[10]~I .output_async_reset = "none";
defparam \RSource1[10]~I .output_power_up = "low";
defparam \RSource1[10]~I .output_register_mode = "none";
defparam \RSource1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[9]~I (
	.datain(\inst4|g2:0:zbf1|F[9]~81_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[9]));
// synopsys translate_off
defparam \RSource1[9]~I .input_async_reset = "none";
defparam \RSource1[9]~I .input_power_up = "low";
defparam \RSource1[9]~I .input_register_mode = "none";
defparam \RSource1[9]~I .input_sync_reset = "none";
defparam \RSource1[9]~I .oe_async_reset = "none";
defparam \RSource1[9]~I .oe_power_up = "low";
defparam \RSource1[9]~I .oe_register_mode = "none";
defparam \RSource1[9]~I .oe_sync_reset = "none";
defparam \RSource1[9]~I .operation_mode = "output";
defparam \RSource1[9]~I .output_async_reset = "none";
defparam \RSource1[9]~I .output_power_up = "low";
defparam \RSource1[9]~I .output_register_mode = "none";
defparam \RSource1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[8]~I (
	.datain(\inst4|g2:0:zbf1|F[8]~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[8]));
// synopsys translate_off
defparam \RSource1[8]~I .input_async_reset = "none";
defparam \RSource1[8]~I .input_power_up = "low";
defparam \RSource1[8]~I .input_register_mode = "none";
defparam \RSource1[8]~I .input_sync_reset = "none";
defparam \RSource1[8]~I .oe_async_reset = "none";
defparam \RSource1[8]~I .oe_power_up = "low";
defparam \RSource1[8]~I .oe_register_mode = "none";
defparam \RSource1[8]~I .oe_sync_reset = "none";
defparam \RSource1[8]~I .operation_mode = "output";
defparam \RSource1[8]~I .output_async_reset = "none";
defparam \RSource1[8]~I .output_power_up = "low";
defparam \RSource1[8]~I .output_register_mode = "none";
defparam \RSource1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[7]~I (
	.datain(\inst4|g2:0:zbf1|F[7]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[7]));
// synopsys translate_off
defparam \RSource1[7]~I .input_async_reset = "none";
defparam \RSource1[7]~I .input_power_up = "low";
defparam \RSource1[7]~I .input_register_mode = "none";
defparam \RSource1[7]~I .input_sync_reset = "none";
defparam \RSource1[7]~I .oe_async_reset = "none";
defparam \RSource1[7]~I .oe_power_up = "low";
defparam \RSource1[7]~I .oe_register_mode = "none";
defparam \RSource1[7]~I .oe_sync_reset = "none";
defparam \RSource1[7]~I .operation_mode = "output";
defparam \RSource1[7]~I .output_async_reset = "none";
defparam \RSource1[7]~I .output_power_up = "low";
defparam \RSource1[7]~I .output_register_mode = "none";
defparam \RSource1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[6]~I (
	.datain(\inst4|g2:0:zbf1|F[6]~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[6]));
// synopsys translate_off
defparam \RSource1[6]~I .input_async_reset = "none";
defparam \RSource1[6]~I .input_power_up = "low";
defparam \RSource1[6]~I .input_register_mode = "none";
defparam \RSource1[6]~I .input_sync_reset = "none";
defparam \RSource1[6]~I .oe_async_reset = "none";
defparam \RSource1[6]~I .oe_power_up = "low";
defparam \RSource1[6]~I .oe_register_mode = "none";
defparam \RSource1[6]~I .oe_sync_reset = "none";
defparam \RSource1[6]~I .operation_mode = "output";
defparam \RSource1[6]~I .output_async_reset = "none";
defparam \RSource1[6]~I .output_power_up = "low";
defparam \RSource1[6]~I .output_register_mode = "none";
defparam \RSource1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[5]~I (
	.datain(\inst4|g2:0:zbf1|F[5]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[5]));
// synopsys translate_off
defparam \RSource1[5]~I .input_async_reset = "none";
defparam \RSource1[5]~I .input_power_up = "low";
defparam \RSource1[5]~I .input_register_mode = "none";
defparam \RSource1[5]~I .input_sync_reset = "none";
defparam \RSource1[5]~I .oe_async_reset = "none";
defparam \RSource1[5]~I .oe_power_up = "low";
defparam \RSource1[5]~I .oe_register_mode = "none";
defparam \RSource1[5]~I .oe_sync_reset = "none";
defparam \RSource1[5]~I .operation_mode = "output";
defparam \RSource1[5]~I .output_async_reset = "none";
defparam \RSource1[5]~I .output_power_up = "low";
defparam \RSource1[5]~I .output_register_mode = "none";
defparam \RSource1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[4]~I (
	.datain(\inst4|g2:0:zbf1|F[4]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[4]));
// synopsys translate_off
defparam \RSource1[4]~I .input_async_reset = "none";
defparam \RSource1[4]~I .input_power_up = "low";
defparam \RSource1[4]~I .input_register_mode = "none";
defparam \RSource1[4]~I .input_sync_reset = "none";
defparam \RSource1[4]~I .oe_async_reset = "none";
defparam \RSource1[4]~I .oe_power_up = "low";
defparam \RSource1[4]~I .oe_register_mode = "none";
defparam \RSource1[4]~I .oe_sync_reset = "none";
defparam \RSource1[4]~I .operation_mode = "output";
defparam \RSource1[4]~I .output_async_reset = "none";
defparam \RSource1[4]~I .output_power_up = "low";
defparam \RSource1[4]~I .output_register_mode = "none";
defparam \RSource1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[3]~I (
	.datain(\inst4|g2:0:zbf1|F[3]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[3]));
// synopsys translate_off
defparam \RSource1[3]~I .input_async_reset = "none";
defparam \RSource1[3]~I .input_power_up = "low";
defparam \RSource1[3]~I .input_register_mode = "none";
defparam \RSource1[3]~I .input_sync_reset = "none";
defparam \RSource1[3]~I .oe_async_reset = "none";
defparam \RSource1[3]~I .oe_power_up = "low";
defparam \RSource1[3]~I .oe_register_mode = "none";
defparam \RSource1[3]~I .oe_sync_reset = "none";
defparam \RSource1[3]~I .operation_mode = "output";
defparam \RSource1[3]~I .output_async_reset = "none";
defparam \RSource1[3]~I .output_power_up = "low";
defparam \RSource1[3]~I .output_register_mode = "none";
defparam \RSource1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[2]~I (
	.datain(\inst4|g2:0:zbf1|F[2]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[2]));
// synopsys translate_off
defparam \RSource1[2]~I .input_async_reset = "none";
defparam \RSource1[2]~I .input_power_up = "low";
defparam \RSource1[2]~I .input_register_mode = "none";
defparam \RSource1[2]~I .input_sync_reset = "none";
defparam \RSource1[2]~I .oe_async_reset = "none";
defparam \RSource1[2]~I .oe_power_up = "low";
defparam \RSource1[2]~I .oe_register_mode = "none";
defparam \RSource1[2]~I .oe_sync_reset = "none";
defparam \RSource1[2]~I .operation_mode = "output";
defparam \RSource1[2]~I .output_async_reset = "none";
defparam \RSource1[2]~I .output_power_up = "low";
defparam \RSource1[2]~I .output_register_mode = "none";
defparam \RSource1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[1]~I (
	.datain(\inst4|g2:0:zbf1|F[1]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[1]));
// synopsys translate_off
defparam \RSource1[1]~I .input_async_reset = "none";
defparam \RSource1[1]~I .input_power_up = "low";
defparam \RSource1[1]~I .input_register_mode = "none";
defparam \RSource1[1]~I .input_sync_reset = "none";
defparam \RSource1[1]~I .oe_async_reset = "none";
defparam \RSource1[1]~I .oe_power_up = "low";
defparam \RSource1[1]~I .oe_register_mode = "none";
defparam \RSource1[1]~I .oe_sync_reset = "none";
defparam \RSource1[1]~I .operation_mode = "output";
defparam \RSource1[1]~I .output_async_reset = "none";
defparam \RSource1[1]~I .output_power_up = "low";
defparam \RSource1[1]~I .output_register_mode = "none";
defparam \RSource1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource1[0]~I (
	.datain(\inst4|g2:0:zbf1|F[0]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource1[0]));
// synopsys translate_off
defparam \RSource1[0]~I .input_async_reset = "none";
defparam \RSource1[0]~I .input_power_up = "low";
defparam \RSource1[0]~I .input_register_mode = "none";
defparam \RSource1[0]~I .input_sync_reset = "none";
defparam \RSource1[0]~I .oe_async_reset = "none";
defparam \RSource1[0]~I .oe_power_up = "low";
defparam \RSource1[0]~I .oe_register_mode = "none";
defparam \RSource1[0]~I .oe_sync_reset = "none";
defparam \RSource1[0]~I .operation_mode = "output";
defparam \RSource1[0]~I .output_async_reset = "none";
defparam \RSource1[0]~I .output_power_up = "low";
defparam \RSource1[0]~I .output_register_mode = "none";
defparam \RSource1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[31]~I (
	.datain(\inst4|g2:0:zbf2|F[31]~191_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[31]));
// synopsys translate_off
defparam \RSource2[31]~I .input_async_reset = "none";
defparam \RSource2[31]~I .input_power_up = "low";
defparam \RSource2[31]~I .input_register_mode = "none";
defparam \RSource2[31]~I .input_sync_reset = "none";
defparam \RSource2[31]~I .oe_async_reset = "none";
defparam \RSource2[31]~I .oe_power_up = "low";
defparam \RSource2[31]~I .oe_register_mode = "none";
defparam \RSource2[31]~I .oe_sync_reset = "none";
defparam \RSource2[31]~I .operation_mode = "output";
defparam \RSource2[31]~I .output_async_reset = "none";
defparam \RSource2[31]~I .output_power_up = "low";
defparam \RSource2[31]~I .output_register_mode = "none";
defparam \RSource2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[30]~I (
	.datain(\inst4|g2:0:zbf2|F[30]~186_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[30]));
// synopsys translate_off
defparam \RSource2[30]~I .input_async_reset = "none";
defparam \RSource2[30]~I .input_power_up = "low";
defparam \RSource2[30]~I .input_register_mode = "none";
defparam \RSource2[30]~I .input_sync_reset = "none";
defparam \RSource2[30]~I .oe_async_reset = "none";
defparam \RSource2[30]~I .oe_power_up = "low";
defparam \RSource2[30]~I .oe_register_mode = "none";
defparam \RSource2[30]~I .oe_sync_reset = "none";
defparam \RSource2[30]~I .operation_mode = "output";
defparam \RSource2[30]~I .output_async_reset = "none";
defparam \RSource2[30]~I .output_power_up = "low";
defparam \RSource2[30]~I .output_register_mode = "none";
defparam \RSource2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[29]~I (
	.datain(\inst4|g2:0:zbf2|F[29]~181_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[29]));
// synopsys translate_off
defparam \RSource2[29]~I .input_async_reset = "none";
defparam \RSource2[29]~I .input_power_up = "low";
defparam \RSource2[29]~I .input_register_mode = "none";
defparam \RSource2[29]~I .input_sync_reset = "none";
defparam \RSource2[29]~I .oe_async_reset = "none";
defparam \RSource2[29]~I .oe_power_up = "low";
defparam \RSource2[29]~I .oe_register_mode = "none";
defparam \RSource2[29]~I .oe_sync_reset = "none";
defparam \RSource2[29]~I .operation_mode = "output";
defparam \RSource2[29]~I .output_async_reset = "none";
defparam \RSource2[29]~I .output_power_up = "low";
defparam \RSource2[29]~I .output_register_mode = "none";
defparam \RSource2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[28]~I (
	.datain(\inst4|g2:0:zbf2|F[28]~176_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[28]));
// synopsys translate_off
defparam \RSource2[28]~I .input_async_reset = "none";
defparam \RSource2[28]~I .input_power_up = "low";
defparam \RSource2[28]~I .input_register_mode = "none";
defparam \RSource2[28]~I .input_sync_reset = "none";
defparam \RSource2[28]~I .oe_async_reset = "none";
defparam \RSource2[28]~I .oe_power_up = "low";
defparam \RSource2[28]~I .oe_register_mode = "none";
defparam \RSource2[28]~I .oe_sync_reset = "none";
defparam \RSource2[28]~I .operation_mode = "output";
defparam \RSource2[28]~I .output_async_reset = "none";
defparam \RSource2[28]~I .output_power_up = "low";
defparam \RSource2[28]~I .output_register_mode = "none";
defparam \RSource2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[27]~I (
	.datain(\inst4|g2:0:zbf2|F[27]~171_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[27]));
// synopsys translate_off
defparam \RSource2[27]~I .input_async_reset = "none";
defparam \RSource2[27]~I .input_power_up = "low";
defparam \RSource2[27]~I .input_register_mode = "none";
defparam \RSource2[27]~I .input_sync_reset = "none";
defparam \RSource2[27]~I .oe_async_reset = "none";
defparam \RSource2[27]~I .oe_power_up = "low";
defparam \RSource2[27]~I .oe_register_mode = "none";
defparam \RSource2[27]~I .oe_sync_reset = "none";
defparam \RSource2[27]~I .operation_mode = "output";
defparam \RSource2[27]~I .output_async_reset = "none";
defparam \RSource2[27]~I .output_power_up = "low";
defparam \RSource2[27]~I .output_register_mode = "none";
defparam \RSource2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[26]~I (
	.datain(\inst4|g2:0:zbf2|F[26]~166_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[26]));
// synopsys translate_off
defparam \RSource2[26]~I .input_async_reset = "none";
defparam \RSource2[26]~I .input_power_up = "low";
defparam \RSource2[26]~I .input_register_mode = "none";
defparam \RSource2[26]~I .input_sync_reset = "none";
defparam \RSource2[26]~I .oe_async_reset = "none";
defparam \RSource2[26]~I .oe_power_up = "low";
defparam \RSource2[26]~I .oe_register_mode = "none";
defparam \RSource2[26]~I .oe_sync_reset = "none";
defparam \RSource2[26]~I .operation_mode = "output";
defparam \RSource2[26]~I .output_async_reset = "none";
defparam \RSource2[26]~I .output_power_up = "low";
defparam \RSource2[26]~I .output_register_mode = "none";
defparam \RSource2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[25]~I (
	.datain(\inst4|g2:0:zbf2|F[25]~161_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[25]));
// synopsys translate_off
defparam \RSource2[25]~I .input_async_reset = "none";
defparam \RSource2[25]~I .input_power_up = "low";
defparam \RSource2[25]~I .input_register_mode = "none";
defparam \RSource2[25]~I .input_sync_reset = "none";
defparam \RSource2[25]~I .oe_async_reset = "none";
defparam \RSource2[25]~I .oe_power_up = "low";
defparam \RSource2[25]~I .oe_register_mode = "none";
defparam \RSource2[25]~I .oe_sync_reset = "none";
defparam \RSource2[25]~I .operation_mode = "output";
defparam \RSource2[25]~I .output_async_reset = "none";
defparam \RSource2[25]~I .output_power_up = "low";
defparam \RSource2[25]~I .output_register_mode = "none";
defparam \RSource2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[24]~I (
	.datain(\inst4|g2:0:zbf2|F[24]~156_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[24]));
// synopsys translate_off
defparam \RSource2[24]~I .input_async_reset = "none";
defparam \RSource2[24]~I .input_power_up = "low";
defparam \RSource2[24]~I .input_register_mode = "none";
defparam \RSource2[24]~I .input_sync_reset = "none";
defparam \RSource2[24]~I .oe_async_reset = "none";
defparam \RSource2[24]~I .oe_power_up = "low";
defparam \RSource2[24]~I .oe_register_mode = "none";
defparam \RSource2[24]~I .oe_sync_reset = "none";
defparam \RSource2[24]~I .operation_mode = "output";
defparam \RSource2[24]~I .output_async_reset = "none";
defparam \RSource2[24]~I .output_power_up = "low";
defparam \RSource2[24]~I .output_register_mode = "none";
defparam \RSource2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[23]~I (
	.datain(\inst4|g2:0:zbf2|F[23]~151_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[23]));
// synopsys translate_off
defparam \RSource2[23]~I .input_async_reset = "none";
defparam \RSource2[23]~I .input_power_up = "low";
defparam \RSource2[23]~I .input_register_mode = "none";
defparam \RSource2[23]~I .input_sync_reset = "none";
defparam \RSource2[23]~I .oe_async_reset = "none";
defparam \RSource2[23]~I .oe_power_up = "low";
defparam \RSource2[23]~I .oe_register_mode = "none";
defparam \RSource2[23]~I .oe_sync_reset = "none";
defparam \RSource2[23]~I .operation_mode = "output";
defparam \RSource2[23]~I .output_async_reset = "none";
defparam \RSource2[23]~I .output_power_up = "low";
defparam \RSource2[23]~I .output_register_mode = "none";
defparam \RSource2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[22]~I (
	.datain(\inst4|g2:0:zbf2|F[22]~146_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[22]));
// synopsys translate_off
defparam \RSource2[22]~I .input_async_reset = "none";
defparam \RSource2[22]~I .input_power_up = "low";
defparam \RSource2[22]~I .input_register_mode = "none";
defparam \RSource2[22]~I .input_sync_reset = "none";
defparam \RSource2[22]~I .oe_async_reset = "none";
defparam \RSource2[22]~I .oe_power_up = "low";
defparam \RSource2[22]~I .oe_register_mode = "none";
defparam \RSource2[22]~I .oe_sync_reset = "none";
defparam \RSource2[22]~I .operation_mode = "output";
defparam \RSource2[22]~I .output_async_reset = "none";
defparam \RSource2[22]~I .output_power_up = "low";
defparam \RSource2[22]~I .output_register_mode = "none";
defparam \RSource2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[21]~I (
	.datain(\inst4|g2:0:zbf2|F[21]~141_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[21]));
// synopsys translate_off
defparam \RSource2[21]~I .input_async_reset = "none";
defparam \RSource2[21]~I .input_power_up = "low";
defparam \RSource2[21]~I .input_register_mode = "none";
defparam \RSource2[21]~I .input_sync_reset = "none";
defparam \RSource2[21]~I .oe_async_reset = "none";
defparam \RSource2[21]~I .oe_power_up = "low";
defparam \RSource2[21]~I .oe_register_mode = "none";
defparam \RSource2[21]~I .oe_sync_reset = "none";
defparam \RSource2[21]~I .operation_mode = "output";
defparam \RSource2[21]~I .output_async_reset = "none";
defparam \RSource2[21]~I .output_power_up = "low";
defparam \RSource2[21]~I .output_register_mode = "none";
defparam \RSource2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[20]~I (
	.datain(\inst4|g2:0:zbf2|F[20]~136_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[20]));
// synopsys translate_off
defparam \RSource2[20]~I .input_async_reset = "none";
defparam \RSource2[20]~I .input_power_up = "low";
defparam \RSource2[20]~I .input_register_mode = "none";
defparam \RSource2[20]~I .input_sync_reset = "none";
defparam \RSource2[20]~I .oe_async_reset = "none";
defparam \RSource2[20]~I .oe_power_up = "low";
defparam \RSource2[20]~I .oe_register_mode = "none";
defparam \RSource2[20]~I .oe_sync_reset = "none";
defparam \RSource2[20]~I .operation_mode = "output";
defparam \RSource2[20]~I .output_async_reset = "none";
defparam \RSource2[20]~I .output_power_up = "low";
defparam \RSource2[20]~I .output_register_mode = "none";
defparam \RSource2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[19]~I (
	.datain(\inst4|g2:0:zbf2|F[19]~131_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[19]));
// synopsys translate_off
defparam \RSource2[19]~I .input_async_reset = "none";
defparam \RSource2[19]~I .input_power_up = "low";
defparam \RSource2[19]~I .input_register_mode = "none";
defparam \RSource2[19]~I .input_sync_reset = "none";
defparam \RSource2[19]~I .oe_async_reset = "none";
defparam \RSource2[19]~I .oe_power_up = "low";
defparam \RSource2[19]~I .oe_register_mode = "none";
defparam \RSource2[19]~I .oe_sync_reset = "none";
defparam \RSource2[19]~I .operation_mode = "output";
defparam \RSource2[19]~I .output_async_reset = "none";
defparam \RSource2[19]~I .output_power_up = "low";
defparam \RSource2[19]~I .output_register_mode = "none";
defparam \RSource2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[18]~I (
	.datain(\inst4|g2:0:zbf2|F[18]~126_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[18]));
// synopsys translate_off
defparam \RSource2[18]~I .input_async_reset = "none";
defparam \RSource2[18]~I .input_power_up = "low";
defparam \RSource2[18]~I .input_register_mode = "none";
defparam \RSource2[18]~I .input_sync_reset = "none";
defparam \RSource2[18]~I .oe_async_reset = "none";
defparam \RSource2[18]~I .oe_power_up = "low";
defparam \RSource2[18]~I .oe_register_mode = "none";
defparam \RSource2[18]~I .oe_sync_reset = "none";
defparam \RSource2[18]~I .operation_mode = "output";
defparam \RSource2[18]~I .output_async_reset = "none";
defparam \RSource2[18]~I .output_power_up = "low";
defparam \RSource2[18]~I .output_register_mode = "none";
defparam \RSource2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[17]~I (
	.datain(\inst4|g2:0:zbf2|F[17]~121_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[17]));
// synopsys translate_off
defparam \RSource2[17]~I .input_async_reset = "none";
defparam \RSource2[17]~I .input_power_up = "low";
defparam \RSource2[17]~I .input_register_mode = "none";
defparam \RSource2[17]~I .input_sync_reset = "none";
defparam \RSource2[17]~I .oe_async_reset = "none";
defparam \RSource2[17]~I .oe_power_up = "low";
defparam \RSource2[17]~I .oe_register_mode = "none";
defparam \RSource2[17]~I .oe_sync_reset = "none";
defparam \RSource2[17]~I .operation_mode = "output";
defparam \RSource2[17]~I .output_async_reset = "none";
defparam \RSource2[17]~I .output_power_up = "low";
defparam \RSource2[17]~I .output_register_mode = "none";
defparam \RSource2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[16]~I (
	.datain(\inst4|g2:0:zbf2|F[16]~116_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[16]));
// synopsys translate_off
defparam \RSource2[16]~I .input_async_reset = "none";
defparam \RSource2[16]~I .input_power_up = "low";
defparam \RSource2[16]~I .input_register_mode = "none";
defparam \RSource2[16]~I .input_sync_reset = "none";
defparam \RSource2[16]~I .oe_async_reset = "none";
defparam \RSource2[16]~I .oe_power_up = "low";
defparam \RSource2[16]~I .oe_register_mode = "none";
defparam \RSource2[16]~I .oe_sync_reset = "none";
defparam \RSource2[16]~I .operation_mode = "output";
defparam \RSource2[16]~I .output_async_reset = "none";
defparam \RSource2[16]~I .output_power_up = "low";
defparam \RSource2[16]~I .output_register_mode = "none";
defparam \RSource2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[15]~I (
	.datain(\inst4|g2:0:zbf2|F[15]~111_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[15]));
// synopsys translate_off
defparam \RSource2[15]~I .input_async_reset = "none";
defparam \RSource2[15]~I .input_power_up = "low";
defparam \RSource2[15]~I .input_register_mode = "none";
defparam \RSource2[15]~I .input_sync_reset = "none";
defparam \RSource2[15]~I .oe_async_reset = "none";
defparam \RSource2[15]~I .oe_power_up = "low";
defparam \RSource2[15]~I .oe_register_mode = "none";
defparam \RSource2[15]~I .oe_sync_reset = "none";
defparam \RSource2[15]~I .operation_mode = "output";
defparam \RSource2[15]~I .output_async_reset = "none";
defparam \RSource2[15]~I .output_power_up = "low";
defparam \RSource2[15]~I .output_register_mode = "none";
defparam \RSource2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[14]~I (
	.datain(\inst4|g2:0:zbf2|F[14]~106_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[14]));
// synopsys translate_off
defparam \RSource2[14]~I .input_async_reset = "none";
defparam \RSource2[14]~I .input_power_up = "low";
defparam \RSource2[14]~I .input_register_mode = "none";
defparam \RSource2[14]~I .input_sync_reset = "none";
defparam \RSource2[14]~I .oe_async_reset = "none";
defparam \RSource2[14]~I .oe_power_up = "low";
defparam \RSource2[14]~I .oe_register_mode = "none";
defparam \RSource2[14]~I .oe_sync_reset = "none";
defparam \RSource2[14]~I .operation_mode = "output";
defparam \RSource2[14]~I .output_async_reset = "none";
defparam \RSource2[14]~I .output_power_up = "low";
defparam \RSource2[14]~I .output_register_mode = "none";
defparam \RSource2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[13]~I (
	.datain(\inst4|g2:0:zbf2|F[13]~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[13]));
// synopsys translate_off
defparam \RSource2[13]~I .input_async_reset = "none";
defparam \RSource2[13]~I .input_power_up = "low";
defparam \RSource2[13]~I .input_register_mode = "none";
defparam \RSource2[13]~I .input_sync_reset = "none";
defparam \RSource2[13]~I .oe_async_reset = "none";
defparam \RSource2[13]~I .oe_power_up = "low";
defparam \RSource2[13]~I .oe_register_mode = "none";
defparam \RSource2[13]~I .oe_sync_reset = "none";
defparam \RSource2[13]~I .operation_mode = "output";
defparam \RSource2[13]~I .output_async_reset = "none";
defparam \RSource2[13]~I .output_power_up = "low";
defparam \RSource2[13]~I .output_register_mode = "none";
defparam \RSource2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[12]~I (
	.datain(\inst4|g2:0:zbf2|F[12]~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[12]));
// synopsys translate_off
defparam \RSource2[12]~I .input_async_reset = "none";
defparam \RSource2[12]~I .input_power_up = "low";
defparam \RSource2[12]~I .input_register_mode = "none";
defparam \RSource2[12]~I .input_sync_reset = "none";
defparam \RSource2[12]~I .oe_async_reset = "none";
defparam \RSource2[12]~I .oe_power_up = "low";
defparam \RSource2[12]~I .oe_register_mode = "none";
defparam \RSource2[12]~I .oe_sync_reset = "none";
defparam \RSource2[12]~I .operation_mode = "output";
defparam \RSource2[12]~I .output_async_reset = "none";
defparam \RSource2[12]~I .output_power_up = "low";
defparam \RSource2[12]~I .output_register_mode = "none";
defparam \RSource2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[11]~I (
	.datain(\inst4|g2:0:zbf2|F[11]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[11]));
// synopsys translate_off
defparam \RSource2[11]~I .input_async_reset = "none";
defparam \RSource2[11]~I .input_power_up = "low";
defparam \RSource2[11]~I .input_register_mode = "none";
defparam \RSource2[11]~I .input_sync_reset = "none";
defparam \RSource2[11]~I .oe_async_reset = "none";
defparam \RSource2[11]~I .oe_power_up = "low";
defparam \RSource2[11]~I .oe_register_mode = "none";
defparam \RSource2[11]~I .oe_sync_reset = "none";
defparam \RSource2[11]~I .operation_mode = "output";
defparam \RSource2[11]~I .output_async_reset = "none";
defparam \RSource2[11]~I .output_power_up = "low";
defparam \RSource2[11]~I .output_register_mode = "none";
defparam \RSource2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[10]~I (
	.datain(\inst4|g2:0:zbf2|F[10]~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[10]));
// synopsys translate_off
defparam \RSource2[10]~I .input_async_reset = "none";
defparam \RSource2[10]~I .input_power_up = "low";
defparam \RSource2[10]~I .input_register_mode = "none";
defparam \RSource2[10]~I .input_sync_reset = "none";
defparam \RSource2[10]~I .oe_async_reset = "none";
defparam \RSource2[10]~I .oe_power_up = "low";
defparam \RSource2[10]~I .oe_register_mode = "none";
defparam \RSource2[10]~I .oe_sync_reset = "none";
defparam \RSource2[10]~I .operation_mode = "output";
defparam \RSource2[10]~I .output_async_reset = "none";
defparam \RSource2[10]~I .output_power_up = "low";
defparam \RSource2[10]~I .output_register_mode = "none";
defparam \RSource2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[9]~I (
	.datain(\inst4|g2:0:zbf2|F[9]~81_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[9]));
// synopsys translate_off
defparam \RSource2[9]~I .input_async_reset = "none";
defparam \RSource2[9]~I .input_power_up = "low";
defparam \RSource2[9]~I .input_register_mode = "none";
defparam \RSource2[9]~I .input_sync_reset = "none";
defparam \RSource2[9]~I .oe_async_reset = "none";
defparam \RSource2[9]~I .oe_power_up = "low";
defparam \RSource2[9]~I .oe_register_mode = "none";
defparam \RSource2[9]~I .oe_sync_reset = "none";
defparam \RSource2[9]~I .operation_mode = "output";
defparam \RSource2[9]~I .output_async_reset = "none";
defparam \RSource2[9]~I .output_power_up = "low";
defparam \RSource2[9]~I .output_register_mode = "none";
defparam \RSource2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[8]~I (
	.datain(\inst4|g2:0:zbf2|F[8]~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[8]));
// synopsys translate_off
defparam \RSource2[8]~I .input_async_reset = "none";
defparam \RSource2[8]~I .input_power_up = "low";
defparam \RSource2[8]~I .input_register_mode = "none";
defparam \RSource2[8]~I .input_sync_reset = "none";
defparam \RSource2[8]~I .oe_async_reset = "none";
defparam \RSource2[8]~I .oe_power_up = "low";
defparam \RSource2[8]~I .oe_register_mode = "none";
defparam \RSource2[8]~I .oe_sync_reset = "none";
defparam \RSource2[8]~I .operation_mode = "output";
defparam \RSource2[8]~I .output_async_reset = "none";
defparam \RSource2[8]~I .output_power_up = "low";
defparam \RSource2[8]~I .output_register_mode = "none";
defparam \RSource2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[7]~I (
	.datain(\inst4|g2:0:zbf2|F[7]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[7]));
// synopsys translate_off
defparam \RSource2[7]~I .input_async_reset = "none";
defparam \RSource2[7]~I .input_power_up = "low";
defparam \RSource2[7]~I .input_register_mode = "none";
defparam \RSource2[7]~I .input_sync_reset = "none";
defparam \RSource2[7]~I .oe_async_reset = "none";
defparam \RSource2[7]~I .oe_power_up = "low";
defparam \RSource2[7]~I .oe_register_mode = "none";
defparam \RSource2[7]~I .oe_sync_reset = "none";
defparam \RSource2[7]~I .operation_mode = "output";
defparam \RSource2[7]~I .output_async_reset = "none";
defparam \RSource2[7]~I .output_power_up = "low";
defparam \RSource2[7]~I .output_register_mode = "none";
defparam \RSource2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[6]~I (
	.datain(\inst4|g2:0:zbf2|F[6]~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[6]));
// synopsys translate_off
defparam \RSource2[6]~I .input_async_reset = "none";
defparam \RSource2[6]~I .input_power_up = "low";
defparam \RSource2[6]~I .input_register_mode = "none";
defparam \RSource2[6]~I .input_sync_reset = "none";
defparam \RSource2[6]~I .oe_async_reset = "none";
defparam \RSource2[6]~I .oe_power_up = "low";
defparam \RSource2[6]~I .oe_register_mode = "none";
defparam \RSource2[6]~I .oe_sync_reset = "none";
defparam \RSource2[6]~I .operation_mode = "output";
defparam \RSource2[6]~I .output_async_reset = "none";
defparam \RSource2[6]~I .output_power_up = "low";
defparam \RSource2[6]~I .output_register_mode = "none";
defparam \RSource2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[5]~I (
	.datain(\inst4|g2:0:zbf2|F[5]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[5]));
// synopsys translate_off
defparam \RSource2[5]~I .input_async_reset = "none";
defparam \RSource2[5]~I .input_power_up = "low";
defparam \RSource2[5]~I .input_register_mode = "none";
defparam \RSource2[5]~I .input_sync_reset = "none";
defparam \RSource2[5]~I .oe_async_reset = "none";
defparam \RSource2[5]~I .oe_power_up = "low";
defparam \RSource2[5]~I .oe_register_mode = "none";
defparam \RSource2[5]~I .oe_sync_reset = "none";
defparam \RSource2[5]~I .operation_mode = "output";
defparam \RSource2[5]~I .output_async_reset = "none";
defparam \RSource2[5]~I .output_power_up = "low";
defparam \RSource2[5]~I .output_register_mode = "none";
defparam \RSource2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[4]~I (
	.datain(\inst4|g2:0:zbf2|F[4]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[4]));
// synopsys translate_off
defparam \RSource2[4]~I .input_async_reset = "none";
defparam \RSource2[4]~I .input_power_up = "low";
defparam \RSource2[4]~I .input_register_mode = "none";
defparam \RSource2[4]~I .input_sync_reset = "none";
defparam \RSource2[4]~I .oe_async_reset = "none";
defparam \RSource2[4]~I .oe_power_up = "low";
defparam \RSource2[4]~I .oe_register_mode = "none";
defparam \RSource2[4]~I .oe_sync_reset = "none";
defparam \RSource2[4]~I .operation_mode = "output";
defparam \RSource2[4]~I .output_async_reset = "none";
defparam \RSource2[4]~I .output_power_up = "low";
defparam \RSource2[4]~I .output_register_mode = "none";
defparam \RSource2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[3]~I (
	.datain(\inst4|g2:0:zbf2|F[3]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[3]));
// synopsys translate_off
defparam \RSource2[3]~I .input_async_reset = "none";
defparam \RSource2[3]~I .input_power_up = "low";
defparam \RSource2[3]~I .input_register_mode = "none";
defparam \RSource2[3]~I .input_sync_reset = "none";
defparam \RSource2[3]~I .oe_async_reset = "none";
defparam \RSource2[3]~I .oe_power_up = "low";
defparam \RSource2[3]~I .oe_register_mode = "none";
defparam \RSource2[3]~I .oe_sync_reset = "none";
defparam \RSource2[3]~I .operation_mode = "output";
defparam \RSource2[3]~I .output_async_reset = "none";
defparam \RSource2[3]~I .output_power_up = "low";
defparam \RSource2[3]~I .output_register_mode = "none";
defparam \RSource2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[2]~I (
	.datain(\inst4|g2:0:zbf2|F[2]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[2]));
// synopsys translate_off
defparam \RSource2[2]~I .input_async_reset = "none";
defparam \RSource2[2]~I .input_power_up = "low";
defparam \RSource2[2]~I .input_register_mode = "none";
defparam \RSource2[2]~I .input_sync_reset = "none";
defparam \RSource2[2]~I .oe_async_reset = "none";
defparam \RSource2[2]~I .oe_power_up = "low";
defparam \RSource2[2]~I .oe_register_mode = "none";
defparam \RSource2[2]~I .oe_sync_reset = "none";
defparam \RSource2[2]~I .operation_mode = "output";
defparam \RSource2[2]~I .output_async_reset = "none";
defparam \RSource2[2]~I .output_power_up = "low";
defparam \RSource2[2]~I .output_register_mode = "none";
defparam \RSource2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[1]~I (
	.datain(\inst4|g2:0:zbf2|F[1]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[1]));
// synopsys translate_off
defparam \RSource2[1]~I .input_async_reset = "none";
defparam \RSource2[1]~I .input_power_up = "low";
defparam \RSource2[1]~I .input_register_mode = "none";
defparam \RSource2[1]~I .input_sync_reset = "none";
defparam \RSource2[1]~I .oe_async_reset = "none";
defparam \RSource2[1]~I .oe_power_up = "low";
defparam \RSource2[1]~I .oe_register_mode = "none";
defparam \RSource2[1]~I .oe_sync_reset = "none";
defparam \RSource2[1]~I .operation_mode = "output";
defparam \RSource2[1]~I .output_async_reset = "none";
defparam \RSource2[1]~I .output_power_up = "low";
defparam \RSource2[1]~I .output_register_mode = "none";
defparam \RSource2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RSource2[0]~I (
	.datain(\inst4|g2:0:zbf2|F[0]~192_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RSource2[0]));
// synopsys translate_off
defparam \RSource2[0]~I .input_async_reset = "none";
defparam \RSource2[0]~I .input_power_up = "low";
defparam \RSource2[0]~I .input_register_mode = "none";
defparam \RSource2[0]~I .input_sync_reset = "none";
defparam \RSource2[0]~I .oe_async_reset = "none";
defparam \RSource2[0]~I .oe_power_up = "low";
defparam \RSource2[0]~I .oe_register_mode = "none";
defparam \RSource2[0]~I .oe_sync_reset = "none";
defparam \RSource2[0]~I .operation_mode = "output";
defparam \RSource2[0]~I .output_async_reset = "none";
defparam \RSource2[0]~I .output_power_up = "low";
defparam \RSource2[0]~I .output_register_mode = "none";
defparam \RSource2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Pc_Ld~I (
	.datain(\inst9~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Pc_Ld));
// synopsys translate_off
defparam \Pc_Ld~I .input_async_reset = "none";
defparam \Pc_Ld~I .input_power_up = "low";
defparam \Pc_Ld~I .input_register_mode = "none";
defparam \Pc_Ld~I .input_sync_reset = "none";
defparam \Pc_Ld~I .oe_async_reset = "none";
defparam \Pc_Ld~I .oe_power_up = "low";
defparam \Pc_Ld~I .oe_register_mode = "none";
defparam \Pc_Ld~I .oe_sync_reset = "none";
defparam \Pc_Ld~I .operation_mode = "output";
defparam \Pc_Ld~I .output_async_reset = "none";
defparam \Pc_Ld~I .output_power_up = "low";
defparam \Pc_Ld~I .output_register_mode = "none";
defparam \Pc_Ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Ld_En~I (
	.datain(\UC|PC_Ld_En~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Ld_En));
// synopsys translate_off
defparam \PC_Ld_En~I .input_async_reset = "none";
defparam \PC_Ld_En~I .input_power_up = "low";
defparam \PC_Ld_En~I .input_register_mode = "none";
defparam \PC_Ld_En~I .input_sync_reset = "none";
defparam \PC_Ld_En~I .oe_async_reset = "none";
defparam \PC_Ld_En~I .oe_power_up = "low";
defparam \PC_Ld_En~I .oe_register_mode = "none";
defparam \PC_Ld_En~I .oe_sync_reset = "none";
defparam \PC_Ld_En~I .operation_mode = "output";
defparam \PC_Ld_En~I .output_async_reset = "none";
defparam \PC_Ld_En~I .output_power_up = "low";
defparam \PC_Ld_En~I .output_register_mode = "none";
defparam \PC_Ld_En~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[31]~I (
	.datain(\IR|dataout [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[31]));
// synopsys translate_off
defparam \instruction[31]~I .input_async_reset = "none";
defparam \instruction[31]~I .input_power_up = "low";
defparam \instruction[31]~I .input_register_mode = "none";
defparam \instruction[31]~I .input_sync_reset = "none";
defparam \instruction[31]~I .oe_async_reset = "none";
defparam \instruction[31]~I .oe_power_up = "low";
defparam \instruction[31]~I .oe_register_mode = "none";
defparam \instruction[31]~I .oe_sync_reset = "none";
defparam \instruction[31]~I .operation_mode = "output";
defparam \instruction[31]~I .output_async_reset = "none";
defparam \instruction[31]~I .output_power_up = "low";
defparam \instruction[31]~I .output_register_mode = "none";
defparam \instruction[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[30]~I (
	.datain(\IR|dataout [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[30]));
// synopsys translate_off
defparam \instruction[30]~I .input_async_reset = "none";
defparam \instruction[30]~I .input_power_up = "low";
defparam \instruction[30]~I .input_register_mode = "none";
defparam \instruction[30]~I .input_sync_reset = "none";
defparam \instruction[30]~I .oe_async_reset = "none";
defparam \instruction[30]~I .oe_power_up = "low";
defparam \instruction[30]~I .oe_register_mode = "none";
defparam \instruction[30]~I .oe_sync_reset = "none";
defparam \instruction[30]~I .operation_mode = "output";
defparam \instruction[30]~I .output_async_reset = "none";
defparam \instruction[30]~I .output_power_up = "low";
defparam \instruction[30]~I .output_register_mode = "none";
defparam \instruction[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[29]~I (
	.datain(\IR|dataout [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[29]));
// synopsys translate_off
defparam \instruction[29]~I .input_async_reset = "none";
defparam \instruction[29]~I .input_power_up = "low";
defparam \instruction[29]~I .input_register_mode = "none";
defparam \instruction[29]~I .input_sync_reset = "none";
defparam \instruction[29]~I .oe_async_reset = "none";
defparam \instruction[29]~I .oe_power_up = "low";
defparam \instruction[29]~I .oe_register_mode = "none";
defparam \instruction[29]~I .oe_sync_reset = "none";
defparam \instruction[29]~I .operation_mode = "output";
defparam \instruction[29]~I .output_async_reset = "none";
defparam \instruction[29]~I .output_power_up = "low";
defparam \instruction[29]~I .output_register_mode = "none";
defparam \instruction[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[28]~I (
	.datain(\IR|dataout [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[28]));
// synopsys translate_off
defparam \instruction[28]~I .input_async_reset = "none";
defparam \instruction[28]~I .input_power_up = "low";
defparam \instruction[28]~I .input_register_mode = "none";
defparam \instruction[28]~I .input_sync_reset = "none";
defparam \instruction[28]~I .oe_async_reset = "none";
defparam \instruction[28]~I .oe_power_up = "low";
defparam \instruction[28]~I .oe_register_mode = "none";
defparam \instruction[28]~I .oe_sync_reset = "none";
defparam \instruction[28]~I .operation_mode = "output";
defparam \instruction[28]~I .output_async_reset = "none";
defparam \instruction[28]~I .output_power_up = "low";
defparam \instruction[28]~I .output_register_mode = "none";
defparam \instruction[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[27]));
// synopsys translate_off
defparam \instruction[27]~I .input_async_reset = "none";
defparam \instruction[27]~I .input_power_up = "low";
defparam \instruction[27]~I .input_register_mode = "none";
defparam \instruction[27]~I .input_sync_reset = "none";
defparam \instruction[27]~I .oe_async_reset = "none";
defparam \instruction[27]~I .oe_power_up = "low";
defparam \instruction[27]~I .oe_register_mode = "none";
defparam \instruction[27]~I .oe_sync_reset = "none";
defparam \instruction[27]~I .operation_mode = "output";
defparam \instruction[27]~I .output_async_reset = "none";
defparam \instruction[27]~I .output_power_up = "low";
defparam \instruction[27]~I .output_register_mode = "none";
defparam \instruction[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[26]~I (
	.datain(\IR|dataout [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[26]));
// synopsys translate_off
defparam \instruction[26]~I .input_async_reset = "none";
defparam \instruction[26]~I .input_power_up = "low";
defparam \instruction[26]~I .input_register_mode = "none";
defparam \instruction[26]~I .input_sync_reset = "none";
defparam \instruction[26]~I .oe_async_reset = "none";
defparam \instruction[26]~I .oe_power_up = "low";
defparam \instruction[26]~I .oe_register_mode = "none";
defparam \instruction[26]~I .oe_sync_reset = "none";
defparam \instruction[26]~I .operation_mode = "output";
defparam \instruction[26]~I .output_async_reset = "none";
defparam \instruction[26]~I .output_power_up = "low";
defparam \instruction[26]~I .output_register_mode = "none";
defparam \instruction[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[25]));
// synopsys translate_off
defparam \instruction[25]~I .input_async_reset = "none";
defparam \instruction[25]~I .input_power_up = "low";
defparam \instruction[25]~I .input_register_mode = "none";
defparam \instruction[25]~I .input_sync_reset = "none";
defparam \instruction[25]~I .oe_async_reset = "none";
defparam \instruction[25]~I .oe_power_up = "low";
defparam \instruction[25]~I .oe_register_mode = "none";
defparam \instruction[25]~I .oe_sync_reset = "none";
defparam \instruction[25]~I .operation_mode = "output";
defparam \instruction[25]~I .output_async_reset = "none";
defparam \instruction[25]~I .output_power_up = "low";
defparam \instruction[25]~I .output_register_mode = "none";
defparam \instruction[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[24]~I (
	.datain(\IR|dataout [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[24]));
// synopsys translate_off
defparam \instruction[24]~I .input_async_reset = "none";
defparam \instruction[24]~I .input_power_up = "low";
defparam \instruction[24]~I .input_register_mode = "none";
defparam \instruction[24]~I .input_sync_reset = "none";
defparam \instruction[24]~I .oe_async_reset = "none";
defparam \instruction[24]~I .oe_power_up = "low";
defparam \instruction[24]~I .oe_register_mode = "none";
defparam \instruction[24]~I .oe_sync_reset = "none";
defparam \instruction[24]~I .operation_mode = "output";
defparam \instruction[24]~I .output_async_reset = "none";
defparam \instruction[24]~I .output_power_up = "low";
defparam \instruction[24]~I .output_register_mode = "none";
defparam \instruction[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[23]~I (
	.datain(\IR|dataout [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[23]));
// synopsys translate_off
defparam \instruction[23]~I .input_async_reset = "none";
defparam \instruction[23]~I .input_power_up = "low";
defparam \instruction[23]~I .input_register_mode = "none";
defparam \instruction[23]~I .input_sync_reset = "none";
defparam \instruction[23]~I .oe_async_reset = "none";
defparam \instruction[23]~I .oe_power_up = "low";
defparam \instruction[23]~I .oe_register_mode = "none";
defparam \instruction[23]~I .oe_sync_reset = "none";
defparam \instruction[23]~I .operation_mode = "output";
defparam \instruction[23]~I .output_async_reset = "none";
defparam \instruction[23]~I .output_power_up = "low";
defparam \instruction[23]~I .output_register_mode = "none";
defparam \instruction[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[22]~I (
	.datain(\IR|dataout [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[22]));
// synopsys translate_off
defparam \instruction[22]~I .input_async_reset = "none";
defparam \instruction[22]~I .input_power_up = "low";
defparam \instruction[22]~I .input_register_mode = "none";
defparam \instruction[22]~I .input_sync_reset = "none";
defparam \instruction[22]~I .oe_async_reset = "none";
defparam \instruction[22]~I .oe_power_up = "low";
defparam \instruction[22]~I .oe_register_mode = "none";
defparam \instruction[22]~I .oe_sync_reset = "none";
defparam \instruction[22]~I .operation_mode = "output";
defparam \instruction[22]~I .output_async_reset = "none";
defparam \instruction[22]~I .output_power_up = "low";
defparam \instruction[22]~I .output_register_mode = "none";
defparam \instruction[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[21]~I (
	.datain(\IR|dataout [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[21]));
// synopsys translate_off
defparam \instruction[21]~I .input_async_reset = "none";
defparam \instruction[21]~I .input_power_up = "low";
defparam \instruction[21]~I .input_register_mode = "none";
defparam \instruction[21]~I .input_sync_reset = "none";
defparam \instruction[21]~I .oe_async_reset = "none";
defparam \instruction[21]~I .oe_power_up = "low";
defparam \instruction[21]~I .oe_register_mode = "none";
defparam \instruction[21]~I .oe_sync_reset = "none";
defparam \instruction[21]~I .operation_mode = "output";
defparam \instruction[21]~I .output_async_reset = "none";
defparam \instruction[21]~I .output_power_up = "low";
defparam \instruction[21]~I .output_register_mode = "none";
defparam \instruction[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[20]));
// synopsys translate_off
defparam \instruction[20]~I .input_async_reset = "none";
defparam \instruction[20]~I .input_power_up = "low";
defparam \instruction[20]~I .input_register_mode = "none";
defparam \instruction[20]~I .input_sync_reset = "none";
defparam \instruction[20]~I .oe_async_reset = "none";
defparam \instruction[20]~I .oe_power_up = "low";
defparam \instruction[20]~I .oe_register_mode = "none";
defparam \instruction[20]~I .oe_sync_reset = "none";
defparam \instruction[20]~I .operation_mode = "output";
defparam \instruction[20]~I .output_async_reset = "none";
defparam \instruction[20]~I .output_power_up = "low";
defparam \instruction[20]~I .output_register_mode = "none";
defparam \instruction[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[19]~I (
	.datain(\IR|dataout [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[19]));
// synopsys translate_off
defparam \instruction[19]~I .input_async_reset = "none";
defparam \instruction[19]~I .input_power_up = "low";
defparam \instruction[19]~I .input_register_mode = "none";
defparam \instruction[19]~I .input_sync_reset = "none";
defparam \instruction[19]~I .oe_async_reset = "none";
defparam \instruction[19]~I .oe_power_up = "low";
defparam \instruction[19]~I .oe_register_mode = "none";
defparam \instruction[19]~I .oe_sync_reset = "none";
defparam \instruction[19]~I .operation_mode = "output";
defparam \instruction[19]~I .output_async_reset = "none";
defparam \instruction[19]~I .output_power_up = "low";
defparam \instruction[19]~I .output_register_mode = "none";
defparam \instruction[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[18]));
// synopsys translate_off
defparam \instruction[18]~I .input_async_reset = "none";
defparam \instruction[18]~I .input_power_up = "low";
defparam \instruction[18]~I .input_register_mode = "none";
defparam \instruction[18]~I .input_sync_reset = "none";
defparam \instruction[18]~I .oe_async_reset = "none";
defparam \instruction[18]~I .oe_power_up = "low";
defparam \instruction[18]~I .oe_register_mode = "none";
defparam \instruction[18]~I .oe_sync_reset = "none";
defparam \instruction[18]~I .operation_mode = "output";
defparam \instruction[18]~I .output_async_reset = "none";
defparam \instruction[18]~I .output_power_up = "low";
defparam \instruction[18]~I .output_register_mode = "none";
defparam \instruction[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[17]~I (
	.datain(\IR|dataout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[17]));
// synopsys translate_off
defparam \instruction[17]~I .input_async_reset = "none";
defparam \instruction[17]~I .input_power_up = "low";
defparam \instruction[17]~I .input_register_mode = "none";
defparam \instruction[17]~I .input_sync_reset = "none";
defparam \instruction[17]~I .oe_async_reset = "none";
defparam \instruction[17]~I .oe_power_up = "low";
defparam \instruction[17]~I .oe_register_mode = "none";
defparam \instruction[17]~I .oe_sync_reset = "none";
defparam \instruction[17]~I .operation_mode = "output";
defparam \instruction[17]~I .output_async_reset = "none";
defparam \instruction[17]~I .output_power_up = "low";
defparam \instruction[17]~I .output_register_mode = "none";
defparam \instruction[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[16]~I (
	.datain(\IR|dataout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[16]));
// synopsys translate_off
defparam \instruction[16]~I .input_async_reset = "none";
defparam \instruction[16]~I .input_power_up = "low";
defparam \instruction[16]~I .input_register_mode = "none";
defparam \instruction[16]~I .input_sync_reset = "none";
defparam \instruction[16]~I .oe_async_reset = "none";
defparam \instruction[16]~I .oe_power_up = "low";
defparam \instruction[16]~I .oe_register_mode = "none";
defparam \instruction[16]~I .oe_sync_reset = "none";
defparam \instruction[16]~I .operation_mode = "output";
defparam \instruction[16]~I .output_async_reset = "none";
defparam \instruction[16]~I .output_power_up = "low";
defparam \instruction[16]~I .output_register_mode = "none";
defparam \instruction[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[15]));
// synopsys translate_off
defparam \instruction[15]~I .input_async_reset = "none";
defparam \instruction[15]~I .input_power_up = "low";
defparam \instruction[15]~I .input_register_mode = "none";
defparam \instruction[15]~I .input_sync_reset = "none";
defparam \instruction[15]~I .oe_async_reset = "none";
defparam \instruction[15]~I .oe_power_up = "low";
defparam \instruction[15]~I .oe_register_mode = "none";
defparam \instruction[15]~I .oe_sync_reset = "none";
defparam \instruction[15]~I .operation_mode = "output";
defparam \instruction[15]~I .output_async_reset = "none";
defparam \instruction[15]~I .output_power_up = "low";
defparam \instruction[15]~I .output_register_mode = "none";
defparam \instruction[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[14]));
// synopsys translate_off
defparam \instruction[14]~I .input_async_reset = "none";
defparam \instruction[14]~I .input_power_up = "low";
defparam \instruction[14]~I .input_register_mode = "none";
defparam \instruction[14]~I .input_sync_reset = "none";
defparam \instruction[14]~I .oe_async_reset = "none";
defparam \instruction[14]~I .oe_power_up = "low";
defparam \instruction[14]~I .oe_register_mode = "none";
defparam \instruction[14]~I .oe_sync_reset = "none";
defparam \instruction[14]~I .operation_mode = "output";
defparam \instruction[14]~I .output_async_reset = "none";
defparam \instruction[14]~I .output_power_up = "low";
defparam \instruction[14]~I .output_register_mode = "none";
defparam \instruction[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[13]~I (
	.datain(\IR|dataout [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[13]));
// synopsys translate_off
defparam \instruction[13]~I .input_async_reset = "none";
defparam \instruction[13]~I .input_power_up = "low";
defparam \instruction[13]~I .input_register_mode = "none";
defparam \instruction[13]~I .input_sync_reset = "none";
defparam \instruction[13]~I .oe_async_reset = "none";
defparam \instruction[13]~I .oe_power_up = "low";
defparam \instruction[13]~I .oe_register_mode = "none";
defparam \instruction[13]~I .oe_sync_reset = "none";
defparam \instruction[13]~I .operation_mode = "output";
defparam \instruction[13]~I .output_async_reset = "none";
defparam \instruction[13]~I .output_power_up = "low";
defparam \instruction[13]~I .output_register_mode = "none";
defparam \instruction[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[12]~I (
	.datain(\IR|dataout [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[12]));
// synopsys translate_off
defparam \instruction[12]~I .input_async_reset = "none";
defparam \instruction[12]~I .input_power_up = "low";
defparam \instruction[12]~I .input_register_mode = "none";
defparam \instruction[12]~I .input_sync_reset = "none";
defparam \instruction[12]~I .oe_async_reset = "none";
defparam \instruction[12]~I .oe_power_up = "low";
defparam \instruction[12]~I .oe_register_mode = "none";
defparam \instruction[12]~I .oe_sync_reset = "none";
defparam \instruction[12]~I .operation_mode = "output";
defparam \instruction[12]~I .output_async_reset = "none";
defparam \instruction[12]~I .output_power_up = "low";
defparam \instruction[12]~I .output_register_mode = "none";
defparam \instruction[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[11]~I (
	.datain(\IR|dataout [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[11]));
// synopsys translate_off
defparam \instruction[11]~I .input_async_reset = "none";
defparam \instruction[11]~I .input_power_up = "low";
defparam \instruction[11]~I .input_register_mode = "none";
defparam \instruction[11]~I .input_sync_reset = "none";
defparam \instruction[11]~I .oe_async_reset = "none";
defparam \instruction[11]~I .oe_power_up = "low";
defparam \instruction[11]~I .oe_register_mode = "none";
defparam \instruction[11]~I .oe_sync_reset = "none";
defparam \instruction[11]~I .operation_mode = "output";
defparam \instruction[11]~I .output_async_reset = "none";
defparam \instruction[11]~I .output_power_up = "low";
defparam \instruction[11]~I .output_register_mode = "none";
defparam \instruction[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[10]));
// synopsys translate_off
defparam \instruction[10]~I .input_async_reset = "none";
defparam \instruction[10]~I .input_power_up = "low";
defparam \instruction[10]~I .input_register_mode = "none";
defparam \instruction[10]~I .input_sync_reset = "none";
defparam \instruction[10]~I .oe_async_reset = "none";
defparam \instruction[10]~I .oe_power_up = "low";
defparam \instruction[10]~I .oe_register_mode = "none";
defparam \instruction[10]~I .oe_sync_reset = "none";
defparam \instruction[10]~I .operation_mode = "output";
defparam \instruction[10]~I .output_async_reset = "none";
defparam \instruction[10]~I .output_power_up = "low";
defparam \instruction[10]~I .output_register_mode = "none";
defparam \instruction[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[9]));
// synopsys translate_off
defparam \instruction[9]~I .input_async_reset = "none";
defparam \instruction[9]~I .input_power_up = "low";
defparam \instruction[9]~I .input_register_mode = "none";
defparam \instruction[9]~I .input_sync_reset = "none";
defparam \instruction[9]~I .oe_async_reset = "none";
defparam \instruction[9]~I .oe_power_up = "low";
defparam \instruction[9]~I .oe_register_mode = "none";
defparam \instruction[9]~I .oe_sync_reset = "none";
defparam \instruction[9]~I .operation_mode = "output";
defparam \instruction[9]~I .output_async_reset = "none";
defparam \instruction[9]~I .output_power_up = "low";
defparam \instruction[9]~I .output_register_mode = "none";
defparam \instruction[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[8]));
// synopsys translate_off
defparam \instruction[8]~I .input_async_reset = "none";
defparam \instruction[8]~I .input_power_up = "low";
defparam \instruction[8]~I .input_register_mode = "none";
defparam \instruction[8]~I .input_sync_reset = "none";
defparam \instruction[8]~I .oe_async_reset = "none";
defparam \instruction[8]~I .oe_power_up = "low";
defparam \instruction[8]~I .oe_register_mode = "none";
defparam \instruction[8]~I .oe_sync_reset = "none";
defparam \instruction[8]~I .operation_mode = "output";
defparam \instruction[8]~I .output_async_reset = "none";
defparam \instruction[8]~I .output_power_up = "low";
defparam \instruction[8]~I .output_register_mode = "none";
defparam \instruction[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[7]));
// synopsys translate_off
defparam \instruction[7]~I .input_async_reset = "none";
defparam \instruction[7]~I .input_power_up = "low";
defparam \instruction[7]~I .input_register_mode = "none";
defparam \instruction[7]~I .input_sync_reset = "none";
defparam \instruction[7]~I .oe_async_reset = "none";
defparam \instruction[7]~I .oe_power_up = "low";
defparam \instruction[7]~I .oe_register_mode = "none";
defparam \instruction[7]~I .oe_sync_reset = "none";
defparam \instruction[7]~I .operation_mode = "output";
defparam \instruction[7]~I .output_async_reset = "none";
defparam \instruction[7]~I .output_power_up = "low";
defparam \instruction[7]~I .output_register_mode = "none";
defparam \instruction[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[6]));
// synopsys translate_off
defparam \instruction[6]~I .input_async_reset = "none";
defparam \instruction[6]~I .input_power_up = "low";
defparam \instruction[6]~I .input_register_mode = "none";
defparam \instruction[6]~I .input_sync_reset = "none";
defparam \instruction[6]~I .oe_async_reset = "none";
defparam \instruction[6]~I .oe_power_up = "low";
defparam \instruction[6]~I .oe_register_mode = "none";
defparam \instruction[6]~I .oe_sync_reset = "none";
defparam \instruction[6]~I .operation_mode = "output";
defparam \instruction[6]~I .output_async_reset = "none";
defparam \instruction[6]~I .output_power_up = "low";
defparam \instruction[6]~I .output_register_mode = "none";
defparam \instruction[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[5]));
// synopsys translate_off
defparam \instruction[5]~I .input_async_reset = "none";
defparam \instruction[5]~I .input_power_up = "low";
defparam \instruction[5]~I .input_register_mode = "none";
defparam \instruction[5]~I .input_sync_reset = "none";
defparam \instruction[5]~I .oe_async_reset = "none";
defparam \instruction[5]~I .oe_power_up = "low";
defparam \instruction[5]~I .oe_register_mode = "none";
defparam \instruction[5]~I .oe_sync_reset = "none";
defparam \instruction[5]~I .operation_mode = "output";
defparam \instruction[5]~I .output_async_reset = "none";
defparam \instruction[5]~I .output_power_up = "low";
defparam \instruction[5]~I .output_register_mode = "none";
defparam \instruction[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[4]));
// synopsys translate_off
defparam \instruction[4]~I .input_async_reset = "none";
defparam \instruction[4]~I .input_power_up = "low";
defparam \instruction[4]~I .input_register_mode = "none";
defparam \instruction[4]~I .input_sync_reset = "none";
defparam \instruction[4]~I .oe_async_reset = "none";
defparam \instruction[4]~I .oe_power_up = "low";
defparam \instruction[4]~I .oe_register_mode = "none";
defparam \instruction[4]~I .oe_sync_reset = "none";
defparam \instruction[4]~I .operation_mode = "output";
defparam \instruction[4]~I .output_async_reset = "none";
defparam \instruction[4]~I .output_power_up = "low";
defparam \instruction[4]~I .output_register_mode = "none";
defparam \instruction[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[3]~I (
	.datain(\IR|dataout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[3]));
// synopsys translate_off
defparam \instruction[3]~I .input_async_reset = "none";
defparam \instruction[3]~I .input_power_up = "low";
defparam \instruction[3]~I .input_register_mode = "none";
defparam \instruction[3]~I .input_sync_reset = "none";
defparam \instruction[3]~I .oe_async_reset = "none";
defparam \instruction[3]~I .oe_power_up = "low";
defparam \instruction[3]~I .oe_register_mode = "none";
defparam \instruction[3]~I .oe_sync_reset = "none";
defparam \instruction[3]~I .operation_mode = "output";
defparam \instruction[3]~I .output_async_reset = "none";
defparam \instruction[3]~I .output_power_up = "low";
defparam \instruction[3]~I .output_register_mode = "none";
defparam \instruction[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[2]~I (
	.datain(\IR|dataout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[2]));
// synopsys translate_off
defparam \instruction[2]~I .input_async_reset = "none";
defparam \instruction[2]~I .input_power_up = "low";
defparam \instruction[2]~I .input_register_mode = "none";
defparam \instruction[2]~I .input_sync_reset = "none";
defparam \instruction[2]~I .oe_async_reset = "none";
defparam \instruction[2]~I .oe_power_up = "low";
defparam \instruction[2]~I .oe_register_mode = "none";
defparam \instruction[2]~I .oe_sync_reset = "none";
defparam \instruction[2]~I .operation_mode = "output";
defparam \instruction[2]~I .output_async_reset = "none";
defparam \instruction[2]~I .output_power_up = "low";
defparam \instruction[2]~I .output_register_mode = "none";
defparam \instruction[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[1]~I (
	.datain(\IR|dataout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[1]));
// synopsys translate_off
defparam \instruction[1]~I .input_async_reset = "none";
defparam \instruction[1]~I .input_power_up = "low";
defparam \instruction[1]~I .input_register_mode = "none";
defparam \instruction[1]~I .input_sync_reset = "none";
defparam \instruction[1]~I .oe_async_reset = "none";
defparam \instruction[1]~I .oe_power_up = "low";
defparam \instruction[1]~I .oe_register_mode = "none";
defparam \instruction[1]~I .oe_sync_reset = "none";
defparam \instruction[1]~I .operation_mode = "output";
defparam \instruction[1]~I .output_async_reset = "none";
defparam \instruction[1]~I .output_power_up = "low";
defparam \instruction[1]~I .output_register_mode = "none";
defparam \instruction[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction[0]~I (
	.datain(\IR|dataout [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction[0]));
// synopsys translate_off
defparam \instruction[0]~I .input_async_reset = "none";
defparam \instruction[0]~I .input_power_up = "low";
defparam \instruction[0]~I .input_register_mode = "none";
defparam \instruction[0]~I .input_sync_reset = "none";
defparam \instruction[0]~I .oe_async_reset = "none";
defparam \instruction[0]~I .oe_power_up = "low";
defparam \instruction[0]~I .oe_register_mode = "none";
defparam \instruction[0]~I .oe_sync_reset = "none";
defparam \instruction[0]~I .operation_mode = "output";
defparam \instruction[0]~I .output_async_reset = "none";
defparam \instruction[0]~I .output_power_up = "low";
defparam \instruction[0]~I .output_register_mode = "none";
defparam \instruction[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_Ld~I (
	.datain(\UC|IR_Ld~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_Ld));
// synopsys translate_off
defparam \IR_Ld~I .input_async_reset = "none";
defparam \IR_Ld~I .input_power_up = "low";
defparam \IR_Ld~I .input_register_mode = "none";
defparam \IR_Ld~I .input_sync_reset = "none";
defparam \IR_Ld~I .oe_async_reset = "none";
defparam \IR_Ld~I .oe_power_up = "low";
defparam \IR_Ld~I .oe_register_mode = "none";
defparam \IR_Ld~I .oe_sync_reset = "none";
defparam \IR_Ld~I .operation_mode = "output";
defparam \IR_Ld~I .output_async_reset = "none";
defparam \IR_Ld~I .output_power_up = "low";
defparam \IR_Ld~I .output_register_mode = "none";
defparam \IR_Ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Pc_Inc~I (
	.datain(\UC|IR_Ld~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Pc_Inc));
// synopsys translate_off
defparam \Pc_Inc~I .input_async_reset = "none";
defparam \Pc_Inc~I .input_power_up = "low";
defparam \Pc_Inc~I .input_register_mode = "none";
defparam \Pc_Inc~I .input_sync_reset = "none";
defparam \Pc_Inc~I .oe_async_reset = "none";
defparam \Pc_Inc~I .oe_power_up = "low";
defparam \Pc_Inc~I .oe_register_mode = "none";
defparam \Pc_Inc~I .oe_sync_reset = "none";
defparam \Pc_Inc~I .operation_mode = "output";
defparam \Pc_Inc~I .output_async_reset = "none";
defparam \Pc_Inc~I .output_power_up = "low";
defparam \Pc_Inc~I .output_register_mode = "none";
defparam \Pc_Inc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stat_Wr~I (
	.datain(\UC|ALU_2_DBus~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stat_Wr));
// synopsys translate_off
defparam \Stat_Wr~I .input_async_reset = "none";
defparam \Stat_Wr~I .input_power_up = "low";
defparam \Stat_Wr~I .input_register_mode = "none";
defparam \Stat_Wr~I .input_sync_reset = "none";
defparam \Stat_Wr~I .oe_async_reset = "none";
defparam \Stat_Wr~I .oe_power_up = "low";
defparam \Stat_Wr~I .oe_register_mode = "none";
defparam \Stat_Wr~I .oe_sync_reset = "none";
defparam \Stat_Wr~I .operation_mode = "output";
defparam \Stat_Wr~I .output_async_reset = "none";
defparam \Stat_Wr~I .output_power_up = "low";
defparam \Stat_Wr~I .output_register_mode = "none";
defparam \Stat_Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg_Wr~I (
	.datain(\UC|Reg_Wr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_Wr));
// synopsys translate_off
defparam \Reg_Wr~I .input_async_reset = "none";
defparam \Reg_Wr~I .input_power_up = "low";
defparam \Reg_Wr~I .input_register_mode = "none";
defparam \Reg_Wr~I .input_sync_reset = "none";
defparam \Reg_Wr~I .oe_async_reset = "none";
defparam \Reg_Wr~I .oe_power_up = "low";
defparam \Reg_Wr~I .oe_register_mode = "none";
defparam \Reg_Wr~I .oe_sync_reset = "none";
defparam \Reg_Wr~I .operation_mode = "output";
defparam \Reg_Wr~I .output_async_reset = "none";
defparam \Reg_Wr~I .output_power_up = "low";
defparam \Reg_Wr~I .output_register_mode = "none";
defparam \Reg_Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_2_DBus~I (
	.datain(\UC|ALU_2_DBus~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_2_DBus));
// synopsys translate_off
defparam \ALU_2_DBus~I .input_async_reset = "none";
defparam \ALU_2_DBus~I .input_power_up = "low";
defparam \ALU_2_DBus~I .input_register_mode = "none";
defparam \ALU_2_DBus~I .input_sync_reset = "none";
defparam \ALU_2_DBus~I .oe_async_reset = "none";
defparam \ALU_2_DBus~I .oe_power_up = "low";
defparam \ALU_2_DBus~I .oe_register_mode = "none";
defparam \ALU_2_DBus~I .oe_sync_reset = "none";
defparam \ALU_2_DBus~I .operation_mode = "output";
defparam \ALU_2_DBus~I .output_async_reset = "none";
defparam \ALU_2_DBus~I .output_power_up = "low";
defparam \ALU_2_DBus~I .output_register_mode = "none";
defparam \ALU_2_DBus~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DM_Wr~I (
	.datain(\UC|DM_Wr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DM_Wr));
// synopsys translate_off
defparam \DM_Wr~I .input_async_reset = "none";
defparam \DM_Wr~I .input_power_up = "low";
defparam \DM_Wr~I .input_register_mode = "none";
defparam \DM_Wr~I .input_sync_reset = "none";
defparam \DM_Wr~I .oe_async_reset = "none";
defparam \DM_Wr~I .oe_power_up = "low";
defparam \DM_Wr~I .oe_register_mode = "none";
defparam \DM_Wr~I .oe_sync_reset = "none";
defparam \DM_Wr~I .operation_mode = "output";
defparam \DM_Wr~I .output_async_reset = "none";
defparam \DM_Wr~I .output_power_up = "low";
defparam \DM_Wr~I .output_register_mode = "none";
defparam \DM_Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DM_Rd~I (
	.datain(\UC|DM_Rd~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DM_Rd));
// synopsys translate_off
defparam \DM_Rd~I .input_async_reset = "none";
defparam \DM_Rd~I .input_power_up = "low";
defparam \DM_Rd~I .input_register_mode = "none";
defparam \DM_Rd~I .input_sync_reset = "none";
defparam \DM_Rd~I .oe_async_reset = "none";
defparam \DM_Rd~I .oe_power_up = "low";
defparam \DM_Rd~I .oe_register_mode = "none";
defparam \DM_Rd~I .oe_sync_reset = "none";
defparam \DM_Rd~I .operation_mode = "output";
defparam \DM_Rd~I .output_async_reset = "none";
defparam \DM_Rd~I .output_power_up = "low";
defparam \DM_Rd~I .output_register_mode = "none";
defparam \DM_Rd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DM_2_DBus~I (
	.datain(\UC|DM_Rd~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DM_2_DBus));
// synopsys translate_off
defparam \DM_2_DBus~I .input_async_reset = "none";
defparam \DM_2_DBus~I .input_power_up = "low";
defparam \DM_2_DBus~I .input_register_mode = "none";
defparam \DM_2_DBus~I .input_sync_reset = "none";
defparam \DM_2_DBus~I .oe_async_reset = "none";
defparam \DM_2_DBus~I .oe_power_up = "low";
defparam \DM_2_DBus~I .oe_register_mode = "none";
defparam \DM_2_DBus~I .oe_sync_reset = "none";
defparam \DM_2_DBus~I .operation_mode = "output";
defparam \DM_2_DBus~I .output_async_reset = "none";
defparam \DM_2_DBus~I .output_power_up = "low";
defparam \DM_2_DBus~I .output_register_mode = "none";
defparam \DM_2_DBus~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IO_2_Reg~I (
	.datain(\UC|IO_2_Reg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IO_2_Reg));
// synopsys translate_off
defparam \IO_2_Reg~I .input_async_reset = "none";
defparam \IO_2_Reg~I .input_power_up = "low";
defparam \IO_2_Reg~I .input_register_mode = "none";
defparam \IO_2_Reg~I .input_sync_reset = "none";
defparam \IO_2_Reg~I .oe_async_reset = "none";
defparam \IO_2_Reg~I .oe_power_up = "low";
defparam \IO_2_Reg~I .oe_register_mode = "none";
defparam \IO_2_Reg~I .oe_sync_reset = "none";
defparam \IO_2_Reg~I .operation_mode = "output";
defparam \IO_2_Reg~I .output_async_reset = "none";
defparam \IO_2_Reg~I .output_power_up = "low";
defparam \IO_2_Reg~I .output_register_mode = "none";
defparam \IO_2_Reg~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg_2_IO~I (
	.datain(\UC|Reg_2_IO~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_2_IO));
// synopsys translate_off
defparam \Reg_2_IO~I .input_async_reset = "none";
defparam \Reg_2_IO~I .input_power_up = "low";
defparam \Reg_2_IO~I .input_register_mode = "none";
defparam \Reg_2_IO~I .input_sync_reset = "none";
defparam \Reg_2_IO~I .oe_async_reset = "none";
defparam \Reg_2_IO~I .oe_power_up = "low";
defparam \Reg_2_IO~I .oe_register_mode = "none";
defparam \Reg_2_IO~I .oe_sync_reset = "none";
defparam \Reg_2_IO~I .operation_mode = "output";
defparam \Reg_2_IO~I .output_async_reset = "none";
defparam \Reg_2_IO~I .output_power_up = "low";
defparam \Reg_2_IO~I .output_register_mode = "none";
defparam \Reg_2_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[31]~I (
	.datain(\inst13|DATA_OUT [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[31]));
// synopsys translate_off
defparam \IM_address[31]~I .input_async_reset = "none";
defparam \IM_address[31]~I .input_power_up = "low";
defparam \IM_address[31]~I .input_register_mode = "none";
defparam \IM_address[31]~I .input_sync_reset = "none";
defparam \IM_address[31]~I .oe_async_reset = "none";
defparam \IM_address[31]~I .oe_power_up = "low";
defparam \IM_address[31]~I .oe_register_mode = "none";
defparam \IM_address[31]~I .oe_sync_reset = "none";
defparam \IM_address[31]~I .operation_mode = "output";
defparam \IM_address[31]~I .output_async_reset = "none";
defparam \IM_address[31]~I .output_power_up = "low";
defparam \IM_address[31]~I .output_register_mode = "none";
defparam \IM_address[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[30]~I (
	.datain(\inst13|DATA_OUT [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[30]));
// synopsys translate_off
defparam \IM_address[30]~I .input_async_reset = "none";
defparam \IM_address[30]~I .input_power_up = "low";
defparam \IM_address[30]~I .input_register_mode = "none";
defparam \IM_address[30]~I .input_sync_reset = "none";
defparam \IM_address[30]~I .oe_async_reset = "none";
defparam \IM_address[30]~I .oe_power_up = "low";
defparam \IM_address[30]~I .oe_register_mode = "none";
defparam \IM_address[30]~I .oe_sync_reset = "none";
defparam \IM_address[30]~I .operation_mode = "output";
defparam \IM_address[30]~I .output_async_reset = "none";
defparam \IM_address[30]~I .output_power_up = "low";
defparam \IM_address[30]~I .output_register_mode = "none";
defparam \IM_address[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[29]~I (
	.datain(\inst13|DATA_OUT [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[29]));
// synopsys translate_off
defparam \IM_address[29]~I .input_async_reset = "none";
defparam \IM_address[29]~I .input_power_up = "low";
defparam \IM_address[29]~I .input_register_mode = "none";
defparam \IM_address[29]~I .input_sync_reset = "none";
defparam \IM_address[29]~I .oe_async_reset = "none";
defparam \IM_address[29]~I .oe_power_up = "low";
defparam \IM_address[29]~I .oe_register_mode = "none";
defparam \IM_address[29]~I .oe_sync_reset = "none";
defparam \IM_address[29]~I .operation_mode = "output";
defparam \IM_address[29]~I .output_async_reset = "none";
defparam \IM_address[29]~I .output_power_up = "low";
defparam \IM_address[29]~I .output_register_mode = "none";
defparam \IM_address[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[28]~I (
	.datain(\inst13|DATA_OUT [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[28]));
// synopsys translate_off
defparam \IM_address[28]~I .input_async_reset = "none";
defparam \IM_address[28]~I .input_power_up = "low";
defparam \IM_address[28]~I .input_register_mode = "none";
defparam \IM_address[28]~I .input_sync_reset = "none";
defparam \IM_address[28]~I .oe_async_reset = "none";
defparam \IM_address[28]~I .oe_power_up = "low";
defparam \IM_address[28]~I .oe_register_mode = "none";
defparam \IM_address[28]~I .oe_sync_reset = "none";
defparam \IM_address[28]~I .operation_mode = "output";
defparam \IM_address[28]~I .output_async_reset = "none";
defparam \IM_address[28]~I .output_power_up = "low";
defparam \IM_address[28]~I .output_register_mode = "none";
defparam \IM_address[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[27]~I (
	.datain(\inst13|DATA_OUT [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[27]));
// synopsys translate_off
defparam \IM_address[27]~I .input_async_reset = "none";
defparam \IM_address[27]~I .input_power_up = "low";
defparam \IM_address[27]~I .input_register_mode = "none";
defparam \IM_address[27]~I .input_sync_reset = "none";
defparam \IM_address[27]~I .oe_async_reset = "none";
defparam \IM_address[27]~I .oe_power_up = "low";
defparam \IM_address[27]~I .oe_register_mode = "none";
defparam \IM_address[27]~I .oe_sync_reset = "none";
defparam \IM_address[27]~I .operation_mode = "output";
defparam \IM_address[27]~I .output_async_reset = "none";
defparam \IM_address[27]~I .output_power_up = "low";
defparam \IM_address[27]~I .output_register_mode = "none";
defparam \IM_address[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[26]~I (
	.datain(\inst13|DATA_OUT [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[26]));
// synopsys translate_off
defparam \IM_address[26]~I .input_async_reset = "none";
defparam \IM_address[26]~I .input_power_up = "low";
defparam \IM_address[26]~I .input_register_mode = "none";
defparam \IM_address[26]~I .input_sync_reset = "none";
defparam \IM_address[26]~I .oe_async_reset = "none";
defparam \IM_address[26]~I .oe_power_up = "low";
defparam \IM_address[26]~I .oe_register_mode = "none";
defparam \IM_address[26]~I .oe_sync_reset = "none";
defparam \IM_address[26]~I .operation_mode = "output";
defparam \IM_address[26]~I .output_async_reset = "none";
defparam \IM_address[26]~I .output_power_up = "low";
defparam \IM_address[26]~I .output_register_mode = "none";
defparam \IM_address[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[25]~I (
	.datain(\inst13|DATA_OUT [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[25]));
// synopsys translate_off
defparam \IM_address[25]~I .input_async_reset = "none";
defparam \IM_address[25]~I .input_power_up = "low";
defparam \IM_address[25]~I .input_register_mode = "none";
defparam \IM_address[25]~I .input_sync_reset = "none";
defparam \IM_address[25]~I .oe_async_reset = "none";
defparam \IM_address[25]~I .oe_power_up = "low";
defparam \IM_address[25]~I .oe_register_mode = "none";
defparam \IM_address[25]~I .oe_sync_reset = "none";
defparam \IM_address[25]~I .operation_mode = "output";
defparam \IM_address[25]~I .output_async_reset = "none";
defparam \IM_address[25]~I .output_power_up = "low";
defparam \IM_address[25]~I .output_register_mode = "none";
defparam \IM_address[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[24]~I (
	.datain(\inst13|DATA_OUT [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[24]));
// synopsys translate_off
defparam \IM_address[24]~I .input_async_reset = "none";
defparam \IM_address[24]~I .input_power_up = "low";
defparam \IM_address[24]~I .input_register_mode = "none";
defparam \IM_address[24]~I .input_sync_reset = "none";
defparam \IM_address[24]~I .oe_async_reset = "none";
defparam \IM_address[24]~I .oe_power_up = "low";
defparam \IM_address[24]~I .oe_register_mode = "none";
defparam \IM_address[24]~I .oe_sync_reset = "none";
defparam \IM_address[24]~I .operation_mode = "output";
defparam \IM_address[24]~I .output_async_reset = "none";
defparam \IM_address[24]~I .output_power_up = "low";
defparam \IM_address[24]~I .output_register_mode = "none";
defparam \IM_address[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[23]~I (
	.datain(\inst13|DATA_OUT [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[23]));
// synopsys translate_off
defparam \IM_address[23]~I .input_async_reset = "none";
defparam \IM_address[23]~I .input_power_up = "low";
defparam \IM_address[23]~I .input_register_mode = "none";
defparam \IM_address[23]~I .input_sync_reset = "none";
defparam \IM_address[23]~I .oe_async_reset = "none";
defparam \IM_address[23]~I .oe_power_up = "low";
defparam \IM_address[23]~I .oe_register_mode = "none";
defparam \IM_address[23]~I .oe_sync_reset = "none";
defparam \IM_address[23]~I .operation_mode = "output";
defparam \IM_address[23]~I .output_async_reset = "none";
defparam \IM_address[23]~I .output_power_up = "low";
defparam \IM_address[23]~I .output_register_mode = "none";
defparam \IM_address[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[22]~I (
	.datain(\inst13|DATA_OUT [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[22]));
// synopsys translate_off
defparam \IM_address[22]~I .input_async_reset = "none";
defparam \IM_address[22]~I .input_power_up = "low";
defparam \IM_address[22]~I .input_register_mode = "none";
defparam \IM_address[22]~I .input_sync_reset = "none";
defparam \IM_address[22]~I .oe_async_reset = "none";
defparam \IM_address[22]~I .oe_power_up = "low";
defparam \IM_address[22]~I .oe_register_mode = "none";
defparam \IM_address[22]~I .oe_sync_reset = "none";
defparam \IM_address[22]~I .operation_mode = "output";
defparam \IM_address[22]~I .output_async_reset = "none";
defparam \IM_address[22]~I .output_power_up = "low";
defparam \IM_address[22]~I .output_register_mode = "none";
defparam \IM_address[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[21]~I (
	.datain(\inst13|DATA_OUT [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[21]));
// synopsys translate_off
defparam \IM_address[21]~I .input_async_reset = "none";
defparam \IM_address[21]~I .input_power_up = "low";
defparam \IM_address[21]~I .input_register_mode = "none";
defparam \IM_address[21]~I .input_sync_reset = "none";
defparam \IM_address[21]~I .oe_async_reset = "none";
defparam \IM_address[21]~I .oe_power_up = "low";
defparam \IM_address[21]~I .oe_register_mode = "none";
defparam \IM_address[21]~I .oe_sync_reset = "none";
defparam \IM_address[21]~I .operation_mode = "output";
defparam \IM_address[21]~I .output_async_reset = "none";
defparam \IM_address[21]~I .output_power_up = "low";
defparam \IM_address[21]~I .output_register_mode = "none";
defparam \IM_address[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[20]~I (
	.datain(\inst13|DATA_OUT [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[20]));
// synopsys translate_off
defparam \IM_address[20]~I .input_async_reset = "none";
defparam \IM_address[20]~I .input_power_up = "low";
defparam \IM_address[20]~I .input_register_mode = "none";
defparam \IM_address[20]~I .input_sync_reset = "none";
defparam \IM_address[20]~I .oe_async_reset = "none";
defparam \IM_address[20]~I .oe_power_up = "low";
defparam \IM_address[20]~I .oe_register_mode = "none";
defparam \IM_address[20]~I .oe_sync_reset = "none";
defparam \IM_address[20]~I .operation_mode = "output";
defparam \IM_address[20]~I .output_async_reset = "none";
defparam \IM_address[20]~I .output_power_up = "low";
defparam \IM_address[20]~I .output_register_mode = "none";
defparam \IM_address[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[19]~I (
	.datain(\inst13|DATA_OUT [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[19]));
// synopsys translate_off
defparam \IM_address[19]~I .input_async_reset = "none";
defparam \IM_address[19]~I .input_power_up = "low";
defparam \IM_address[19]~I .input_register_mode = "none";
defparam \IM_address[19]~I .input_sync_reset = "none";
defparam \IM_address[19]~I .oe_async_reset = "none";
defparam \IM_address[19]~I .oe_power_up = "low";
defparam \IM_address[19]~I .oe_register_mode = "none";
defparam \IM_address[19]~I .oe_sync_reset = "none";
defparam \IM_address[19]~I .operation_mode = "output";
defparam \IM_address[19]~I .output_async_reset = "none";
defparam \IM_address[19]~I .output_power_up = "low";
defparam \IM_address[19]~I .output_register_mode = "none";
defparam \IM_address[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[18]~I (
	.datain(\inst13|DATA_OUT [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[18]));
// synopsys translate_off
defparam \IM_address[18]~I .input_async_reset = "none";
defparam \IM_address[18]~I .input_power_up = "low";
defparam \IM_address[18]~I .input_register_mode = "none";
defparam \IM_address[18]~I .input_sync_reset = "none";
defparam \IM_address[18]~I .oe_async_reset = "none";
defparam \IM_address[18]~I .oe_power_up = "low";
defparam \IM_address[18]~I .oe_register_mode = "none";
defparam \IM_address[18]~I .oe_sync_reset = "none";
defparam \IM_address[18]~I .operation_mode = "output";
defparam \IM_address[18]~I .output_async_reset = "none";
defparam \IM_address[18]~I .output_power_up = "low";
defparam \IM_address[18]~I .output_register_mode = "none";
defparam \IM_address[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[17]~I (
	.datain(\inst13|DATA_OUT [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[17]));
// synopsys translate_off
defparam \IM_address[17]~I .input_async_reset = "none";
defparam \IM_address[17]~I .input_power_up = "low";
defparam \IM_address[17]~I .input_register_mode = "none";
defparam \IM_address[17]~I .input_sync_reset = "none";
defparam \IM_address[17]~I .oe_async_reset = "none";
defparam \IM_address[17]~I .oe_power_up = "low";
defparam \IM_address[17]~I .oe_register_mode = "none";
defparam \IM_address[17]~I .oe_sync_reset = "none";
defparam \IM_address[17]~I .operation_mode = "output";
defparam \IM_address[17]~I .output_async_reset = "none";
defparam \IM_address[17]~I .output_power_up = "low";
defparam \IM_address[17]~I .output_register_mode = "none";
defparam \IM_address[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[16]~I (
	.datain(\inst13|DATA_OUT [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[16]));
// synopsys translate_off
defparam \IM_address[16]~I .input_async_reset = "none";
defparam \IM_address[16]~I .input_power_up = "low";
defparam \IM_address[16]~I .input_register_mode = "none";
defparam \IM_address[16]~I .input_sync_reset = "none";
defparam \IM_address[16]~I .oe_async_reset = "none";
defparam \IM_address[16]~I .oe_power_up = "low";
defparam \IM_address[16]~I .oe_register_mode = "none";
defparam \IM_address[16]~I .oe_sync_reset = "none";
defparam \IM_address[16]~I .operation_mode = "output";
defparam \IM_address[16]~I .output_async_reset = "none";
defparam \IM_address[16]~I .output_power_up = "low";
defparam \IM_address[16]~I .output_register_mode = "none";
defparam \IM_address[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[15]~I (
	.datain(\inst13|DATA_OUT [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[15]));
// synopsys translate_off
defparam \IM_address[15]~I .input_async_reset = "none";
defparam \IM_address[15]~I .input_power_up = "low";
defparam \IM_address[15]~I .input_register_mode = "none";
defparam \IM_address[15]~I .input_sync_reset = "none";
defparam \IM_address[15]~I .oe_async_reset = "none";
defparam \IM_address[15]~I .oe_power_up = "low";
defparam \IM_address[15]~I .oe_register_mode = "none";
defparam \IM_address[15]~I .oe_sync_reset = "none";
defparam \IM_address[15]~I .operation_mode = "output";
defparam \IM_address[15]~I .output_async_reset = "none";
defparam \IM_address[15]~I .output_power_up = "low";
defparam \IM_address[15]~I .output_register_mode = "none";
defparam \IM_address[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[14]~I (
	.datain(\inst13|DATA_OUT [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[14]));
// synopsys translate_off
defparam \IM_address[14]~I .input_async_reset = "none";
defparam \IM_address[14]~I .input_power_up = "low";
defparam \IM_address[14]~I .input_register_mode = "none";
defparam \IM_address[14]~I .input_sync_reset = "none";
defparam \IM_address[14]~I .oe_async_reset = "none";
defparam \IM_address[14]~I .oe_power_up = "low";
defparam \IM_address[14]~I .oe_register_mode = "none";
defparam \IM_address[14]~I .oe_sync_reset = "none";
defparam \IM_address[14]~I .operation_mode = "output";
defparam \IM_address[14]~I .output_async_reset = "none";
defparam \IM_address[14]~I .output_power_up = "low";
defparam \IM_address[14]~I .output_register_mode = "none";
defparam \IM_address[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[13]~I (
	.datain(\inst13|DATA_OUT [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[13]));
// synopsys translate_off
defparam \IM_address[13]~I .input_async_reset = "none";
defparam \IM_address[13]~I .input_power_up = "low";
defparam \IM_address[13]~I .input_register_mode = "none";
defparam \IM_address[13]~I .input_sync_reset = "none";
defparam \IM_address[13]~I .oe_async_reset = "none";
defparam \IM_address[13]~I .oe_power_up = "low";
defparam \IM_address[13]~I .oe_register_mode = "none";
defparam \IM_address[13]~I .oe_sync_reset = "none";
defparam \IM_address[13]~I .operation_mode = "output";
defparam \IM_address[13]~I .output_async_reset = "none";
defparam \IM_address[13]~I .output_power_up = "low";
defparam \IM_address[13]~I .output_register_mode = "none";
defparam \IM_address[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[12]~I (
	.datain(\inst13|DATA_OUT [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[12]));
// synopsys translate_off
defparam \IM_address[12]~I .input_async_reset = "none";
defparam \IM_address[12]~I .input_power_up = "low";
defparam \IM_address[12]~I .input_register_mode = "none";
defparam \IM_address[12]~I .input_sync_reset = "none";
defparam \IM_address[12]~I .oe_async_reset = "none";
defparam \IM_address[12]~I .oe_power_up = "low";
defparam \IM_address[12]~I .oe_register_mode = "none";
defparam \IM_address[12]~I .oe_sync_reset = "none";
defparam \IM_address[12]~I .operation_mode = "output";
defparam \IM_address[12]~I .output_async_reset = "none";
defparam \IM_address[12]~I .output_power_up = "low";
defparam \IM_address[12]~I .output_register_mode = "none";
defparam \IM_address[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[11]~I (
	.datain(\inst13|DATA_OUT [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[11]));
// synopsys translate_off
defparam \IM_address[11]~I .input_async_reset = "none";
defparam \IM_address[11]~I .input_power_up = "low";
defparam \IM_address[11]~I .input_register_mode = "none";
defparam \IM_address[11]~I .input_sync_reset = "none";
defparam \IM_address[11]~I .oe_async_reset = "none";
defparam \IM_address[11]~I .oe_power_up = "low";
defparam \IM_address[11]~I .oe_register_mode = "none";
defparam \IM_address[11]~I .oe_sync_reset = "none";
defparam \IM_address[11]~I .operation_mode = "output";
defparam \IM_address[11]~I .output_async_reset = "none";
defparam \IM_address[11]~I .output_power_up = "low";
defparam \IM_address[11]~I .output_register_mode = "none";
defparam \IM_address[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[10]~I (
	.datain(\inst13|DATA_OUT [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[10]));
// synopsys translate_off
defparam \IM_address[10]~I .input_async_reset = "none";
defparam \IM_address[10]~I .input_power_up = "low";
defparam \IM_address[10]~I .input_register_mode = "none";
defparam \IM_address[10]~I .input_sync_reset = "none";
defparam \IM_address[10]~I .oe_async_reset = "none";
defparam \IM_address[10]~I .oe_power_up = "low";
defparam \IM_address[10]~I .oe_register_mode = "none";
defparam \IM_address[10]~I .oe_sync_reset = "none";
defparam \IM_address[10]~I .operation_mode = "output";
defparam \IM_address[10]~I .output_async_reset = "none";
defparam \IM_address[10]~I .output_power_up = "low";
defparam \IM_address[10]~I .output_register_mode = "none";
defparam \IM_address[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[9]~I (
	.datain(\inst13|DATA_OUT [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[9]));
// synopsys translate_off
defparam \IM_address[9]~I .input_async_reset = "none";
defparam \IM_address[9]~I .input_power_up = "low";
defparam \IM_address[9]~I .input_register_mode = "none";
defparam \IM_address[9]~I .input_sync_reset = "none";
defparam \IM_address[9]~I .oe_async_reset = "none";
defparam \IM_address[9]~I .oe_power_up = "low";
defparam \IM_address[9]~I .oe_register_mode = "none";
defparam \IM_address[9]~I .oe_sync_reset = "none";
defparam \IM_address[9]~I .operation_mode = "output";
defparam \IM_address[9]~I .output_async_reset = "none";
defparam \IM_address[9]~I .output_power_up = "low";
defparam \IM_address[9]~I .output_register_mode = "none";
defparam \IM_address[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[8]~I (
	.datain(\inst13|DATA_OUT [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[8]));
// synopsys translate_off
defparam \IM_address[8]~I .input_async_reset = "none";
defparam \IM_address[8]~I .input_power_up = "low";
defparam \IM_address[8]~I .input_register_mode = "none";
defparam \IM_address[8]~I .input_sync_reset = "none";
defparam \IM_address[8]~I .oe_async_reset = "none";
defparam \IM_address[8]~I .oe_power_up = "low";
defparam \IM_address[8]~I .oe_register_mode = "none";
defparam \IM_address[8]~I .oe_sync_reset = "none";
defparam \IM_address[8]~I .operation_mode = "output";
defparam \IM_address[8]~I .output_async_reset = "none";
defparam \IM_address[8]~I .output_power_up = "low";
defparam \IM_address[8]~I .output_register_mode = "none";
defparam \IM_address[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[7]~I (
	.datain(\inst13|DATA_OUT [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[7]));
// synopsys translate_off
defparam \IM_address[7]~I .input_async_reset = "none";
defparam \IM_address[7]~I .input_power_up = "low";
defparam \IM_address[7]~I .input_register_mode = "none";
defparam \IM_address[7]~I .input_sync_reset = "none";
defparam \IM_address[7]~I .oe_async_reset = "none";
defparam \IM_address[7]~I .oe_power_up = "low";
defparam \IM_address[7]~I .oe_register_mode = "none";
defparam \IM_address[7]~I .oe_sync_reset = "none";
defparam \IM_address[7]~I .operation_mode = "output";
defparam \IM_address[7]~I .output_async_reset = "none";
defparam \IM_address[7]~I .output_power_up = "low";
defparam \IM_address[7]~I .output_register_mode = "none";
defparam \IM_address[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[6]~I (
	.datain(\inst13|DATA_OUT [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[6]));
// synopsys translate_off
defparam \IM_address[6]~I .input_async_reset = "none";
defparam \IM_address[6]~I .input_power_up = "low";
defparam \IM_address[6]~I .input_register_mode = "none";
defparam \IM_address[6]~I .input_sync_reset = "none";
defparam \IM_address[6]~I .oe_async_reset = "none";
defparam \IM_address[6]~I .oe_power_up = "low";
defparam \IM_address[6]~I .oe_register_mode = "none";
defparam \IM_address[6]~I .oe_sync_reset = "none";
defparam \IM_address[6]~I .operation_mode = "output";
defparam \IM_address[6]~I .output_async_reset = "none";
defparam \IM_address[6]~I .output_power_up = "low";
defparam \IM_address[6]~I .output_register_mode = "none";
defparam \IM_address[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[5]~I (
	.datain(\inst13|DATA_OUT [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[5]));
// synopsys translate_off
defparam \IM_address[5]~I .input_async_reset = "none";
defparam \IM_address[5]~I .input_power_up = "low";
defparam \IM_address[5]~I .input_register_mode = "none";
defparam \IM_address[5]~I .input_sync_reset = "none";
defparam \IM_address[5]~I .oe_async_reset = "none";
defparam \IM_address[5]~I .oe_power_up = "low";
defparam \IM_address[5]~I .oe_register_mode = "none";
defparam \IM_address[5]~I .oe_sync_reset = "none";
defparam \IM_address[5]~I .operation_mode = "output";
defparam \IM_address[5]~I .output_async_reset = "none";
defparam \IM_address[5]~I .output_power_up = "low";
defparam \IM_address[5]~I .output_register_mode = "none";
defparam \IM_address[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[4]~I (
	.datain(\inst13|DATA_OUT [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[4]));
// synopsys translate_off
defparam \IM_address[4]~I .input_async_reset = "none";
defparam \IM_address[4]~I .input_power_up = "low";
defparam \IM_address[4]~I .input_register_mode = "none";
defparam \IM_address[4]~I .input_sync_reset = "none";
defparam \IM_address[4]~I .oe_async_reset = "none";
defparam \IM_address[4]~I .oe_power_up = "low";
defparam \IM_address[4]~I .oe_register_mode = "none";
defparam \IM_address[4]~I .oe_sync_reset = "none";
defparam \IM_address[4]~I .operation_mode = "output";
defparam \IM_address[4]~I .output_async_reset = "none";
defparam \IM_address[4]~I .output_power_up = "low";
defparam \IM_address[4]~I .output_register_mode = "none";
defparam \IM_address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[3]~I (
	.datain(\inst13|DATA_OUT [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[3]));
// synopsys translate_off
defparam \IM_address[3]~I .input_async_reset = "none";
defparam \IM_address[3]~I .input_power_up = "low";
defparam \IM_address[3]~I .input_register_mode = "none";
defparam \IM_address[3]~I .input_sync_reset = "none";
defparam \IM_address[3]~I .oe_async_reset = "none";
defparam \IM_address[3]~I .oe_power_up = "low";
defparam \IM_address[3]~I .oe_register_mode = "none";
defparam \IM_address[3]~I .oe_sync_reset = "none";
defparam \IM_address[3]~I .operation_mode = "output";
defparam \IM_address[3]~I .output_async_reset = "none";
defparam \IM_address[3]~I .output_power_up = "low";
defparam \IM_address[3]~I .output_register_mode = "none";
defparam \IM_address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[2]~I (
	.datain(\inst13|DATA_OUT [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[2]));
// synopsys translate_off
defparam \IM_address[2]~I .input_async_reset = "none";
defparam \IM_address[2]~I .input_power_up = "low";
defparam \IM_address[2]~I .input_register_mode = "none";
defparam \IM_address[2]~I .input_sync_reset = "none";
defparam \IM_address[2]~I .oe_async_reset = "none";
defparam \IM_address[2]~I .oe_power_up = "low";
defparam \IM_address[2]~I .oe_register_mode = "none";
defparam \IM_address[2]~I .oe_sync_reset = "none";
defparam \IM_address[2]~I .operation_mode = "output";
defparam \IM_address[2]~I .output_async_reset = "none";
defparam \IM_address[2]~I .output_power_up = "low";
defparam \IM_address[2]~I .output_register_mode = "none";
defparam \IM_address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[1]~I (
	.datain(\inst13|DATA_OUT [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[1]));
// synopsys translate_off
defparam \IM_address[1]~I .input_async_reset = "none";
defparam \IM_address[1]~I .input_power_up = "low";
defparam \IM_address[1]~I .input_register_mode = "none";
defparam \IM_address[1]~I .input_sync_reset = "none";
defparam \IM_address[1]~I .oe_async_reset = "none";
defparam \IM_address[1]~I .oe_power_up = "low";
defparam \IM_address[1]~I .oe_register_mode = "none";
defparam \IM_address[1]~I .oe_sync_reset = "none";
defparam \IM_address[1]~I .operation_mode = "output";
defparam \IM_address[1]~I .output_async_reset = "none";
defparam \IM_address[1]~I .output_power_up = "low";
defparam \IM_address[1]~I .output_register_mode = "none";
defparam \IM_address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_address[0]~I (
	.datain(\inst13|DATA_OUT [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_address[0]));
// synopsys translate_off
defparam \IM_address[0]~I .input_async_reset = "none";
defparam \IM_address[0]~I .input_power_up = "low";
defparam \IM_address[0]~I .input_register_mode = "none";
defparam \IM_address[0]~I .input_sync_reset = "none";
defparam \IM_address[0]~I .oe_async_reset = "none";
defparam \IM_address[0]~I .oe_power_up = "low";
defparam \IM_address[0]~I .oe_register_mode = "none";
defparam \IM_address[0]~I .oe_sync_reset = "none";
defparam \IM_address[0]~I .operation_mode = "output";
defparam \IM_address[0]~I .output_async_reset = "none";
defparam \IM_address[0]~I .output_power_up = "low";
defparam \IM_address[0]~I .output_register_mode = "none";
defparam \IM_address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[31]~I (
	.datain(!\I-Memory|Matriz~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[31]));
// synopsys translate_off
defparam \IM_instruction_out[31]~I .input_async_reset = "none";
defparam \IM_instruction_out[31]~I .input_power_up = "low";
defparam \IM_instruction_out[31]~I .input_register_mode = "none";
defparam \IM_instruction_out[31]~I .input_sync_reset = "none";
defparam \IM_instruction_out[31]~I .oe_async_reset = "none";
defparam \IM_instruction_out[31]~I .oe_power_up = "low";
defparam \IM_instruction_out[31]~I .oe_register_mode = "none";
defparam \IM_instruction_out[31]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[31]~I .operation_mode = "output";
defparam \IM_instruction_out[31]~I .output_async_reset = "none";
defparam \IM_instruction_out[31]~I .output_power_up = "low";
defparam \IM_instruction_out[31]~I .output_register_mode = "none";
defparam \IM_instruction_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[30]~I (
	.datain(\I-Memory|Matriz~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[30]));
// synopsys translate_off
defparam \IM_instruction_out[30]~I .input_async_reset = "none";
defparam \IM_instruction_out[30]~I .input_power_up = "low";
defparam \IM_instruction_out[30]~I .input_register_mode = "none";
defparam \IM_instruction_out[30]~I .input_sync_reset = "none";
defparam \IM_instruction_out[30]~I .oe_async_reset = "none";
defparam \IM_instruction_out[30]~I .oe_power_up = "low";
defparam \IM_instruction_out[30]~I .oe_register_mode = "none";
defparam \IM_instruction_out[30]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[30]~I .operation_mode = "output";
defparam \IM_instruction_out[30]~I .output_async_reset = "none";
defparam \IM_instruction_out[30]~I .output_power_up = "low";
defparam \IM_instruction_out[30]~I .output_register_mode = "none";
defparam \IM_instruction_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[29]~I (
	.datain(\I-Memory|Matriz~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[29]));
// synopsys translate_off
defparam \IM_instruction_out[29]~I .input_async_reset = "none";
defparam \IM_instruction_out[29]~I .input_power_up = "low";
defparam \IM_instruction_out[29]~I .input_register_mode = "none";
defparam \IM_instruction_out[29]~I .input_sync_reset = "none";
defparam \IM_instruction_out[29]~I .oe_async_reset = "none";
defparam \IM_instruction_out[29]~I .oe_power_up = "low";
defparam \IM_instruction_out[29]~I .oe_register_mode = "none";
defparam \IM_instruction_out[29]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[29]~I .operation_mode = "output";
defparam \IM_instruction_out[29]~I .output_async_reset = "none";
defparam \IM_instruction_out[29]~I .output_power_up = "low";
defparam \IM_instruction_out[29]~I .output_register_mode = "none";
defparam \IM_instruction_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[28]~I (
	.datain(\I-Memory|Matriz~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[28]));
// synopsys translate_off
defparam \IM_instruction_out[28]~I .input_async_reset = "none";
defparam \IM_instruction_out[28]~I .input_power_up = "low";
defparam \IM_instruction_out[28]~I .input_register_mode = "none";
defparam \IM_instruction_out[28]~I .input_sync_reset = "none";
defparam \IM_instruction_out[28]~I .oe_async_reset = "none";
defparam \IM_instruction_out[28]~I .oe_power_up = "low";
defparam \IM_instruction_out[28]~I .oe_register_mode = "none";
defparam \IM_instruction_out[28]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[28]~I .operation_mode = "output";
defparam \IM_instruction_out[28]~I .output_async_reset = "none";
defparam \IM_instruction_out[28]~I .output_power_up = "low";
defparam \IM_instruction_out[28]~I .output_register_mode = "none";
defparam \IM_instruction_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[27]));
// synopsys translate_off
defparam \IM_instruction_out[27]~I .input_async_reset = "none";
defparam \IM_instruction_out[27]~I .input_power_up = "low";
defparam \IM_instruction_out[27]~I .input_register_mode = "none";
defparam \IM_instruction_out[27]~I .input_sync_reset = "none";
defparam \IM_instruction_out[27]~I .oe_async_reset = "none";
defparam \IM_instruction_out[27]~I .oe_power_up = "low";
defparam \IM_instruction_out[27]~I .oe_register_mode = "none";
defparam \IM_instruction_out[27]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[27]~I .operation_mode = "output";
defparam \IM_instruction_out[27]~I .output_async_reset = "none";
defparam \IM_instruction_out[27]~I .output_power_up = "low";
defparam \IM_instruction_out[27]~I .output_register_mode = "none";
defparam \IM_instruction_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[26]~I (
	.datain(\I-Memory|Matriz~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[26]));
// synopsys translate_off
defparam \IM_instruction_out[26]~I .input_async_reset = "none";
defparam \IM_instruction_out[26]~I .input_power_up = "low";
defparam \IM_instruction_out[26]~I .input_register_mode = "none";
defparam \IM_instruction_out[26]~I .input_sync_reset = "none";
defparam \IM_instruction_out[26]~I .oe_async_reset = "none";
defparam \IM_instruction_out[26]~I .oe_power_up = "low";
defparam \IM_instruction_out[26]~I .oe_register_mode = "none";
defparam \IM_instruction_out[26]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[26]~I .operation_mode = "output";
defparam \IM_instruction_out[26]~I .output_async_reset = "none";
defparam \IM_instruction_out[26]~I .output_power_up = "low";
defparam \IM_instruction_out[26]~I .output_register_mode = "none";
defparam \IM_instruction_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[25]));
// synopsys translate_off
defparam \IM_instruction_out[25]~I .input_async_reset = "none";
defparam \IM_instruction_out[25]~I .input_power_up = "low";
defparam \IM_instruction_out[25]~I .input_register_mode = "none";
defparam \IM_instruction_out[25]~I .input_sync_reset = "none";
defparam \IM_instruction_out[25]~I .oe_async_reset = "none";
defparam \IM_instruction_out[25]~I .oe_power_up = "low";
defparam \IM_instruction_out[25]~I .oe_register_mode = "none";
defparam \IM_instruction_out[25]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[25]~I .operation_mode = "output";
defparam \IM_instruction_out[25]~I .output_async_reset = "none";
defparam \IM_instruction_out[25]~I .output_power_up = "low";
defparam \IM_instruction_out[25]~I .output_register_mode = "none";
defparam \IM_instruction_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[24]~I (
	.datain(\I-Memory|Matriz~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[24]));
// synopsys translate_off
defparam \IM_instruction_out[24]~I .input_async_reset = "none";
defparam \IM_instruction_out[24]~I .input_power_up = "low";
defparam \IM_instruction_out[24]~I .input_register_mode = "none";
defparam \IM_instruction_out[24]~I .input_sync_reset = "none";
defparam \IM_instruction_out[24]~I .oe_async_reset = "none";
defparam \IM_instruction_out[24]~I .oe_power_up = "low";
defparam \IM_instruction_out[24]~I .oe_register_mode = "none";
defparam \IM_instruction_out[24]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[24]~I .operation_mode = "output";
defparam \IM_instruction_out[24]~I .output_async_reset = "none";
defparam \IM_instruction_out[24]~I .output_power_up = "low";
defparam \IM_instruction_out[24]~I .output_register_mode = "none";
defparam \IM_instruction_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[23]~I (
	.datain(\I-Memory|Matriz~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[23]));
// synopsys translate_off
defparam \IM_instruction_out[23]~I .input_async_reset = "none";
defparam \IM_instruction_out[23]~I .input_power_up = "low";
defparam \IM_instruction_out[23]~I .input_register_mode = "none";
defparam \IM_instruction_out[23]~I .input_sync_reset = "none";
defparam \IM_instruction_out[23]~I .oe_async_reset = "none";
defparam \IM_instruction_out[23]~I .oe_power_up = "low";
defparam \IM_instruction_out[23]~I .oe_register_mode = "none";
defparam \IM_instruction_out[23]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[23]~I .operation_mode = "output";
defparam \IM_instruction_out[23]~I .output_async_reset = "none";
defparam \IM_instruction_out[23]~I .output_power_up = "low";
defparam \IM_instruction_out[23]~I .output_register_mode = "none";
defparam \IM_instruction_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[22]~I (
	.datain(\I-Memory|Matriz~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[22]));
// synopsys translate_off
defparam \IM_instruction_out[22]~I .input_async_reset = "none";
defparam \IM_instruction_out[22]~I .input_power_up = "low";
defparam \IM_instruction_out[22]~I .input_register_mode = "none";
defparam \IM_instruction_out[22]~I .input_sync_reset = "none";
defparam \IM_instruction_out[22]~I .oe_async_reset = "none";
defparam \IM_instruction_out[22]~I .oe_power_up = "low";
defparam \IM_instruction_out[22]~I .oe_register_mode = "none";
defparam \IM_instruction_out[22]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[22]~I .operation_mode = "output";
defparam \IM_instruction_out[22]~I .output_async_reset = "none";
defparam \IM_instruction_out[22]~I .output_power_up = "low";
defparam \IM_instruction_out[22]~I .output_register_mode = "none";
defparam \IM_instruction_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[21]~I (
	.datain(!\I-Memory|Matriz~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[21]));
// synopsys translate_off
defparam \IM_instruction_out[21]~I .input_async_reset = "none";
defparam \IM_instruction_out[21]~I .input_power_up = "low";
defparam \IM_instruction_out[21]~I .input_register_mode = "none";
defparam \IM_instruction_out[21]~I .input_sync_reset = "none";
defparam \IM_instruction_out[21]~I .oe_async_reset = "none";
defparam \IM_instruction_out[21]~I .oe_power_up = "low";
defparam \IM_instruction_out[21]~I .oe_register_mode = "none";
defparam \IM_instruction_out[21]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[21]~I .operation_mode = "output";
defparam \IM_instruction_out[21]~I .output_async_reset = "none";
defparam \IM_instruction_out[21]~I .output_power_up = "low";
defparam \IM_instruction_out[21]~I .output_register_mode = "none";
defparam \IM_instruction_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[20]));
// synopsys translate_off
defparam \IM_instruction_out[20]~I .input_async_reset = "none";
defparam \IM_instruction_out[20]~I .input_power_up = "low";
defparam \IM_instruction_out[20]~I .input_register_mode = "none";
defparam \IM_instruction_out[20]~I .input_sync_reset = "none";
defparam \IM_instruction_out[20]~I .oe_async_reset = "none";
defparam \IM_instruction_out[20]~I .oe_power_up = "low";
defparam \IM_instruction_out[20]~I .oe_register_mode = "none";
defparam \IM_instruction_out[20]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[20]~I .operation_mode = "output";
defparam \IM_instruction_out[20]~I .output_async_reset = "none";
defparam \IM_instruction_out[20]~I .output_power_up = "low";
defparam \IM_instruction_out[20]~I .output_register_mode = "none";
defparam \IM_instruction_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[19]~I (
	.datain(\I-Memory|Matriz~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[19]));
// synopsys translate_off
defparam \IM_instruction_out[19]~I .input_async_reset = "none";
defparam \IM_instruction_out[19]~I .input_power_up = "low";
defparam \IM_instruction_out[19]~I .input_register_mode = "none";
defparam \IM_instruction_out[19]~I .input_sync_reset = "none";
defparam \IM_instruction_out[19]~I .oe_async_reset = "none";
defparam \IM_instruction_out[19]~I .oe_power_up = "low";
defparam \IM_instruction_out[19]~I .oe_register_mode = "none";
defparam \IM_instruction_out[19]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[19]~I .operation_mode = "output";
defparam \IM_instruction_out[19]~I .output_async_reset = "none";
defparam \IM_instruction_out[19]~I .output_power_up = "low";
defparam \IM_instruction_out[19]~I .output_register_mode = "none";
defparam \IM_instruction_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[18]));
// synopsys translate_off
defparam \IM_instruction_out[18]~I .input_async_reset = "none";
defparam \IM_instruction_out[18]~I .input_power_up = "low";
defparam \IM_instruction_out[18]~I .input_register_mode = "none";
defparam \IM_instruction_out[18]~I .input_sync_reset = "none";
defparam \IM_instruction_out[18]~I .oe_async_reset = "none";
defparam \IM_instruction_out[18]~I .oe_power_up = "low";
defparam \IM_instruction_out[18]~I .oe_register_mode = "none";
defparam \IM_instruction_out[18]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[18]~I .operation_mode = "output";
defparam \IM_instruction_out[18]~I .output_async_reset = "none";
defparam \IM_instruction_out[18]~I .output_power_up = "low";
defparam \IM_instruction_out[18]~I .output_register_mode = "none";
defparam \IM_instruction_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[17]~I (
	.datain(\I-Memory|Matriz~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[17]));
// synopsys translate_off
defparam \IM_instruction_out[17]~I .input_async_reset = "none";
defparam \IM_instruction_out[17]~I .input_power_up = "low";
defparam \IM_instruction_out[17]~I .input_register_mode = "none";
defparam \IM_instruction_out[17]~I .input_sync_reset = "none";
defparam \IM_instruction_out[17]~I .oe_async_reset = "none";
defparam \IM_instruction_out[17]~I .oe_power_up = "low";
defparam \IM_instruction_out[17]~I .oe_register_mode = "none";
defparam \IM_instruction_out[17]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[17]~I .operation_mode = "output";
defparam \IM_instruction_out[17]~I .output_async_reset = "none";
defparam \IM_instruction_out[17]~I .output_power_up = "low";
defparam \IM_instruction_out[17]~I .output_register_mode = "none";
defparam \IM_instruction_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[16]~I (
	.datain(\I-Memory|Matriz~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[16]));
// synopsys translate_off
defparam \IM_instruction_out[16]~I .input_async_reset = "none";
defparam \IM_instruction_out[16]~I .input_power_up = "low";
defparam \IM_instruction_out[16]~I .input_register_mode = "none";
defparam \IM_instruction_out[16]~I .input_sync_reset = "none";
defparam \IM_instruction_out[16]~I .oe_async_reset = "none";
defparam \IM_instruction_out[16]~I .oe_power_up = "low";
defparam \IM_instruction_out[16]~I .oe_register_mode = "none";
defparam \IM_instruction_out[16]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[16]~I .operation_mode = "output";
defparam \IM_instruction_out[16]~I .output_async_reset = "none";
defparam \IM_instruction_out[16]~I .output_power_up = "low";
defparam \IM_instruction_out[16]~I .output_register_mode = "none";
defparam \IM_instruction_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[15]));
// synopsys translate_off
defparam \IM_instruction_out[15]~I .input_async_reset = "none";
defparam \IM_instruction_out[15]~I .input_power_up = "low";
defparam \IM_instruction_out[15]~I .input_register_mode = "none";
defparam \IM_instruction_out[15]~I .input_sync_reset = "none";
defparam \IM_instruction_out[15]~I .oe_async_reset = "none";
defparam \IM_instruction_out[15]~I .oe_power_up = "low";
defparam \IM_instruction_out[15]~I .oe_register_mode = "none";
defparam \IM_instruction_out[15]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[15]~I .operation_mode = "output";
defparam \IM_instruction_out[15]~I .output_async_reset = "none";
defparam \IM_instruction_out[15]~I .output_power_up = "low";
defparam \IM_instruction_out[15]~I .output_register_mode = "none";
defparam \IM_instruction_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[14]));
// synopsys translate_off
defparam \IM_instruction_out[14]~I .input_async_reset = "none";
defparam \IM_instruction_out[14]~I .input_power_up = "low";
defparam \IM_instruction_out[14]~I .input_register_mode = "none";
defparam \IM_instruction_out[14]~I .input_sync_reset = "none";
defparam \IM_instruction_out[14]~I .oe_async_reset = "none";
defparam \IM_instruction_out[14]~I .oe_power_up = "low";
defparam \IM_instruction_out[14]~I .oe_register_mode = "none";
defparam \IM_instruction_out[14]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[14]~I .operation_mode = "output";
defparam \IM_instruction_out[14]~I .output_async_reset = "none";
defparam \IM_instruction_out[14]~I .output_power_up = "low";
defparam \IM_instruction_out[14]~I .output_register_mode = "none";
defparam \IM_instruction_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[13]~I (
	.datain(\I-Memory|Matriz~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[13]));
// synopsys translate_off
defparam \IM_instruction_out[13]~I .input_async_reset = "none";
defparam \IM_instruction_out[13]~I .input_power_up = "low";
defparam \IM_instruction_out[13]~I .input_register_mode = "none";
defparam \IM_instruction_out[13]~I .input_sync_reset = "none";
defparam \IM_instruction_out[13]~I .oe_async_reset = "none";
defparam \IM_instruction_out[13]~I .oe_power_up = "low";
defparam \IM_instruction_out[13]~I .oe_register_mode = "none";
defparam \IM_instruction_out[13]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[13]~I .operation_mode = "output";
defparam \IM_instruction_out[13]~I .output_async_reset = "none";
defparam \IM_instruction_out[13]~I .output_power_up = "low";
defparam \IM_instruction_out[13]~I .output_register_mode = "none";
defparam \IM_instruction_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[12]~I (
	.datain(\I-Memory|Matriz~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[12]));
// synopsys translate_off
defparam \IM_instruction_out[12]~I .input_async_reset = "none";
defparam \IM_instruction_out[12]~I .input_power_up = "low";
defparam \IM_instruction_out[12]~I .input_register_mode = "none";
defparam \IM_instruction_out[12]~I .input_sync_reset = "none";
defparam \IM_instruction_out[12]~I .oe_async_reset = "none";
defparam \IM_instruction_out[12]~I .oe_power_up = "low";
defparam \IM_instruction_out[12]~I .oe_register_mode = "none";
defparam \IM_instruction_out[12]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[12]~I .operation_mode = "output";
defparam \IM_instruction_out[12]~I .output_async_reset = "none";
defparam \IM_instruction_out[12]~I .output_power_up = "low";
defparam \IM_instruction_out[12]~I .output_register_mode = "none";
defparam \IM_instruction_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[11]~I (
	.datain(\I-Memory|Matriz~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[11]));
// synopsys translate_off
defparam \IM_instruction_out[11]~I .input_async_reset = "none";
defparam \IM_instruction_out[11]~I .input_power_up = "low";
defparam \IM_instruction_out[11]~I .input_register_mode = "none";
defparam \IM_instruction_out[11]~I .input_sync_reset = "none";
defparam \IM_instruction_out[11]~I .oe_async_reset = "none";
defparam \IM_instruction_out[11]~I .oe_power_up = "low";
defparam \IM_instruction_out[11]~I .oe_register_mode = "none";
defparam \IM_instruction_out[11]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[11]~I .operation_mode = "output";
defparam \IM_instruction_out[11]~I .output_async_reset = "none";
defparam \IM_instruction_out[11]~I .output_power_up = "low";
defparam \IM_instruction_out[11]~I .output_register_mode = "none";
defparam \IM_instruction_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[10]));
// synopsys translate_off
defparam \IM_instruction_out[10]~I .input_async_reset = "none";
defparam \IM_instruction_out[10]~I .input_power_up = "low";
defparam \IM_instruction_out[10]~I .input_register_mode = "none";
defparam \IM_instruction_out[10]~I .input_sync_reset = "none";
defparam \IM_instruction_out[10]~I .oe_async_reset = "none";
defparam \IM_instruction_out[10]~I .oe_power_up = "low";
defparam \IM_instruction_out[10]~I .oe_register_mode = "none";
defparam \IM_instruction_out[10]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[10]~I .operation_mode = "output";
defparam \IM_instruction_out[10]~I .output_async_reset = "none";
defparam \IM_instruction_out[10]~I .output_power_up = "low";
defparam \IM_instruction_out[10]~I .output_register_mode = "none";
defparam \IM_instruction_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[9]));
// synopsys translate_off
defparam \IM_instruction_out[9]~I .input_async_reset = "none";
defparam \IM_instruction_out[9]~I .input_power_up = "low";
defparam \IM_instruction_out[9]~I .input_register_mode = "none";
defparam \IM_instruction_out[9]~I .input_sync_reset = "none";
defparam \IM_instruction_out[9]~I .oe_async_reset = "none";
defparam \IM_instruction_out[9]~I .oe_power_up = "low";
defparam \IM_instruction_out[9]~I .oe_register_mode = "none";
defparam \IM_instruction_out[9]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[9]~I .operation_mode = "output";
defparam \IM_instruction_out[9]~I .output_async_reset = "none";
defparam \IM_instruction_out[9]~I .output_power_up = "low";
defparam \IM_instruction_out[9]~I .output_register_mode = "none";
defparam \IM_instruction_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[8]));
// synopsys translate_off
defparam \IM_instruction_out[8]~I .input_async_reset = "none";
defparam \IM_instruction_out[8]~I .input_power_up = "low";
defparam \IM_instruction_out[8]~I .input_register_mode = "none";
defparam \IM_instruction_out[8]~I .input_sync_reset = "none";
defparam \IM_instruction_out[8]~I .oe_async_reset = "none";
defparam \IM_instruction_out[8]~I .oe_power_up = "low";
defparam \IM_instruction_out[8]~I .oe_register_mode = "none";
defparam \IM_instruction_out[8]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[8]~I .operation_mode = "output";
defparam \IM_instruction_out[8]~I .output_async_reset = "none";
defparam \IM_instruction_out[8]~I .output_power_up = "low";
defparam \IM_instruction_out[8]~I .output_register_mode = "none";
defparam \IM_instruction_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[7]));
// synopsys translate_off
defparam \IM_instruction_out[7]~I .input_async_reset = "none";
defparam \IM_instruction_out[7]~I .input_power_up = "low";
defparam \IM_instruction_out[7]~I .input_register_mode = "none";
defparam \IM_instruction_out[7]~I .input_sync_reset = "none";
defparam \IM_instruction_out[7]~I .oe_async_reset = "none";
defparam \IM_instruction_out[7]~I .oe_power_up = "low";
defparam \IM_instruction_out[7]~I .oe_register_mode = "none";
defparam \IM_instruction_out[7]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[7]~I .operation_mode = "output";
defparam \IM_instruction_out[7]~I .output_async_reset = "none";
defparam \IM_instruction_out[7]~I .output_power_up = "low";
defparam \IM_instruction_out[7]~I .output_register_mode = "none";
defparam \IM_instruction_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[6]));
// synopsys translate_off
defparam \IM_instruction_out[6]~I .input_async_reset = "none";
defparam \IM_instruction_out[6]~I .input_power_up = "low";
defparam \IM_instruction_out[6]~I .input_register_mode = "none";
defparam \IM_instruction_out[6]~I .input_sync_reset = "none";
defparam \IM_instruction_out[6]~I .oe_async_reset = "none";
defparam \IM_instruction_out[6]~I .oe_power_up = "low";
defparam \IM_instruction_out[6]~I .oe_register_mode = "none";
defparam \IM_instruction_out[6]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[6]~I .operation_mode = "output";
defparam \IM_instruction_out[6]~I .output_async_reset = "none";
defparam \IM_instruction_out[6]~I .output_power_up = "low";
defparam \IM_instruction_out[6]~I .output_register_mode = "none";
defparam \IM_instruction_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[5]));
// synopsys translate_off
defparam \IM_instruction_out[5]~I .input_async_reset = "none";
defparam \IM_instruction_out[5]~I .input_power_up = "low";
defparam \IM_instruction_out[5]~I .input_register_mode = "none";
defparam \IM_instruction_out[5]~I .input_sync_reset = "none";
defparam \IM_instruction_out[5]~I .oe_async_reset = "none";
defparam \IM_instruction_out[5]~I .oe_power_up = "low";
defparam \IM_instruction_out[5]~I .oe_register_mode = "none";
defparam \IM_instruction_out[5]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[5]~I .operation_mode = "output";
defparam \IM_instruction_out[5]~I .output_async_reset = "none";
defparam \IM_instruction_out[5]~I .output_power_up = "low";
defparam \IM_instruction_out[5]~I .output_register_mode = "none";
defparam \IM_instruction_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[4]));
// synopsys translate_off
defparam \IM_instruction_out[4]~I .input_async_reset = "none";
defparam \IM_instruction_out[4]~I .input_power_up = "low";
defparam \IM_instruction_out[4]~I .input_register_mode = "none";
defparam \IM_instruction_out[4]~I .input_sync_reset = "none";
defparam \IM_instruction_out[4]~I .oe_async_reset = "none";
defparam \IM_instruction_out[4]~I .oe_power_up = "low";
defparam \IM_instruction_out[4]~I .oe_register_mode = "none";
defparam \IM_instruction_out[4]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[4]~I .operation_mode = "output";
defparam \IM_instruction_out[4]~I .output_async_reset = "none";
defparam \IM_instruction_out[4]~I .output_power_up = "low";
defparam \IM_instruction_out[4]~I .output_register_mode = "none";
defparam \IM_instruction_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[3]~I (
	.datain(\I-Memory|Matriz~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[3]));
// synopsys translate_off
defparam \IM_instruction_out[3]~I .input_async_reset = "none";
defparam \IM_instruction_out[3]~I .input_power_up = "low";
defparam \IM_instruction_out[3]~I .input_register_mode = "none";
defparam \IM_instruction_out[3]~I .input_sync_reset = "none";
defparam \IM_instruction_out[3]~I .oe_async_reset = "none";
defparam \IM_instruction_out[3]~I .oe_power_up = "low";
defparam \IM_instruction_out[3]~I .oe_register_mode = "none";
defparam \IM_instruction_out[3]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[3]~I .operation_mode = "output";
defparam \IM_instruction_out[3]~I .output_async_reset = "none";
defparam \IM_instruction_out[3]~I .output_power_up = "low";
defparam \IM_instruction_out[3]~I .output_register_mode = "none";
defparam \IM_instruction_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[2]~I (
	.datain(\I-Memory|Matriz~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[2]));
// synopsys translate_off
defparam \IM_instruction_out[2]~I .input_async_reset = "none";
defparam \IM_instruction_out[2]~I .input_power_up = "low";
defparam \IM_instruction_out[2]~I .input_register_mode = "none";
defparam \IM_instruction_out[2]~I .input_sync_reset = "none";
defparam \IM_instruction_out[2]~I .oe_async_reset = "none";
defparam \IM_instruction_out[2]~I .oe_power_up = "low";
defparam \IM_instruction_out[2]~I .oe_register_mode = "none";
defparam \IM_instruction_out[2]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[2]~I .operation_mode = "output";
defparam \IM_instruction_out[2]~I .output_async_reset = "none";
defparam \IM_instruction_out[2]~I .output_power_up = "low";
defparam \IM_instruction_out[2]~I .output_register_mode = "none";
defparam \IM_instruction_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[1]~I (
	.datain(\I-Memory|Matriz~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[1]));
// synopsys translate_off
defparam \IM_instruction_out[1]~I .input_async_reset = "none";
defparam \IM_instruction_out[1]~I .input_power_up = "low";
defparam \IM_instruction_out[1]~I .input_register_mode = "none";
defparam \IM_instruction_out[1]~I .input_sync_reset = "none";
defparam \IM_instruction_out[1]~I .oe_async_reset = "none";
defparam \IM_instruction_out[1]~I .oe_power_up = "low";
defparam \IM_instruction_out[1]~I .oe_register_mode = "none";
defparam \IM_instruction_out[1]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[1]~I .operation_mode = "output";
defparam \IM_instruction_out[1]~I .output_async_reset = "none";
defparam \IM_instruction_out[1]~I .output_power_up = "low";
defparam \IM_instruction_out[1]~I .output_register_mode = "none";
defparam \IM_instruction_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IM_instruction_out[0]~I (
	.datain(\I-Memory|Matriz~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IM_instruction_out[0]));
// synopsys translate_off
defparam \IM_instruction_out[0]~I .input_async_reset = "none";
defparam \IM_instruction_out[0]~I .input_power_up = "low";
defparam \IM_instruction_out[0]~I .input_register_mode = "none";
defparam \IM_instruction_out[0]~I .input_sync_reset = "none";
defparam \IM_instruction_out[0]~I .oe_async_reset = "none";
defparam \IM_instruction_out[0]~I .oe_power_up = "low";
defparam \IM_instruction_out[0]~I .oe_register_mode = "none";
defparam \IM_instruction_out[0]~I .oe_sync_reset = "none";
defparam \IM_instruction_out[0]~I .operation_mode = "output";
defparam \IM_instruction_out[0]~I .output_async_reset = "none";
defparam \IM_instruction_out[0]~I .output_power_up = "low";
defparam \IM_instruction_out[0]~I .output_register_mode = "none";
defparam \IM_instruction_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \stat_CVNZ[3]~I (
	.datain(\Status|dataout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(stat_CVNZ[3]));
// synopsys translate_off
defparam \stat_CVNZ[3]~I .input_async_reset = "none";
defparam \stat_CVNZ[3]~I .input_power_up = "low";
defparam \stat_CVNZ[3]~I .input_register_mode = "none";
defparam \stat_CVNZ[3]~I .input_sync_reset = "none";
defparam \stat_CVNZ[3]~I .oe_async_reset = "none";
defparam \stat_CVNZ[3]~I .oe_power_up = "low";
defparam \stat_CVNZ[3]~I .oe_register_mode = "none";
defparam \stat_CVNZ[3]~I .oe_sync_reset = "none";
defparam \stat_CVNZ[3]~I .operation_mode = "output";
defparam \stat_CVNZ[3]~I .output_async_reset = "none";
defparam \stat_CVNZ[3]~I .output_power_up = "low";
defparam \stat_CVNZ[3]~I .output_register_mode = "none";
defparam \stat_CVNZ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \stat_CVNZ[2]~I (
	.datain(\Status|dataout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(stat_CVNZ[2]));
// synopsys translate_off
defparam \stat_CVNZ[2]~I .input_async_reset = "none";
defparam \stat_CVNZ[2]~I .input_power_up = "low";
defparam \stat_CVNZ[2]~I .input_register_mode = "none";
defparam \stat_CVNZ[2]~I .input_sync_reset = "none";
defparam \stat_CVNZ[2]~I .oe_async_reset = "none";
defparam \stat_CVNZ[2]~I .oe_power_up = "low";
defparam \stat_CVNZ[2]~I .oe_register_mode = "none";
defparam \stat_CVNZ[2]~I .oe_sync_reset = "none";
defparam \stat_CVNZ[2]~I .operation_mode = "output";
defparam \stat_CVNZ[2]~I .output_async_reset = "none";
defparam \stat_CVNZ[2]~I .output_power_up = "low";
defparam \stat_CVNZ[2]~I .output_register_mode = "none";
defparam \stat_CVNZ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \stat_CVNZ[1]~I (
	.datain(\Status|dataout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(stat_CVNZ[1]));
// synopsys translate_off
defparam \stat_CVNZ[1]~I .input_async_reset = "none";
defparam \stat_CVNZ[1]~I .input_power_up = "low";
defparam \stat_CVNZ[1]~I .input_register_mode = "none";
defparam \stat_CVNZ[1]~I .input_sync_reset = "none";
defparam \stat_CVNZ[1]~I .oe_async_reset = "none";
defparam \stat_CVNZ[1]~I .oe_power_up = "low";
defparam \stat_CVNZ[1]~I .oe_register_mode = "none";
defparam \stat_CVNZ[1]~I .oe_sync_reset = "none";
defparam \stat_CVNZ[1]~I .operation_mode = "output";
defparam \stat_CVNZ[1]~I .output_async_reset = "none";
defparam \stat_CVNZ[1]~I .output_power_up = "low";
defparam \stat_CVNZ[1]~I .output_register_mode = "none";
defparam \stat_CVNZ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \stat_CVNZ[0]~I (
	.datain(\Status|dataout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(stat_CVNZ[0]));
// synopsys translate_off
defparam \stat_CVNZ[0]~I .input_async_reset = "none";
defparam \stat_CVNZ[0]~I .input_power_up = "low";
defparam \stat_CVNZ[0]~I .input_register_mode = "none";
defparam \stat_CVNZ[0]~I .input_sync_reset = "none";
defparam \stat_CVNZ[0]~I .oe_async_reset = "none";
defparam \stat_CVNZ[0]~I .oe_power_up = "low";
defparam \stat_CVNZ[0]~I .oe_register_mode = "none";
defparam \stat_CVNZ[0]~I .oe_sync_reset = "none";
defparam \stat_CVNZ[0]~I .operation_mode = "output";
defparam \stat_CVNZ[0]~I .output_async_reset = "none";
defparam \stat_CVNZ[0]~I .output_power_up = "low";
defparam \stat_CVNZ[0]~I .output_register_mode = "none";
defparam \stat_CVNZ[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
