// Seed: 4102434490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  assign module_1.id_4 = 0;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = (id_4[-1]);
  supply1 id_6 = 1;
  logic   id_7 = id_5[-1];
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  ;
  integer id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  assign id_7[id_4] = id_7;
endmodule
