#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5628c9d1d170 .scope module, "RAM64_tb" "RAM64_tb" 2 4;
 .timescale -12 -12;
v0x5628c9d36cc0_0 .var "clk", 0 0;
v0x5628c9d36d80_0 .var "in", 15 0;
v0x5628c9d36e20_0 .var "load", 0 0;
v0x5628c9d36ec0_0 .net "out", 15 0, v0x5628c9d36a10_0;  1 drivers
v0x5628c9d36f60_0 .var "sel", 5 0;
S_0x5628c9d1d300 .scope module, "uut" "RAM64" 2 11, 3 1 0, S_0x5628c9d1d170;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 6 "sel";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "out";
v0x5628c9ce26a0_0 .net "clk", 0 0, v0x5628c9d36cc0_0;  1 drivers
v0x5628c9d35fd0_0 .net "in", 15 0, v0x5628c9d36d80_0;  1 drivers
v0x5628c9d360b0_0 .net "load", 0 0, v0x5628c9d36e20_0;  1 drivers
v0x5628c9d36150 .array "mem", 0 63, 15 0;
v0x5628c9d36a10_0 .var "out", 15 0;
v0x5628c9d36b40_0 .net "sel", 5 0, v0x5628c9d36f60_0;  1 drivers
v0x5628c9d36150_0 .array/port v0x5628c9d36150, 0;
v0x5628c9d36150_1 .array/port v0x5628c9d36150, 1;
v0x5628c9d36150_2 .array/port v0x5628c9d36150, 2;
E_0x5628c9d1bec0/0 .event anyedge, v0x5628c9d36b40_0, v0x5628c9d36150_0, v0x5628c9d36150_1, v0x5628c9d36150_2;
v0x5628c9d36150_3 .array/port v0x5628c9d36150, 3;
v0x5628c9d36150_4 .array/port v0x5628c9d36150, 4;
v0x5628c9d36150_5 .array/port v0x5628c9d36150, 5;
v0x5628c9d36150_6 .array/port v0x5628c9d36150, 6;
E_0x5628c9d1bec0/1 .event anyedge, v0x5628c9d36150_3, v0x5628c9d36150_4, v0x5628c9d36150_5, v0x5628c9d36150_6;
v0x5628c9d36150_7 .array/port v0x5628c9d36150, 7;
v0x5628c9d36150_8 .array/port v0x5628c9d36150, 8;
v0x5628c9d36150_9 .array/port v0x5628c9d36150, 9;
v0x5628c9d36150_10 .array/port v0x5628c9d36150, 10;
E_0x5628c9d1bec0/2 .event anyedge, v0x5628c9d36150_7, v0x5628c9d36150_8, v0x5628c9d36150_9, v0x5628c9d36150_10;
v0x5628c9d36150_11 .array/port v0x5628c9d36150, 11;
v0x5628c9d36150_12 .array/port v0x5628c9d36150, 12;
v0x5628c9d36150_13 .array/port v0x5628c9d36150, 13;
v0x5628c9d36150_14 .array/port v0x5628c9d36150, 14;
E_0x5628c9d1bec0/3 .event anyedge, v0x5628c9d36150_11, v0x5628c9d36150_12, v0x5628c9d36150_13, v0x5628c9d36150_14;
v0x5628c9d36150_15 .array/port v0x5628c9d36150, 15;
v0x5628c9d36150_16 .array/port v0x5628c9d36150, 16;
v0x5628c9d36150_17 .array/port v0x5628c9d36150, 17;
v0x5628c9d36150_18 .array/port v0x5628c9d36150, 18;
E_0x5628c9d1bec0/4 .event anyedge, v0x5628c9d36150_15, v0x5628c9d36150_16, v0x5628c9d36150_17, v0x5628c9d36150_18;
v0x5628c9d36150_19 .array/port v0x5628c9d36150, 19;
v0x5628c9d36150_20 .array/port v0x5628c9d36150, 20;
v0x5628c9d36150_21 .array/port v0x5628c9d36150, 21;
v0x5628c9d36150_22 .array/port v0x5628c9d36150, 22;
E_0x5628c9d1bec0/5 .event anyedge, v0x5628c9d36150_19, v0x5628c9d36150_20, v0x5628c9d36150_21, v0x5628c9d36150_22;
v0x5628c9d36150_23 .array/port v0x5628c9d36150, 23;
v0x5628c9d36150_24 .array/port v0x5628c9d36150, 24;
v0x5628c9d36150_25 .array/port v0x5628c9d36150, 25;
v0x5628c9d36150_26 .array/port v0x5628c9d36150, 26;
E_0x5628c9d1bec0/6 .event anyedge, v0x5628c9d36150_23, v0x5628c9d36150_24, v0x5628c9d36150_25, v0x5628c9d36150_26;
v0x5628c9d36150_27 .array/port v0x5628c9d36150, 27;
v0x5628c9d36150_28 .array/port v0x5628c9d36150, 28;
v0x5628c9d36150_29 .array/port v0x5628c9d36150, 29;
v0x5628c9d36150_30 .array/port v0x5628c9d36150, 30;
E_0x5628c9d1bec0/7 .event anyedge, v0x5628c9d36150_27, v0x5628c9d36150_28, v0x5628c9d36150_29, v0x5628c9d36150_30;
v0x5628c9d36150_31 .array/port v0x5628c9d36150, 31;
v0x5628c9d36150_32 .array/port v0x5628c9d36150, 32;
v0x5628c9d36150_33 .array/port v0x5628c9d36150, 33;
v0x5628c9d36150_34 .array/port v0x5628c9d36150, 34;
E_0x5628c9d1bec0/8 .event anyedge, v0x5628c9d36150_31, v0x5628c9d36150_32, v0x5628c9d36150_33, v0x5628c9d36150_34;
v0x5628c9d36150_35 .array/port v0x5628c9d36150, 35;
v0x5628c9d36150_36 .array/port v0x5628c9d36150, 36;
v0x5628c9d36150_37 .array/port v0x5628c9d36150, 37;
v0x5628c9d36150_38 .array/port v0x5628c9d36150, 38;
E_0x5628c9d1bec0/9 .event anyedge, v0x5628c9d36150_35, v0x5628c9d36150_36, v0x5628c9d36150_37, v0x5628c9d36150_38;
v0x5628c9d36150_39 .array/port v0x5628c9d36150, 39;
v0x5628c9d36150_40 .array/port v0x5628c9d36150, 40;
v0x5628c9d36150_41 .array/port v0x5628c9d36150, 41;
v0x5628c9d36150_42 .array/port v0x5628c9d36150, 42;
E_0x5628c9d1bec0/10 .event anyedge, v0x5628c9d36150_39, v0x5628c9d36150_40, v0x5628c9d36150_41, v0x5628c9d36150_42;
v0x5628c9d36150_43 .array/port v0x5628c9d36150, 43;
v0x5628c9d36150_44 .array/port v0x5628c9d36150, 44;
v0x5628c9d36150_45 .array/port v0x5628c9d36150, 45;
v0x5628c9d36150_46 .array/port v0x5628c9d36150, 46;
E_0x5628c9d1bec0/11 .event anyedge, v0x5628c9d36150_43, v0x5628c9d36150_44, v0x5628c9d36150_45, v0x5628c9d36150_46;
v0x5628c9d36150_47 .array/port v0x5628c9d36150, 47;
v0x5628c9d36150_48 .array/port v0x5628c9d36150, 48;
v0x5628c9d36150_49 .array/port v0x5628c9d36150, 49;
v0x5628c9d36150_50 .array/port v0x5628c9d36150, 50;
E_0x5628c9d1bec0/12 .event anyedge, v0x5628c9d36150_47, v0x5628c9d36150_48, v0x5628c9d36150_49, v0x5628c9d36150_50;
v0x5628c9d36150_51 .array/port v0x5628c9d36150, 51;
v0x5628c9d36150_52 .array/port v0x5628c9d36150, 52;
v0x5628c9d36150_53 .array/port v0x5628c9d36150, 53;
v0x5628c9d36150_54 .array/port v0x5628c9d36150, 54;
E_0x5628c9d1bec0/13 .event anyedge, v0x5628c9d36150_51, v0x5628c9d36150_52, v0x5628c9d36150_53, v0x5628c9d36150_54;
v0x5628c9d36150_55 .array/port v0x5628c9d36150, 55;
v0x5628c9d36150_56 .array/port v0x5628c9d36150, 56;
v0x5628c9d36150_57 .array/port v0x5628c9d36150, 57;
v0x5628c9d36150_58 .array/port v0x5628c9d36150, 58;
E_0x5628c9d1bec0/14 .event anyedge, v0x5628c9d36150_55, v0x5628c9d36150_56, v0x5628c9d36150_57, v0x5628c9d36150_58;
v0x5628c9d36150_59 .array/port v0x5628c9d36150, 59;
v0x5628c9d36150_60 .array/port v0x5628c9d36150, 60;
v0x5628c9d36150_61 .array/port v0x5628c9d36150, 61;
v0x5628c9d36150_62 .array/port v0x5628c9d36150, 62;
E_0x5628c9d1bec0/15 .event anyedge, v0x5628c9d36150_59, v0x5628c9d36150_60, v0x5628c9d36150_61, v0x5628c9d36150_62;
v0x5628c9d36150_63 .array/port v0x5628c9d36150, 63;
E_0x5628c9d1bec0/16 .event anyedge, v0x5628c9d36150_63;
E_0x5628c9d1bec0 .event/or E_0x5628c9d1bec0/0, E_0x5628c9d1bec0/1, E_0x5628c9d1bec0/2, E_0x5628c9d1bec0/3, E_0x5628c9d1bec0/4, E_0x5628c9d1bec0/5, E_0x5628c9d1bec0/6, E_0x5628c9d1bec0/7, E_0x5628c9d1bec0/8, E_0x5628c9d1bec0/9, E_0x5628c9d1bec0/10, E_0x5628c9d1bec0/11, E_0x5628c9d1bec0/12, E_0x5628c9d1bec0/13, E_0x5628c9d1bec0/14, E_0x5628c9d1bec0/15, E_0x5628c9d1bec0/16;
E_0x5628c9d1b930 .event posedge, v0x5628c9ce26a0_0;
    .scope S_0x5628c9d1d300;
T_0 ;
    %wait E_0x5628c9d1b930;
    %load/vec4 v0x5628c9d360b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5628c9d35fd0_0;
    %load/vec4 v0x5628c9d36b40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628c9d36150, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5628c9d1d300;
T_1 ;
    %wait E_0x5628c9d1bec0;
    %load/vec4 v0x5628c9d36b40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5628c9d36150, 4;
    %store/vec4 v0x5628c9d36a10_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5628c9d1d170;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5628c9d1d170 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x5628c9d36d80_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628c9d36e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x5628c9d36d80_0, 0, 16;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0x5628c9d36d80_0, 0, 16;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628c9d36cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628c9d36e20_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 36 "$display", "mem[0] = %h", v0x5628c9d36ec0_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 39 "$display", "mem[1] = %h", v0x5628c9d36ec0_0 {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5628c9d36f60_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 42 "$display", "mem[2] = %h", v0x5628c9d36ec0_0 {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM64_tb.v";
    "./RAM64.v";
