#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe328988080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe3289d6fd0 .scope module, "cpu_ptb" "cpu_ptb" 3 1;
 .timescale 0 0;
o0x7fe328871e58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f01e0 .island tran;
p0x7fe328871e58 .port I0x6000008f01e0, o0x7fe328871e58;
L_0x6000023e7c60 .functor BUFZ 16, p0x7fe328871e58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023e7cd0 .functor BUFZ 1, v0x600003b09440_0, C4<0>, C4<0>, C4<0>;
L_0x6000023e7d40 .functor BUFZ 4, L_0x6000039090e0, C4<0000>, C4<0000>, C4<0000>;
L_0x6000023e7db0 .functor BUFZ 16, L_0x600003917340, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023e7e20 .functor BUFZ 1, v0x600003b08a20_0, C4<0>, C4<0>, C4<0>;
L_0x6000023e7e90 .functor BUFZ 1, v0x600003b08d80_0, C4<0>, C4<0>, C4<0>;
L_0x6000023e7f00 .functor BUFZ 16, L_0x6000023e7a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023e7f70 .functor BUFZ 16, L_0x600003916ee0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023c7f00 .functor BUFZ 16, L_0x600003917200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600003821050_0 .net "Halt", 0 0, L_0x6000023a11f0;  1 drivers
v0x6000038210e0_0 .net "Inst", 15 0, L_0x6000023e7c60;  1 drivers
v0x600003821170_0 .net "MemAddress", 15 0, L_0x6000023e7f00;  1 drivers
v0x600003821200_0 .net "MemDataIn", 15 0, L_0x6000023e7f70;  1 drivers
v0x600003821290_0 .net "MemDataOut", 15 0, L_0x6000023c7f00;  1 drivers
v0x600003821320_0 .net "MemRead", 0 0, L_0x6000023e7e20;  1 drivers
v0x6000038213b0_0 .net "MemWrite", 0 0, L_0x6000023e7e90;  1 drivers
v0x600003821440_0 .net "PC", 15 0, L_0x6000023a1260;  1 drivers
v0x6000038214d0_0 .net "RegWrite", 0 0, L_0x6000023e7cd0;  1 drivers
v0x600003821560_0 .net "WriteData", 15 0, L_0x6000023e7db0;  1 drivers
v0x6000038215f0_0 .net "WriteRegister", 3 0, L_0x6000023e7d40;  1 drivers
v0x600003821680_0 .var "clk", 0 0;
v0x600003821710_0 .var/i "cycle_count", 31 0;
v0x6000038217a0_0 .var/i "inst_count", 31 0;
v0x600003821830_0 .var "rst_n", 0 0;
v0x6000038218c0_0 .var/i "sim_log_file", 31 0;
v0x600003821950_0 .var/i "trace_file", 31 0;
S_0x7fe3289d3190 .scope module, "DUT" "cpu" 3 30, 4 1 0, S_0x7fe3289d6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
o0x7fe32887e048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0f20 .island tran;
p0x7fe32887e048 .port I0x6000008f0f20, o0x7fe32887e048;
L_0x6000023a1260 .functor BUFZ 16, p0x7fe32887e048, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023a11f0 .functor BUFZ 1, v0x600003bd8090_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a2450 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a24c0 .functor OR 1, L_0x6000023a2450, L_0x6000023d5d50, C4<0>, C4<0>;
o0x7fe32a322808 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023a2530 .functor NOT 1, o0x7fe32a322808, C4<0>, C4<0>, C4<0>;
RS_0x7fe32889bf28 .resolv tri, v0x600003b4b450_0, L_0x6000039dcf00;
L_0x6000023a36b0 .functor NOT 1, RS_0x7fe32889bf28, C4<0>, C4<0>, C4<0>;
L_0x6000023a3720 .functor NOT 1, L_0x600002389d50, C4<0>, C4<0>, C4<0>;
L_0x6000023a3790 .functor AND 1, L_0x6000023a36b0, L_0x6000023a3720, C4<1>, C4<1>;
L_0x6000023c1a40 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023c1ab0 .functor NOT 1, L_0x6000023d5dc0, C4<0>, C4<0>, C4<0>;
L_0x6000023c1b20 .functor OR 1, L_0x600003908000, L_0x600003908280, C4<0>, C4<0>;
L_0x6000023c1b90 .functor OR 1, L_0x600003908000, L_0x600003908280, C4<0>, C4<0>;
L_0x6000023d5260 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5c70 .functor NOT 1, L_0x60000390ee40, C4<0>, C4<0>, C4<0>;
L_0x6000023d5d50 .functor BUFZ 1, L_0x600002389d50, C4<0>, C4<0>, C4<0>;
L_0x6000023d52d0 .functor BUFZ 1, L_0x6000023d5ce0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5dc0 .functor BUFZ 1, L_0x6000023d5ce0, C4<0>, C4<0>, C4<0>;
L_0x6000023bd340 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023bd2d0 .functor AND 1, v0x600003a06e20_0, L_0x6000039b1e00, C4<1>, C4<1>;
L_0x7fe32a332dd8 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x6000023bd260 .functor AND 16, L_0x60000391b7a0, L_0x7fe32a332dd8, C4<1111111111111111>, C4<1111111111111111>;
L_0x6000023bd1f0 .functor NOT 1, L_0x6000039b1f40, C4<0>, C4<0>, C4<0>;
L_0x6000023bd180 .functor AND 1, v0x600003a06e20_0, L_0x6000023bd1f0, C4<1>, C4<1>;
L_0x7fe32a332e20 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x6000023bd110 .functor AND 16, L_0x60000391b7a0, L_0x7fe32a332e20, C4<1111111111111111>, C4<1111111111111111>;
L_0x6000023e79c0 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886dce8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0820 .island tran;
p0x7fe32886dce8 .port I0x6000008f0820, o0x7fe32886dce8;
L_0x6000023e7a30 .functor BUFZ 16, p0x7fe32886dce8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023e7b80 .functor OR 1, v0x600003b08a20_0, v0x600003b08d80_0, C4<0>, C4<0>;
L_0x6000023e7bf0 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
v0x60000382b690_0 .net "D_ALUsrc", 0 0, L_0x600003908fa0;  1 drivers
v0x60000382b720_0 .net "D_LoadPartial", 0 0, L_0x600003908460;  1 drivers
v0x60000382b7b0_0 .net "D_MemRead", 0 0, L_0x600003908000;  1 drivers
v0x60000382b840_0 .net "D_MemWrite", 0 0, L_0x600003908280;  1 drivers
v0x60000382b8d0_0 .net "D_MemtoReg", 0 0, L_0x600003908140;  1 drivers
v0x60000382b960_0 .net "D_RegDst", 0 0, L_0x60000390fde0;  1 drivers
v0x60000382b9f0_0 .net "D_RegWrite", 0 0, L_0x6000023d6140;  1 drivers
v0x60000382ba80_0 .net "D_SavePC", 0 0, L_0x6000039085a0;  1 drivers
v0x60000382bb10_0 .net "D_X_ALUsrc", 0 0, v0x600003a079f0_0;  1 drivers
v0x60000382bba0_0 .net "D_X_LoadPartial", 0 0, v0x600003a06e20_0;  1 drivers
v0x60000382bc30_0 .net "D_X_MemRead", 0 0, L_0x600002389b90;  1 drivers
v0x60000382bcc0_0 .net "D_X_MemWrite", 0 0, L_0x600002389b20;  1 drivers
v0x60000382bd50_0 .net "D_X_MemtoReg", 0 0, L_0x600002389c70;  1 drivers
v0x60000382bde0_0 .net "D_X_RegDst", 0 0, L_0x6000023889a0;  1 drivers
v0x60000382be70_0 .net "D_X_RegWrite", 0 0, L_0x600002389c00;  1 drivers
v0x60000382bf00_0 .net "D_X_SavePC", 0 0, L_0x60000238c850;  1 drivers
v0x600003824000_0 .net "D_X_branch_inst", 0 0, L_0x600002389ab0;  1 drivers
v0x600003824090_0 .net "D_X_branch_src", 0 0, L_0x600002389a40;  1 drivers
v0x600003824120_0 .net "D_X_halt", 0 0, L_0x60000238c7e0;  1 drivers
o0x7fe32885df38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caf60 .island tran;
p0x7fe32885df38 .port I0x6000008caf60, o0x7fe32885df38;
v0x6000038241b0_0 .net8 "D_X_imm", 15 0, p0x7fe32885df38;  0 drivers, strength-aware
o0x7fe328861aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cade0 .island tran;
p0x7fe328861aa8 .port I0x6000008cade0, o0x7fe328861aa8;
v0x600003824240_0 .net8 "D_X_instruction", 15 0, p0x7fe328861aa8;  0 drivers, strength-aware
o0x7fe328865618 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca400 .island tran;
p0x7fe328865618 .port I0x6000008ca400, o0x7fe328865618;
v0x6000038242d0_0 .net8 "D_X_newPC", 15 0, p0x7fe328865618;  0 drivers, strength-aware
o0x7fe328869188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cafa0 .island tran;
p0x7fe328869188 .port I0x6000008cafa0, o0x7fe328869188;
v0x600003824360_0 .net8 "D_X_oldPC", 15 0, p0x7fe328869188;  0 drivers, strength-aware
o0x7fe3288563d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caec0 .island tran;
p0x7fe3288563d8 .port I0x6000008caec0, o0x7fe3288563d8;
v0x6000038243f0_0 .net8 "D_X_reg1", 15 0, p0x7fe3288563d8;  0 drivers, strength-aware
o0x7fe328859f48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caf20 .island tran;
p0x7fe328859f48 .port I0x6000008caf20, o0x7fe328859f48;
v0x600003824480_0 .net8 "D_X_reg2", 15 0, p0x7fe328859f48;  0 drivers, strength-aware
v0x600003824510_0 .net "D_X_reg_dest", 3 0, L_0x6000039bcc80;  1 drivers
v0x6000038245a0_0 .net "D_X_reg_source1", 3 0, L_0x6000039a46e0;  1 drivers
v0x600003824630_0 .net "D_X_reg_source2", 3 0, L_0x6000039a43c0;  1 drivers
v0x6000038246c0_0 .net "D_branch_inst", 0 0, L_0x60000390f5c0;  1 drivers
v0x600003824750_0 .net "D_branch_src", 0 0, L_0x60000390f660;  1 drivers
v0x6000038247e0_0 .net "D_imm", 15 0, L_0x6000039997c0;  1 drivers
v0x600003824870_0 .net "D_reg1", 15 0, L_0x60000390e3a0;  1 drivers
v0x600003824900_0 .net "D_reg2", 15 0, L_0x60000390e4e0;  1 drivers
v0x600003824990_0 .net "D_stall", 0 0, L_0x6000023d5dc0;  1 drivers
o0x7fe32885a458 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003824a20_0 .net "F_D_halt", 0 0, o0x7fe32885a458;  0 drivers
o0x7fe328861b08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca200 .island tran;
p0x7fe328861b08 .port I0x6000008ca200, o0x7fe328861b08;
v0x600003824ab0_0 .net8 "F_D_instruction", 15 0, p0x7fe328861b08;  0 drivers, strength-aware
o0x7fe328865678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca840 .island tran;
p0x7fe328865678 .port I0x6000008ca840, o0x7fe328865678;
v0x600003824b40_0 .net8 "F_D_newPC", 15 0, p0x7fe328865678;  0 drivers, strength-aware
o0x7fe3288691e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca560 .island tran;
p0x7fe3288691e8 .port I0x6000008ca560, o0x7fe3288691e8;
v0x600003824bd0_0 .net8 "F_D_oldPC", 15 0, p0x7fe3288691e8;  0 drivers, strength-aware
v0x600003824c60_0 .net "F_stall", 0 0, L_0x6000023d52d0;  1 drivers
v0x600003824cf0_0 .net "M_M_B_en", 0 0, L_0x6000023e4c40;  1 drivers
o0x7fe32886dc88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0ee0 .island tran;
p0x7fe32886dc88 .port I0x6000008f0ee0, o0x7fe32886dc88;
v0x600003824d80_0 .net8 "M_W_ALUOut", 15 0, p0x7fe32886dc88;  0 drivers, strength-aware
v0x600003824e10_0 .net "M_W_MemtoReg", 0 0, v0x600003bdf600_0;  1 drivers
v0x600003824ea0_0 .net "M_W_RegWrite", 0 0, v0x600003bdf960_0;  1 drivers
v0x600003824f30_0 .net "M_W_SavePC", 0 0, v0x600003bdfcc0_0;  1 drivers
v0x600003824fc0_0 .net "M_W_halt", 0 0, v0x600003bd8090_0;  1 drivers
o0x7fe328871df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0d20 .island tran;
p0x7fe328871df8 .port I0x6000008f0d20, o0x7fe328871df8;
v0x600003825050_0 .net8 "M_W_instruction", 15 0, p0x7fe328871df8;  0 drivers, strength-aware
o0x7fe328876968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0e40 .island tran;
p0x7fe328876968 .port I0x6000008f0e40, o0x7fe328876968;
v0x6000038250e0_0 .net8 "M_W_mem", 15 0, p0x7fe328876968;  0 drivers, strength-aware
o0x7fe32887a4d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0f60 .island tran;
p0x7fe32887a4d8 .port I0x6000008f0f60, o0x7fe32887a4d8;
v0x600003825170_0 .net8 "M_W_newPC", 15 0, p0x7fe32887a4d8;  0 drivers, strength-aware
v0x600003825200_0 .net8 "M_W_oldPC", 15 0, p0x7fe32887e048;  0 drivers, strength-aware
v0x600003825290_0 .net "M_W_reg_dest", 3 0, L_0x60000391b980;  1 drivers
v0x600003825320_0 .net "M_X_A_en", 0 0, L_0x6000023e4f50;  1 drivers
v0x6000038253b0_0 .net "M_X_B_en", 0 0, L_0x6000023e52d0;  1 drivers
v0x600003825440_0 .net "M_mem", 15 0, L_0x600003917200;  1 drivers
v0x6000038254d0_0 .net "NVZ_out", 2 0, L_0x60000390ef80;  1 drivers
v0x600003825560_0 .net "NVZflag", 2 0, L_0x60000391ad00;  1 drivers
v0x6000038255f0_0 .net "X_ALUOut", 15 0, L_0x6000039195e0;  1 drivers
v0x600003825680_0 .net8 "X_M_ALUOut", 15 0, p0x7fe32886dce8;  0 drivers, strength-aware
v0x600003825710_0 .net "X_M_MemRead", 0 0, v0x600003b08a20_0;  1 drivers
v0x6000038257a0_0 .net "X_M_MemWrite", 0 0, v0x600003b08d80_0;  1 drivers
v0x600003825830_0 .net "X_M_MemtoReg", 0 0, L_0x6000023d6610;  1 drivers
v0x6000038258c0_0 .net "X_M_RegWrite", 0 0, v0x600003b09440_0;  1 drivers
v0x600003825950_0 .net "X_M_SavePC", 0 0, L_0x6000023d6680;  1 drivers
o0x7fe328886dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0540 .island tran;
p0x7fe328886dd8 .port I0x6000008f0540, o0x7fe328886dd8;
v0x6000038259e0_0 .net8 "X_M_aluB", 15 0, p0x7fe328886dd8;  0 drivers, strength-aware
v0x600003825a70_0 .net "X_M_halt", 0 0, L_0x6000023d66f0;  1 drivers
v0x600003825b00_0 .net8 "X_M_instruction", 15 0, p0x7fe328871e58;  0 drivers, strength-aware
o0x7fe32887a538 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600003825b90_0 .net "X_M_newPC", 15 0, o0x7fe32887a538;  0 drivers
o0x7fe32887e0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0a80 .island tran;
p0x7fe32887e0a8 .port I0x6000008f0a80, o0x7fe32887e0a8;
v0x600003825c20_0 .net8 "X_M_oldPC", 15 0, p0x7fe32887e0a8;  0 drivers, strength-aware
v0x600003825cb0_0 .net "X_M_reg_dest", 3 0, L_0x6000039090e0;  1 drivers
v0x600003825d40_0 .net "X_M_reg_source2", 3 0, L_0x600003909400;  1 drivers
v0x600003825dd0_0 .net "X_X_A_en", 0 0, L_0x6000023e4930;  1 drivers
v0x600003825e60_0 .net "X_X_B_en", 0 0, L_0x6000023e4a80;  1 drivers
v0x600003825ef0_0 .net *"_ivl_10", 0 0, L_0x6000023a36b0;  1 drivers
v0x600003825f80_0 .net *"_ivl_100", 15 0, L_0x60000399b0c0;  1 drivers
v0x600003826010_0 .net *"_ivl_102", 16 0, L_0x60000399b020;  1 drivers
L_0x7fe32a331dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000038260a0_0 .net *"_ivl_105", 0 0, L_0x7fe32a331dd0;  1 drivers
L_0x7fe32a331e18 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003826130_0 .net/2u *"_ivl_106", 11 0, L_0x7fe32a331e18;  1 drivers
v0x6000038261c0_0 .net *"_ivl_109", 3 0, L_0x60000399af80;  1 drivers
v0x600003826250_0 .net *"_ivl_110", 15 0, L_0x60000399aee0;  1 drivers
v0x6000038262e0_0 .net *"_ivl_112", 16 0, L_0x60000399ae40;  1 drivers
L_0x7fe32a331e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003826370_0 .net *"_ivl_115", 0 0, L_0x7fe32a331e60;  1 drivers
v0x600003826400_0 .net *"_ivl_116", 16 0, L_0x6000039999a0;  1 drivers
v0x600003826490_0 .net *"_ivl_118", 16 0, L_0x600003999900;  1 drivers
v0x600003826520_0 .net *"_ivl_12", 0 0, L_0x6000023a3720;  1 drivers
v0x6000038265b0_0 .net *"_ivl_120", 16 0, L_0x600003999860;  1 drivers
v0x600003826640_0 .net *"_ivl_125", 3 0, L_0x600003999720;  1 drivers
v0x6000038266d0_0 .net *"_ivl_131", 0 0, L_0x60000390ee40;  1 drivers
v0x600003826760_0 .net *"_ivl_160", 0 0, L_0x6000039b1e00;  1 drivers
v0x6000038267f0_0 .net *"_ivl_161", 0 0, L_0x6000023bd2d0;  1 drivers
v0x600003826880_0 .net/2u *"_ivl_163", 15 0, L_0x7fe32a332dd8;  1 drivers
v0x600003826910_0 .net *"_ivl_165", 15 0, L_0x6000023bd260;  1 drivers
v0x6000038269a0_0 .net *"_ivl_168", 0 0, L_0x6000039b1f40;  1 drivers
v0x600003826a30_0 .net *"_ivl_169", 0 0, L_0x6000023bd1f0;  1 drivers
v0x600003826ac0_0 .net *"_ivl_171", 0 0, L_0x6000023bd180;  1 drivers
v0x600003826b50_0 .net/2u *"_ivl_173", 15 0, L_0x7fe32a332e20;  1 drivers
v0x600003826be0_0 .net *"_ivl_175", 15 0, L_0x6000023bd110;  1 drivers
v0x600003826c70_0 .net *"_ivl_177", 15 0, L_0x6000039b1ea0;  1 drivers
v0x600003826d00_0 .net *"_ivl_185", 15 0, L_0x60000391b700;  1 drivers
v0x600003826d90_0 .net *"_ivl_189", 15 0, L_0x60000391b840;  1 drivers
v0x600003826e20_0 .net *"_ivl_205", 15 0, L_0x6000039172a0;  1 drivers
v0x600003826eb0_0 .net *"_ivl_25", 3 0, L_0x6000039dcfa0;  1 drivers
L_0x7fe32a331560 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600003826f40_0 .net/2u *"_ivl_26", 3 0, L_0x7fe32a331560;  1 drivers
v0x600003826fd0_0 .net *"_ivl_35", 0 0, L_0x6000039cca00;  1 drivers
v0x600003827060_0 .net *"_ivl_36", 5 0, L_0x6000039cc960;  1 drivers
v0x6000038270f0_0 .net *"_ivl_39", 8 0, L_0x6000039cc8c0;  1 drivers
v0x600003827180_0 .net *"_ivl_4", 0 0, L_0x6000023a2450;  1 drivers
L_0x7fe32a331638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003827210_0 .net/2u *"_ivl_40", 0 0, L_0x7fe32a331638;  1 drivers
v0x6000038272a0_0 .net *"_ivl_51", 3 0, L_0x600003991ae0;  1 drivers
v0x600003827330_0 .net *"_ivl_53", 3 0, L_0x600003991a40;  1 drivers
v0x6000038273c0_0 .net *"_ivl_56", 0 0, L_0x6000023c1b20;  1 drivers
v0x600003827450_0 .net *"_ivl_59", 3 0, L_0x600003991900;  1 drivers
v0x6000038274e0_0 .net *"_ivl_61", 3 0, L_0x600003991860;  1 drivers
v0x600003827570_0 .net *"_ivl_64", 0 0, L_0x6000023c1b90;  1 drivers
L_0x7fe32a331bd8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003827600_0 .net/2u *"_ivl_66", 11 0, L_0x7fe32a331bd8;  1 drivers
v0x600003827690_0 .net *"_ivl_69", 3 0, L_0x600003991720;  1 drivers
L_0x7fe32a331c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003827720_0 .net/2u *"_ivl_70", 0 0, L_0x7fe32a331c20;  1 drivers
v0x6000038277b0_0 .net *"_ivl_72", 16 0, L_0x600003991680;  1 drivers
v0x600003827840_0 .net *"_ivl_75", 3 0, L_0x6000039915e0;  1 drivers
L_0x7fe32a331c68 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6000038278d0_0 .net/2u *"_ivl_76", 3 0, L_0x7fe32a331c68;  1 drivers
v0x600003827960_0 .net *"_ivl_78", 0 0, L_0x600003991540;  1 drivers
L_0x7fe32a331cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000038279f0_0 .net/2u *"_ivl_80", 7 0, L_0x7fe32a331cb0;  1 drivers
v0x600003827a80_0 .net *"_ivl_83", 7 0, L_0x6000039914a0;  1 drivers
v0x600003827b10_0 .net *"_ivl_84", 15 0, L_0x600003990000;  1 drivers
v0x600003827ba0_0 .net *"_ivl_86", 16 0, L_0x60000399b340;  1 drivers
L_0x7fe32a331cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003827c30_0 .net *"_ivl_89", 0 0, L_0x7fe32a331cf8;  1 drivers
v0x600003827cc0_0 .net *"_ivl_91", 3 0, L_0x60000399b200;  1 drivers
L_0x7fe32a331d40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600003827d50_0 .net/2u *"_ivl_92", 3 0, L_0x7fe32a331d40;  1 drivers
v0x600003827de0_0 .net *"_ivl_94", 0 0, L_0x60000399b160;  1 drivers
v0x600003827e70_0 .net *"_ivl_97", 7 0, L_0x60000399b2a0;  1 drivers
L_0x7fe32a331d88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600003827f00_0 .net/2u *"_ivl_98", 7 0, L_0x7fe32a331d88;  1 drivers
v0x600003820000_0 .net "addr", 15 0, L_0x6000023e7a30;  1 drivers
v0x600003820090_0 .net "aluA", 15 0, L_0x6000039b1fe0;  1 drivers
v0x600003820120_0 .net "aluB", 15 0, L_0x6000039b2080;  1 drivers
v0x6000038201b0_0 .net "branchAdd", 15 0, L_0x6000039cc820;  1 drivers
o0x7fe3288936d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003820240_0 .net "branch_inst", 0 0, o0x7fe3288936d8;  0 drivers
v0x6000038202d0_0 .net "clk", 0 0, v0x600003821680_0;  1 drivers
v0x600003820360_0 .net "cond", 2 0, L_0x60000390f020;  1 drivers
v0x6000038203f0_0 .net "do_branch", 0 0, L_0x600002389d50;  1 drivers
v0x600003820480_0 .net "flagNV", 0 0, L_0x600003908780;  1 drivers
v0x600003820510_0 .net "flagZ", 0 0, L_0x600003908a00;  1 drivers
v0x6000038205a0_0 .net "flush", 0 0, L_0x6000023d5d50;  1 drivers
v0x600003820630_0 .net8 "halt", 0 0, RS_0x7fe32889bf28;  2 drivers
v0x6000038206c0_0 .net "hlt", 0 0, L_0x6000023a11f0;  alias, 1 drivers
v0x600003820750_0 .net "instruction", 15 0, L_0x6000039dd040;  1 drivers
v0x6000038207e0_0 .net "memData_In", 15 0, L_0x600003916ee0;  1 drivers
o0x7fe3288ae238 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600003820870_0 .net "nextPC", 15 0, o0x7fe3288ae238;  0 drivers
v0x600003820900_0 .net "pc", 15 0, L_0x6000023a1260;  alias, 1 drivers
v0x600003820990_0 .net "pcBranch", 15 0, L_0x6000039beda0;  1 drivers
v0x600003820a20_0 .net "pcInc", 15 0, L_0x6000039ccaa0;  1 drivers
v0x600003820ab0_0 .net "programCount", 15 0, L_0x6000039dbe80;  1 drivers
v0x600003820b40_0 .net "reg1Forward", 15 0, L_0x60000391b7a0;  1 drivers
v0x600003820bd0_0 .net "reg2Forward", 15 0, L_0x60000391b8e0;  1 drivers
v0x600003820c60_0 .net "reg_dest", 3 0, L_0x600003999680;  1 drivers
v0x600003820cf0_0 .net "reg_source1", 3 0, L_0x6000039919a0;  1 drivers
v0x600003820d80_0 .net "reg_source2", 3 0, L_0x6000039917c0;  1 drivers
v0x600003820e10_0 .net "rst_n", 0 0, v0x600003821830_0;  1 drivers
v0x600003820ea0_0 .net "stall", 0 0, L_0x6000023d5ce0;  1 drivers
v0x600003820f30_0 .net "stall_if_id", 0 0, o0x7fe32a322808;  0 drivers
v0x600003820fc0_0 .net "writeback_data", 15 0, L_0x600003917340;  1 drivers
L_0x6000039dcfa0 .part L_0x6000039dd040, 12, 4;
L_0x6000039dcf00 .cmp/eq 4, L_0x6000039dcfa0, L_0x7fe32a331560;
L_0x6000039cca00 .part L_0x6000039dd040, 8, 1;
LS_0x6000039cc960_0_0 .concat [ 1 1 1 1], L_0x6000039cca00, L_0x6000039cca00, L_0x6000039cca00, L_0x6000039cca00;
LS_0x6000039cc960_0_4 .concat [ 1 1 0 0], L_0x6000039cca00, L_0x6000039cca00;
L_0x6000039cc960 .concat [ 4 2 0 0], LS_0x6000039cc960_0_0, LS_0x6000039cc960_0_4;
L_0x6000039cc8c0 .part L_0x6000039dd040, 0, 9;
L_0x6000039cc820 .concat [ 1 9 6 0], L_0x7fe32a331638, L_0x6000039cc8c0, L_0x6000039cc960;
L_0x600003991ae0 .part p0x7fe328861b08, 8, 4;
L_0x600003991a40 .part p0x7fe328861b08, 4, 4;
L_0x6000039919a0 .functor MUXZ 4, L_0x600003991a40, L_0x600003991ae0, L_0x600003908460, C4<>;
L_0x600003991900 .part p0x7fe328861b08, 8, 4;
L_0x600003991860 .part p0x7fe328861b08, 0, 4;
L_0x6000039917c0 .functor MUXZ 4, L_0x600003991860, L_0x600003991900, L_0x6000023c1b20, C4<>;
L_0x600003991720 .part p0x7fe328861b08, 0, 4;
L_0x600003991680 .concat [ 1 4 12 0], L_0x7fe32a331c20, L_0x600003991720, L_0x7fe32a331bd8;
L_0x6000039915e0 .part p0x7fe328861b08, 12, 4;
L_0x600003991540 .cmp/eq 4, L_0x6000039915e0, L_0x7fe32a331c68;
L_0x6000039914a0 .part p0x7fe328861b08, 0, 8;
L_0x600003990000 .concat [ 8 8 0 0], L_0x6000039914a0, L_0x7fe32a331cb0;
L_0x60000399b340 .concat [ 16 1 0 0], L_0x600003990000, L_0x7fe32a331cf8;
L_0x60000399b200 .part p0x7fe328861b08, 12, 4;
L_0x60000399b160 .cmp/eq 4, L_0x60000399b200, L_0x7fe32a331d40;
L_0x60000399b2a0 .part p0x7fe328861b08, 0, 8;
L_0x60000399b0c0 .concat [ 8 8 0 0], L_0x7fe32a331d88, L_0x60000399b2a0;
L_0x60000399b020 .concat [ 16 1 0 0], L_0x60000399b0c0, L_0x7fe32a331dd0;
L_0x60000399af80 .part p0x7fe328861b08, 0, 4;
L_0x60000399aee0 .concat [ 4 12 0 0], L_0x60000399af80, L_0x7fe32a331e18;
L_0x60000399ae40 .concat [ 16 1 0 0], L_0x60000399aee0, L_0x7fe32a331e60;
L_0x6000039999a0 .functor MUXZ 17, L_0x60000399ae40, L_0x60000399b020, L_0x60000399b160, C4<>;
L_0x600003999900 .functor MUXZ 17, L_0x6000039999a0, L_0x60000399b340, L_0x600003991540, C4<>;
L_0x600003999860 .functor MUXZ 17, L_0x600003999900, L_0x600003991680, L_0x6000023c1b90, C4<>;
L_0x6000039997c0 .part L_0x600003999860, 0, 16;
L_0x600003999720 .part p0x7fe328861b08, 8, 4;
L_0x600003999680 .functor MUXZ 4, L_0x6000039917c0, L_0x600003999720, L_0x60000390fde0, C4<>;
L_0x60000390ee40 .part p0x7fe328861b08, 15, 1;
L_0x60000390eee0 .part p0x7fe328861b08, 12, 3;
L_0x60000390ef80 .concat8 [ 1 1 1 0], L_0x60000390eda0, L_0x60000390ec60, L_0x60000390eb20;
L_0x60000390f020 .part p0x7fe328861b08, 9, 3;
L_0x60000390f200 .part p0x7fe328861b08, 12, 4;
L_0x600003909040 .part p0x7fe328861b08, 12, 4;
L_0x6000039b1e00 .part p0x7fe328861aa8, 12, 1;
L_0x6000039b1f40 .part p0x7fe328861aa8, 12, 1;
L_0x6000039b1ea0 .functor MUXZ 16, L_0x60000391b7a0, L_0x6000023bd110, L_0x6000023bd180, C4<>;
L_0x6000039b1fe0 .functor MUXZ 16, L_0x6000039b1ea0, L_0x6000023bd260, L_0x6000023bd2d0, C4<>;
L_0x6000039b2080 .functor MUXZ 16, L_0x60000391b8e0, p0x7fe32885df38, v0x600003a079f0_0, C4<>;
L_0x60000391ada0 .part p0x7fe328861aa8, 12, 3;
L_0x60000391b700 .functor MUXZ 16, p0x7fe3288563d8, L_0x600003917340, L_0x6000023e4f50, C4<>;
L_0x60000391b7a0 .functor MUXZ 16, L_0x60000391b700, p0x7fe32886dce8, L_0x6000023e4930, C4<>;
L_0x60000391b840 .functor MUXZ 16, p0x7fe328859f48, L_0x600003917340, L_0x6000023e52d0, C4<>;
L_0x60000391b8e0 .functor MUXZ 16, L_0x60000391b840, p0x7fe32886dce8, L_0x6000023e4a80, C4<>;
L_0x600003916ee0 .functor MUXZ 16, p0x7fe328886dd8, L_0x600003917340, L_0x6000023e4c40, C4<>;
L_0x6000039172a0 .functor MUXZ 16, p0x7fe32886dc88, p0x7fe32887a4d8, v0x600003bdfcc0_0, C4<>;
L_0x600003917340 .functor MUXZ 16, L_0x6000039172a0, p0x7fe328876968, v0x600003bdf600_0, C4<>;
S_0x7fe3289d2c40 .scope module, "ALU0" "ALU" 4 295, 5 10 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /INPUT 1 "flagNV";
    .port_info 5 /INPUT 1 "flagZ";
    .port_info 6 /OUTPUT 3 "nvz_flags";
L_0x6000023ed1f0 .functor XOR 16, L_0x6000039b1fe0, L_0x6000039b2080, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023c7b80 .functor BUFZ 16, L_0x6000039d3d40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023c7c60 .functor NOT 1, L_0x600003918d20, C4<0>, C4<0>, C4<0>;
L_0x6000023c7cd0 .functor NOT 1, L_0x600003918dc0, C4<0>, C4<0>, C4<0>;
L_0x6000023c7d40 .functor AND 1, L_0x6000023c7c60, L_0x6000023c7cd0, C4<1>, C4<1>;
L_0x6000023c7db0 .functor NOT 1, L_0x600003918e60, C4<0>, C4<0>, C4<0>;
L_0x6000023c7e20 .functor NOT 1, L_0x600003918f00, C4<0>, C4<0>, C4<0>;
L_0x6000023c7e90 .functor AND 1, L_0x6000023c7db0, L_0x6000023c7e20, C4<1>, C4<1>;
L_0x6000023c7f70 .functor NOT 1, L_0x600003918fa0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4000 .functor NOT 1, L_0x600003919040, C4<0>, C4<0>, C4<0>;
L_0x6000023e4070 .functor NOT 1, L_0x6000039190e0, C4<0>, C4<0>, C4<0>;
L_0x6000023e40e0 .functor AND 1, L_0x6000023e4000, L_0x6000023e4070, C4<1>, C4<1>;
L_0x6000023e4150 .functor NOT 1, L_0x600003919180, C4<0>, C4<0>, C4<0>;
L_0x6000023e4230 .functor NOT 1, L_0x600003919220, C4<0>, C4<0>, C4<0>;
L_0x6000023e42a0 .functor NOT 1, L_0x600003919720, C4<0>, C4<0>, C4<0>;
L_0x6000023e41c0 .functor NOT 1, L_0x6000039197c0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4310 .functor AND 1, L_0x6000023e42a0, L_0x6000023e41c0, C4<1>, C4<1>;
L_0x6000023e4380 .functor OR 1, L_0x6000023ed0a0, L_0x6000023ed180, C4<0>, C4<0>;
L_0x6000023e43f0 .functor NOT 1, L_0x6000039199a0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4460 .functor NOT 1, L_0x600003919ae0, C4<0>, C4<0>, C4<0>;
L_0x6000023e44d0 .functor AND 1, L_0x6000023e43f0, L_0x6000023e4460, C4<1>, C4<1>;
L_0x7fe32a333648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x6000023e4540 .functor XNOR 1, L_0x600003919a40, L_0x7fe32a333648, C4<0>, C4<0>;
L_0x6000023e45b0 .functor NOT 1, L_0x600003919d60, C4<0>, C4<0>, C4<0>;
L_0x6000023e4620 .functor NOT 1, L_0x600003919f40, C4<0>, C4<0>, C4<0>;
L_0x6000023e4690 .functor NOT 1, L_0x600003919fe0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4700 .functor AND 1, L_0x6000023e4620, L_0x6000023e4690, C4<1>, C4<1>;
L_0x6000023e4770 .functor NOT 1, L_0x60000391a1c0, C4<0>, C4<0>, C4<0>;
L_0x6000023e47e0 .functor NOT 1, L_0x60000391a3a0, C4<0>, C4<0>, C4<0>;
v0x600003a10630_0 .net "A", 15 0, L_0x6000039b1fe0;  alias, 1 drivers
v0x600003a10480_0 .net "ADDSUB_result", 15 0, L_0x60000390b8e0;  1 drivers
v0x600003a10240_0 .net "B", 15 0, L_0x6000039b2080;  alias, 1 drivers
v0x600003a10090_0 .net "PADDSB_result", 15 0, L_0x60000391c6e0;  1 drivers
v0x600003a17de0_0 .net "RED_result", 15 0, L_0x6000039d21c0;  1 drivers
v0x600003a17c30_0 .net "ROR_result", 15 0, L_0x6000023c7bf0;  1 drivers
v0x600003a179f0_0 .net "SLL_result", 15 0, L_0x6000039d3d40;  1 drivers
v0x600003a17840_0 .net "SRA_result", 15 0, L_0x6000023c7b80;  1 drivers
v0x600003a17600_0 .net "XOR_result", 15 0, L_0x6000023ed1f0;  1 drivers
v0x600003a17450_0 .net *"_ivl_100", 0 0, L_0x6000023e44d0;  1 drivers
L_0x7fe32a3335b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a17210_0 .net/2u *"_ivl_102", 0 0, L_0x7fe32a3335b8;  1 drivers
L_0x7fe32a333600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a17060_0 .net/2u *"_ivl_104", 0 0, L_0x7fe32a333600;  1 drivers
v0x600003a16e20_0 .net *"_ivl_107", 0 0, L_0x600003919a40;  1 drivers
v0x600003a16c70_0 .net *"_ivl_108", 0 0, L_0x7fe32a333648;  1 drivers
v0x600003a16130_0 .net *"_ivl_110", 0 0, L_0x6000023e4540;  1 drivers
L_0x7fe32a333690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a15f80_0 .net/2u *"_ivl_112", 0 0, L_0x7fe32a333690;  1 drivers
L_0x7fe32a3336d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a15d40_0 .net/2u *"_ivl_114", 15 0, L_0x7fe32a3336d8;  1 drivers
v0x600003a15b90_0 .net *"_ivl_116", 0 0, L_0x600003919b80;  1 drivers
v0x600003a15950_0 .net *"_ivl_118", 0 0, L_0x600003919c20;  1 drivers
v0x600003a157a0_0 .net *"_ivl_120", 2 0, L_0x600003919cc0;  1 drivers
v0x600003a15560_0 .net *"_ivl_123", 0 0, L_0x600003919d60;  1 drivers
v0x600003a153b0_0 .net *"_ivl_124", 0 0, L_0x6000023e45b0;  1 drivers
L_0x7fe32a333720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a15170_0 .net/2u *"_ivl_126", 0 0, L_0x7fe32a333720;  1 drivers
L_0x7fe32a333768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a14fc0_0 .net/2u *"_ivl_128", 0 0, L_0x7fe32a333768;  1 drivers
L_0x7fe32a3337b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a14d80_0 .net/2u *"_ivl_130", 15 0, L_0x7fe32a3337b0;  1 drivers
v0x600003a14bd0_0 .net *"_ivl_132", 0 0, L_0x600003919e00;  1 drivers
v0x600003a14990_0 .net *"_ivl_134", 2 0, L_0x600003919ea0;  1 drivers
v0x600003a147e0_0 .net *"_ivl_137", 0 0, L_0x600003919f40;  1 drivers
v0x600003a145a0_0 .net *"_ivl_138", 0 0, L_0x6000023e4620;  1 drivers
v0x600003a143f0_0 .net *"_ivl_141", 0 0, L_0x600003919fe0;  1 drivers
v0x600003a141b0_0 .net *"_ivl_142", 0 0, L_0x6000023e4690;  1 drivers
v0x600003a14000_0 .net *"_ivl_144", 0 0, L_0x6000023e4700;  1 drivers
L_0x7fe32a3337f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a1bd50_0 .net/2u *"_ivl_146", 0 0, L_0x7fe32a3337f8;  1 drivers
L_0x7fe32a333840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a1bba0_0 .net/2u *"_ivl_148", 0 0, L_0x7fe32a333840;  1 drivers
L_0x7fe32a333888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1b960_0 .net/2u *"_ivl_150", 15 0, L_0x7fe32a333888;  1 drivers
v0x600003a1b7b0_0 .net *"_ivl_152", 0 0, L_0x60000391a080;  1 drivers
v0x600003a1b570_0 .net *"_ivl_154", 2 0, L_0x60000391a120;  1 drivers
v0x600003a1b3c0_0 .net *"_ivl_157", 0 0, L_0x60000391a1c0;  1 drivers
v0x600003a1b180_0 .net *"_ivl_158", 0 0, L_0x6000023e4770;  1 drivers
L_0x7fe32a3338d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a1afd0_0 .net/2u *"_ivl_160", 0 0, L_0x7fe32a3338d0;  1 drivers
L_0x7fe32a333918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a1ad90_0 .net/2u *"_ivl_162", 0 0, L_0x7fe32a333918;  1 drivers
L_0x7fe32a333960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1abe0_0 .net/2u *"_ivl_164", 15 0, L_0x7fe32a333960;  1 drivers
v0x600003a1a9a0_0 .net *"_ivl_166", 0 0, L_0x60000391a260;  1 drivers
v0x600003a1a7f0_0 .net *"_ivl_168", 2 0, L_0x60000391a300;  1 drivers
v0x600003a1a5b0_0 .net *"_ivl_171", 0 0, L_0x60000391a3a0;  1 drivers
v0x600003a1a400_0 .net *"_ivl_172", 0 0, L_0x6000023e47e0;  1 drivers
L_0x7fe32a3339a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a198c0_0 .net/2u *"_ivl_174", 0 0, L_0x7fe32a3339a8;  1 drivers
L_0x7fe32a3339f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a19710_0 .net/2u *"_ivl_176", 0 0, L_0x7fe32a3339f0;  1 drivers
L_0x7fe32a333a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a194d0_0 .net/2u *"_ivl_178", 15 0, L_0x7fe32a333a38;  1 drivers
v0x600003a19320_0 .net *"_ivl_180", 0 0, L_0x60000391a440;  1 drivers
v0x600003a190e0_0 .net *"_ivl_182", 2 0, L_0x60000391a4e0;  1 drivers
L_0x7fe32a333a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a18f30_0 .net/2u *"_ivl_184", 0 0, L_0x7fe32a333a80;  1 drivers
L_0x7fe32a333ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a18cf0_0 .net/2u *"_ivl_186", 0 0, L_0x7fe32a333ac8;  1 drivers
L_0x7fe32a333b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a18b40_0 .net/2u *"_ivl_188", 15 0, L_0x7fe32a333b10;  1 drivers
v0x600003a18900_0 .net *"_ivl_190", 0 0, L_0x60000391a580;  1 drivers
v0x600003a18750_0 .net *"_ivl_192", 2 0, L_0x60000391a620;  1 drivers
v0x600003a18510_0 .net *"_ivl_194", 2 0, L_0x60000391a6c0;  1 drivers
v0x600003a18360_0 .net *"_ivl_196", 2 0, L_0x60000391a760;  1 drivers
v0x600003a18120_0 .net *"_ivl_198", 2 0, L_0x60000391a800;  1 drivers
v0x600003a1ff00_0 .net *"_ivl_200", 2 0, L_0x60000391a8a0;  1 drivers
v0x600003a1fcc0_0 .net *"_ivl_202", 2 0, L_0x60000391a940;  1 drivers
v0x600003a1fb10_0 .net *"_ivl_207", 1 0, L_0x60000391aa80;  1 drivers
v0x600003a1f8d0_0 .net *"_ivl_209", 0 0, L_0x60000391ab20;  1 drivers
v0x600003a1f720_0 .net *"_ivl_21", 0 0, L_0x600003918d20;  1 drivers
v0x600003a1f4e0_0 .net *"_ivl_210", 2 0, L_0x60000391abc0;  1 drivers
v0x600003a1f330_0 .net *"_ivl_212", 2 0, L_0x60000391ac60;  1 drivers
v0x600003a1f0f0_0 .net *"_ivl_22", 0 0, L_0x6000023c7c60;  1 drivers
v0x600003a1ef40_0 .net *"_ivl_25", 0 0, L_0x600003918dc0;  1 drivers
v0x600003a1ed00_0 .net *"_ivl_26", 0 0, L_0x6000023c7cd0;  1 drivers
v0x600003a1eb50_0 .net *"_ivl_28", 0 0, L_0x6000023c7d40;  1 drivers
v0x600003a1e910_0 .net *"_ivl_31", 0 0, L_0x600003918e60;  1 drivers
v0x600003a1e760_0 .net *"_ivl_32", 0 0, L_0x6000023c7db0;  1 drivers
v0x600003a1e520_0 .net *"_ivl_35", 0 0, L_0x600003918f00;  1 drivers
v0x600003a1e370_0 .net *"_ivl_36", 0 0, L_0x6000023c7e20;  1 drivers
v0x600003a1e130_0 .net *"_ivl_38", 0 0, L_0x6000023c7e90;  1 drivers
v0x600003a1df80_0 .net *"_ivl_41", 0 0, L_0x600003918fa0;  1 drivers
v0x600003a1dd40_0 .net *"_ivl_42", 0 0, L_0x6000023c7f70;  1 drivers
v0x600003a1db90_0 .net *"_ivl_45", 0 0, L_0x600003919040;  1 drivers
v0x600003a1d050_0 .net *"_ivl_46", 0 0, L_0x6000023e4000;  1 drivers
v0x600003a1cea0_0 .net *"_ivl_49", 0 0, L_0x6000039190e0;  1 drivers
v0x600003a1cc60_0 .net *"_ivl_50", 0 0, L_0x6000023e4070;  1 drivers
v0x600003a1cab0_0 .net *"_ivl_52", 0 0, L_0x6000023e40e0;  1 drivers
v0x600003a1c870_0 .net *"_ivl_55", 0 0, L_0x600003919180;  1 drivers
v0x600003a1c6c0_0 .net *"_ivl_56", 0 0, L_0x6000023e4150;  1 drivers
v0x600003a1c480_0 .net *"_ivl_59", 0 0, L_0x600003919220;  1 drivers
v0x600003a1c2d0_0 .net *"_ivl_60", 0 0, L_0x6000023e4230;  1 drivers
v0x600003a1c090_0 .net *"_ivl_62", 15 0, L_0x6000039192c0;  1 drivers
v0x600003a03e70_0 .net *"_ivl_64", 15 0, L_0x600003919360;  1 drivers
v0x600003a03c30_0 .net *"_ivl_66", 15 0, L_0x6000039194a0;  1 drivers
v0x600003a03a80_0 .net *"_ivl_68", 15 0, L_0x600003919540;  1 drivers
v0x600003a03840_0 .net *"_ivl_70", 15 0, L_0x600003919400;  1 drivers
v0x600003a03690_0 .net *"_ivl_77", 0 0, L_0x600003919720;  1 drivers
v0x600003a03450_0 .net *"_ivl_78", 0 0, L_0x6000023e42a0;  1 drivers
v0x600003a032a0_0 .net *"_ivl_81", 0 0, L_0x6000039197c0;  1 drivers
v0x600003a03060_0 .net *"_ivl_82", 0 0, L_0x6000023e41c0;  1 drivers
v0x600003a02eb0_0 .net *"_ivl_84", 0 0, L_0x6000023e4310;  1 drivers
v0x600003a02c70_0 .net *"_ivl_87", 0 0, L_0x600003919860;  1 drivers
v0x600003a02ac0_0 .net *"_ivl_88", 0 0, L_0x6000023e4380;  1 drivers
v0x600003a02880_0 .net *"_ivl_90", 2 0, L_0x600003919900;  1 drivers
v0x600003a026d0_0 .net *"_ivl_93", 0 0, L_0x6000039199a0;  1 drivers
v0x600003a02490_0 .net *"_ivl_94", 0 0, L_0x6000023e43f0;  1 drivers
v0x600003a022e0_0 .net *"_ivl_97", 0 0, L_0x600003919ae0;  1 drivers
v0x600003a020a0_0 .net *"_ivl_98", 0 0, L_0x6000023e4460;  1 drivers
v0x600003a01ef0_0 .net "flagNV", 0 0, L_0x600003908780;  alias, 1 drivers
v0x600003a01cb0_0 .net "flagZ", 0 0, L_0x600003908a00;  alias, 1 drivers
v0x600003a01b00_0 .net "ifZero", 0 0, L_0x60000390b980;  1 drivers
v0x600003a018c0_0 .net "negOvfl", 0 0, L_0x6000023ed180;  1 drivers
v0x600003a01710_0 .net "nvz_flags", 2 0, L_0x60000391ad00;  alias, 1 drivers
v0x600003a014d0_0 .net "opcode", 2 0, L_0x60000391ada0;  1 drivers
v0x600003a01320_0 .net "posOvfl", 0 0, L_0x6000023ed0a0;  1 drivers
v0x600003a007e0_0 .net "result", 15 0, L_0x6000039195e0;  alias, 1 drivers
v0x600003a00630_0 .net "temp", 0 0, L_0x600003919680;  1 drivers
v0x600003a003f0_0 .net "tempNVZ", 2 0, L_0x60000391a9e0;  1 drivers
L_0x60000390bac0 .part L_0x60000391ada0, 0, 1;
L_0x6000039d2260 .part L_0x6000039b1fe0, 8, 8;
L_0x6000039d2300 .part L_0x6000039b1fe0, 0, 8;
L_0x6000039d23a0 .part L_0x6000039b2080, 8, 8;
L_0x6000039d2440 .part L_0x6000039b2080, 0, 8;
L_0x6000039d3de0 .part L_0x6000039b2080, 0, 4;
L_0x6000039d3e80 .part L_0x60000391ada0, 0, 1;
L_0x600003918c80 .part L_0x6000039b2080, 0, 4;
L_0x600003918d20 .part L_0x60000391ada0, 2, 1;
L_0x600003918dc0 .part L_0x60000391ada0, 1, 1;
L_0x600003918e60 .part L_0x60000391ada0, 2, 1;
L_0x600003918f00 .part L_0x60000391ada0, 0, 1;
L_0x600003918fa0 .part L_0x60000391ada0, 2, 1;
L_0x600003919040 .part L_0x60000391ada0, 1, 1;
L_0x6000039190e0 .part L_0x60000391ada0, 0, 1;
L_0x600003919180 .part L_0x60000391ada0, 1, 1;
L_0x600003919220 .part L_0x60000391ada0, 0, 1;
L_0x6000039192c0 .functor MUXZ 16, L_0x60000391c6e0, L_0x6000023c7bf0, L_0x6000023e4230, C4<>;
L_0x600003919360 .functor MUXZ 16, L_0x6000039192c0, L_0x6000023c7b80, L_0x6000023e4150, C4<>;
L_0x6000039194a0 .functor MUXZ 16, L_0x600003919360, L_0x6000039d3d40, L_0x6000023e40e0, C4<>;
L_0x600003919540 .functor MUXZ 16, L_0x6000039194a0, L_0x6000039d21c0, L_0x6000023c7f70, C4<>;
L_0x600003919400 .functor MUXZ 16, L_0x600003919540, L_0x6000023ed1f0, L_0x6000023c7e90, C4<>;
L_0x6000039195e0 .functor MUXZ 16, L_0x600003919400, L_0x60000390b8e0, L_0x6000023c7d40, C4<>;
L_0x600003919680 .reduce/xor L_0x6000023ed1f0;
L_0x600003919720 .part L_0x60000391ada0, 2, 1;
L_0x6000039197c0 .part L_0x60000391ada0, 1, 1;
L_0x600003919860 .part L_0x60000390b8e0, 15, 1;
L_0x600003919900 .concat [ 1 1 1 0], L_0x60000390b980, L_0x6000023e4380, L_0x600003919860;
L_0x6000039199a0 .part L_0x60000391ada0, 2, 1;
L_0x600003919ae0 .part L_0x60000391ada0, 0, 1;
L_0x600003919a40 .reduce/xor L_0x6000023ed1f0;
L_0x600003919b80 .cmp/eq 16, L_0x6000023ed1f0, L_0x7fe32a3336d8;
L_0x600003919c20 .functor MUXZ 1, L_0x600003919b80, L_0x7fe32a333690, L_0x6000023e4540, C4<>;
L_0x600003919cc0 .concat [ 1 1 1 0], L_0x600003919c20, L_0x7fe32a333600, L_0x7fe32a3335b8;
L_0x600003919d60 .part L_0x60000391ada0, 2, 1;
L_0x600003919e00 .cmp/eq 16, L_0x6000039d21c0, L_0x7fe32a3337b0;
L_0x600003919ea0 .concat [ 1 1 1 0], L_0x600003919e00, L_0x7fe32a333768, L_0x7fe32a333720;
L_0x600003919f40 .part L_0x60000391ada0, 1, 1;
L_0x600003919fe0 .part L_0x60000391ada0, 0, 1;
L_0x60000391a080 .cmp/eq 16, L_0x6000039d3d40, L_0x7fe32a333888;
L_0x60000391a120 .concat [ 1 1 1 0], L_0x60000391a080, L_0x7fe32a333840, L_0x7fe32a3337f8;
L_0x60000391a1c0 .part L_0x60000391ada0, 1, 1;
L_0x60000391a260 .cmp/eq 16, L_0x6000023c7b80, L_0x7fe32a333960;
L_0x60000391a300 .concat [ 1 1 1 0], L_0x60000391a260, L_0x7fe32a333918, L_0x7fe32a3338d0;
L_0x60000391a3a0 .part L_0x60000391ada0, 0, 1;
L_0x60000391a440 .cmp/eq 16, L_0x6000023c7bf0, L_0x7fe32a333a38;
L_0x60000391a4e0 .concat [ 1 1 1 0], L_0x60000391a440, L_0x7fe32a3339f0, L_0x7fe32a3339a8;
L_0x60000391a580 .cmp/eq 16, L_0x60000391c6e0, L_0x7fe32a333b10;
L_0x60000391a620 .concat [ 1 1 1 0], L_0x60000391a580, L_0x7fe32a333ac8, L_0x7fe32a333a80;
L_0x60000391a6c0 .functor MUXZ 3, L_0x60000391a620, L_0x60000391a4e0, L_0x6000023e47e0, C4<>;
L_0x60000391a760 .functor MUXZ 3, L_0x60000391a6c0, L_0x60000391a300, L_0x6000023e4770, C4<>;
L_0x60000391a800 .functor MUXZ 3, L_0x60000391a760, L_0x60000391a120, L_0x6000023e4700, C4<>;
L_0x60000391a8a0 .functor MUXZ 3, L_0x60000391a800, L_0x600003919ea0, L_0x6000023e45b0, C4<>;
L_0x60000391a940 .functor MUXZ 3, L_0x60000391a8a0, L_0x600003919cc0, L_0x6000023e44d0, C4<>;
L_0x60000391a9e0 .functor MUXZ 3, L_0x60000391a940, L_0x600003919900, L_0x6000023e4310, C4<>;
L_0x60000391aa80 .part L_0x60000391ad00, 1, 2;
L_0x60000391ab20 .part L_0x60000391a9e0, 0, 1;
L_0x60000391abc0 .concat [ 1 2 0 0], L_0x60000391ab20, L_0x60000391aa80;
L_0x60000391ac60 .functor MUXZ 3, L_0x60000391ad00, L_0x60000391abc0, L_0x600003908a00, C4<>;
L_0x60000391ad00 .functor MUXZ 3, L_0x60000391ac60, L_0x60000391a9e0, L_0x600003908780, C4<>;
S_0x7fe3289d26f0 .scope module, "iPA_0" "PADDSB" 5 34, 6 1 0, S_0x7fe3289d2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "Sum";
L_0x6000023e9dc0 .functor NOT 1, L_0x600003902b20, C4<0>, C4<0>, C4<0>;
L_0x6000023e9e30 .functor NOT 1, L_0x600003902bc0, C4<0>, C4<0>, C4<0>;
L_0x6000023e9ea0 .functor AND 1, L_0x6000023e9dc0, L_0x6000023e9e30, C4<1>, C4<1>;
L_0x6000023e9f10 .functor AND 1, L_0x6000023e9ea0, L_0x600003902c60, C4<1>, C4<1>;
L_0x6000023e9ff0 .functor AND 1, L_0x600003902d00, L_0x600003902da0, C4<1>, C4<1>;
L_0x6000023ea060 .functor NOT 1, L_0x600003902e40, C4<0>, C4<0>, C4<0>;
L_0x6000023ea0d0 .functor AND 1, L_0x6000023e9ff0, L_0x6000023ea060, C4<1>, C4<1>;
L_0x6000023e9f80 .functor NOT 1, L_0x600003902ee0, C4<0>, C4<0>, C4<0>;
L_0x6000023ea140 .functor NOT 1, L_0x600003902f80, C4<0>, C4<0>, C4<0>;
L_0x6000023ea1b0 .functor AND 1, L_0x6000023e9f80, L_0x6000023ea140, C4<1>, C4<1>;
L_0x6000023ea220 .functor AND 1, L_0x6000023ea1b0, L_0x600003903020, C4<1>, C4<1>;
L_0x6000023ea290 .functor AND 1, L_0x6000039030c0, L_0x600003903160, C4<1>, C4<1>;
L_0x6000023ea300 .functor NOT 1, L_0x6000039032a0, C4<0>, C4<0>, C4<0>;
L_0x6000023ea3e0 .functor AND 1, L_0x6000023ea290, L_0x6000023ea300, C4<1>, C4<1>;
L_0x6000023ea450 .functor NOT 1, L_0x600003903340, C4<0>, C4<0>, C4<0>;
L_0x6000023ea370 .functor NOT 1, L_0x600003903200, C4<0>, C4<0>, C4<0>;
L_0x6000023ea4c0 .functor AND 1, L_0x6000023ea450, L_0x6000023ea370, C4<1>, C4<1>;
L_0x6000023ea530 .functor AND 1, L_0x6000023ea4c0, L_0x6000039033e0, C4<1>, C4<1>;
L_0x6000023ea5a0 .functor AND 1, L_0x600003903480, L_0x600003903520, C4<1>, C4<1>;
L_0x6000023ea610 .functor NOT 1, L_0x600003903660, C4<0>, C4<0>, C4<0>;
L_0x6000023ea680 .functor AND 1, L_0x6000023ea5a0, L_0x6000023ea610, C4<1>, C4<1>;
L_0x6000023ea6f0 .functor NOT 1, L_0x600003903700, C4<0>, C4<0>, C4<0>;
L_0x6000023ea760 .functor NOT 1, L_0x6000039037a0, C4<0>, C4<0>, C4<0>;
L_0x6000023ea7d0 .functor AND 1, L_0x6000023ea6f0, L_0x6000023ea760, C4<1>, C4<1>;
L_0x6000023ea840 .functor AND 1, L_0x6000023ea7d0, L_0x600003903840, C4<1>, C4<1>;
L_0x6000023ea8b0 .functor AND 1, L_0x600003903980, L_0x600003903a20, C4<1>, C4<1>;
L_0x6000023ea920 .functor NOT 1, L_0x600003903ac0, C4<0>, C4<0>, C4<0>;
L_0x6000023ea990 .functor AND 1, L_0x6000023ea8b0, L_0x6000023ea920, C4<1>, C4<1>;
v0x600003b9d200_0 .net "A", 15 0, L_0x6000039b1fe0;  alias, 1 drivers
v0x600003b9cfc0_0 .net "B", 15 0, L_0x6000039b2080;  alias, 1 drivers
v0x600003b9ce10_0 .net "Cout0", 0 0, L_0x6000023ee300;  1 drivers
v0x600003b9c1b0_0 .net "Cout1", 0 0, L_0x6000023ef5d0;  1 drivers
v0x600003b9c000_0 .net "Cout2", 0 0, L_0x6000023e88c0;  1 drivers
v0x600003b9fde0_0 .net "Cout3", 0 0, L_0x6000023e9b90;  1 drivers
v0x600003b9fe70_0 .net "Sum", 15 0, L_0x60000391c6e0;  alias, 1 drivers
v0x600003b9fba0_0 .net *"_ivl_103", 0 0, L_0x600003903480;  1 drivers
v0x600003b9fc30_0 .net *"_ivl_105", 0 0, L_0x600003903520;  1 drivers
v0x600003b9f9f0_0 .net *"_ivl_106", 0 0, L_0x6000023ea5a0;  1 drivers
v0x600003b9fa80_0 .net *"_ivl_109", 0 0, L_0x600003903660;  1 drivers
v0x600003b9f7b0_0 .net *"_ivl_110", 0 0, L_0x6000023ea610;  1 drivers
v0x600003b9f840_0 .net *"_ivl_112", 0 0, L_0x6000023ea680;  1 drivers
v0x600003b9f600_0 .net *"_ivl_118", 0 0, L_0x600003903700;  1 drivers
v0x600003b9f690_0 .net *"_ivl_119", 0 0, L_0x6000023ea6f0;  1 drivers
v0x600003b9f3c0_0 .net *"_ivl_122", 0 0, L_0x6000039037a0;  1 drivers
v0x600003b9f450_0 .net *"_ivl_123", 0 0, L_0x6000023ea760;  1 drivers
v0x600003b9f210_0 .net *"_ivl_125", 0 0, L_0x6000023ea7d0;  1 drivers
v0x600003b9f2a0_0 .net *"_ivl_128", 0 0, L_0x600003903840;  1 drivers
v0x600003b9efd0_0 .net *"_ivl_129", 0 0, L_0x6000023ea840;  1 drivers
v0x600003b9f060_0 .net *"_ivl_135", 0 0, L_0x600003903980;  1 drivers
v0x600003b9ee20_0 .net *"_ivl_137", 0 0, L_0x600003903a20;  1 drivers
v0x600003b9eeb0_0 .net *"_ivl_138", 0 0, L_0x6000023ea8b0;  1 drivers
v0x600003b9ebe0_0 .net *"_ivl_141", 0 0, L_0x600003903ac0;  1 drivers
v0x600003b9ec70_0 .net *"_ivl_142", 0 0, L_0x6000023ea920;  1 drivers
v0x600003b9ea30_0 .net *"_ivl_144", 0 0, L_0x6000023ea990;  1 drivers
v0x600003b9eac0_0 .net *"_ivl_149", 0 0, L_0x600003903b60;  1 drivers
L_0x7fe32a333060 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600003b9e7f0_0 .net/2u *"_ivl_150", 15 0, L_0x7fe32a333060;  1 drivers
v0x600003b9e880_0 .net *"_ivl_153", 0 0, L_0x600003903c00;  1 drivers
L_0x7fe32a3330a8 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003b9e640_0 .net/2u *"_ivl_154", 15 0, L_0x7fe32a3330a8;  1 drivers
v0x600003b9e6d0_0 .net *"_ivl_156", 15 0, L_0x600003903ca0;  1 drivers
L_0x7fe32a3330f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b9e400_0 .net *"_ivl_159", 11 0, L_0x7fe32a3330f0;  1 drivers
v0x600003b9e490_0 .net *"_ivl_160", 15 0, L_0x600003903d40;  1 drivers
v0x600003b9e250_0 .net *"_ivl_162", 15 0, L_0x600003903de0;  1 drivers
v0x600003b9e2e0_0 .net *"_ivl_165", 3 0, L_0x600003903e80;  1 drivers
v0x600003b9e010_0 .net *"_ivl_169", 0 0, L_0x600003903f20;  1 drivers
L_0x7fe32a333138 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600003b9e0a0_0 .net/2u *"_ivl_170", 15 0, L_0x7fe32a333138;  1 drivers
v0x600003b9de60_0 .net *"_ivl_173", 0 0, L_0x60000391c000;  1 drivers
L_0x7fe32a333180 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003b9def0_0 .net/2u *"_ivl_174", 15 0, L_0x7fe32a333180;  1 drivers
v0x600003b9dc20_0 .net *"_ivl_176", 15 0, L_0x60000391c0a0;  1 drivers
L_0x7fe32a3331c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b9dcb0_0 .net *"_ivl_179", 11 0, L_0x7fe32a3331c8;  1 drivers
v0x600003b9da70_0 .net *"_ivl_180", 15 0, L_0x60000391c140;  1 drivers
v0x600003b9db00_0 .net *"_ivl_182", 15 0, L_0x60000391c1e0;  1 drivers
v0x600003b9d830_0 .net *"_ivl_185", 3 0, L_0x60000391c280;  1 drivers
v0x600003b9d8c0_0 .net *"_ivl_189", 0 0, L_0x60000391c320;  1 drivers
L_0x7fe32a333210 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600003b9d680_0 .net/2u *"_ivl_190", 15 0, L_0x7fe32a333210;  1 drivers
v0x600003b9d710_0 .net *"_ivl_193", 0 0, L_0x60000391c3c0;  1 drivers
L_0x7fe32a333258 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003b9d440_0 .net/2u *"_ivl_194", 15 0, L_0x7fe32a333258;  1 drivers
v0x600003b9d4d0_0 .net *"_ivl_196", 15 0, L_0x60000391c460;  1 drivers
L_0x7fe32a3332a0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b9d290_0 .net *"_ivl_199", 11 0, L_0x7fe32a3332a0;  1 drivers
v0x600003b9d320_0 .net *"_ivl_200", 15 0, L_0x60000391c500;  1 drivers
v0x600003b9d050_0 .net *"_ivl_202", 15 0, L_0x60000391c5a0;  1 drivers
v0x600003b9d0e0_0 .net *"_ivl_205", 3 0, L_0x60000391c640;  1 drivers
v0x600003b9cea0_0 .net *"_ivl_210", 0 0, L_0x60000391c780;  1 drivers
L_0x7fe32a3332e8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600003b9cf30_0 .net/2u *"_ivl_211", 15 0, L_0x7fe32a3332e8;  1 drivers
v0x600003b9c240_0 .net *"_ivl_214", 0 0, L_0x60000391c820;  1 drivers
L_0x7fe32a333330 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003b9c2d0_0 .net/2u *"_ivl_215", 15 0, L_0x7fe32a333330;  1 drivers
v0x600003b9c090_0 .net *"_ivl_217", 15 0, L_0x60000391c8c0;  1 drivers
L_0x7fe32a333378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b9c120_0 .net *"_ivl_220", 11 0, L_0x7fe32a333378;  1 drivers
v0x600003a73d50_0 .net *"_ivl_221", 15 0, L_0x60000391c960;  1 drivers
v0x600003a73ba0_0 .net *"_ivl_223", 15 0, L_0x60000391ca00;  1 drivers
v0x600003a73960_0 .net *"_ivl_226", 3 0, L_0x60000391caa0;  1 drivers
v0x600003a737b0_0 .net *"_ivl_27", 0 0, L_0x600003902b20;  1 drivers
v0x600003a73570_0 .net *"_ivl_28", 0 0, L_0x6000023e9dc0;  1 drivers
v0x600003a733c0_0 .net *"_ivl_31", 0 0, L_0x600003902bc0;  1 drivers
v0x600003a73180_0 .net *"_ivl_32", 0 0, L_0x6000023e9e30;  1 drivers
v0x600003a72fd0_0 .net *"_ivl_34", 0 0, L_0x6000023e9ea0;  1 drivers
v0x600003a72d90_0 .net *"_ivl_37", 0 0, L_0x600003902c60;  1 drivers
v0x600003a72be0_0 .net *"_ivl_38", 0 0, L_0x6000023e9f10;  1 drivers
v0x600003a729a0_0 .net *"_ivl_43", 0 0, L_0x600003902d00;  1 drivers
v0x600003a727f0_0 .net *"_ivl_45", 0 0, L_0x600003902da0;  1 drivers
v0x600003a725b0_0 .net *"_ivl_46", 0 0, L_0x6000023e9ff0;  1 drivers
v0x600003a72400_0 .net *"_ivl_49", 0 0, L_0x600003902e40;  1 drivers
v0x600003a721c0_0 .net *"_ivl_50", 0 0, L_0x6000023ea060;  1 drivers
v0x600003a72010_0 .net *"_ivl_52", 0 0, L_0x6000023ea0d0;  1 drivers
v0x600003a71dd0_0 .net *"_ivl_57", 0 0, L_0x600003902ee0;  1 drivers
v0x600003a71c20_0 .net *"_ivl_58", 0 0, L_0x6000023e9f80;  1 drivers
v0x600003a719e0_0 .net *"_ivl_61", 0 0, L_0x600003902f80;  1 drivers
v0x600003a71830_0 .net *"_ivl_62", 0 0, L_0x6000023ea140;  1 drivers
v0x600003a715f0_0 .net *"_ivl_64", 0 0, L_0x6000023ea1b0;  1 drivers
v0x600003a71440_0 .net *"_ivl_67", 0 0, L_0x600003903020;  1 drivers
v0x600003a71200_0 .net *"_ivl_68", 0 0, L_0x6000023ea220;  1 drivers
v0x600003a71050_0 .net *"_ivl_73", 0 0, L_0x6000039030c0;  1 drivers
v0x600003a70e10_0 .net *"_ivl_75", 0 0, L_0x600003903160;  1 drivers
v0x600003a70c60_0 .net *"_ivl_76", 0 0, L_0x6000023ea290;  1 drivers
v0x600003a70a20_0 .net *"_ivl_79", 0 0, L_0x6000039032a0;  1 drivers
v0x600003a70870_0 .net *"_ivl_80", 0 0, L_0x6000023ea300;  1 drivers
v0x600003a73de0_0 .net *"_ivl_82", 0 0, L_0x6000023ea3e0;  1 drivers
v0x600003a73e70_0 .net *"_ivl_87", 0 0, L_0x600003903340;  1 drivers
v0x600003a73c30_0 .net *"_ivl_88", 0 0, L_0x6000023ea450;  1 drivers
v0x600003a73cc0_0 .net *"_ivl_91", 0 0, L_0x600003903200;  1 drivers
v0x600003a739f0_0 .net *"_ivl_92", 0 0, L_0x6000023ea370;  1 drivers
v0x600003a73a80_0 .net *"_ivl_94", 0 0, L_0x6000023ea4c0;  1 drivers
v0x600003a73840_0 .net *"_ivl_97", 0 0, L_0x6000039033e0;  1 drivers
v0x600003a738d0_0 .net *"_ivl_98", 0 0, L_0x6000023ea530;  1 drivers
v0x600003a73600_0 .net "negOvfl", 3 0, L_0x6000039038e0;  1 drivers
v0x600003a73690_0 .net "posOvfl", 3 0, L_0x6000039035c0;  1 drivers
v0x600003a73450_0 .net "tempHalfByte0", 3 0, L_0x6000039005a0;  1 drivers
v0x600003a734e0_0 .net "tempHalfByte1", 3 0, L_0x600003901180;  1 drivers
v0x600003a73210_0 .net "tempHalfByte2", 3 0, L_0x600003901d60;  1 drivers
v0x600003a732a0_0 .net "tempHalfByte3", 3 0, L_0x600003902940;  1 drivers
L_0x600003900640 .part L_0x6000039b1fe0, 0, 4;
L_0x6000039006e0 .part L_0x6000039b2080, 0, 4;
L_0x600003901220 .part L_0x6000039b1fe0, 4, 4;
L_0x6000039012c0 .part L_0x6000039b2080, 4, 4;
L_0x600003901e00 .part L_0x6000039b1fe0, 8, 4;
L_0x600003901ea0 .part L_0x6000039b2080, 8, 4;
L_0x6000039029e0 .part L_0x6000039b1fe0, 12, 4;
L_0x600003902a80 .part L_0x6000039b2080, 12, 4;
L_0x600003902b20 .part L_0x6000039b1fe0, 3, 1;
L_0x600003902bc0 .part L_0x6000039b2080, 3, 1;
L_0x600003902c60 .part L_0x6000039005a0, 3, 1;
L_0x600003902d00 .part L_0x6000039b1fe0, 3, 1;
L_0x600003902da0 .part L_0x6000039b2080, 3, 1;
L_0x600003902e40 .part L_0x6000039005a0, 3, 1;
L_0x600003902ee0 .part L_0x6000039b1fe0, 7, 1;
L_0x600003902f80 .part L_0x6000039b2080, 7, 1;
L_0x600003903020 .part L_0x600003901180, 3, 1;
L_0x6000039030c0 .part L_0x6000039b1fe0, 7, 1;
L_0x600003903160 .part L_0x6000039b2080, 7, 1;
L_0x6000039032a0 .part L_0x600003901180, 3, 1;
L_0x600003903340 .part L_0x6000039b1fe0, 11, 1;
L_0x600003903200 .part L_0x6000039b2080, 11, 1;
L_0x6000039033e0 .part L_0x600003901d60, 3, 1;
L_0x600003903480 .part L_0x6000039b1fe0, 11, 1;
L_0x600003903520 .part L_0x6000039b2080, 11, 1;
L_0x600003903660 .part L_0x600003901d60, 3, 1;
L_0x6000039035c0 .concat8 [ 1 1 1 1], L_0x6000023e9f10, L_0x6000023ea220, L_0x6000023ea530, L_0x6000023ea840;
L_0x600003903700 .part L_0x6000039b1fe0, 15, 1;
L_0x6000039037a0 .part L_0x6000039b2080, 15, 1;
L_0x600003903840 .part L_0x600003902940, 3, 1;
L_0x6000039038e0 .concat8 [ 1 1 1 1], L_0x6000023ea0d0, L_0x6000023ea3e0, L_0x6000023ea680, L_0x6000023ea990;
L_0x600003903980 .part L_0x6000039b1fe0, 15, 1;
L_0x600003903a20 .part L_0x6000039b2080, 15, 1;
L_0x600003903ac0 .part L_0x600003902940, 3, 1;
L_0x600003903b60 .part L_0x6000039035c0, 0, 1;
L_0x600003903c00 .part L_0x6000039038e0, 0, 1;
L_0x600003903ca0 .concat [ 4 12 0 0], L_0x6000039005a0, L_0x7fe32a3330f0;
L_0x600003903d40 .functor MUXZ 16, L_0x600003903ca0, L_0x7fe32a3330a8, L_0x600003903c00, C4<>;
L_0x600003903de0 .functor MUXZ 16, L_0x600003903d40, L_0x7fe32a333060, L_0x600003903b60, C4<>;
L_0x600003903e80 .part L_0x600003903de0, 0, 4;
L_0x600003903f20 .part L_0x6000039035c0, 1, 1;
L_0x60000391c000 .part L_0x6000039038e0, 1, 1;
L_0x60000391c0a0 .concat [ 4 12 0 0], L_0x600003901180, L_0x7fe32a3331c8;
L_0x60000391c140 .functor MUXZ 16, L_0x60000391c0a0, L_0x7fe32a333180, L_0x60000391c000, C4<>;
L_0x60000391c1e0 .functor MUXZ 16, L_0x60000391c140, L_0x7fe32a333138, L_0x600003903f20, C4<>;
L_0x60000391c280 .part L_0x60000391c1e0, 0, 4;
L_0x60000391c320 .part L_0x6000039035c0, 2, 1;
L_0x60000391c3c0 .part L_0x6000039038e0, 2, 1;
L_0x60000391c460 .concat [ 4 12 0 0], L_0x600003901d60, L_0x7fe32a3332a0;
L_0x60000391c500 .functor MUXZ 16, L_0x60000391c460, L_0x7fe32a333258, L_0x60000391c3c0, C4<>;
L_0x60000391c5a0 .functor MUXZ 16, L_0x60000391c500, L_0x7fe32a333210, L_0x60000391c320, C4<>;
L_0x60000391c640 .part L_0x60000391c5a0, 0, 4;
L_0x60000391c6e0 .concat8 [ 4 4 4 4], L_0x600003903e80, L_0x60000391c280, L_0x60000391c640, L_0x60000391caa0;
L_0x60000391c780 .part L_0x6000039035c0, 3, 1;
L_0x60000391c820 .part L_0x6000039038e0, 3, 1;
L_0x60000391c8c0 .concat [ 4 12 0 0], L_0x600003902940, L_0x7fe32a333378;
L_0x60000391c960 .functor MUXZ 16, L_0x60000391c8c0, L_0x7fe32a333330, L_0x60000391c820, C4<>;
L_0x60000391ca00 .functor MUXZ 16, L_0x60000391c960, L_0x7fe32a3332e8, L_0x60000391c780, C4<>;
L_0x60000391caa0 .part L_0x60000391ca00, 0, 4;
S_0x7fe3289d21a0 .scope module, "CLA4_0" "CLA_4bit" 6 13, 7 1 0, S_0x7fe3289d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023ed260 .functor XOR 1, L_0x60000390bb60, L_0x60000390bc00, C4<0>, C4<0>;
L_0x6000023ed2d0 .functor XOR 1, L_0x60000390bca0, L_0x60000390bd40, C4<0>, C4<0>;
L_0x6000023ed340 .functor XOR 1, L_0x60000390bde0, L_0x60000390be80, C4<0>, C4<0>;
L_0x6000023ed3b0 .functor XOR 1, L_0x60000390bf20, L_0x600003900000, C4<0>, C4<0>;
L_0x6000023ed420 .functor AND 1, L_0x6000039000a0, L_0x600003900140, C4<1>, C4<1>;
L_0x6000023ed490 .functor AND 1, L_0x6000039001e0, L_0x600003900280, C4<1>, C4<1>;
L_0x6000023ed570 .functor AND 1, L_0x600003900320, L_0x6000039003c0, C4<1>, C4<1>;
L_0x6000023ed500 .functor AND 1, L_0x600003900460, L_0x600003900500, C4<1>, C4<1>;
L_0x7fe32a332f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023ed5e0 .functor AND 1, L_0x7fe32a332f40, L_0x6000023ed260, C4<1>, C4<1>;
L_0x6000023ed650 .functor OR 1, L_0x6000023ed420, L_0x6000023ed5e0, C4<0>, C4<0>;
L_0x6000023ed6c0 .functor AND 1, L_0x6000023ed420, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023ed730 .functor OR 1, L_0x6000023ed490, L_0x6000023ed6c0, C4<0>, C4<0>;
L_0x6000023ed7a0 .functor AND 1, L_0x7fe32a332f40, L_0x6000023ed260, C4<1>, C4<1>;
L_0x6000023ed880 .functor AND 1, L_0x6000023ed7a0, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023ed8f0 .functor OR 1, L_0x6000023ed730, L_0x6000023ed880, C4<0>, C4<0>;
L_0x6000023ed810 .functor AND 1, L_0x6000023ed490, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023ed960 .functor OR 1, L_0x6000023ed570, L_0x6000023ed810, C4<0>, C4<0>;
L_0x6000023ed9d0 .functor AND 1, L_0x6000023ed420, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023eda40 .functor AND 1, L_0x6000023ed9d0, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023edab0 .functor OR 1, L_0x6000023ed960, L_0x6000023eda40, C4<0>, C4<0>;
L_0x6000023edb20 .functor AND 1, L_0x7fe32a332f40, L_0x6000023ed260, C4<1>, C4<1>;
L_0x6000023edb90 .functor AND 1, L_0x6000023edb20, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023edc00 .functor AND 1, L_0x6000023edb90, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023edc70 .functor OR 1, L_0x6000023edab0, L_0x6000023edc00, C4<0>, C4<0>;
L_0x6000023edce0 .functor AND 1, L_0x6000023ed570, L_0x6000023ed3b0, C4<1>, C4<1>;
L_0x6000023edd50 .functor OR 1, L_0x6000023ed500, L_0x6000023edce0, C4<0>, C4<0>;
L_0x6000023eddc0 .functor AND 1, L_0x6000023ed490, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023ede30 .functor AND 1, L_0x6000023eddc0, L_0x6000023ed3b0, C4<1>, C4<1>;
L_0x6000023edea0 .functor OR 1, L_0x6000023edd50, L_0x6000023ede30, C4<0>, C4<0>;
L_0x6000023edf10 .functor AND 1, L_0x6000023ed420, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023edf80 .functor AND 1, L_0x6000023edf10, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023edff0 .functor AND 1, L_0x6000023edf80, L_0x6000023ed3b0, C4<1>, C4<1>;
L_0x6000023ee060 .functor OR 1, L_0x6000023edea0, L_0x6000023edff0, C4<0>, C4<0>;
L_0x6000023ee0d0 .functor AND 1, L_0x7fe32a332f40, L_0x6000023ed260, C4<1>, C4<1>;
L_0x6000023ee140 .functor AND 1, L_0x6000023ee0d0, L_0x6000023ed2d0, C4<1>, C4<1>;
L_0x6000023ee1b0 .functor AND 1, L_0x6000023ee140, L_0x6000023ed340, C4<1>, C4<1>;
L_0x6000023ee220 .functor AND 1, L_0x6000023ee1b0, L_0x6000023ed3b0, C4<1>, C4<1>;
L_0x6000023ee290 .functor OR 1, L_0x6000023ee060, L_0x6000023ee220, C4<0>, C4<0>;
L_0x6000023ee300 .functor BUFZ 1, L_0x6000023ee290, C4<0>, C4<0>, C4<0>;
L_0x6000023ee370 .functor XOR 1, L_0x6000023ed260, L_0x7fe32a332f40, C4<0>, C4<0>;
L_0x6000023ee3e0 .functor XOR 1, L_0x6000023ed2d0, L_0x6000023ed650, C4<0>, C4<0>;
L_0x6000023ee450 .functor XOR 1, L_0x6000023ed340, L_0x6000023ed8f0, C4<0>, C4<0>;
L_0x6000023ee4c0 .functor XOR 1, L_0x6000023ed3b0, L_0x6000023edc70, C4<0>, C4<0>;
v0x600003b91e60_0 .net "A", 3 0, L_0x600003900640;  1 drivers
v0x600003b91cb0_0 .net "B", 3 0, L_0x6000039006e0;  1 drivers
v0x600003b91a70_0 .net "C0", 0 0, L_0x6000023ed650;  1 drivers
v0x600003b918c0_0 .net "C1", 0 0, L_0x6000023ed8f0;  1 drivers
v0x600003b91680_0 .net "C2", 0 0, L_0x6000023edc70;  1 drivers
v0x600003b914d0_0 .net "C3", 0 0, L_0x6000023ee290;  1 drivers
v0x600003b91290_0 .net "Cin", 0 0, L_0x7fe32a332f40;  1 drivers
v0x600003b910e0_0 .net "Cout", 0 0, L_0x6000023ee300;  alias, 1 drivers
v0x600003b90ea0_0 .net "G0", 0 0, L_0x6000023ed420;  1 drivers
v0x600003b90cf0_0 .net "G1", 0 0, L_0x6000023ed490;  1 drivers
v0x600003b90ab0_0 .net "G2", 0 0, L_0x6000023ed570;  1 drivers
v0x600003b90900_0 .net "G3", 0 0, L_0x6000023ed500;  1 drivers
v0x600003b906c0_0 .net "P0", 0 0, L_0x6000023ed260;  1 drivers
v0x600003b90510_0 .net "P1", 0 0, L_0x6000023ed2d0;  1 drivers
v0x600003b902d0_0 .net "P2", 0 0, L_0x6000023ed340;  1 drivers
v0x600003b90120_0 .net "P3", 0 0, L_0x6000023ed3b0;  1 drivers
v0x600003b91ef0_0 .net "Sum", 3 0, L_0x6000039005a0;  alias, 1 drivers
v0x600003b91f80_0 .net *"_ivl_1", 0 0, L_0x60000390bb60;  1 drivers
v0x600003b91d40_0 .net *"_ivl_100", 0 0, L_0x6000023ee140;  1 drivers
v0x600003b91dd0_0 .net *"_ivl_102", 0 0, L_0x6000023ee1b0;  1 drivers
v0x600003b91b00_0 .net *"_ivl_104", 0 0, L_0x6000023ee220;  1 drivers
v0x600003b91b90_0 .net *"_ivl_112", 0 0, L_0x6000023ee370;  1 drivers
v0x600003b91950_0 .net *"_ivl_116", 0 0, L_0x6000023ee3e0;  1 drivers
v0x600003b919e0_0 .net *"_ivl_120", 0 0, L_0x6000023ee450;  1 drivers
v0x600003b91710_0 .net *"_ivl_125", 0 0, L_0x6000023ee4c0;  1 drivers
v0x600003b917a0_0 .net *"_ivl_13", 0 0, L_0x60000390bde0;  1 drivers
v0x600003b91560_0 .net *"_ivl_15", 0 0, L_0x60000390be80;  1 drivers
v0x600003b915f0_0 .net *"_ivl_19", 0 0, L_0x60000390bf20;  1 drivers
v0x600003b91320_0 .net *"_ivl_21", 0 0, L_0x600003900000;  1 drivers
v0x600003b913b0_0 .net *"_ivl_25", 0 0, L_0x6000039000a0;  1 drivers
v0x600003b91170_0 .net *"_ivl_27", 0 0, L_0x600003900140;  1 drivers
v0x600003b91200_0 .net *"_ivl_3", 0 0, L_0x60000390bc00;  1 drivers
v0x600003b90f30_0 .net *"_ivl_31", 0 0, L_0x6000039001e0;  1 drivers
v0x600003b90fc0_0 .net *"_ivl_33", 0 0, L_0x600003900280;  1 drivers
v0x600003b90d80_0 .net *"_ivl_37", 0 0, L_0x600003900320;  1 drivers
v0x600003b90e10_0 .net *"_ivl_39", 0 0, L_0x6000039003c0;  1 drivers
v0x600003b90b40_0 .net *"_ivl_43", 0 0, L_0x600003900460;  1 drivers
v0x600003b90bd0_0 .net *"_ivl_45", 0 0, L_0x600003900500;  1 drivers
v0x600003b90990_0 .net *"_ivl_48", 0 0, L_0x6000023ed5e0;  1 drivers
v0x600003b90a20_0 .net *"_ivl_52", 0 0, L_0x6000023ed6c0;  1 drivers
v0x600003b90750_0 .net *"_ivl_54", 0 0, L_0x6000023ed730;  1 drivers
v0x600003b907e0_0 .net *"_ivl_56", 0 0, L_0x6000023ed7a0;  1 drivers
v0x600003b905a0_0 .net *"_ivl_58", 0 0, L_0x6000023ed880;  1 drivers
v0x600003b90630_0 .net *"_ivl_62", 0 0, L_0x6000023ed810;  1 drivers
v0x600003b90360_0 .net *"_ivl_64", 0 0, L_0x6000023ed960;  1 drivers
v0x600003b903f0_0 .net *"_ivl_66", 0 0, L_0x6000023ed9d0;  1 drivers
v0x600003b901b0_0 .net *"_ivl_68", 0 0, L_0x6000023eda40;  1 drivers
v0x600003b90240_0 .net *"_ivl_7", 0 0, L_0x60000390bca0;  1 drivers
v0x600003b90000_0 .net *"_ivl_70", 0 0, L_0x6000023edab0;  1 drivers
v0x600003b93600_0 .net *"_ivl_72", 0 0, L_0x6000023edb20;  1 drivers
v0x600003b93690_0 .net *"_ivl_74", 0 0, L_0x6000023edb90;  1 drivers
v0x600003b93720_0 .net *"_ivl_76", 0 0, L_0x6000023edc00;  1 drivers
v0x600003b937b0_0 .net *"_ivl_80", 0 0, L_0x6000023edce0;  1 drivers
v0x600003b93840_0 .net *"_ivl_82", 0 0, L_0x6000023edd50;  1 drivers
v0x600003b938d0_0 .net *"_ivl_84", 0 0, L_0x6000023eddc0;  1 drivers
v0x600003b93960_0 .net *"_ivl_86", 0 0, L_0x6000023ede30;  1 drivers
v0x600003b939f0_0 .net *"_ivl_88", 0 0, L_0x6000023edea0;  1 drivers
v0x600003b93a80_0 .net *"_ivl_9", 0 0, L_0x60000390bd40;  1 drivers
v0x600003b93b10_0 .net *"_ivl_90", 0 0, L_0x6000023edf10;  1 drivers
v0x600003b93ba0_0 .net *"_ivl_92", 0 0, L_0x6000023edf80;  1 drivers
v0x600003b93c30_0 .net *"_ivl_94", 0 0, L_0x6000023edff0;  1 drivers
v0x600003b93cc0_0 .net *"_ivl_96", 0 0, L_0x6000023ee060;  1 drivers
v0x600003b93d50_0 .net *"_ivl_98", 0 0, L_0x6000023ee0d0;  1 drivers
L_0x60000390bb60 .part L_0x600003900640, 0, 1;
L_0x60000390bc00 .part L_0x6000039006e0, 0, 1;
L_0x60000390bca0 .part L_0x600003900640, 1, 1;
L_0x60000390bd40 .part L_0x6000039006e0, 1, 1;
L_0x60000390bde0 .part L_0x600003900640, 2, 1;
L_0x60000390be80 .part L_0x6000039006e0, 2, 1;
L_0x60000390bf20 .part L_0x600003900640, 3, 1;
L_0x600003900000 .part L_0x6000039006e0, 3, 1;
L_0x6000039000a0 .part L_0x600003900640, 0, 1;
L_0x600003900140 .part L_0x6000039006e0, 0, 1;
L_0x6000039001e0 .part L_0x600003900640, 1, 1;
L_0x600003900280 .part L_0x6000039006e0, 1, 1;
L_0x600003900320 .part L_0x600003900640, 2, 1;
L_0x6000039003c0 .part L_0x6000039006e0, 2, 1;
L_0x600003900460 .part L_0x600003900640, 3, 1;
L_0x600003900500 .part L_0x6000039006e0, 3, 1;
L_0x6000039005a0 .concat8 [ 1 1 1 1], L_0x6000023ee370, L_0x6000023ee3e0, L_0x6000023ee450, L_0x6000023ee4c0;
S_0x7fe3289d1700 .scope module, "CLA4_1" "CLA_4bit" 6 14, 7 1 0, S_0x7fe3289d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023ee530 .functor XOR 1, L_0x600003900780, L_0x600003900820, C4<0>, C4<0>;
L_0x6000023ee5a0 .functor XOR 1, L_0x6000039008c0, L_0x600003900960, C4<0>, C4<0>;
L_0x6000023ee610 .functor XOR 1, L_0x600003900a00, L_0x600003900aa0, C4<0>, C4<0>;
L_0x6000023ee680 .functor XOR 1, L_0x600003900b40, L_0x600003900be0, C4<0>, C4<0>;
L_0x6000023ee6f0 .functor AND 1, L_0x600003900c80, L_0x600003900d20, C4<1>, C4<1>;
L_0x6000023ee760 .functor AND 1, L_0x600003900dc0, L_0x600003900e60, C4<1>, C4<1>;
L_0x6000023ee840 .functor AND 1, L_0x600003900f00, L_0x600003900fa0, C4<1>, C4<1>;
L_0x6000023ee7d0 .functor AND 1, L_0x600003901040, L_0x6000039010e0, C4<1>, C4<1>;
L_0x7fe32a332f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023ee8b0 .functor AND 1, L_0x7fe32a332f88, L_0x6000023ee530, C4<1>, C4<1>;
L_0x6000023ee920 .functor OR 1, L_0x6000023ee6f0, L_0x6000023ee8b0, C4<0>, C4<0>;
L_0x6000023ee990 .functor AND 1, L_0x6000023ee6f0, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023eea00 .functor OR 1, L_0x6000023ee760, L_0x6000023ee990, C4<0>, C4<0>;
L_0x6000023eea70 .functor AND 1, L_0x7fe32a332f88, L_0x6000023ee530, C4<1>, C4<1>;
L_0x6000023eeb50 .functor AND 1, L_0x6000023eea70, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023eebc0 .functor OR 1, L_0x6000023eea00, L_0x6000023eeb50, C4<0>, C4<0>;
L_0x6000023eeae0 .functor AND 1, L_0x6000023ee760, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023eec30 .functor OR 1, L_0x6000023ee840, L_0x6000023eeae0, C4<0>, C4<0>;
L_0x6000023eeca0 .functor AND 1, L_0x6000023ee6f0, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023eed10 .functor AND 1, L_0x6000023eeca0, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023eed80 .functor OR 1, L_0x6000023eec30, L_0x6000023eed10, C4<0>, C4<0>;
L_0x6000023eedf0 .functor AND 1, L_0x7fe32a332f88, L_0x6000023ee530, C4<1>, C4<1>;
L_0x6000023eee60 .functor AND 1, L_0x6000023eedf0, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023eeed0 .functor AND 1, L_0x6000023eee60, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023eef40 .functor OR 1, L_0x6000023eed80, L_0x6000023eeed0, C4<0>, C4<0>;
L_0x6000023eefb0 .functor AND 1, L_0x6000023ee840, L_0x6000023ee680, C4<1>, C4<1>;
L_0x6000023ef020 .functor OR 1, L_0x6000023ee7d0, L_0x6000023eefb0, C4<0>, C4<0>;
L_0x6000023ef090 .functor AND 1, L_0x6000023ee760, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023ef100 .functor AND 1, L_0x6000023ef090, L_0x6000023ee680, C4<1>, C4<1>;
L_0x6000023ef170 .functor OR 1, L_0x6000023ef020, L_0x6000023ef100, C4<0>, C4<0>;
L_0x6000023ef1e0 .functor AND 1, L_0x6000023ee6f0, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023ef250 .functor AND 1, L_0x6000023ef1e0, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023ef2c0 .functor AND 1, L_0x6000023ef250, L_0x6000023ee680, C4<1>, C4<1>;
L_0x6000023ef330 .functor OR 1, L_0x6000023ef170, L_0x6000023ef2c0, C4<0>, C4<0>;
L_0x6000023ef3a0 .functor AND 1, L_0x7fe32a332f88, L_0x6000023ee530, C4<1>, C4<1>;
L_0x6000023ef410 .functor AND 1, L_0x6000023ef3a0, L_0x6000023ee5a0, C4<1>, C4<1>;
L_0x6000023ef480 .functor AND 1, L_0x6000023ef410, L_0x6000023ee610, C4<1>, C4<1>;
L_0x6000023ef4f0 .functor AND 1, L_0x6000023ef480, L_0x6000023ee680, C4<1>, C4<1>;
L_0x6000023ef560 .functor OR 1, L_0x6000023ef330, L_0x6000023ef4f0, C4<0>, C4<0>;
L_0x6000023ef5d0 .functor BUFZ 1, L_0x6000023ef560, C4<0>, C4<0>, C4<0>;
L_0x6000023ef640 .functor XOR 1, L_0x6000023ee530, L_0x7fe32a332f88, C4<0>, C4<0>;
L_0x6000023ef6b0 .functor XOR 1, L_0x6000023ee5a0, L_0x6000023ee920, C4<0>, C4<0>;
L_0x6000023ef720 .functor XOR 1, L_0x6000023ee610, L_0x6000023eebc0, C4<0>, C4<0>;
L_0x6000023ef790 .functor XOR 1, L_0x6000023ee680, L_0x6000023eef40, C4<0>, C4<0>;
v0x600003b93de0_0 .net "A", 3 0, L_0x600003901220;  1 drivers
v0x600003b93e70_0 .net "B", 3 0, L_0x6000039012c0;  1 drivers
v0x600003b93f00_0 .net "C0", 0 0, L_0x6000023ee920;  1 drivers
v0x600003b97e70_0 .net "C1", 0 0, L_0x6000023eebc0;  1 drivers
v0x600003b97cc0_0 .net "C2", 0 0, L_0x6000023eef40;  1 drivers
v0x600003b97a80_0 .net "C3", 0 0, L_0x6000023ef560;  1 drivers
v0x600003b978d0_0 .net "Cin", 0 0, L_0x7fe32a332f88;  1 drivers
v0x600003b97690_0 .net "Cout", 0 0, L_0x6000023ef5d0;  alias, 1 drivers
v0x600003b974e0_0 .net "G0", 0 0, L_0x6000023ee6f0;  1 drivers
v0x600003b972a0_0 .net "G1", 0 0, L_0x6000023ee760;  1 drivers
v0x600003b970f0_0 .net "G2", 0 0, L_0x6000023ee840;  1 drivers
v0x600003b96eb0_0 .net "G3", 0 0, L_0x6000023ee7d0;  1 drivers
v0x600003b96d00_0 .net "P0", 0 0, L_0x6000023ee530;  1 drivers
v0x600003b96ac0_0 .net "P1", 0 0, L_0x6000023ee5a0;  1 drivers
v0x600003b96910_0 .net "P2", 0 0, L_0x6000023ee610;  1 drivers
v0x600003b966d0_0 .net "P3", 0 0, L_0x6000023ee680;  1 drivers
v0x600003b96520_0 .net "Sum", 3 0, L_0x600003901180;  alias, 1 drivers
v0x600003b962e0_0 .net *"_ivl_1", 0 0, L_0x600003900780;  1 drivers
v0x600003b96130_0 .net *"_ivl_100", 0 0, L_0x6000023ef410;  1 drivers
v0x600003b954d0_0 .net *"_ivl_102", 0 0, L_0x6000023ef480;  1 drivers
v0x600003b95320_0 .net *"_ivl_104", 0 0, L_0x6000023ef4f0;  1 drivers
v0x600003b950e0_0 .net *"_ivl_112", 0 0, L_0x6000023ef640;  1 drivers
v0x600003b94f30_0 .net *"_ivl_116", 0 0, L_0x6000023ef6b0;  1 drivers
v0x600003b94cf0_0 .net *"_ivl_120", 0 0, L_0x6000023ef720;  1 drivers
v0x600003b94b40_0 .net *"_ivl_125", 0 0, L_0x6000023ef790;  1 drivers
v0x600003b94900_0 .net *"_ivl_13", 0 0, L_0x600003900a00;  1 drivers
v0x600003b94750_0 .net *"_ivl_15", 0 0, L_0x600003900aa0;  1 drivers
v0x600003b94510_0 .net *"_ivl_19", 0 0, L_0x600003900b40;  1 drivers
v0x600003b94360_0 .net *"_ivl_21", 0 0, L_0x600003900be0;  1 drivers
v0x600003b94120_0 .net *"_ivl_25", 0 0, L_0x600003900c80;  1 drivers
v0x600003b97f00_0 .net *"_ivl_27", 0 0, L_0x600003900d20;  1 drivers
v0x600003b97d50_0 .net *"_ivl_3", 0 0, L_0x600003900820;  1 drivers
v0x600003b97de0_0 .net *"_ivl_31", 0 0, L_0x600003900dc0;  1 drivers
v0x600003b97b10_0 .net *"_ivl_33", 0 0, L_0x600003900e60;  1 drivers
v0x600003b97ba0_0 .net *"_ivl_37", 0 0, L_0x600003900f00;  1 drivers
v0x600003b97960_0 .net *"_ivl_39", 0 0, L_0x600003900fa0;  1 drivers
v0x600003b979f0_0 .net *"_ivl_43", 0 0, L_0x600003901040;  1 drivers
v0x600003b97720_0 .net *"_ivl_45", 0 0, L_0x6000039010e0;  1 drivers
v0x600003b977b0_0 .net *"_ivl_48", 0 0, L_0x6000023ee8b0;  1 drivers
v0x600003b97570_0 .net *"_ivl_52", 0 0, L_0x6000023ee990;  1 drivers
v0x600003b97600_0 .net *"_ivl_54", 0 0, L_0x6000023eea00;  1 drivers
v0x600003b97330_0 .net *"_ivl_56", 0 0, L_0x6000023eea70;  1 drivers
v0x600003b973c0_0 .net *"_ivl_58", 0 0, L_0x6000023eeb50;  1 drivers
v0x600003b97180_0 .net *"_ivl_62", 0 0, L_0x6000023eeae0;  1 drivers
v0x600003b97210_0 .net *"_ivl_64", 0 0, L_0x6000023eec30;  1 drivers
v0x600003b96f40_0 .net *"_ivl_66", 0 0, L_0x6000023eeca0;  1 drivers
v0x600003b96fd0_0 .net *"_ivl_68", 0 0, L_0x6000023eed10;  1 drivers
v0x600003b96d90_0 .net *"_ivl_7", 0 0, L_0x6000039008c0;  1 drivers
v0x600003b96e20_0 .net *"_ivl_70", 0 0, L_0x6000023eed80;  1 drivers
v0x600003b96b50_0 .net *"_ivl_72", 0 0, L_0x6000023eedf0;  1 drivers
v0x600003b96be0_0 .net *"_ivl_74", 0 0, L_0x6000023eee60;  1 drivers
v0x600003b969a0_0 .net *"_ivl_76", 0 0, L_0x6000023eeed0;  1 drivers
v0x600003b96a30_0 .net *"_ivl_80", 0 0, L_0x6000023eefb0;  1 drivers
v0x600003b96760_0 .net *"_ivl_82", 0 0, L_0x6000023ef020;  1 drivers
v0x600003b967f0_0 .net *"_ivl_84", 0 0, L_0x6000023ef090;  1 drivers
v0x600003b965b0_0 .net *"_ivl_86", 0 0, L_0x6000023ef100;  1 drivers
v0x600003b96640_0 .net *"_ivl_88", 0 0, L_0x6000023ef170;  1 drivers
v0x600003b96370_0 .net *"_ivl_9", 0 0, L_0x600003900960;  1 drivers
v0x600003b96400_0 .net *"_ivl_90", 0 0, L_0x6000023ef1e0;  1 drivers
v0x600003b961c0_0 .net *"_ivl_92", 0 0, L_0x6000023ef250;  1 drivers
v0x600003b96250_0 .net *"_ivl_94", 0 0, L_0x6000023ef2c0;  1 drivers
v0x600003b95560_0 .net *"_ivl_96", 0 0, L_0x6000023ef330;  1 drivers
v0x600003b955f0_0 .net *"_ivl_98", 0 0, L_0x6000023ef3a0;  1 drivers
L_0x600003900780 .part L_0x600003901220, 0, 1;
L_0x600003900820 .part L_0x6000039012c0, 0, 1;
L_0x6000039008c0 .part L_0x600003901220, 1, 1;
L_0x600003900960 .part L_0x6000039012c0, 1, 1;
L_0x600003900a00 .part L_0x600003901220, 2, 1;
L_0x600003900aa0 .part L_0x6000039012c0, 2, 1;
L_0x600003900b40 .part L_0x600003901220, 3, 1;
L_0x600003900be0 .part L_0x6000039012c0, 3, 1;
L_0x600003900c80 .part L_0x600003901220, 0, 1;
L_0x600003900d20 .part L_0x6000039012c0, 0, 1;
L_0x600003900dc0 .part L_0x600003901220, 1, 1;
L_0x600003900e60 .part L_0x6000039012c0, 1, 1;
L_0x600003900f00 .part L_0x600003901220, 2, 1;
L_0x600003900fa0 .part L_0x6000039012c0, 2, 1;
L_0x600003901040 .part L_0x600003901220, 3, 1;
L_0x6000039010e0 .part L_0x6000039012c0, 3, 1;
L_0x600003901180 .concat8 [ 1 1 1 1], L_0x6000023ef640, L_0x6000023ef6b0, L_0x6000023ef720, L_0x6000023ef790;
S_0x7fe3289d0c60 .scope module, "CLA4_2" "CLA_4bit" 6 15, 7 1 0, S_0x7fe3289d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023ef800 .functor XOR 1, L_0x600003901360, L_0x600003901400, C4<0>, C4<0>;
L_0x6000023ef870 .functor XOR 1, L_0x6000039014a0, L_0x600003901540, C4<0>, C4<0>;
L_0x6000023ef8e0 .functor XOR 1, L_0x6000039015e0, L_0x600003901680, C4<0>, C4<0>;
L_0x6000023ef950 .functor XOR 1, L_0x600003901720, L_0x6000039017c0, C4<0>, C4<0>;
L_0x6000023ef9c0 .functor AND 1, L_0x600003901860, L_0x600003901900, C4<1>, C4<1>;
L_0x6000023efa30 .functor AND 1, L_0x6000039019a0, L_0x600003901a40, C4<1>, C4<1>;
L_0x6000023efb10 .functor AND 1, L_0x600003901ae0, L_0x600003901b80, C4<1>, C4<1>;
L_0x6000023efaa0 .functor AND 1, L_0x600003901c20, L_0x600003901cc0, C4<1>, C4<1>;
L_0x7fe32a332fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023efb80 .functor AND 1, L_0x7fe32a332fd0, L_0x6000023ef800, C4<1>, C4<1>;
L_0x6000023efbf0 .functor OR 1, L_0x6000023ef9c0, L_0x6000023efb80, C4<0>, C4<0>;
L_0x6000023efc60 .functor AND 1, L_0x6000023ef9c0, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023efcd0 .functor OR 1, L_0x6000023efa30, L_0x6000023efc60, C4<0>, C4<0>;
L_0x6000023efd40 .functor AND 1, L_0x7fe32a332fd0, L_0x6000023ef800, C4<1>, C4<1>;
L_0x6000023efe20 .functor AND 1, L_0x6000023efd40, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023efe90 .functor OR 1, L_0x6000023efcd0, L_0x6000023efe20, C4<0>, C4<0>;
L_0x6000023efdb0 .functor AND 1, L_0x6000023efa30, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023eff00 .functor OR 1, L_0x6000023efb10, L_0x6000023efdb0, C4<0>, C4<0>;
L_0x6000023eff70 .functor AND 1, L_0x6000023ef9c0, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023e8000 .functor AND 1, L_0x6000023eff70, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023e8070 .functor OR 1, L_0x6000023eff00, L_0x6000023e8000, C4<0>, C4<0>;
L_0x6000023e80e0 .functor AND 1, L_0x7fe32a332fd0, L_0x6000023ef800, C4<1>, C4<1>;
L_0x6000023e8150 .functor AND 1, L_0x6000023e80e0, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023e81c0 .functor AND 1, L_0x6000023e8150, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023e8230 .functor OR 1, L_0x6000023e8070, L_0x6000023e81c0, C4<0>, C4<0>;
L_0x6000023e82a0 .functor AND 1, L_0x6000023efb10, L_0x6000023ef950, C4<1>, C4<1>;
L_0x6000023e8310 .functor OR 1, L_0x6000023efaa0, L_0x6000023e82a0, C4<0>, C4<0>;
L_0x6000023e8380 .functor AND 1, L_0x6000023efa30, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023e83f0 .functor AND 1, L_0x6000023e8380, L_0x6000023ef950, C4<1>, C4<1>;
L_0x6000023e8460 .functor OR 1, L_0x6000023e8310, L_0x6000023e83f0, C4<0>, C4<0>;
L_0x6000023e84d0 .functor AND 1, L_0x6000023ef9c0, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023e8540 .functor AND 1, L_0x6000023e84d0, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023e85b0 .functor AND 1, L_0x6000023e8540, L_0x6000023ef950, C4<1>, C4<1>;
L_0x6000023e8620 .functor OR 1, L_0x6000023e8460, L_0x6000023e85b0, C4<0>, C4<0>;
L_0x6000023e8690 .functor AND 1, L_0x7fe32a332fd0, L_0x6000023ef800, C4<1>, C4<1>;
L_0x6000023e8700 .functor AND 1, L_0x6000023e8690, L_0x6000023ef870, C4<1>, C4<1>;
L_0x6000023e8770 .functor AND 1, L_0x6000023e8700, L_0x6000023ef8e0, C4<1>, C4<1>;
L_0x6000023e87e0 .functor AND 1, L_0x6000023e8770, L_0x6000023ef950, C4<1>, C4<1>;
L_0x6000023e8850 .functor OR 1, L_0x6000023e8620, L_0x6000023e87e0, C4<0>, C4<0>;
L_0x6000023e88c0 .functor BUFZ 1, L_0x6000023e8850, C4<0>, C4<0>, C4<0>;
L_0x6000023e8930 .functor XOR 1, L_0x6000023ef800, L_0x7fe32a332fd0, C4<0>, C4<0>;
L_0x6000023e89a0 .functor XOR 1, L_0x6000023ef870, L_0x6000023efbf0, C4<0>, C4<0>;
L_0x6000023e8a10 .functor XOR 1, L_0x6000023ef8e0, L_0x6000023efe90, C4<0>, C4<0>;
L_0x6000023e8a80 .functor XOR 1, L_0x6000023ef950, L_0x6000023e8230, C4<0>, C4<0>;
v0x600003b953b0_0 .net "A", 3 0, L_0x600003901e00;  1 drivers
v0x600003b95440_0 .net "B", 3 0, L_0x600003901ea0;  1 drivers
v0x600003b95170_0 .net "C0", 0 0, L_0x6000023efbf0;  1 drivers
v0x600003b95200_0 .net "C1", 0 0, L_0x6000023efe90;  1 drivers
v0x600003b94fc0_0 .net "C2", 0 0, L_0x6000023e8230;  1 drivers
v0x600003b95050_0 .net "C3", 0 0, L_0x6000023e8850;  1 drivers
v0x600003b94d80_0 .net "Cin", 0 0, L_0x7fe32a332fd0;  1 drivers
v0x600003b94e10_0 .net "Cout", 0 0, L_0x6000023e88c0;  alias, 1 drivers
v0x600003b94bd0_0 .net "G0", 0 0, L_0x6000023ef9c0;  1 drivers
v0x600003b94c60_0 .net "G1", 0 0, L_0x6000023efa30;  1 drivers
v0x600003b94990_0 .net "G2", 0 0, L_0x6000023efb10;  1 drivers
v0x600003b94a20_0 .net "G3", 0 0, L_0x6000023efaa0;  1 drivers
v0x600003b947e0_0 .net "P0", 0 0, L_0x6000023ef800;  1 drivers
v0x600003b94870_0 .net "P1", 0 0, L_0x6000023ef870;  1 drivers
v0x600003b945a0_0 .net "P2", 0 0, L_0x6000023ef8e0;  1 drivers
v0x600003b94630_0 .net "P3", 0 0, L_0x6000023ef950;  1 drivers
v0x600003b943f0_0 .net "Sum", 3 0, L_0x600003901d60;  alias, 1 drivers
v0x600003b94480_0 .net *"_ivl_1", 0 0, L_0x600003901360;  1 drivers
v0x600003b941b0_0 .net *"_ivl_100", 0 0, L_0x6000023e8700;  1 drivers
v0x600003b94240_0 .net *"_ivl_102", 0 0, L_0x6000023e8770;  1 drivers
v0x600003b94000_0 .net *"_ivl_104", 0 0, L_0x6000023e87e0;  1 drivers
v0x600003b94090_0 .net *"_ivl_112", 0 0, L_0x6000023e8930;  1 drivers
v0x600003b9bf00_0 .net *"_ivl_116", 0 0, L_0x6000023e89a0;  1 drivers
v0x600003b9bcc0_0 .net *"_ivl_120", 0 0, L_0x6000023e8a10;  1 drivers
v0x600003b9bb10_0 .net *"_ivl_125", 0 0, L_0x6000023e8a80;  1 drivers
v0x600003b9b8d0_0 .net *"_ivl_13", 0 0, L_0x6000039015e0;  1 drivers
v0x600003b9b720_0 .net *"_ivl_15", 0 0, L_0x600003901680;  1 drivers
v0x600003b9b4e0_0 .net *"_ivl_19", 0 0, L_0x600003901720;  1 drivers
v0x600003b9b330_0 .net *"_ivl_21", 0 0, L_0x6000039017c0;  1 drivers
v0x600003b9b0f0_0 .net *"_ivl_25", 0 0, L_0x600003901860;  1 drivers
v0x600003b9af40_0 .net *"_ivl_27", 0 0, L_0x600003901900;  1 drivers
v0x600003b9ad00_0 .net *"_ivl_3", 0 0, L_0x600003901400;  1 drivers
v0x600003b9ab50_0 .net *"_ivl_31", 0 0, L_0x6000039019a0;  1 drivers
v0x600003b9a910_0 .net *"_ivl_33", 0 0, L_0x600003901a40;  1 drivers
v0x600003b9a760_0 .net *"_ivl_37", 0 0, L_0x600003901ae0;  1 drivers
v0x600003b9a520_0 .net *"_ivl_39", 0 0, L_0x600003901b80;  1 drivers
v0x600003b9a370_0 .net *"_ivl_43", 0 0, L_0x600003901c20;  1 drivers
v0x600003b9a130_0 .net *"_ivl_45", 0 0, L_0x600003901cc0;  1 drivers
v0x600003b99f80_0 .net *"_ivl_48", 0 0, L_0x6000023efb80;  1 drivers
v0x600003b99d40_0 .net *"_ivl_52", 0 0, L_0x6000023efc60;  1 drivers
v0x600003b99b90_0 .net *"_ivl_54", 0 0, L_0x6000023efcd0;  1 drivers
v0x600003b99950_0 .net *"_ivl_56", 0 0, L_0x6000023efd40;  1 drivers
v0x600003b997a0_0 .net *"_ivl_58", 0 0, L_0x6000023efe20;  1 drivers
v0x600003b98b40_0 .net *"_ivl_62", 0 0, L_0x6000023efdb0;  1 drivers
v0x600003b98990_0 .net *"_ivl_64", 0 0, L_0x6000023eff00;  1 drivers
v0x600003b98750_0 .net *"_ivl_66", 0 0, L_0x6000023eff70;  1 drivers
v0x600003b985a0_0 .net *"_ivl_68", 0 0, L_0x6000023e8000;  1 drivers
v0x600003b98360_0 .net *"_ivl_7", 0 0, L_0x6000039014a0;  1 drivers
v0x600003b981b0_0 .net *"_ivl_70", 0 0, L_0x6000023e8070;  1 drivers
v0x600003b9bd50_0 .net *"_ivl_72", 0 0, L_0x6000023e80e0;  1 drivers
v0x600003b9bde0_0 .net *"_ivl_74", 0 0, L_0x6000023e8150;  1 drivers
v0x600003b9bba0_0 .net *"_ivl_76", 0 0, L_0x6000023e81c0;  1 drivers
v0x600003b9bc30_0 .net *"_ivl_80", 0 0, L_0x6000023e82a0;  1 drivers
v0x600003b9b960_0 .net *"_ivl_82", 0 0, L_0x6000023e8310;  1 drivers
v0x600003b9b9f0_0 .net *"_ivl_84", 0 0, L_0x6000023e8380;  1 drivers
v0x600003b9b7b0_0 .net *"_ivl_86", 0 0, L_0x6000023e83f0;  1 drivers
v0x600003b9b840_0 .net *"_ivl_88", 0 0, L_0x6000023e8460;  1 drivers
v0x600003b9b570_0 .net *"_ivl_9", 0 0, L_0x600003901540;  1 drivers
v0x600003b9b600_0 .net *"_ivl_90", 0 0, L_0x6000023e84d0;  1 drivers
v0x600003b9b3c0_0 .net *"_ivl_92", 0 0, L_0x6000023e8540;  1 drivers
v0x600003b9b450_0 .net *"_ivl_94", 0 0, L_0x6000023e85b0;  1 drivers
v0x600003b9b180_0 .net *"_ivl_96", 0 0, L_0x6000023e8620;  1 drivers
v0x600003b9b210_0 .net *"_ivl_98", 0 0, L_0x6000023e8690;  1 drivers
L_0x600003901360 .part L_0x600003901e00, 0, 1;
L_0x600003901400 .part L_0x600003901ea0, 0, 1;
L_0x6000039014a0 .part L_0x600003901e00, 1, 1;
L_0x600003901540 .part L_0x600003901ea0, 1, 1;
L_0x6000039015e0 .part L_0x600003901e00, 2, 1;
L_0x600003901680 .part L_0x600003901ea0, 2, 1;
L_0x600003901720 .part L_0x600003901e00, 3, 1;
L_0x6000039017c0 .part L_0x600003901ea0, 3, 1;
L_0x600003901860 .part L_0x600003901e00, 0, 1;
L_0x600003901900 .part L_0x600003901ea0, 0, 1;
L_0x6000039019a0 .part L_0x600003901e00, 1, 1;
L_0x600003901a40 .part L_0x600003901ea0, 1, 1;
L_0x600003901ae0 .part L_0x600003901e00, 2, 1;
L_0x600003901b80 .part L_0x600003901ea0, 2, 1;
L_0x600003901c20 .part L_0x600003901e00, 3, 1;
L_0x600003901cc0 .part L_0x600003901ea0, 3, 1;
L_0x600003901d60 .concat8 [ 1 1 1 1], L_0x6000023e8930, L_0x6000023e89a0, L_0x6000023e8a10, L_0x6000023e8a80;
S_0x7fe3289d01c0 .scope module, "CLA4_3" "CLA_4bit" 6 16, 7 1 0, S_0x7fe3289d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023e8af0 .functor XOR 1, L_0x600003901f40, L_0x600003901fe0, C4<0>, C4<0>;
L_0x6000023e8b60 .functor XOR 1, L_0x600003902080, L_0x600003902120, C4<0>, C4<0>;
L_0x6000023e8bd0 .functor XOR 1, L_0x6000039021c0, L_0x600003902260, C4<0>, C4<0>;
L_0x6000023e8c40 .functor XOR 1, L_0x600003902300, L_0x6000039023a0, C4<0>, C4<0>;
L_0x6000023e8cb0 .functor AND 1, L_0x600003902440, L_0x6000039024e0, C4<1>, C4<1>;
L_0x6000023e8d20 .functor AND 1, L_0x600003902580, L_0x600003902620, C4<1>, C4<1>;
L_0x6000023e8e00 .functor AND 1, L_0x6000039026c0, L_0x600003902760, C4<1>, C4<1>;
L_0x6000023e8d90 .functor AND 1, L_0x600003902800, L_0x6000039028a0, C4<1>, C4<1>;
L_0x7fe32a333018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023e8e70 .functor AND 1, L_0x7fe32a333018, L_0x6000023e8af0, C4<1>, C4<1>;
L_0x6000023e8ee0 .functor OR 1, L_0x6000023e8cb0, L_0x6000023e8e70, C4<0>, C4<0>;
L_0x6000023e8f50 .functor AND 1, L_0x6000023e8cb0, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e8fc0 .functor OR 1, L_0x6000023e8d20, L_0x6000023e8f50, C4<0>, C4<0>;
L_0x6000023e9030 .functor AND 1, L_0x7fe32a333018, L_0x6000023e8af0, C4<1>, C4<1>;
L_0x6000023e9110 .functor AND 1, L_0x6000023e9030, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e9180 .functor OR 1, L_0x6000023e8fc0, L_0x6000023e9110, C4<0>, C4<0>;
L_0x6000023e90a0 .functor AND 1, L_0x6000023e8d20, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e91f0 .functor OR 1, L_0x6000023e8e00, L_0x6000023e90a0, C4<0>, C4<0>;
L_0x6000023e9260 .functor AND 1, L_0x6000023e8cb0, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e92d0 .functor AND 1, L_0x6000023e9260, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e9340 .functor OR 1, L_0x6000023e91f0, L_0x6000023e92d0, C4<0>, C4<0>;
L_0x6000023e93b0 .functor AND 1, L_0x7fe32a333018, L_0x6000023e8af0, C4<1>, C4<1>;
L_0x6000023e9420 .functor AND 1, L_0x6000023e93b0, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e9490 .functor AND 1, L_0x6000023e9420, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e9500 .functor OR 1, L_0x6000023e9340, L_0x6000023e9490, C4<0>, C4<0>;
L_0x6000023e9570 .functor AND 1, L_0x6000023e8e00, L_0x6000023e8c40, C4<1>, C4<1>;
L_0x6000023e95e0 .functor OR 1, L_0x6000023e8d90, L_0x6000023e9570, C4<0>, C4<0>;
L_0x6000023e9650 .functor AND 1, L_0x6000023e8d20, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e96c0 .functor AND 1, L_0x6000023e9650, L_0x6000023e8c40, C4<1>, C4<1>;
L_0x6000023e9730 .functor OR 1, L_0x6000023e95e0, L_0x6000023e96c0, C4<0>, C4<0>;
L_0x6000023e97a0 .functor AND 1, L_0x6000023e8cb0, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e9810 .functor AND 1, L_0x6000023e97a0, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e9880 .functor AND 1, L_0x6000023e9810, L_0x6000023e8c40, C4<1>, C4<1>;
L_0x6000023e98f0 .functor OR 1, L_0x6000023e9730, L_0x6000023e9880, C4<0>, C4<0>;
L_0x6000023e9960 .functor AND 1, L_0x7fe32a333018, L_0x6000023e8af0, C4<1>, C4<1>;
L_0x6000023e99d0 .functor AND 1, L_0x6000023e9960, L_0x6000023e8b60, C4<1>, C4<1>;
L_0x6000023e9a40 .functor AND 1, L_0x6000023e99d0, L_0x6000023e8bd0, C4<1>, C4<1>;
L_0x6000023e9ab0 .functor AND 1, L_0x6000023e9a40, L_0x6000023e8c40, C4<1>, C4<1>;
L_0x6000023e9b20 .functor OR 1, L_0x6000023e98f0, L_0x6000023e9ab0, C4<0>, C4<0>;
L_0x6000023e9b90 .functor BUFZ 1, L_0x6000023e9b20, C4<0>, C4<0>, C4<0>;
L_0x6000023e9c00 .functor XOR 1, L_0x6000023e8af0, L_0x7fe32a333018, C4<0>, C4<0>;
L_0x6000023e9c70 .functor XOR 1, L_0x6000023e8b60, L_0x6000023e8ee0, C4<0>, C4<0>;
L_0x6000023e9ce0 .functor XOR 1, L_0x6000023e8bd0, L_0x6000023e9180, C4<0>, C4<0>;
L_0x6000023e9d50 .functor XOR 1, L_0x6000023e8c40, L_0x6000023e9500, C4<0>, C4<0>;
v0x600003b9afd0_0 .net "A", 3 0, L_0x6000039029e0;  1 drivers
v0x600003b9b060_0 .net "B", 3 0, L_0x600003902a80;  1 drivers
v0x600003b9ad90_0 .net "C0", 0 0, L_0x6000023e8ee0;  1 drivers
v0x600003b9ae20_0 .net "C1", 0 0, L_0x6000023e9180;  1 drivers
v0x600003b9abe0_0 .net "C2", 0 0, L_0x6000023e9500;  1 drivers
v0x600003b9ac70_0 .net "C3", 0 0, L_0x6000023e9b20;  1 drivers
v0x600003b9a9a0_0 .net "Cin", 0 0, L_0x7fe32a333018;  1 drivers
v0x600003b9aa30_0 .net "Cout", 0 0, L_0x6000023e9b90;  alias, 1 drivers
v0x600003b9a7f0_0 .net "G0", 0 0, L_0x6000023e8cb0;  1 drivers
v0x600003b9a880_0 .net "G1", 0 0, L_0x6000023e8d20;  1 drivers
v0x600003b9a5b0_0 .net "G2", 0 0, L_0x6000023e8e00;  1 drivers
v0x600003b9a640_0 .net "G3", 0 0, L_0x6000023e8d90;  1 drivers
v0x600003b9a400_0 .net "P0", 0 0, L_0x6000023e8af0;  1 drivers
v0x600003b9a490_0 .net "P1", 0 0, L_0x6000023e8b60;  1 drivers
v0x600003b9a1c0_0 .net "P2", 0 0, L_0x6000023e8bd0;  1 drivers
v0x600003b9a250_0 .net "P3", 0 0, L_0x6000023e8c40;  1 drivers
v0x600003b9a010_0 .net "Sum", 3 0, L_0x600003902940;  alias, 1 drivers
v0x600003b9a0a0_0 .net *"_ivl_1", 0 0, L_0x600003901f40;  1 drivers
v0x600003b99dd0_0 .net *"_ivl_100", 0 0, L_0x6000023e99d0;  1 drivers
v0x600003b99e60_0 .net *"_ivl_102", 0 0, L_0x6000023e9a40;  1 drivers
v0x600003b99c20_0 .net *"_ivl_104", 0 0, L_0x6000023e9ab0;  1 drivers
v0x600003b99cb0_0 .net *"_ivl_112", 0 0, L_0x6000023e9c00;  1 drivers
v0x600003b999e0_0 .net *"_ivl_116", 0 0, L_0x6000023e9c70;  1 drivers
v0x600003b99a70_0 .net *"_ivl_120", 0 0, L_0x6000023e9ce0;  1 drivers
v0x600003b99830_0 .net *"_ivl_125", 0 0, L_0x6000023e9d50;  1 drivers
v0x600003b998c0_0 .net *"_ivl_13", 0 0, L_0x6000039021c0;  1 drivers
v0x600003b98bd0_0 .net *"_ivl_15", 0 0, L_0x600003902260;  1 drivers
v0x600003b98c60_0 .net *"_ivl_19", 0 0, L_0x600003902300;  1 drivers
v0x600003b98a20_0 .net *"_ivl_21", 0 0, L_0x6000039023a0;  1 drivers
v0x600003b98ab0_0 .net *"_ivl_25", 0 0, L_0x600003902440;  1 drivers
v0x600003b987e0_0 .net *"_ivl_27", 0 0, L_0x6000039024e0;  1 drivers
v0x600003b98870_0 .net *"_ivl_3", 0 0, L_0x600003901fe0;  1 drivers
v0x600003b98630_0 .net *"_ivl_31", 0 0, L_0x600003902580;  1 drivers
v0x600003b986c0_0 .net *"_ivl_33", 0 0, L_0x600003902620;  1 drivers
v0x600003b983f0_0 .net *"_ivl_37", 0 0, L_0x6000039026c0;  1 drivers
v0x600003b98480_0 .net *"_ivl_39", 0 0, L_0x600003902760;  1 drivers
v0x600003b98240_0 .net *"_ivl_43", 0 0, L_0x600003902800;  1 drivers
v0x600003b982d0_0 .net *"_ivl_45", 0 0, L_0x6000039028a0;  1 drivers
v0x600003b98000_0 .net *"_ivl_48", 0 0, L_0x6000023e8e70;  1 drivers
v0x600003b98090_0 .net *"_ivl_52", 0 0, L_0x6000023e8f50;  1 drivers
v0x600003b9ff00_0 .net *"_ivl_54", 0 0, L_0x6000023e8fc0;  1 drivers
v0x600003b9fd50_0 .net *"_ivl_56", 0 0, L_0x6000023e9030;  1 drivers
v0x600003b9fb10_0 .net *"_ivl_58", 0 0, L_0x6000023e9110;  1 drivers
v0x600003b9f960_0 .net *"_ivl_62", 0 0, L_0x6000023e90a0;  1 drivers
v0x600003b9f720_0 .net *"_ivl_64", 0 0, L_0x6000023e91f0;  1 drivers
v0x600003b9f570_0 .net *"_ivl_66", 0 0, L_0x6000023e9260;  1 drivers
v0x600003b9f330_0 .net *"_ivl_68", 0 0, L_0x6000023e92d0;  1 drivers
v0x600003b9f180_0 .net *"_ivl_7", 0 0, L_0x600003902080;  1 drivers
v0x600003b9ef40_0 .net *"_ivl_70", 0 0, L_0x6000023e9340;  1 drivers
v0x600003b9ed90_0 .net *"_ivl_72", 0 0, L_0x6000023e93b0;  1 drivers
v0x600003b9eb50_0 .net *"_ivl_74", 0 0, L_0x6000023e9420;  1 drivers
v0x600003b9e9a0_0 .net *"_ivl_76", 0 0, L_0x6000023e9490;  1 drivers
v0x600003b9e760_0 .net *"_ivl_80", 0 0, L_0x6000023e9570;  1 drivers
v0x600003b9e5b0_0 .net *"_ivl_82", 0 0, L_0x6000023e95e0;  1 drivers
v0x600003b9e370_0 .net *"_ivl_84", 0 0, L_0x6000023e9650;  1 drivers
v0x600003b9e1c0_0 .net *"_ivl_86", 0 0, L_0x6000023e96c0;  1 drivers
v0x600003b9df80_0 .net *"_ivl_88", 0 0, L_0x6000023e9730;  1 drivers
v0x600003b9ddd0_0 .net *"_ivl_9", 0 0, L_0x600003902120;  1 drivers
v0x600003b9db90_0 .net *"_ivl_90", 0 0, L_0x6000023e97a0;  1 drivers
v0x600003b9d9e0_0 .net *"_ivl_92", 0 0, L_0x6000023e9810;  1 drivers
v0x600003b9d7a0_0 .net *"_ivl_94", 0 0, L_0x6000023e9880;  1 drivers
v0x600003b9d5f0_0 .net *"_ivl_96", 0 0, L_0x6000023e98f0;  1 drivers
v0x600003b9d3b0_0 .net *"_ivl_98", 0 0, L_0x6000023e9960;  1 drivers
L_0x600003901f40 .part L_0x6000039029e0, 0, 1;
L_0x600003901fe0 .part L_0x600003902a80, 0, 1;
L_0x600003902080 .part L_0x6000039029e0, 1, 1;
L_0x600003902120 .part L_0x600003902a80, 1, 1;
L_0x6000039021c0 .part L_0x6000039029e0, 2, 1;
L_0x600003902260 .part L_0x600003902a80, 2, 1;
L_0x600003902300 .part L_0x6000039029e0, 3, 1;
L_0x6000039023a0 .part L_0x600003902a80, 3, 1;
L_0x600003902440 .part L_0x6000039029e0, 0, 1;
L_0x6000039024e0 .part L_0x600003902a80, 0, 1;
L_0x600003902580 .part L_0x6000039029e0, 1, 1;
L_0x600003902620 .part L_0x600003902a80, 1, 1;
L_0x6000039026c0 .part L_0x6000039029e0, 2, 1;
L_0x600003902760 .part L_0x600003902a80, 2, 1;
L_0x600003902800 .part L_0x6000039029e0, 3, 1;
L_0x6000039028a0 .part L_0x600003902a80, 3, 1;
L_0x600003902940 .concat8 [ 1 1 1 1], L_0x6000023e9c00, L_0x6000023e9c70, L_0x6000023e9ce0, L_0x6000023e9d50;
S_0x7fe3289cf720 .scope module, "iRED_0" "RED" 5 37, 8 9 0, S_0x7fe3289d2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 16 "Sum_ABCD";
L_0x6000023c7950 .functor XOR 1, L_0x6000023ba760, L_0x6000023c45b0, C4<0>, C4<0>;
L_0x6000023c79c0 .functor AND 1, L_0x6000023ba760, L_0x6000023c45b0, C4<1>, C4<1>;
L_0x6000023c7a30 .functor XOR 1, L_0x6000023c7950, L_0x6000023c7720, C4<0>, C4<0>;
L_0x6000023c7aa0 .functor AND 1, L_0x6000023c7950, L_0x6000023c7720, C4<1>, C4<1>;
L_0x6000023c7b10 .functor OR 1, L_0x6000023c79c0, L_0x6000023c7aa0, C4<0>, C4<0>;
v0x600003a49e60_0 .net "A", 7 0, L_0x6000039d2260;  1 drivers
v0x600003a49b90_0 .net "B", 7 0, L_0x6000039d2300;  1 drivers
v0x600003a49c20_0 .net "C", 7 0, L_0x6000039d23a0;  1 drivers
v0x600003a499e0_0 .net "Cout0", 0 0, L_0x6000023ba760;  1 drivers
v0x600003a49a70_0 .net "Cout1", 0 0, L_0x6000023c45b0;  1 drivers
v0x600003a497a0_0 .net "Cout2", 0 0, L_0x6000023c7720;  1 drivers
v0x600003a49830_0 .net "D", 7 0, L_0x6000039d2440;  1 drivers
v0x600003a495f0_0 .net "Sum_ABCD", 15 0, L_0x6000039d21c0;  alias, 1 drivers
v0x600003a49680_0 .net *"_ivl_12", 0 0, L_0x6000023c7aa0;  1 drivers
v0x600003a493b0_0 .net "bit8C", 0 0, L_0x6000023c79c0;  1 drivers
v0x600003a49440_0 .net "bit8Layer1", 0 0, L_0x6000023c7950;  1 drivers
v0x600003a49200_0 .net "bit8Layer2", 0 0, L_0x6000023c7a30;  1 drivers
v0x600003a49290_0 .net "header", 6 0, L_0x6000039d2120;  1 drivers
v0x600003a485a0_0 .net "ms", 0 0, L_0x6000023c7b10;  1 drivers
v0x600003a48630_0 .net "sumAB", 7 0, L_0x6000039c1900;  1 drivers
v0x600003a483f0_0 .net "sumABCD", 7 0, L_0x6000039d2080;  1 drivers
v0x600003a48480_0 .net "sumCD", 7 0, L_0x6000039d0820;  1 drivers
LS_0x6000039d2120_0_0 .concat [ 1 1 1 1], L_0x6000023c7b10, L_0x6000023c7b10, L_0x6000023c7b10, L_0x6000023c7b10;
LS_0x6000039d2120_0_4 .concat [ 1 1 1 0], L_0x6000023c7b10, L_0x6000023c7b10, L_0x6000023c7b10;
L_0x6000039d2120 .concat [ 4 3 0 0], LS_0x6000039d2120_0_0, LS_0x6000039d2120_0_4;
L_0x6000039d21c0 .concat [ 8 1 7 0], L_0x6000039d2080, L_0x6000023c7a30, L_0x6000039d2120;
S_0x7fe3289cf1d0 .scope module, "CLA8_0" "CLA_8bit" 8 29, 9 1 0, S_0x7fe3289cf720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003a5f690_0 .net "A", 7 0, L_0x6000039d2260;  alias, 1 drivers
v0x600003a5f720_0 .net "B", 7 0, L_0x6000039d2300;  alias, 1 drivers
v0x600003a5f450_0 .net "C0", 0 0, L_0x6000023b9570;  1 drivers
L_0x7fe32a3333c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a5f4e0_0 .net "Cin", 0 0, L_0x7fe32a3333c0;  1 drivers
v0x600003a5f2a0_0 .net "Cout", 0 0, L_0x6000023ba760;  alias, 1 drivers
v0x600003a5f330_0 .net "Sum", 7 0, L_0x6000039c1900;  alias, 1 drivers
L_0x6000039c0dc0 .part L_0x6000039d2260, 0, 4;
L_0x6000039c0d20 .part L_0x6000039d2300, 0, 4;
L_0x6000039c17c0 .part L_0x6000039d2260, 4, 4;
L_0x6000039c1860 .part L_0x6000039d2300, 4, 4;
L_0x6000039c1900 .concat8 [ 4 4 0 0], L_0x6000039c0e60, L_0x6000039c1720;
S_0x7fe3289cec80 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe3289cf1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023eaa00 .functor XOR 1, L_0x60000391cb40, L_0x60000391cbe0, C4<0>, C4<0>;
L_0x6000023eaa70 .functor XOR 1, L_0x60000391cc80, L_0x60000391cd20, C4<0>, C4<0>;
L_0x6000023eaae0 .functor XOR 1, L_0x60000391cdc0, L_0x60000391ce60, C4<0>, C4<0>;
L_0x6000023eab50 .functor XOR 1, L_0x60000391cf00, L_0x60000391cfa0, C4<0>, C4<0>;
L_0x6000023eabc0 .functor AND 1, L_0x60000391d040, L_0x60000391d0e0, C4<1>, C4<1>;
L_0x6000023eac30 .functor AND 1, L_0x60000391d180, L_0x60000391d220, C4<1>, C4<1>;
L_0x6000023ead10 .functor AND 1, L_0x60000391d2c0, L_0x60000391d360, C4<1>, C4<1>;
L_0x6000023eaca0 .functor AND 1, L_0x60000391d400, L_0x60000391d4a0, C4<1>, C4<1>;
L_0x6000023ead80 .functor AND 1, L_0x7fe32a3333c0, L_0x6000023eaa00, C4<1>, C4<1>;
L_0x6000023eadf0 .functor OR 1, L_0x6000023eabc0, L_0x6000023ead80, C4<0>, C4<0>;
L_0x6000023eae60 .functor AND 1, L_0x6000023eabc0, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023eaed0 .functor OR 1, L_0x6000023eac30, L_0x6000023eae60, C4<0>, C4<0>;
L_0x6000023eaf40 .functor AND 1, L_0x7fe32a3333c0, L_0x6000023eaa00, C4<1>, C4<1>;
L_0x6000023eb020 .functor AND 1, L_0x6000023eaf40, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023eb090 .functor OR 1, L_0x6000023eaed0, L_0x6000023eb020, C4<0>, C4<0>;
L_0x6000023eafb0 .functor AND 1, L_0x6000023eac30, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023eb100 .functor OR 1, L_0x6000023ead10, L_0x6000023eafb0, C4<0>, C4<0>;
L_0x6000023eb170 .functor AND 1, L_0x6000023eabc0, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023eb1e0 .functor AND 1, L_0x6000023eb170, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023eb250 .functor OR 1, L_0x6000023eb100, L_0x6000023eb1e0, C4<0>, C4<0>;
L_0x6000023eb2c0 .functor AND 1, L_0x7fe32a3333c0, L_0x6000023eaa00, C4<1>, C4<1>;
L_0x6000023eb330 .functor AND 1, L_0x6000023eb2c0, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023eb3a0 .functor AND 1, L_0x6000023eb330, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023b8070 .functor OR 1, L_0x6000023eb250, L_0x6000023eb3a0, C4<0>, C4<0>;
L_0x6000023b8000 .functor AND 1, L_0x6000023ead10, L_0x6000023eab50, C4<1>, C4<1>;
L_0x6000023b8310 .functor OR 1, L_0x6000023eaca0, L_0x6000023b8000, C4<0>, C4<0>;
L_0x6000023b82a0 .functor AND 1, L_0x6000023eac30, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023b8230 .functor AND 1, L_0x6000023b82a0, L_0x6000023eab50, C4<1>, C4<1>;
L_0x6000023b81c0 .functor OR 1, L_0x6000023b8310, L_0x6000023b8230, C4<0>, C4<0>;
L_0x6000023b8150 .functor AND 1, L_0x6000023eabc0, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023b80e0 .functor AND 1, L_0x6000023b8150, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023b9490 .functor AND 1, L_0x6000023b80e0, L_0x6000023eab50, C4<1>, C4<1>;
L_0x6000023b9420 .functor OR 1, L_0x6000023b81c0, L_0x6000023b9490, C4<0>, C4<0>;
L_0x6000023b93b0 .functor AND 1, L_0x7fe32a3333c0, L_0x6000023eaa00, C4<1>, C4<1>;
L_0x6000023b9340 .functor AND 1, L_0x6000023b93b0, L_0x6000023eaa70, C4<1>, C4<1>;
L_0x6000023b96c0 .functor AND 1, L_0x6000023b9340, L_0x6000023eaae0, C4<1>, C4<1>;
L_0x6000023b9650 .functor AND 1, L_0x6000023b96c0, L_0x6000023eab50, C4<1>, C4<1>;
L_0x6000023b95e0 .functor OR 1, L_0x6000023b9420, L_0x6000023b9650, C4<0>, C4<0>;
L_0x6000023b9570 .functor BUFZ 1, L_0x6000023b95e0, C4<0>, C4<0>, C4<0>;
L_0x6000023b9500 .functor XOR 1, L_0x6000023eaa00, L_0x7fe32a3333c0, C4<0>, C4<0>;
L_0x6000023b8a10 .functor XOR 1, L_0x6000023eaa70, L_0x6000023eadf0, C4<0>, C4<0>;
L_0x6000023b92d0 .functor XOR 1, L_0x6000023eaae0, L_0x6000023eb090, C4<0>, C4<0>;
L_0x6000023b9260 .functor XOR 1, L_0x6000023eab50, L_0x6000023b8070, C4<0>, C4<0>;
v0x600003a73060_0 .net "A", 3 0, L_0x6000039c0dc0;  1 drivers
v0x600003a730f0_0 .net "B", 3 0, L_0x6000039c0d20;  1 drivers
v0x600003a72e20_0 .net "C0", 0 0, L_0x6000023eadf0;  1 drivers
v0x600003a72eb0_0 .net "C1", 0 0, L_0x6000023eb090;  1 drivers
v0x600003a72c70_0 .net "C2", 0 0, L_0x6000023b8070;  1 drivers
v0x600003a72d00_0 .net "C3", 0 0, L_0x6000023b95e0;  1 drivers
v0x600003a72a30_0 .net "Cin", 0 0, L_0x7fe32a3333c0;  alias, 1 drivers
v0x600003a72ac0_0 .net "Cout", 0 0, L_0x6000023b9570;  alias, 1 drivers
v0x600003a72880_0 .net "G0", 0 0, L_0x6000023eabc0;  1 drivers
v0x600003a72910_0 .net "G1", 0 0, L_0x6000023eac30;  1 drivers
v0x600003a72640_0 .net "G2", 0 0, L_0x6000023ead10;  1 drivers
v0x600003a726d0_0 .net "G3", 0 0, L_0x6000023eaca0;  1 drivers
v0x600003a72490_0 .net "P0", 0 0, L_0x6000023eaa00;  1 drivers
v0x600003a72520_0 .net "P1", 0 0, L_0x6000023eaa70;  1 drivers
v0x600003a72250_0 .net "P2", 0 0, L_0x6000023eaae0;  1 drivers
v0x600003a722e0_0 .net "P3", 0 0, L_0x6000023eab50;  1 drivers
v0x600003a720a0_0 .net "Sum", 3 0, L_0x6000039c0e60;  1 drivers
v0x600003a72130_0 .net *"_ivl_1", 0 0, L_0x60000391cb40;  1 drivers
v0x600003a71e60_0 .net *"_ivl_100", 0 0, L_0x6000023b9340;  1 drivers
v0x600003a71ef0_0 .net *"_ivl_102", 0 0, L_0x6000023b96c0;  1 drivers
v0x600003a71cb0_0 .net *"_ivl_104", 0 0, L_0x6000023b9650;  1 drivers
v0x600003a71d40_0 .net *"_ivl_112", 0 0, L_0x6000023b9500;  1 drivers
v0x600003a71a70_0 .net *"_ivl_116", 0 0, L_0x6000023b8a10;  1 drivers
v0x600003a71b00_0 .net *"_ivl_120", 0 0, L_0x6000023b92d0;  1 drivers
v0x600003a718c0_0 .net *"_ivl_125", 0 0, L_0x6000023b9260;  1 drivers
v0x600003a71950_0 .net *"_ivl_13", 0 0, L_0x60000391cdc0;  1 drivers
v0x600003a71680_0 .net *"_ivl_15", 0 0, L_0x60000391ce60;  1 drivers
v0x600003a71710_0 .net *"_ivl_19", 0 0, L_0x60000391cf00;  1 drivers
v0x600003a714d0_0 .net *"_ivl_21", 0 0, L_0x60000391cfa0;  1 drivers
v0x600003a71560_0 .net *"_ivl_25", 0 0, L_0x60000391d040;  1 drivers
v0x600003a71290_0 .net *"_ivl_27", 0 0, L_0x60000391d0e0;  1 drivers
v0x600003a71320_0 .net *"_ivl_3", 0 0, L_0x60000391cbe0;  1 drivers
v0x600003a710e0_0 .net *"_ivl_31", 0 0, L_0x60000391d180;  1 drivers
v0x600003a71170_0 .net *"_ivl_33", 0 0, L_0x60000391d220;  1 drivers
v0x600003a70ea0_0 .net *"_ivl_37", 0 0, L_0x60000391d2c0;  1 drivers
v0x600003a70f30_0 .net *"_ivl_39", 0 0, L_0x60000391d360;  1 drivers
v0x600003a70cf0_0 .net *"_ivl_43", 0 0, L_0x60000391d400;  1 drivers
v0x600003a70d80_0 .net *"_ivl_45", 0 0, L_0x60000391d4a0;  1 drivers
v0x600003a70ab0_0 .net *"_ivl_48", 0 0, L_0x6000023ead80;  1 drivers
v0x600003a70b40_0 .net *"_ivl_52", 0 0, L_0x6000023eae60;  1 drivers
v0x600003a70900_0 .net *"_ivl_54", 0 0, L_0x6000023eaed0;  1 drivers
v0x600003a70990_0 .net *"_ivl_56", 0 0, L_0x6000023eaf40;  1 drivers
v0x600003a59e60_0 .net *"_ivl_58", 0 0, L_0x6000023eb020;  1 drivers
v0x600003a59cb0_0 .net *"_ivl_62", 0 0, L_0x6000023eafb0;  1 drivers
v0x600003a59a70_0 .net *"_ivl_64", 0 0, L_0x6000023eb100;  1 drivers
v0x600003a598c0_0 .net *"_ivl_66", 0 0, L_0x6000023eb170;  1 drivers
v0x600003a59680_0 .net *"_ivl_68", 0 0, L_0x6000023eb1e0;  1 drivers
v0x600003a594d0_0 .net *"_ivl_7", 0 0, L_0x60000391cc80;  1 drivers
v0x600003a59290_0 .net *"_ivl_70", 0 0, L_0x6000023eb250;  1 drivers
v0x600003a590e0_0 .net *"_ivl_72", 0 0, L_0x6000023eb2c0;  1 drivers
v0x600003a58ea0_0 .net *"_ivl_74", 0 0, L_0x6000023eb330;  1 drivers
v0x600003a58cf0_0 .net *"_ivl_76", 0 0, L_0x6000023eb3a0;  1 drivers
v0x600003a58ab0_0 .net *"_ivl_80", 0 0, L_0x6000023b8000;  1 drivers
v0x600003a58900_0 .net *"_ivl_82", 0 0, L_0x6000023b8310;  1 drivers
v0x600003a586c0_0 .net *"_ivl_84", 0 0, L_0x6000023b82a0;  1 drivers
v0x600003a58510_0 .net *"_ivl_86", 0 0, L_0x6000023b8230;  1 drivers
v0x600003a582d0_0 .net *"_ivl_88", 0 0, L_0x6000023b81c0;  1 drivers
v0x600003a58120_0 .net *"_ivl_9", 0 0, L_0x60000391cd20;  1 drivers
v0x600003a59ef0_0 .net *"_ivl_90", 0 0, L_0x6000023b8150;  1 drivers
v0x600003a59f80_0 .net *"_ivl_92", 0 0, L_0x6000023b80e0;  1 drivers
v0x600003a59d40_0 .net *"_ivl_94", 0 0, L_0x6000023b9490;  1 drivers
v0x600003a59dd0_0 .net *"_ivl_96", 0 0, L_0x6000023b9420;  1 drivers
v0x600003a59b00_0 .net *"_ivl_98", 0 0, L_0x6000023b93b0;  1 drivers
L_0x60000391cb40 .part L_0x6000039c0dc0, 0, 1;
L_0x60000391cbe0 .part L_0x6000039c0d20, 0, 1;
L_0x60000391cc80 .part L_0x6000039c0dc0, 1, 1;
L_0x60000391cd20 .part L_0x6000039c0d20, 1, 1;
L_0x60000391cdc0 .part L_0x6000039c0dc0, 2, 1;
L_0x60000391ce60 .part L_0x6000039c0d20, 2, 1;
L_0x60000391cf00 .part L_0x6000039c0dc0, 3, 1;
L_0x60000391cfa0 .part L_0x6000039c0d20, 3, 1;
L_0x60000391d040 .part L_0x6000039c0dc0, 0, 1;
L_0x60000391d0e0 .part L_0x6000039c0d20, 0, 1;
L_0x60000391d180 .part L_0x6000039c0dc0, 1, 1;
L_0x60000391d220 .part L_0x6000039c0d20, 1, 1;
L_0x60000391d2c0 .part L_0x6000039c0dc0, 2, 1;
L_0x60000391d360 .part L_0x6000039c0d20, 2, 1;
L_0x60000391d400 .part L_0x6000039c0dc0, 3, 1;
L_0x60000391d4a0 .part L_0x6000039c0d20, 3, 1;
L_0x6000039c0e60 .concat8 [ 1 1 1 1], L_0x6000023b9500, L_0x6000023b8a10, L_0x6000023b92d0, L_0x6000023b9260;
S_0x7fe3289ce1e0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe3289cf1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023b91f0 .functor XOR 1, L_0x6000039c0c80, L_0x6000039c0be0, C4<0>, C4<0>;
L_0x6000023b9730 .functor XOR 1, L_0x6000039c0b40, L_0x6000039c1360, C4<0>, C4<0>;
L_0x6000023b97a0 .functor XOR 1, L_0x6000039c12c0, L_0x6000039c1220, C4<0>, C4<0>;
L_0x6000023b9810 .functor XOR 1, L_0x6000039c1180, L_0x6000039c1680, C4<0>, C4<0>;
L_0x6000023b9880 .functor AND 1, L_0x6000039c15e0, L_0x6000039c1540, C4<1>, C4<1>;
L_0x6000023b98f0 .functor AND 1, L_0x6000039c14a0, L_0x6000039c1400, C4<1>, C4<1>;
L_0x6000023b99d0 .functor AND 1, L_0x6000039c0f00, L_0x6000039c10e0, C4<1>, C4<1>;
L_0x6000023b9960 .functor AND 1, L_0x6000039c1040, L_0x6000039c0fa0, C4<1>, C4<1>;
L_0x6000023b9a40 .functor AND 1, L_0x6000023b9570, L_0x6000023b91f0, C4<1>, C4<1>;
L_0x6000023b9ab0 .functor OR 1, L_0x6000023b9880, L_0x6000023b9a40, C4<0>, C4<0>;
L_0x6000023b9b20 .functor AND 1, L_0x6000023b9880, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023b9b90 .functor OR 1, L_0x6000023b98f0, L_0x6000023b9b20, C4<0>, C4<0>;
L_0x6000023b9c00 .functor AND 1, L_0x6000023b9570, L_0x6000023b91f0, C4<1>, C4<1>;
L_0x6000023b9ce0 .functor AND 1, L_0x6000023b9c00, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023b9d50 .functor OR 1, L_0x6000023b9b90, L_0x6000023b9ce0, C4<0>, C4<0>;
L_0x6000023b9c70 .functor AND 1, L_0x6000023b98f0, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023b9dc0 .functor OR 1, L_0x6000023b99d0, L_0x6000023b9c70, C4<0>, C4<0>;
L_0x6000023b9e30 .functor AND 1, L_0x6000023b9880, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023b9ea0 .functor AND 1, L_0x6000023b9e30, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023b9f10 .functor OR 1, L_0x6000023b9dc0, L_0x6000023b9ea0, C4<0>, C4<0>;
L_0x6000023b9f80 .functor AND 1, L_0x6000023b9570, L_0x6000023b91f0, C4<1>, C4<1>;
L_0x6000023b9ff0 .functor AND 1, L_0x6000023b9f80, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023ba060 .functor AND 1, L_0x6000023b9ff0, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023ba0d0 .functor OR 1, L_0x6000023b9f10, L_0x6000023ba060, C4<0>, C4<0>;
L_0x6000023ba140 .functor AND 1, L_0x6000023b99d0, L_0x6000023b9810, C4<1>, C4<1>;
L_0x6000023ba1b0 .functor OR 1, L_0x6000023b9960, L_0x6000023ba140, C4<0>, C4<0>;
L_0x6000023ba220 .functor AND 1, L_0x6000023b98f0, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023ba290 .functor AND 1, L_0x6000023ba220, L_0x6000023b9810, C4<1>, C4<1>;
L_0x6000023ba300 .functor OR 1, L_0x6000023ba1b0, L_0x6000023ba290, C4<0>, C4<0>;
L_0x6000023ba370 .functor AND 1, L_0x6000023b9880, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023ba3e0 .functor AND 1, L_0x6000023ba370, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023ba450 .functor AND 1, L_0x6000023ba3e0, L_0x6000023b9810, C4<1>, C4<1>;
L_0x6000023ba4c0 .functor OR 1, L_0x6000023ba300, L_0x6000023ba450, C4<0>, C4<0>;
L_0x6000023ba530 .functor AND 1, L_0x6000023b9570, L_0x6000023b91f0, C4<1>, C4<1>;
L_0x6000023ba5a0 .functor AND 1, L_0x6000023ba530, L_0x6000023b9730, C4<1>, C4<1>;
L_0x6000023ba610 .functor AND 1, L_0x6000023ba5a0, L_0x6000023b97a0, C4<1>, C4<1>;
L_0x6000023ba680 .functor AND 1, L_0x6000023ba610, L_0x6000023b9810, C4<1>, C4<1>;
L_0x6000023ba6f0 .functor OR 1, L_0x6000023ba4c0, L_0x6000023ba680, C4<0>, C4<0>;
L_0x6000023ba760 .functor BUFZ 1, L_0x6000023ba6f0, C4<0>, C4<0>, C4<0>;
L_0x6000023ba7d0 .functor XOR 1, L_0x6000023b91f0, L_0x6000023b9570, C4<0>, C4<0>;
L_0x6000023ba840 .functor XOR 1, L_0x6000023b9730, L_0x6000023b9ab0, C4<0>, C4<0>;
L_0x6000023ba8b0 .functor XOR 1, L_0x6000023b97a0, L_0x6000023b9d50, C4<0>, C4<0>;
L_0x6000023ba920 .functor XOR 1, L_0x6000023b9810, L_0x6000023ba0d0, C4<0>, C4<0>;
v0x600003a59b90_0 .net "A", 3 0, L_0x6000039c17c0;  1 drivers
v0x600003a59950_0 .net "B", 3 0, L_0x6000039c1860;  1 drivers
v0x600003a599e0_0 .net "C0", 0 0, L_0x6000023b9ab0;  1 drivers
v0x600003a59710_0 .net "C1", 0 0, L_0x6000023b9d50;  1 drivers
v0x600003a597a0_0 .net "C2", 0 0, L_0x6000023ba0d0;  1 drivers
v0x600003a59560_0 .net "C3", 0 0, L_0x6000023ba6f0;  1 drivers
v0x600003a595f0_0 .net "Cin", 0 0, L_0x6000023b9570;  alias, 1 drivers
v0x600003a59320_0 .net "Cout", 0 0, L_0x6000023ba760;  alias, 1 drivers
v0x600003a593b0_0 .net "G0", 0 0, L_0x6000023b9880;  1 drivers
v0x600003a59170_0 .net "G1", 0 0, L_0x6000023b98f0;  1 drivers
v0x600003a59200_0 .net "G2", 0 0, L_0x6000023b99d0;  1 drivers
v0x600003a58f30_0 .net "G3", 0 0, L_0x6000023b9960;  1 drivers
v0x600003a58fc0_0 .net "P0", 0 0, L_0x6000023b91f0;  1 drivers
v0x600003a58d80_0 .net "P1", 0 0, L_0x6000023b9730;  1 drivers
v0x600003a58e10_0 .net "P2", 0 0, L_0x6000023b97a0;  1 drivers
v0x600003a58b40_0 .net "P3", 0 0, L_0x6000023b9810;  1 drivers
v0x600003a58bd0_0 .net "Sum", 3 0, L_0x6000039c1720;  1 drivers
v0x600003a58990_0 .net *"_ivl_1", 0 0, L_0x6000039c0c80;  1 drivers
v0x600003a58a20_0 .net *"_ivl_100", 0 0, L_0x6000023ba5a0;  1 drivers
v0x600003a58750_0 .net *"_ivl_102", 0 0, L_0x6000023ba610;  1 drivers
v0x600003a587e0_0 .net *"_ivl_104", 0 0, L_0x6000023ba680;  1 drivers
v0x600003a585a0_0 .net *"_ivl_112", 0 0, L_0x6000023ba7d0;  1 drivers
v0x600003a58630_0 .net *"_ivl_116", 0 0, L_0x6000023ba840;  1 drivers
v0x600003a58360_0 .net *"_ivl_120", 0 0, L_0x6000023ba8b0;  1 drivers
v0x600003a583f0_0 .net *"_ivl_125", 0 0, L_0x6000023ba920;  1 drivers
v0x600003a581b0_0 .net *"_ivl_13", 0 0, L_0x6000039c12c0;  1 drivers
v0x600003a58240_0 .net *"_ivl_15", 0 0, L_0x6000039c1220;  1 drivers
v0x600003a58000_0 .net *"_ivl_19", 0 0, L_0x6000039c1180;  1 drivers
v0x600003a5fde0_0 .net *"_ivl_21", 0 0, L_0x6000039c1680;  1 drivers
v0x600003a5fba0_0 .net *"_ivl_25", 0 0, L_0x6000039c15e0;  1 drivers
v0x600003a5f9f0_0 .net *"_ivl_27", 0 0, L_0x6000039c1540;  1 drivers
v0x600003a5f7b0_0 .net *"_ivl_3", 0 0, L_0x6000039c0be0;  1 drivers
v0x600003a5f600_0 .net *"_ivl_31", 0 0, L_0x6000039c14a0;  1 drivers
v0x600003a5f3c0_0 .net *"_ivl_33", 0 0, L_0x6000039c1400;  1 drivers
v0x600003a5f210_0 .net *"_ivl_37", 0 0, L_0x6000039c0f00;  1 drivers
v0x600003a5efd0_0 .net *"_ivl_39", 0 0, L_0x6000039c10e0;  1 drivers
v0x600003a5ee20_0 .net *"_ivl_43", 0 0, L_0x6000039c1040;  1 drivers
v0x600003a5ebe0_0 .net *"_ivl_45", 0 0, L_0x6000039c0fa0;  1 drivers
v0x600003a5ea30_0 .net *"_ivl_48", 0 0, L_0x6000023b9a40;  1 drivers
v0x600003a5ddd0_0 .net *"_ivl_52", 0 0, L_0x6000023b9b20;  1 drivers
v0x600003a5dc20_0 .net *"_ivl_54", 0 0, L_0x6000023b9b90;  1 drivers
v0x600003a5d9e0_0 .net *"_ivl_56", 0 0, L_0x6000023b9c00;  1 drivers
v0x600003a5d830_0 .net *"_ivl_58", 0 0, L_0x6000023b9ce0;  1 drivers
v0x600003a5d5f0_0 .net *"_ivl_62", 0 0, L_0x6000023b9c70;  1 drivers
v0x600003a5d440_0 .net *"_ivl_64", 0 0, L_0x6000023b9dc0;  1 drivers
v0x600003a5d200_0 .net *"_ivl_66", 0 0, L_0x6000023b9e30;  1 drivers
v0x600003a5d050_0 .net *"_ivl_68", 0 0, L_0x6000023b9ea0;  1 drivers
v0x600003a5ce10_0 .net *"_ivl_7", 0 0, L_0x6000039c0b40;  1 drivers
v0x600003a5cc60_0 .net *"_ivl_70", 0 0, L_0x6000023b9f10;  1 drivers
v0x600003a5ca20_0 .net *"_ivl_72", 0 0, L_0x6000023b9f80;  1 drivers
v0x600003a5c870_0 .net *"_ivl_74", 0 0, L_0x6000023b9ff0;  1 drivers
v0x600003a5c630_0 .net *"_ivl_76", 0 0, L_0x6000023ba060;  1 drivers
v0x600003a5c480_0 .net *"_ivl_80", 0 0, L_0x6000023ba140;  1 drivers
v0x600003a5c240_0 .net *"_ivl_82", 0 0, L_0x6000023ba1b0;  1 drivers
v0x600003a5c090_0 .net *"_ivl_84", 0 0, L_0x6000023ba220;  1 drivers
v0x600003a5fe70_0 .net *"_ivl_86", 0 0, L_0x6000023ba290;  1 drivers
v0x600003a5ff00_0 .net *"_ivl_88", 0 0, L_0x6000023ba300;  1 drivers
v0x600003a5fc30_0 .net *"_ivl_9", 0 0, L_0x6000039c1360;  1 drivers
v0x600003a5fcc0_0 .net *"_ivl_90", 0 0, L_0x6000023ba370;  1 drivers
v0x600003a5fa80_0 .net *"_ivl_92", 0 0, L_0x6000023ba3e0;  1 drivers
v0x600003a5fb10_0 .net *"_ivl_94", 0 0, L_0x6000023ba450;  1 drivers
v0x600003a5f840_0 .net *"_ivl_96", 0 0, L_0x6000023ba4c0;  1 drivers
v0x600003a5f8d0_0 .net *"_ivl_98", 0 0, L_0x6000023ba530;  1 drivers
L_0x6000039c0c80 .part L_0x6000039c17c0, 0, 1;
L_0x6000039c0be0 .part L_0x6000039c1860, 0, 1;
L_0x6000039c0b40 .part L_0x6000039c17c0, 1, 1;
L_0x6000039c1360 .part L_0x6000039c1860, 1, 1;
L_0x6000039c12c0 .part L_0x6000039c17c0, 2, 1;
L_0x6000039c1220 .part L_0x6000039c1860, 2, 1;
L_0x6000039c1180 .part L_0x6000039c17c0, 3, 1;
L_0x6000039c1680 .part L_0x6000039c1860, 3, 1;
L_0x6000039c15e0 .part L_0x6000039c17c0, 0, 1;
L_0x6000039c1540 .part L_0x6000039c1860, 0, 1;
L_0x6000039c14a0 .part L_0x6000039c17c0, 1, 1;
L_0x6000039c1400 .part L_0x6000039c1860, 1, 1;
L_0x6000039c0f00 .part L_0x6000039c17c0, 2, 1;
L_0x6000039c10e0 .part L_0x6000039c1860, 2, 1;
L_0x6000039c1040 .part L_0x6000039c17c0, 3, 1;
L_0x6000039c0fa0 .part L_0x6000039c1860, 3, 1;
L_0x6000039c1720 .concat8 [ 1 1 1 1], L_0x6000023ba7d0, L_0x6000023ba840, L_0x6000023ba8b0, L_0x6000023ba920;
S_0x7fe3289cd740 .scope module, "CLA8_1" "CLA_8bit" 8 30, 9 1 0, S_0x7fe3289cf720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003a47690_0 .net "A", 7 0, L_0x6000039d23a0;  alias, 1 drivers
v0x600003a47450_0 .net "B", 7 0, L_0x6000039d2440;  alias, 1 drivers
v0x600003a472a0_0 .net "C0", 0 0, L_0x6000023bba30;  1 drivers
L_0x7fe32a333408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a47060_0 .net "Cin", 0 0, L_0x7fe32a333408;  1 drivers
v0x600003a46eb0_0 .net "Cout", 0 0, L_0x6000023c45b0;  alias, 1 drivers
v0x600003a46c70_0 .net "Sum", 7 0, L_0x6000039d0820;  alias, 1 drivers
L_0x6000039c2440 .part L_0x6000039d23a0, 0, 4;
L_0x6000039c24e0 .part L_0x6000039d2440, 0, 4;
L_0x6000039d06e0 .part L_0x6000039d23a0, 4, 4;
L_0x6000039d0780 .part L_0x6000039d2440, 4, 4;
L_0x6000039d0820 .concat8 [ 4 4 0 0], L_0x6000039c23a0, L_0x6000039d0640;
S_0x7fe3289cd1f0 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe3289cd740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023ba990 .functor XOR 1, L_0x6000039c19a0, L_0x6000039c1a40, C4<0>, C4<0>;
L_0x6000023baa00 .functor XOR 1, L_0x6000039c1ae0, L_0x6000039c1b80, C4<0>, C4<0>;
L_0x6000023baa70 .functor XOR 1, L_0x6000039c1c20, L_0x6000039c1cc0, C4<0>, C4<0>;
L_0x6000023baae0 .functor XOR 1, L_0x6000039c1d60, L_0x6000039c1e00, C4<0>, C4<0>;
L_0x6000023bab50 .functor AND 1, L_0x6000039c1ea0, L_0x6000039c1f40, C4<1>, C4<1>;
L_0x6000023babc0 .functor AND 1, L_0x6000039c1fe0, L_0x6000039c2080, C4<1>, C4<1>;
L_0x6000023baca0 .functor AND 1, L_0x6000039c2120, L_0x6000039c21c0, C4<1>, C4<1>;
L_0x6000023bac30 .functor AND 1, L_0x6000039c2260, L_0x6000039c2300, C4<1>, C4<1>;
L_0x6000023bad10 .functor AND 1, L_0x7fe32a333408, L_0x6000023ba990, C4<1>, C4<1>;
L_0x6000023bad80 .functor OR 1, L_0x6000023bab50, L_0x6000023bad10, C4<0>, C4<0>;
L_0x6000023badf0 .functor AND 1, L_0x6000023bab50, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bae60 .functor OR 1, L_0x6000023babc0, L_0x6000023badf0, C4<0>, C4<0>;
L_0x6000023baed0 .functor AND 1, L_0x7fe32a333408, L_0x6000023ba990, C4<1>, C4<1>;
L_0x6000023bafb0 .functor AND 1, L_0x6000023baed0, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bb020 .functor OR 1, L_0x6000023bae60, L_0x6000023bafb0, C4<0>, C4<0>;
L_0x6000023baf40 .functor AND 1, L_0x6000023babc0, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb090 .functor OR 1, L_0x6000023baca0, L_0x6000023baf40, C4<0>, C4<0>;
L_0x6000023bb100 .functor AND 1, L_0x6000023bab50, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bb170 .functor AND 1, L_0x6000023bb100, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb1e0 .functor OR 1, L_0x6000023bb090, L_0x6000023bb170, C4<0>, C4<0>;
L_0x6000023bb250 .functor AND 1, L_0x7fe32a333408, L_0x6000023ba990, C4<1>, C4<1>;
L_0x6000023bb2c0 .functor AND 1, L_0x6000023bb250, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bb330 .functor AND 1, L_0x6000023bb2c0, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb3a0 .functor OR 1, L_0x6000023bb1e0, L_0x6000023bb330, C4<0>, C4<0>;
L_0x6000023bb410 .functor AND 1, L_0x6000023baca0, L_0x6000023baae0, C4<1>, C4<1>;
L_0x6000023bb480 .functor OR 1, L_0x6000023bac30, L_0x6000023bb410, C4<0>, C4<0>;
L_0x6000023bb4f0 .functor AND 1, L_0x6000023babc0, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb560 .functor AND 1, L_0x6000023bb4f0, L_0x6000023baae0, C4<1>, C4<1>;
L_0x6000023bb5d0 .functor OR 1, L_0x6000023bb480, L_0x6000023bb560, C4<0>, C4<0>;
L_0x6000023bb640 .functor AND 1, L_0x6000023bab50, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bb6b0 .functor AND 1, L_0x6000023bb640, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb720 .functor AND 1, L_0x6000023bb6b0, L_0x6000023baae0, C4<1>, C4<1>;
L_0x6000023bb790 .functor OR 1, L_0x6000023bb5d0, L_0x6000023bb720, C4<0>, C4<0>;
L_0x6000023bb800 .functor AND 1, L_0x7fe32a333408, L_0x6000023ba990, C4<1>, C4<1>;
L_0x6000023bb870 .functor AND 1, L_0x6000023bb800, L_0x6000023baa00, C4<1>, C4<1>;
L_0x6000023bb8e0 .functor AND 1, L_0x6000023bb870, L_0x6000023baa70, C4<1>, C4<1>;
L_0x6000023bb950 .functor AND 1, L_0x6000023bb8e0, L_0x6000023baae0, C4<1>, C4<1>;
L_0x6000023bb9c0 .functor OR 1, L_0x6000023bb790, L_0x6000023bb950, C4<0>, C4<0>;
L_0x6000023bba30 .functor BUFZ 1, L_0x6000023bb9c0, C4<0>, C4<0>, C4<0>;
L_0x6000023bbaa0 .functor XOR 1, L_0x6000023ba990, L_0x7fe32a333408, C4<0>, C4<0>;
L_0x6000023bbb10 .functor XOR 1, L_0x6000023baa00, L_0x6000023bad80, C4<0>, C4<0>;
L_0x6000023bbb80 .functor XOR 1, L_0x6000023baa70, L_0x6000023bb020, C4<0>, C4<0>;
L_0x6000023bbbf0 .functor XOR 1, L_0x6000023baae0, L_0x6000023bb3a0, C4<0>, C4<0>;
v0x600003a5f060_0 .net "A", 3 0, L_0x6000039c2440;  1 drivers
v0x600003a5f0f0_0 .net "B", 3 0, L_0x6000039c24e0;  1 drivers
v0x600003a5eeb0_0 .net "C0", 0 0, L_0x6000023bad80;  1 drivers
v0x600003a5ef40_0 .net "C1", 0 0, L_0x6000023bb020;  1 drivers
v0x600003a5ec70_0 .net "C2", 0 0, L_0x6000023bb3a0;  1 drivers
v0x600003a5ed00_0 .net "C3", 0 0, L_0x6000023bb9c0;  1 drivers
v0x600003a5eac0_0 .net "Cin", 0 0, L_0x7fe32a333408;  alias, 1 drivers
v0x600003a5eb50_0 .net "Cout", 0 0, L_0x6000023bba30;  alias, 1 drivers
v0x600003a5de60_0 .net "G0", 0 0, L_0x6000023bab50;  1 drivers
v0x600003a5def0_0 .net "G1", 0 0, L_0x6000023babc0;  1 drivers
v0x600003a5dcb0_0 .net "G2", 0 0, L_0x6000023baca0;  1 drivers
v0x600003a5dd40_0 .net "G3", 0 0, L_0x6000023bac30;  1 drivers
v0x600003a5da70_0 .net "P0", 0 0, L_0x6000023ba990;  1 drivers
v0x600003a5db00_0 .net "P1", 0 0, L_0x6000023baa00;  1 drivers
v0x600003a5d8c0_0 .net "P2", 0 0, L_0x6000023baa70;  1 drivers
v0x600003a5d950_0 .net "P3", 0 0, L_0x6000023baae0;  1 drivers
v0x600003a5d680_0 .net "Sum", 3 0, L_0x6000039c23a0;  1 drivers
v0x600003a5d710_0 .net *"_ivl_1", 0 0, L_0x6000039c19a0;  1 drivers
v0x600003a5d4d0_0 .net *"_ivl_100", 0 0, L_0x6000023bb870;  1 drivers
v0x600003a5d560_0 .net *"_ivl_102", 0 0, L_0x6000023bb8e0;  1 drivers
v0x600003a5d290_0 .net *"_ivl_104", 0 0, L_0x6000023bb950;  1 drivers
v0x600003a5d320_0 .net *"_ivl_112", 0 0, L_0x6000023bbaa0;  1 drivers
v0x600003a5d0e0_0 .net *"_ivl_116", 0 0, L_0x6000023bbb10;  1 drivers
v0x600003a5d170_0 .net *"_ivl_120", 0 0, L_0x6000023bbb80;  1 drivers
v0x600003a5cea0_0 .net *"_ivl_125", 0 0, L_0x6000023bbbf0;  1 drivers
v0x600003a5cf30_0 .net *"_ivl_13", 0 0, L_0x6000039c1c20;  1 drivers
v0x600003a5ccf0_0 .net *"_ivl_15", 0 0, L_0x6000039c1cc0;  1 drivers
v0x600003a5cd80_0 .net *"_ivl_19", 0 0, L_0x6000039c1d60;  1 drivers
v0x600003a5cab0_0 .net *"_ivl_21", 0 0, L_0x6000039c1e00;  1 drivers
v0x600003a5cb40_0 .net *"_ivl_25", 0 0, L_0x6000039c1ea0;  1 drivers
v0x600003a5c900_0 .net *"_ivl_27", 0 0, L_0x6000039c1f40;  1 drivers
v0x600003a5c990_0 .net *"_ivl_3", 0 0, L_0x6000039c1a40;  1 drivers
v0x600003a5c6c0_0 .net *"_ivl_31", 0 0, L_0x6000039c1fe0;  1 drivers
v0x600003a5c750_0 .net *"_ivl_33", 0 0, L_0x6000039c2080;  1 drivers
v0x600003a5c510_0 .net *"_ivl_37", 0 0, L_0x6000039c2120;  1 drivers
v0x600003a5c5a0_0 .net *"_ivl_39", 0 0, L_0x6000039c21c0;  1 drivers
v0x600003a5c2d0_0 .net *"_ivl_43", 0 0, L_0x6000039c2260;  1 drivers
v0x600003a5c360_0 .net *"_ivl_45", 0 0, L_0x6000039c2300;  1 drivers
v0x600003a5c120_0 .net *"_ivl_48", 0 0, L_0x6000023bad10;  1 drivers
v0x600003a5c1b0_0 .net *"_ivl_52", 0 0, L_0x6000023badf0;  1 drivers
v0x600003a43de0_0 .net *"_ivl_54", 0 0, L_0x6000023bae60;  1 drivers
v0x600003a43c30_0 .net *"_ivl_56", 0 0, L_0x6000023baed0;  1 drivers
v0x600003a439f0_0 .net *"_ivl_58", 0 0, L_0x6000023bafb0;  1 drivers
v0x600003a43840_0 .net *"_ivl_62", 0 0, L_0x6000023baf40;  1 drivers
v0x600003a43600_0 .net *"_ivl_64", 0 0, L_0x6000023bb090;  1 drivers
v0x600003a43450_0 .net *"_ivl_66", 0 0, L_0x6000023bb100;  1 drivers
v0x600003a43210_0 .net *"_ivl_68", 0 0, L_0x6000023bb170;  1 drivers
v0x600003a43060_0 .net *"_ivl_7", 0 0, L_0x6000039c1ae0;  1 drivers
v0x600003a42e20_0 .net *"_ivl_70", 0 0, L_0x6000023bb1e0;  1 drivers
v0x600003a42c70_0 .net *"_ivl_72", 0 0, L_0x6000023bb250;  1 drivers
v0x600003a42a30_0 .net *"_ivl_74", 0 0, L_0x6000023bb2c0;  1 drivers
v0x600003a42880_0 .net *"_ivl_76", 0 0, L_0x6000023bb330;  1 drivers
v0x600003a42640_0 .net *"_ivl_80", 0 0, L_0x6000023bb410;  1 drivers
v0x600003a42490_0 .net *"_ivl_82", 0 0, L_0x6000023bb480;  1 drivers
v0x600003a42250_0 .net *"_ivl_84", 0 0, L_0x6000023bb4f0;  1 drivers
v0x600003a420a0_0 .net *"_ivl_86", 0 0, L_0x6000023bb560;  1 drivers
v0x600003a41440_0 .net *"_ivl_88", 0 0, L_0x6000023bb5d0;  1 drivers
v0x600003a41290_0 .net *"_ivl_9", 0 0, L_0x6000039c1b80;  1 drivers
v0x600003a41050_0 .net *"_ivl_90", 0 0, L_0x6000023bb640;  1 drivers
v0x600003a40ea0_0 .net *"_ivl_92", 0 0, L_0x6000023bb6b0;  1 drivers
v0x600003a40c60_0 .net *"_ivl_94", 0 0, L_0x6000023bb720;  1 drivers
v0x600003a40ab0_0 .net *"_ivl_96", 0 0, L_0x6000023bb790;  1 drivers
v0x600003a40870_0 .net *"_ivl_98", 0 0, L_0x6000023bb800;  1 drivers
L_0x6000039c19a0 .part L_0x6000039c2440, 0, 1;
L_0x6000039c1a40 .part L_0x6000039c24e0, 0, 1;
L_0x6000039c1ae0 .part L_0x6000039c2440, 1, 1;
L_0x6000039c1b80 .part L_0x6000039c24e0, 1, 1;
L_0x6000039c1c20 .part L_0x6000039c2440, 2, 1;
L_0x6000039c1cc0 .part L_0x6000039c24e0, 2, 1;
L_0x6000039c1d60 .part L_0x6000039c2440, 3, 1;
L_0x6000039c1e00 .part L_0x6000039c24e0, 3, 1;
L_0x6000039c1ea0 .part L_0x6000039c2440, 0, 1;
L_0x6000039c1f40 .part L_0x6000039c24e0, 0, 1;
L_0x6000039c1fe0 .part L_0x6000039c2440, 1, 1;
L_0x6000039c2080 .part L_0x6000039c24e0, 1, 1;
L_0x6000039c2120 .part L_0x6000039c2440, 2, 1;
L_0x6000039c21c0 .part L_0x6000039c24e0, 2, 1;
L_0x6000039c2260 .part L_0x6000039c2440, 3, 1;
L_0x6000039c2300 .part L_0x6000039c24e0, 3, 1;
L_0x6000039c23a0 .concat8 [ 1 1 1 1], L_0x6000023bbaa0, L_0x6000023bbb10, L_0x6000023bbb80, L_0x6000023bbbf0;
S_0x7fe3289cc750 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe3289cd740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023bbc60 .functor XOR 1, L_0x6000039c2580, L_0x6000039c2620, C4<0>, C4<0>;
L_0x6000023bbcd0 .functor XOR 1, L_0x6000039c26c0, L_0x6000039c2760, C4<0>, C4<0>;
L_0x6000023bbd40 .functor XOR 1, L_0x6000039c2800, L_0x6000039c28a0, C4<0>, C4<0>;
L_0x6000023bbdb0 .functor XOR 1, L_0x6000039c2940, L_0x6000039c29e0, C4<0>, C4<0>;
L_0x6000023c5ce0 .functor AND 1, L_0x6000039d0140, L_0x6000039d01e0, C4<1>, C4<1>;
L_0x6000023c5420 .functor AND 1, L_0x6000039d0280, L_0x6000039d0320, C4<1>, C4<1>;
L_0x6000023c5340 .functor AND 1, L_0x6000039d03c0, L_0x6000039d0460, C4<1>, C4<1>;
L_0x6000023c53b0 .functor AND 1, L_0x6000039d0500, L_0x6000039d05a0, C4<1>, C4<1>;
L_0x6000023c52d0 .functor AND 1, L_0x6000023bba30, L_0x6000023bbc60, C4<1>, C4<1>;
L_0x6000023c5260 .functor OR 1, L_0x6000023c5ce0, L_0x6000023c52d0, C4<0>, C4<0>;
L_0x6000023c51f0 .functor AND 1, L_0x6000023c5ce0, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c5180 .functor OR 1, L_0x6000023c5420, L_0x6000023c51f0, C4<0>, C4<0>;
L_0x6000023c5110 .functor AND 1, L_0x6000023bba30, L_0x6000023bbc60, C4<1>, C4<1>;
L_0x6000023c5030 .functor AND 1, L_0x6000023c5110, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c4fc0 .functor OR 1, L_0x6000023c5180, L_0x6000023c5030, C4<0>, C4<0>;
L_0x6000023c50a0 .functor AND 1, L_0x6000023c5420, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c4f50 .functor OR 1, L_0x6000023c5340, L_0x6000023c50a0, C4<0>, C4<0>;
L_0x6000023c4ee0 .functor AND 1, L_0x6000023c5ce0, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c4e70 .functor AND 1, L_0x6000023c4ee0, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c4e00 .functor OR 1, L_0x6000023c4f50, L_0x6000023c4e70, C4<0>, C4<0>;
L_0x6000023c5b90 .functor AND 1, L_0x6000023bba30, L_0x6000023bbc60, C4<1>, C4<1>;
L_0x6000023c5b20 .functor AND 1, L_0x6000023c5b90, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c5ab0 .functor AND 1, L_0x6000023c5b20, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c5a40 .functor OR 1, L_0x6000023c4e00, L_0x6000023c5ab0, C4<0>, C4<0>;
L_0x6000023c59d0 .functor AND 1, L_0x6000023c5340, L_0x6000023bbdb0, C4<1>, C4<1>;
L_0x6000023c5960 .functor OR 1, L_0x6000023c53b0, L_0x6000023c59d0, C4<0>, C4<0>;
L_0x6000023c58f0 .functor AND 1, L_0x6000023c5420, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c5880 .functor AND 1, L_0x6000023c58f0, L_0x6000023bbdb0, C4<1>, C4<1>;
L_0x6000023c5810 .functor OR 1, L_0x6000023c5960, L_0x6000023c5880, C4<0>, C4<0>;
L_0x6000023c57a0 .functor AND 1, L_0x6000023c5ce0, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c5730 .functor AND 1, L_0x6000023c57a0, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c56c0 .functor AND 1, L_0x6000023c5730, L_0x6000023bbdb0, C4<1>, C4<1>;
L_0x6000023c5650 .functor OR 1, L_0x6000023c5810, L_0x6000023c56c0, C4<0>, C4<0>;
L_0x6000023c55e0 .functor AND 1, L_0x6000023bba30, L_0x6000023bbc60, C4<1>, C4<1>;
L_0x6000023c5570 .functor AND 1, L_0x6000023c55e0, L_0x6000023bbcd0, C4<1>, C4<1>;
L_0x6000023c5500 .functor AND 1, L_0x6000023c5570, L_0x6000023bbd40, C4<1>, C4<1>;
L_0x6000023c4690 .functor AND 1, L_0x6000023c5500, L_0x6000023bbdb0, C4<1>, C4<1>;
L_0x6000023c4620 .functor OR 1, L_0x6000023c5650, L_0x6000023c4690, C4<0>, C4<0>;
L_0x6000023c45b0 .functor BUFZ 1, L_0x6000023c4620, C4<0>, C4<0>, C4<0>;
L_0x6000023c4540 .functor XOR 1, L_0x6000023bbc60, L_0x6000023bba30, C4<0>, C4<0>;
L_0x6000023c44d0 .functor XOR 1, L_0x6000023bbcd0, L_0x6000023c5260, C4<0>, C4<0>;
L_0x6000023c4460 .functor XOR 1, L_0x6000023bbd40, L_0x6000023c4fc0, C4<0>, C4<0>;
L_0x6000023c43f0 .functor XOR 1, L_0x6000023bbdb0, L_0x6000023c5a40, C4<0>, C4<0>;
v0x600003a406c0_0 .net "A", 3 0, L_0x6000039d06e0;  1 drivers
v0x600003a40480_0 .net "B", 3 0, L_0x6000039d0780;  1 drivers
v0x600003a402d0_0 .net "C0", 0 0, L_0x6000023c5260;  1 drivers
v0x600003a40090_0 .net "C1", 0 0, L_0x6000023c4fc0;  1 drivers
v0x600003a43e70_0 .net "C2", 0 0, L_0x6000023c5a40;  1 drivers
v0x600003a43f00_0 .net "C3", 0 0, L_0x6000023c4620;  1 drivers
v0x600003a43cc0_0 .net "Cin", 0 0, L_0x6000023bba30;  alias, 1 drivers
v0x600003a43d50_0 .net "Cout", 0 0, L_0x6000023c45b0;  alias, 1 drivers
v0x600003a43a80_0 .net "G0", 0 0, L_0x6000023c5ce0;  1 drivers
v0x600003a43b10_0 .net "G1", 0 0, L_0x6000023c5420;  1 drivers
v0x600003a438d0_0 .net "G2", 0 0, L_0x6000023c5340;  1 drivers
v0x600003a43960_0 .net "G3", 0 0, L_0x6000023c53b0;  1 drivers
v0x600003a43690_0 .net "P0", 0 0, L_0x6000023bbc60;  1 drivers
v0x600003a43720_0 .net "P1", 0 0, L_0x6000023bbcd0;  1 drivers
v0x600003a434e0_0 .net "P2", 0 0, L_0x6000023bbd40;  1 drivers
v0x600003a43570_0 .net "P3", 0 0, L_0x6000023bbdb0;  1 drivers
v0x600003a432a0_0 .net "Sum", 3 0, L_0x6000039d0640;  1 drivers
v0x600003a43330_0 .net *"_ivl_1", 0 0, L_0x6000039c2580;  1 drivers
v0x600003a430f0_0 .net *"_ivl_100", 0 0, L_0x6000023c5570;  1 drivers
v0x600003a43180_0 .net *"_ivl_102", 0 0, L_0x6000023c5500;  1 drivers
v0x600003a42eb0_0 .net *"_ivl_104", 0 0, L_0x6000023c4690;  1 drivers
v0x600003a42f40_0 .net *"_ivl_112", 0 0, L_0x6000023c4540;  1 drivers
v0x600003a42d00_0 .net *"_ivl_116", 0 0, L_0x6000023c44d0;  1 drivers
v0x600003a42d90_0 .net *"_ivl_120", 0 0, L_0x6000023c4460;  1 drivers
v0x600003a42ac0_0 .net *"_ivl_125", 0 0, L_0x6000023c43f0;  1 drivers
v0x600003a42b50_0 .net *"_ivl_13", 0 0, L_0x6000039c2800;  1 drivers
v0x600003a42910_0 .net *"_ivl_15", 0 0, L_0x6000039c28a0;  1 drivers
v0x600003a429a0_0 .net *"_ivl_19", 0 0, L_0x6000039c2940;  1 drivers
v0x600003a426d0_0 .net *"_ivl_21", 0 0, L_0x6000039c29e0;  1 drivers
v0x600003a42760_0 .net *"_ivl_25", 0 0, L_0x6000039d0140;  1 drivers
v0x600003a42520_0 .net *"_ivl_27", 0 0, L_0x6000039d01e0;  1 drivers
v0x600003a425b0_0 .net *"_ivl_3", 0 0, L_0x6000039c2620;  1 drivers
v0x600003a422e0_0 .net *"_ivl_31", 0 0, L_0x6000039d0280;  1 drivers
v0x600003a42370_0 .net *"_ivl_33", 0 0, L_0x6000039d0320;  1 drivers
v0x600003a42130_0 .net *"_ivl_37", 0 0, L_0x6000039d03c0;  1 drivers
v0x600003a421c0_0 .net *"_ivl_39", 0 0, L_0x6000039d0460;  1 drivers
v0x600003a414d0_0 .net *"_ivl_43", 0 0, L_0x6000039d0500;  1 drivers
v0x600003a41560_0 .net *"_ivl_45", 0 0, L_0x6000039d05a0;  1 drivers
v0x600003a41320_0 .net *"_ivl_48", 0 0, L_0x6000023c52d0;  1 drivers
v0x600003a413b0_0 .net *"_ivl_52", 0 0, L_0x6000023c51f0;  1 drivers
v0x600003a410e0_0 .net *"_ivl_54", 0 0, L_0x6000023c5180;  1 drivers
v0x600003a41170_0 .net *"_ivl_56", 0 0, L_0x6000023c5110;  1 drivers
v0x600003a40f30_0 .net *"_ivl_58", 0 0, L_0x6000023c5030;  1 drivers
v0x600003a40fc0_0 .net *"_ivl_62", 0 0, L_0x6000023c50a0;  1 drivers
v0x600003a40cf0_0 .net *"_ivl_64", 0 0, L_0x6000023c4f50;  1 drivers
v0x600003a40d80_0 .net *"_ivl_66", 0 0, L_0x6000023c4ee0;  1 drivers
v0x600003a40b40_0 .net *"_ivl_68", 0 0, L_0x6000023c4e70;  1 drivers
v0x600003a40bd0_0 .net *"_ivl_7", 0 0, L_0x6000039c26c0;  1 drivers
v0x600003a40900_0 .net *"_ivl_70", 0 0, L_0x6000023c4e00;  1 drivers
v0x600003a40990_0 .net *"_ivl_72", 0 0, L_0x6000023c5b90;  1 drivers
v0x600003a40750_0 .net *"_ivl_74", 0 0, L_0x6000023c5b20;  1 drivers
v0x600003a407e0_0 .net *"_ivl_76", 0 0, L_0x6000023c5ab0;  1 drivers
v0x600003a40510_0 .net *"_ivl_80", 0 0, L_0x6000023c59d0;  1 drivers
v0x600003a405a0_0 .net *"_ivl_82", 0 0, L_0x6000023c5960;  1 drivers
v0x600003a40360_0 .net *"_ivl_84", 0 0, L_0x6000023c58f0;  1 drivers
v0x600003a403f0_0 .net *"_ivl_86", 0 0, L_0x6000023c5880;  1 drivers
v0x600003a40120_0 .net *"_ivl_88", 0 0, L_0x6000023c5810;  1 drivers
v0x600003a401b0_0 .net *"_ivl_9", 0 0, L_0x6000039c2760;  1 drivers
v0x600003a40000_0 .net *"_ivl_90", 0 0, L_0x6000023c57a0;  1 drivers
v0x600003a47e70_0 .net *"_ivl_92", 0 0, L_0x6000023c5730;  1 drivers
v0x600003a47c30_0 .net *"_ivl_94", 0 0, L_0x6000023c56c0;  1 drivers
v0x600003a47a80_0 .net *"_ivl_96", 0 0, L_0x6000023c5650;  1 drivers
v0x600003a47840_0 .net *"_ivl_98", 0 0, L_0x6000023c55e0;  1 drivers
L_0x6000039c2580 .part L_0x6000039d06e0, 0, 1;
L_0x6000039c2620 .part L_0x6000039d0780, 0, 1;
L_0x6000039c26c0 .part L_0x6000039d06e0, 1, 1;
L_0x6000039c2760 .part L_0x6000039d0780, 1, 1;
L_0x6000039c2800 .part L_0x6000039d06e0, 2, 1;
L_0x6000039c28a0 .part L_0x6000039d0780, 2, 1;
L_0x6000039c2940 .part L_0x6000039d06e0, 3, 1;
L_0x6000039c29e0 .part L_0x6000039d0780, 3, 1;
L_0x6000039d0140 .part L_0x6000039d06e0, 0, 1;
L_0x6000039d01e0 .part L_0x6000039d0780, 0, 1;
L_0x6000039d0280 .part L_0x6000039d06e0, 1, 1;
L_0x6000039d0320 .part L_0x6000039d0780, 1, 1;
L_0x6000039d03c0 .part L_0x6000039d06e0, 2, 1;
L_0x6000039d0460 .part L_0x6000039d0780, 2, 1;
L_0x6000039d0500 .part L_0x6000039d06e0, 3, 1;
L_0x6000039d05a0 .part L_0x6000039d0780, 3, 1;
L_0x6000039d0640 .concat8 [ 1 1 1 1], L_0x6000023c4540, L_0x6000023c44d0, L_0x6000023c4460, L_0x6000023c43f0;
S_0x7fe3289cbcb0 .scope module, "CLA8_2" "CLA_8bit" 8 33, 9 1 0, S_0x7fe3289cf720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003a4a400_0 .net "A", 7 0, L_0x6000039c1900;  alias, 1 drivers
v0x600003a4a1c0_0 .net "B", 7 0, L_0x6000039d0820;  alias, 1 drivers
v0x600003a4a250_0 .net "C0", 0 0, L_0x6000023c6450;  1 drivers
L_0x7fe32a333450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a49f80_0 .net "Cin", 0 0, L_0x7fe32a333450;  1 drivers
v0x600003a4a010_0 .net "Cout", 0 0, L_0x6000023c7720;  alias, 1 drivers
v0x600003a49dd0_0 .net "Sum", 7 0, L_0x6000039d2080;  alias, 1 drivers
L_0x6000039d1360 .part L_0x6000039c1900, 0, 4;
L_0x6000039d1400 .part L_0x6000039d0820, 0, 4;
L_0x6000039d1f40 .part L_0x6000039c1900, 4, 4;
L_0x6000039d1fe0 .part L_0x6000039d0820, 4, 4;
L_0x6000039d2080 .concat8 [ 4 4 0 0], L_0x6000039d12c0, L_0x6000039d1ea0;
S_0x7fe3289cb760 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe3289cbcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023c4380 .functor XOR 1, L_0x6000039d08c0, L_0x6000039d0960, C4<0>, C4<0>;
L_0x6000023c4310 .functor XOR 1, L_0x6000039d0a00, L_0x6000039d0aa0, C4<0>, C4<0>;
L_0x6000023c42a0 .functor XOR 1, L_0x6000039d0b40, L_0x6000039d0be0, C4<0>, C4<0>;
L_0x6000023c4230 .functor XOR 1, L_0x6000039d0c80, L_0x6000039d0d20, C4<0>, C4<0>;
L_0x6000023c41c0 .functor AND 1, L_0x6000039d0dc0, L_0x6000039d0e60, C4<1>, C4<1>;
L_0x6000023c4150 .functor AND 1, L_0x6000039d0f00, L_0x6000039d0fa0, C4<1>, C4<1>;
L_0x6000023c4d90 .functor AND 1, L_0x6000039d1040, L_0x6000039d10e0, C4<1>, C4<1>;
L_0x6000023c40e0 .functor AND 1, L_0x6000039d1180, L_0x6000039d1220, C4<1>, C4<1>;
L_0x6000023c4d20 .functor AND 1, L_0x7fe32a333450, L_0x6000023c4380, C4<1>, C4<1>;
L_0x6000023c4cb0 .functor OR 1, L_0x6000023c41c0, L_0x6000023c4d20, C4<0>, C4<0>;
L_0x6000023c4c40 .functor AND 1, L_0x6000023c41c0, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c4bd0 .functor OR 1, L_0x6000023c4150, L_0x6000023c4c40, C4<0>, C4<0>;
L_0x6000023c4b60 .functor AND 1, L_0x7fe32a333450, L_0x6000023c4380, C4<1>, C4<1>;
L_0x6000023c4a80 .functor AND 1, L_0x6000023c4b60, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c4a10 .functor OR 1, L_0x6000023c4bd0, L_0x6000023c4a80, C4<0>, C4<0>;
L_0x6000023c4af0 .functor AND 1, L_0x6000023c4150, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c49a0 .functor OR 1, L_0x6000023c4d90, L_0x6000023c4af0, C4<0>, C4<0>;
L_0x6000023c4930 .functor AND 1, L_0x6000023c41c0, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c48c0 .functor AND 1, L_0x6000023c4930, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c4850 .functor OR 1, L_0x6000023c49a0, L_0x6000023c48c0, C4<0>, C4<0>;
L_0x6000023c47e0 .functor AND 1, L_0x7fe32a333450, L_0x6000023c4380, C4<1>, C4<1>;
L_0x6000023c4770 .functor AND 1, L_0x6000023c47e0, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c4700 .functor AND 1, L_0x6000023c4770, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c5dc0 .functor OR 1, L_0x6000023c4850, L_0x6000023c4700, C4<0>, C4<0>;
L_0x6000023c5e30 .functor AND 1, L_0x6000023c4d90, L_0x6000023c4230, C4<1>, C4<1>;
L_0x6000023c5ea0 .functor OR 1, L_0x6000023c40e0, L_0x6000023c5e30, C4<0>, C4<0>;
L_0x6000023c5f10 .functor AND 1, L_0x6000023c4150, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c5f80 .functor AND 1, L_0x6000023c5f10, L_0x6000023c4230, C4<1>, C4<1>;
L_0x6000023c5ff0 .functor OR 1, L_0x6000023c5ea0, L_0x6000023c5f80, C4<0>, C4<0>;
L_0x6000023c6060 .functor AND 1, L_0x6000023c41c0, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c60d0 .functor AND 1, L_0x6000023c6060, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c6140 .functor AND 1, L_0x6000023c60d0, L_0x6000023c4230, C4<1>, C4<1>;
L_0x6000023c61b0 .functor OR 1, L_0x6000023c5ff0, L_0x6000023c6140, C4<0>, C4<0>;
L_0x6000023c6220 .functor AND 1, L_0x7fe32a333450, L_0x6000023c4380, C4<1>, C4<1>;
L_0x6000023c6290 .functor AND 1, L_0x6000023c6220, L_0x6000023c4310, C4<1>, C4<1>;
L_0x6000023c6300 .functor AND 1, L_0x6000023c6290, L_0x6000023c42a0, C4<1>, C4<1>;
L_0x6000023c6370 .functor AND 1, L_0x6000023c6300, L_0x6000023c4230, C4<1>, C4<1>;
L_0x6000023c63e0 .functor OR 1, L_0x6000023c61b0, L_0x6000023c6370, C4<0>, C4<0>;
L_0x6000023c6450 .functor BUFZ 1, L_0x6000023c63e0, C4<0>, C4<0>, C4<0>;
L_0x6000023c64c0 .functor XOR 1, L_0x6000023c4380, L_0x7fe32a333450, C4<0>, C4<0>;
L_0x6000023c6530 .functor XOR 1, L_0x6000023c4310, L_0x6000023c4cb0, C4<0>, C4<0>;
L_0x6000023c65a0 .functor XOR 1, L_0x6000023c42a0, L_0x6000023c4a10, C4<0>, C4<0>;
L_0x6000023c6610 .functor XOR 1, L_0x6000023c4230, L_0x6000023c5dc0, C4<0>, C4<0>;
v0x600003a46ac0_0 .net "A", 3 0, L_0x6000039d1360;  1 drivers
v0x600003a46880_0 .net "B", 3 0, L_0x6000039d1400;  1 drivers
v0x600003a466d0_0 .net "C0", 0 0, L_0x6000023c4cb0;  1 drivers
v0x600003a46490_0 .net "C1", 0 0, L_0x6000023c4a10;  1 drivers
v0x600003a462e0_0 .net "C2", 0 0, L_0x6000023c5dc0;  1 drivers
v0x600003a460a0_0 .net "C3", 0 0, L_0x6000023c63e0;  1 drivers
v0x600003a45ef0_0 .net "Cin", 0 0, L_0x7fe32a333450;  alias, 1 drivers
v0x600003a45cb0_0 .net "Cout", 0 0, L_0x6000023c6450;  alias, 1 drivers
v0x600003a45b00_0 .net "G0", 0 0, L_0x6000023c41c0;  1 drivers
v0x600003a44ea0_0 .net "G1", 0 0, L_0x6000023c4150;  1 drivers
v0x600003a44cf0_0 .net "G2", 0 0, L_0x6000023c4d90;  1 drivers
v0x600003a44ab0_0 .net "G3", 0 0, L_0x6000023c40e0;  1 drivers
v0x600003a44900_0 .net "P0", 0 0, L_0x6000023c4380;  1 drivers
v0x600003a446c0_0 .net "P1", 0 0, L_0x6000023c4310;  1 drivers
v0x600003a44510_0 .net "P2", 0 0, L_0x6000023c42a0;  1 drivers
v0x600003a442d0_0 .net "P3", 0 0, L_0x6000023c4230;  1 drivers
v0x600003a44120_0 .net "Sum", 3 0, L_0x6000039d12c0;  1 drivers
v0x600003a47f00_0 .net *"_ivl_1", 0 0, L_0x6000039d08c0;  1 drivers
v0x600003a47cc0_0 .net *"_ivl_100", 0 0, L_0x6000023c6290;  1 drivers
v0x600003a47d50_0 .net *"_ivl_102", 0 0, L_0x6000023c6300;  1 drivers
v0x600003a47b10_0 .net *"_ivl_104", 0 0, L_0x6000023c6370;  1 drivers
v0x600003a47ba0_0 .net *"_ivl_112", 0 0, L_0x6000023c64c0;  1 drivers
v0x600003a478d0_0 .net *"_ivl_116", 0 0, L_0x6000023c6530;  1 drivers
v0x600003a47960_0 .net *"_ivl_120", 0 0, L_0x6000023c65a0;  1 drivers
v0x600003a47720_0 .net *"_ivl_125", 0 0, L_0x6000023c6610;  1 drivers
v0x600003a477b0_0 .net *"_ivl_13", 0 0, L_0x6000039d0b40;  1 drivers
v0x600003a474e0_0 .net *"_ivl_15", 0 0, L_0x6000039d0be0;  1 drivers
v0x600003a47570_0 .net *"_ivl_19", 0 0, L_0x6000039d0c80;  1 drivers
v0x600003a47330_0 .net *"_ivl_21", 0 0, L_0x6000039d0d20;  1 drivers
v0x600003a473c0_0 .net *"_ivl_25", 0 0, L_0x6000039d0dc0;  1 drivers
v0x600003a470f0_0 .net *"_ivl_27", 0 0, L_0x6000039d0e60;  1 drivers
v0x600003a47180_0 .net *"_ivl_3", 0 0, L_0x6000039d0960;  1 drivers
v0x600003a46f40_0 .net *"_ivl_31", 0 0, L_0x6000039d0f00;  1 drivers
v0x600003a46fd0_0 .net *"_ivl_33", 0 0, L_0x6000039d0fa0;  1 drivers
v0x600003a46d00_0 .net *"_ivl_37", 0 0, L_0x6000039d1040;  1 drivers
v0x600003a46d90_0 .net *"_ivl_39", 0 0, L_0x6000039d10e0;  1 drivers
v0x600003a46b50_0 .net *"_ivl_43", 0 0, L_0x6000039d1180;  1 drivers
v0x600003a46be0_0 .net *"_ivl_45", 0 0, L_0x6000039d1220;  1 drivers
v0x600003a46910_0 .net *"_ivl_48", 0 0, L_0x6000023c4d20;  1 drivers
v0x600003a469a0_0 .net *"_ivl_52", 0 0, L_0x6000023c4c40;  1 drivers
v0x600003a46760_0 .net *"_ivl_54", 0 0, L_0x6000023c4bd0;  1 drivers
v0x600003a467f0_0 .net *"_ivl_56", 0 0, L_0x6000023c4b60;  1 drivers
v0x600003a46520_0 .net *"_ivl_58", 0 0, L_0x6000023c4a80;  1 drivers
v0x600003a465b0_0 .net *"_ivl_62", 0 0, L_0x6000023c4af0;  1 drivers
v0x600003a46370_0 .net *"_ivl_64", 0 0, L_0x6000023c49a0;  1 drivers
v0x600003a46400_0 .net *"_ivl_66", 0 0, L_0x6000023c4930;  1 drivers
v0x600003a46130_0 .net *"_ivl_68", 0 0, L_0x6000023c48c0;  1 drivers
v0x600003a461c0_0 .net *"_ivl_7", 0 0, L_0x6000039d0a00;  1 drivers
v0x600003a45f80_0 .net *"_ivl_70", 0 0, L_0x6000023c4850;  1 drivers
v0x600003a46010_0 .net *"_ivl_72", 0 0, L_0x6000023c47e0;  1 drivers
v0x600003a45d40_0 .net *"_ivl_74", 0 0, L_0x6000023c4770;  1 drivers
v0x600003a45dd0_0 .net *"_ivl_76", 0 0, L_0x6000023c4700;  1 drivers
v0x600003a45b90_0 .net *"_ivl_80", 0 0, L_0x6000023c5e30;  1 drivers
v0x600003a45c20_0 .net *"_ivl_82", 0 0, L_0x6000023c5ea0;  1 drivers
v0x600003a44f30_0 .net *"_ivl_84", 0 0, L_0x6000023c5f10;  1 drivers
v0x600003a44fc0_0 .net *"_ivl_86", 0 0, L_0x6000023c5f80;  1 drivers
v0x600003a44d80_0 .net *"_ivl_88", 0 0, L_0x6000023c5ff0;  1 drivers
v0x600003a44e10_0 .net *"_ivl_9", 0 0, L_0x6000039d0aa0;  1 drivers
v0x600003a44b40_0 .net *"_ivl_90", 0 0, L_0x6000023c6060;  1 drivers
v0x600003a44bd0_0 .net *"_ivl_92", 0 0, L_0x6000023c60d0;  1 drivers
v0x600003a44990_0 .net *"_ivl_94", 0 0, L_0x6000023c6140;  1 drivers
v0x600003a44a20_0 .net *"_ivl_96", 0 0, L_0x6000023c61b0;  1 drivers
v0x600003a44750_0 .net *"_ivl_98", 0 0, L_0x6000023c6220;  1 drivers
L_0x6000039d08c0 .part L_0x6000039d1360, 0, 1;
L_0x6000039d0960 .part L_0x6000039d1400, 0, 1;
L_0x6000039d0a00 .part L_0x6000039d1360, 1, 1;
L_0x6000039d0aa0 .part L_0x6000039d1400, 1, 1;
L_0x6000039d0b40 .part L_0x6000039d1360, 2, 1;
L_0x6000039d0be0 .part L_0x6000039d1400, 2, 1;
L_0x6000039d0c80 .part L_0x6000039d1360, 3, 1;
L_0x6000039d0d20 .part L_0x6000039d1400, 3, 1;
L_0x6000039d0dc0 .part L_0x6000039d1360, 0, 1;
L_0x6000039d0e60 .part L_0x6000039d1400, 0, 1;
L_0x6000039d0f00 .part L_0x6000039d1360, 1, 1;
L_0x6000039d0fa0 .part L_0x6000039d1400, 1, 1;
L_0x6000039d1040 .part L_0x6000039d1360, 2, 1;
L_0x6000039d10e0 .part L_0x6000039d1400, 2, 1;
L_0x6000039d1180 .part L_0x6000039d1360, 3, 1;
L_0x6000039d1220 .part L_0x6000039d1400, 3, 1;
L_0x6000039d12c0 .concat8 [ 1 1 1 1], L_0x6000023c64c0, L_0x6000023c6530, L_0x6000023c65a0, L_0x6000023c6610;
S_0x7fe3289cacc0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe3289cbcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023c6680 .functor XOR 1, L_0x6000039d14a0, L_0x6000039d1540, C4<0>, C4<0>;
L_0x6000023c66f0 .functor XOR 1, L_0x6000039d15e0, L_0x6000039d1680, C4<0>, C4<0>;
L_0x6000023c6760 .functor XOR 1, L_0x6000039d1720, L_0x6000039d17c0, C4<0>, C4<0>;
L_0x6000023c67d0 .functor XOR 1, L_0x6000039d1860, L_0x6000039d1900, C4<0>, C4<0>;
L_0x6000023c6840 .functor AND 1, L_0x6000039d19a0, L_0x6000039d1a40, C4<1>, C4<1>;
L_0x6000023c68b0 .functor AND 1, L_0x6000039d1ae0, L_0x6000039d1b80, C4<1>, C4<1>;
L_0x6000023c6990 .functor AND 1, L_0x6000039d1c20, L_0x6000039d1cc0, C4<1>, C4<1>;
L_0x6000023c6920 .functor AND 1, L_0x6000039d1d60, L_0x6000039d1e00, C4<1>, C4<1>;
L_0x6000023c6a00 .functor AND 1, L_0x6000023c6450, L_0x6000023c6680, C4<1>, C4<1>;
L_0x6000023c6a70 .functor OR 1, L_0x6000023c6840, L_0x6000023c6a00, C4<0>, C4<0>;
L_0x6000023c6ae0 .functor AND 1, L_0x6000023c6840, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c6b50 .functor OR 1, L_0x6000023c68b0, L_0x6000023c6ae0, C4<0>, C4<0>;
L_0x6000023c6bc0 .functor AND 1, L_0x6000023c6450, L_0x6000023c6680, C4<1>, C4<1>;
L_0x6000023c6ca0 .functor AND 1, L_0x6000023c6bc0, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c6d10 .functor OR 1, L_0x6000023c6b50, L_0x6000023c6ca0, C4<0>, C4<0>;
L_0x6000023c6c30 .functor AND 1, L_0x6000023c68b0, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c6d80 .functor OR 1, L_0x6000023c6990, L_0x6000023c6c30, C4<0>, C4<0>;
L_0x6000023c6df0 .functor AND 1, L_0x6000023c6840, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c6e60 .functor AND 1, L_0x6000023c6df0, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c6ed0 .functor OR 1, L_0x6000023c6d80, L_0x6000023c6e60, C4<0>, C4<0>;
L_0x6000023c6f40 .functor AND 1, L_0x6000023c6450, L_0x6000023c6680, C4<1>, C4<1>;
L_0x6000023c6fb0 .functor AND 1, L_0x6000023c6f40, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c7020 .functor AND 1, L_0x6000023c6fb0, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c7090 .functor OR 1, L_0x6000023c6ed0, L_0x6000023c7020, C4<0>, C4<0>;
L_0x6000023c7100 .functor AND 1, L_0x6000023c6990, L_0x6000023c67d0, C4<1>, C4<1>;
L_0x6000023c7170 .functor OR 1, L_0x6000023c6920, L_0x6000023c7100, C4<0>, C4<0>;
L_0x6000023c71e0 .functor AND 1, L_0x6000023c68b0, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c7250 .functor AND 1, L_0x6000023c71e0, L_0x6000023c67d0, C4<1>, C4<1>;
L_0x6000023c72c0 .functor OR 1, L_0x6000023c7170, L_0x6000023c7250, C4<0>, C4<0>;
L_0x6000023c7330 .functor AND 1, L_0x6000023c6840, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c73a0 .functor AND 1, L_0x6000023c7330, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c7410 .functor AND 1, L_0x6000023c73a0, L_0x6000023c67d0, C4<1>, C4<1>;
L_0x6000023c7480 .functor OR 1, L_0x6000023c72c0, L_0x6000023c7410, C4<0>, C4<0>;
L_0x6000023c74f0 .functor AND 1, L_0x6000023c6450, L_0x6000023c6680, C4<1>, C4<1>;
L_0x6000023c7560 .functor AND 1, L_0x6000023c74f0, L_0x6000023c66f0, C4<1>, C4<1>;
L_0x6000023c75d0 .functor AND 1, L_0x6000023c7560, L_0x6000023c6760, C4<1>, C4<1>;
L_0x6000023c7640 .functor AND 1, L_0x6000023c75d0, L_0x6000023c67d0, C4<1>, C4<1>;
L_0x6000023c76b0 .functor OR 1, L_0x6000023c7480, L_0x6000023c7640, C4<0>, C4<0>;
L_0x6000023c7720 .functor BUFZ 1, L_0x6000023c76b0, C4<0>, C4<0>, C4<0>;
L_0x6000023c7790 .functor XOR 1, L_0x6000023c6680, L_0x6000023c6450, C4<0>, C4<0>;
L_0x6000023c7800 .functor XOR 1, L_0x6000023c66f0, L_0x6000023c6a70, C4<0>, C4<0>;
L_0x6000023c7870 .functor XOR 1, L_0x6000023c6760, L_0x6000023c6d10, C4<0>, C4<0>;
L_0x6000023c78e0 .functor XOR 1, L_0x6000023c67d0, L_0x6000023c7090, C4<0>, C4<0>;
v0x600003a447e0_0 .net "A", 3 0, L_0x6000039d1f40;  1 drivers
v0x600003a445a0_0 .net "B", 3 0, L_0x6000039d1fe0;  1 drivers
v0x600003a44630_0 .net "C0", 0 0, L_0x6000023c6a70;  1 drivers
v0x600003a44360_0 .net "C1", 0 0, L_0x6000023c6d10;  1 drivers
v0x600003a443f0_0 .net "C2", 0 0, L_0x6000023c7090;  1 drivers
v0x600003a441b0_0 .net "C3", 0 0, L_0x6000023c76b0;  1 drivers
v0x600003a44240_0 .net "Cin", 0 0, L_0x6000023c6450;  alias, 1 drivers
v0x600003a44000_0 .net "Cout", 0 0, L_0x6000023c7720;  alias, 1 drivers
v0x600003a4be70_0 .net "G0", 0 0, L_0x6000023c6840;  1 drivers
v0x600003a4bcc0_0 .net "G1", 0 0, L_0x6000023c68b0;  1 drivers
v0x600003a4ba80_0 .net "G2", 0 0, L_0x6000023c6990;  1 drivers
v0x600003a4b8d0_0 .net "G3", 0 0, L_0x6000023c6920;  1 drivers
v0x600003a4b690_0 .net "P0", 0 0, L_0x6000023c6680;  1 drivers
v0x600003a4b4e0_0 .net "P1", 0 0, L_0x6000023c66f0;  1 drivers
v0x600003a4b2a0_0 .net "P2", 0 0, L_0x6000023c6760;  1 drivers
v0x600003a4b0f0_0 .net "P3", 0 0, L_0x6000023c67d0;  1 drivers
v0x600003a4aeb0_0 .net "Sum", 3 0, L_0x6000039d1ea0;  1 drivers
v0x600003a4ad00_0 .net *"_ivl_1", 0 0, L_0x6000039d14a0;  1 drivers
v0x600003a4aac0_0 .net *"_ivl_100", 0 0, L_0x6000023c7560;  1 drivers
v0x600003a4a910_0 .net *"_ivl_102", 0 0, L_0x6000023c75d0;  1 drivers
v0x600003a4a6d0_0 .net *"_ivl_104", 0 0, L_0x6000023c7640;  1 drivers
v0x600003a4a520_0 .net *"_ivl_112", 0 0, L_0x6000023c7790;  1 drivers
v0x600003a4a2e0_0 .net *"_ivl_116", 0 0, L_0x6000023c7800;  1 drivers
v0x600003a4a130_0 .net *"_ivl_120", 0 0, L_0x6000023c7870;  1 drivers
v0x600003a49ef0_0 .net *"_ivl_125", 0 0, L_0x6000023c78e0;  1 drivers
v0x600003a49d40_0 .net *"_ivl_13", 0 0, L_0x6000039d1720;  1 drivers
v0x600003a49b00_0 .net *"_ivl_15", 0 0, L_0x6000039d17c0;  1 drivers
v0x600003a49950_0 .net *"_ivl_19", 0 0, L_0x6000039d1860;  1 drivers
v0x600003a49710_0 .net *"_ivl_21", 0 0, L_0x6000039d1900;  1 drivers
v0x600003a49560_0 .net *"_ivl_25", 0 0, L_0x6000039d19a0;  1 drivers
v0x600003a49320_0 .net *"_ivl_27", 0 0, L_0x6000039d1a40;  1 drivers
v0x600003a49170_0 .net *"_ivl_3", 0 0, L_0x6000039d1540;  1 drivers
v0x600003a48510_0 .net *"_ivl_31", 0 0, L_0x6000039d1ae0;  1 drivers
v0x600003a48360_0 .net *"_ivl_33", 0 0, L_0x6000039d1b80;  1 drivers
v0x600003a48120_0 .net *"_ivl_37", 0 0, L_0x6000039d1c20;  1 drivers
v0x600003a4bf00_0 .net *"_ivl_39", 0 0, L_0x6000039d1cc0;  1 drivers
v0x600003a4bd50_0 .net *"_ivl_43", 0 0, L_0x6000039d1d60;  1 drivers
v0x600003a4bde0_0 .net *"_ivl_45", 0 0, L_0x6000039d1e00;  1 drivers
v0x600003a4bb10_0 .net *"_ivl_48", 0 0, L_0x6000023c6a00;  1 drivers
v0x600003a4bba0_0 .net *"_ivl_52", 0 0, L_0x6000023c6ae0;  1 drivers
v0x600003a4b960_0 .net *"_ivl_54", 0 0, L_0x6000023c6b50;  1 drivers
v0x600003a4b9f0_0 .net *"_ivl_56", 0 0, L_0x6000023c6bc0;  1 drivers
v0x600003a4b720_0 .net *"_ivl_58", 0 0, L_0x6000023c6ca0;  1 drivers
v0x600003a4b7b0_0 .net *"_ivl_62", 0 0, L_0x6000023c6c30;  1 drivers
v0x600003a4b570_0 .net *"_ivl_64", 0 0, L_0x6000023c6d80;  1 drivers
v0x600003a4b600_0 .net *"_ivl_66", 0 0, L_0x6000023c6df0;  1 drivers
v0x600003a4b330_0 .net *"_ivl_68", 0 0, L_0x6000023c6e60;  1 drivers
v0x600003a4b3c0_0 .net *"_ivl_7", 0 0, L_0x6000039d15e0;  1 drivers
v0x600003a4b180_0 .net *"_ivl_70", 0 0, L_0x6000023c6ed0;  1 drivers
v0x600003a4b210_0 .net *"_ivl_72", 0 0, L_0x6000023c6f40;  1 drivers
v0x600003a4af40_0 .net *"_ivl_74", 0 0, L_0x6000023c6fb0;  1 drivers
v0x600003a4afd0_0 .net *"_ivl_76", 0 0, L_0x6000023c7020;  1 drivers
v0x600003a4ad90_0 .net *"_ivl_80", 0 0, L_0x6000023c7100;  1 drivers
v0x600003a4ae20_0 .net *"_ivl_82", 0 0, L_0x6000023c7170;  1 drivers
v0x600003a4ab50_0 .net *"_ivl_84", 0 0, L_0x6000023c71e0;  1 drivers
v0x600003a4abe0_0 .net *"_ivl_86", 0 0, L_0x6000023c7250;  1 drivers
v0x600003a4a9a0_0 .net *"_ivl_88", 0 0, L_0x6000023c72c0;  1 drivers
v0x600003a4aa30_0 .net *"_ivl_9", 0 0, L_0x6000039d1680;  1 drivers
v0x600003a4a760_0 .net *"_ivl_90", 0 0, L_0x6000023c7330;  1 drivers
v0x600003a4a7f0_0 .net *"_ivl_92", 0 0, L_0x6000023c73a0;  1 drivers
v0x600003a4a5b0_0 .net *"_ivl_94", 0 0, L_0x6000023c7410;  1 drivers
v0x600003a4a640_0 .net *"_ivl_96", 0 0, L_0x6000023c7480;  1 drivers
v0x600003a4a370_0 .net *"_ivl_98", 0 0, L_0x6000023c74f0;  1 drivers
L_0x6000039d14a0 .part L_0x6000039d1f40, 0, 1;
L_0x6000039d1540 .part L_0x6000039d1fe0, 0, 1;
L_0x6000039d15e0 .part L_0x6000039d1f40, 1, 1;
L_0x6000039d1680 .part L_0x6000039d1fe0, 1, 1;
L_0x6000039d1720 .part L_0x6000039d1f40, 2, 1;
L_0x6000039d17c0 .part L_0x6000039d1fe0, 2, 1;
L_0x6000039d1860 .part L_0x6000039d1f40, 3, 1;
L_0x6000039d1900 .part L_0x6000039d1fe0, 3, 1;
L_0x6000039d19a0 .part L_0x6000039d1f40, 0, 1;
L_0x6000039d1a40 .part L_0x6000039d1fe0, 0, 1;
L_0x6000039d1ae0 .part L_0x6000039d1f40, 1, 1;
L_0x6000039d1b80 .part L_0x6000039d1fe0, 1, 1;
L_0x6000039d1c20 .part L_0x6000039d1f40, 2, 1;
L_0x6000039d1cc0 .part L_0x6000039d1fe0, 2, 1;
L_0x6000039d1d60 .part L_0x6000039d1f40, 3, 1;
L_0x6000039d1e00 .part L_0x6000039d1fe0, 3, 1;
L_0x6000039d1ea0 .concat8 [ 1 1 1 1], L_0x6000023c7790, L_0x6000023c7800, L_0x6000023c7870, L_0x6000023c78e0;
S_0x7fe3289ca220 .scope module, "iROR_0" "ROR" 5 46, 10 6 0, S_0x7fe3289d2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Shift_In";
    .port_info 1 /INPUT 4 "Shift_Val";
    .port_info 2 /OUTPUT 16 "Shift_Out";
L_0x6000023c7bf0 .functor BUFZ 16, L_0x600003918be0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600003a481b0_0 .net "Shift_In", 15 0, L_0x6000039b1fe0;  alias, 1 drivers
v0x600003a48240_0 .net "Shift_Out", 15 0, L_0x6000023c7bf0;  alias, 1 drivers
v0x600003a48000_0 .net "Shift_Val", 3 0, L_0x600003918c80;  1 drivers
v0x600003a48090_0 .net *"_ivl_1", 0 0, L_0x6000039d3f20;  1 drivers
v0x600003a4ff00_0 .net *"_ivl_11", 0 0, L_0x600003918280;  1 drivers
v0x600003a4fcc0_0 .net *"_ivl_13", 1 0, L_0x600003918320;  1 drivers
v0x600003a4fb10_0 .net *"_ivl_15", 13 0, L_0x6000039183c0;  1 drivers
v0x600003a4f8d0_0 .net *"_ivl_16", 15 0, L_0x600003918460;  1 drivers
v0x600003a4f720_0 .net *"_ivl_21", 0 0, L_0x6000039185a0;  1 drivers
v0x600003a4f4e0_0 .net *"_ivl_23", 3 0, L_0x600003918640;  1 drivers
v0x600003a4f330_0 .net *"_ivl_25", 11 0, L_0x6000039186e0;  1 drivers
v0x600003a4f0f0_0 .net *"_ivl_26", 15 0, L_0x600003918780;  1 drivers
v0x600003a4ef40_0 .net *"_ivl_3", 0 0, L_0x600003918000;  1 drivers
v0x600003a4ed00_0 .net *"_ivl_31", 0 0, L_0x6000039188c0;  1 drivers
v0x600003a4eb50_0 .net *"_ivl_33", 7 0, L_0x600003918960;  1 drivers
v0x600003a4e910_0 .net *"_ivl_35", 7 0, L_0x600003918a00;  1 drivers
v0x600003a4e760_0 .net *"_ivl_36", 15 0, L_0x600003918aa0;  1 drivers
v0x600003a4e520_0 .net *"_ivl_5", 14 0, L_0x6000039180a0;  1 drivers
v0x600003a4e370_0 .net *"_ivl_6", 15 0, L_0x600003918140;  1 drivers
v0x600003a4e130_0 .net "rorbit0", 15 0, L_0x6000039181e0;  1 drivers
v0x600003a4df80_0 .net "rorbit1", 15 0, L_0x600003918500;  1 drivers
v0x600003a4dd40_0 .net "rorbit2", 15 0, L_0x600003918820;  1 drivers
v0x600003a4db90_0 .net "rorbit3", 15 0, L_0x600003918be0;  1 drivers
L_0x6000039d3f20 .part L_0x600003918c80, 0, 1;
L_0x600003918000 .part L_0x6000039b1fe0, 0, 1;
L_0x6000039180a0 .part L_0x6000039b1fe0, 1, 15;
L_0x600003918140 .concat [ 15 1 0 0], L_0x6000039180a0, L_0x600003918000;
L_0x6000039181e0 .functor MUXZ 16, L_0x6000039b1fe0, L_0x600003918140, L_0x6000039d3f20, C4<>;
L_0x600003918280 .part L_0x600003918c80, 1, 1;
L_0x600003918320 .part L_0x6000039181e0, 0, 2;
L_0x6000039183c0 .part L_0x6000039181e0, 2, 14;
L_0x600003918460 .concat [ 14 2 0 0], L_0x6000039183c0, L_0x600003918320;
L_0x600003918500 .functor MUXZ 16, L_0x6000039181e0, L_0x600003918460, L_0x600003918280, C4<>;
L_0x6000039185a0 .part L_0x600003918c80, 2, 1;
L_0x600003918640 .part L_0x600003918500, 0, 4;
L_0x6000039186e0 .part L_0x600003918500, 4, 12;
L_0x600003918780 .concat [ 12 4 0 0], L_0x6000039186e0, L_0x600003918640;
L_0x600003918820 .functor MUXZ 16, L_0x600003918500, L_0x600003918780, L_0x6000039185a0, C4<>;
L_0x6000039188c0 .part L_0x600003918c80, 3, 1;
L_0x600003918960 .part L_0x600003918820, 0, 8;
L_0x600003918a00 .part L_0x600003918820, 8, 8;
L_0x600003918aa0 .concat [ 8 8 0 0], L_0x600003918a00, L_0x600003918960;
L_0x600003918be0 .functor MUXZ 16, L_0x600003918820, L_0x600003918aa0, L_0x6000039188c0, C4<>;
S_0x7fe3289c9cd0 .scope module, "iSAS16_0" "SATADDSUB_16bit" 5 27, 11 7 0, S_0x7fe3289d2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "posOvfl";
    .port_info 5 /OUTPUT 1 "negOvfl";
    .port_info 6 /OUTPUT 1 "ifZero";
L_0x6000023bd0a0 .functor NOT 16, L_0x6000039b2080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000023ecee0 .functor NOT 1, L_0x60000390b480, C4<0>, C4<0>, C4<0>;
L_0x6000023ecf50 .functor NOT 1, L_0x60000390b520, C4<0>, C4<0>, C4<0>;
L_0x6000023ecfc0 .functor AND 1, L_0x6000023ecee0, L_0x6000023ecf50, C4<1>, C4<1>;
L_0x6000023ed0a0 .functor AND 1, L_0x6000023ecfc0, L_0x60000390b5c0, C4<1>, C4<1>;
L_0x6000023ed030 .functor AND 1, L_0x60000390b660, L_0x60000390b700, C4<1>, C4<1>;
L_0x6000023ed110 .functor NOT 1, L_0x60000390b7a0, C4<0>, C4<0>, C4<0>;
L_0x6000023ed180 .functor AND 1, L_0x6000023ed030, L_0x6000023ed110, C4<1>, C4<1>;
v0x600003b80bd0_0 .net "A", 15 0, L_0x6000039b1fe0;  alias, 1 drivers
v0x600003a2ad00_0 .net "B", 15 0, L_0x6000039b2080;  alias, 1 drivers
v0x600003a2aac0_0 .net "Cout0", 0 0, L_0x6000023be370;  1 drivers
v0x600003a2a910_0 .net "Cout1", 0 0, L_0x6000023bf720;  1 drivers
v0x600003a2a6d0_0 .net "Cout2", 0 0, L_0x6000023d0a80;  1 drivers
v0x600003a2a520_0 .net "Cout3", 0 0, L_0x6000023eccb0;  1 drivers
v0x600003a2a2e0_0 .net "Sum", 15 0, L_0x60000390b8e0;  alias, 1 drivers
v0x600003a2a130_0 .net *"_ivl_30", 0 0, L_0x60000390b480;  1 drivers
v0x600003a29ef0_0 .net *"_ivl_31", 0 0, L_0x6000023ecee0;  1 drivers
v0x600003a29d40_0 .net *"_ivl_34", 0 0, L_0x60000390b520;  1 drivers
v0x600003a29b00_0 .net *"_ivl_35", 0 0, L_0x6000023ecf50;  1 drivers
v0x600003a29950_0 .net *"_ivl_37", 0 0, L_0x6000023ecfc0;  1 drivers
v0x600003a29710_0 .net *"_ivl_40", 0 0, L_0x60000390b5c0;  1 drivers
v0x600003a29560_0 .net *"_ivl_44", 0 0, L_0x60000390b660;  1 drivers
v0x600003a29320_0 .net *"_ivl_46", 0 0, L_0x60000390b700;  1 drivers
v0x600003a29170_0 .net *"_ivl_47", 0 0, L_0x6000023ed030;  1 drivers
v0x600003a28f30_0 .net *"_ivl_50", 0 0, L_0x60000390b7a0;  1 drivers
v0x600003a28d80_0 .net *"_ivl_51", 0 0, L_0x6000023ed110;  1 drivers
L_0x7fe32a332e68 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003a28b40_0 .net/2u *"_ivl_55", 15 0, L_0x7fe32a332e68;  1 drivers
L_0x7fe32a332eb0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a28990_0 .net/2u *"_ivl_57", 15 0, L_0x7fe32a332eb0;  1 drivers
v0x600003a28750_0 .net *"_ivl_59", 15 0, L_0x60000390b840;  1 drivers
L_0x7fe32a332ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a285a0_0 .net/2u *"_ivl_63", 15 0, L_0x7fe32a332ef8;  1 drivers
v0x600003a28360_0 .net "ifZero", 0 0, L_0x60000390b980;  alias, 1 drivers
v0x600003a281b0_0 .net "inputB", 15 0, L_0x6000039b2120;  1 drivers
v0x600003a2ff00_0 .net "negOvfl", 0 0, L_0x6000023ed180;  alias, 1 drivers
v0x600003a2fd50_0 .net "notB", 15 0, L_0x6000023bd0a0;  1 drivers
v0x600003a2f210_0 .net "posOvfl", 0 0, L_0x6000023ed0a0;  alias, 1 drivers
v0x600003a2f060_0 .net "sub", 0 0, L_0x60000390bac0;  1 drivers
v0x600003a2ee20_0 .net "tempSum", 15 0, L_0x60000390b3e0;  1 drivers
L_0x6000039b2120 .functor MUXZ 16, L_0x6000039b2080, L_0x6000023bd0a0, L_0x60000390bac0, C4<>;
L_0x6000039b2c60 .part L_0x6000039b1fe0, 0, 4;
L_0x6000039b2d00 .part L_0x6000039b2120, 0, 4;
L_0x6000039b3840 .part L_0x6000039b1fe0, 4, 4;
L_0x6000039b38e0 .part L_0x6000039b2120, 4, 4;
L_0x6000039043c0 .part L_0x6000039b1fe0, 8, 4;
L_0x600003904460 .part L_0x6000039b2120, 8, 4;
L_0x60000390b2a0 .part L_0x6000039b1fe0, 12, 4;
L_0x60000390b340 .part L_0x6000039b2120, 12, 4;
L_0x60000390b3e0 .concat8 [ 4 4 4 4], L_0x6000039b2bc0, L_0x6000039b37a0, L_0x600003904320, L_0x60000390b200;
L_0x60000390b480 .part L_0x6000039b1fe0, 15, 1;
L_0x60000390b520 .part L_0x6000039b2080, 15, 1;
L_0x60000390b5c0 .part L_0x60000390b3e0, 15, 1;
L_0x60000390b660 .part L_0x6000039b1fe0, 15, 1;
L_0x60000390b700 .part L_0x6000039b2080, 15, 1;
L_0x60000390b7a0 .part L_0x60000390b3e0, 15, 1;
L_0x60000390b840 .functor MUXZ 16, L_0x60000390b3e0, L_0x7fe32a332eb0, L_0x6000023ed180, C4<>;
L_0x60000390b8e0 .functor MUXZ 16, L_0x60000390b840, L_0x7fe32a332e68, L_0x6000023ed0a0, C4<>;
L_0x60000390b980 .cmp/eq 16, L_0x60000390b8e0, L_0x7fe32a332ef8;
S_0x7fe3289c9780 .scope module, "CLA4_0" "CLA_4bit" 11 23, 7 1 0, S_0x7fe3289c9cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023bd030 .functor XOR 1, L_0x6000039b21c0, L_0x6000039b2260, C4<0>, C4<0>;
L_0x6000023bcfc0 .functor XOR 1, L_0x6000039b2300, L_0x6000039b23a0, C4<0>, C4<0>;
L_0x6000023bcf50 .functor XOR 1, L_0x6000039b2440, L_0x6000039b24e0, C4<0>, C4<0>;
L_0x6000023bcee0 .functor XOR 1, L_0x6000039b2580, L_0x6000039b2620, C4<0>, C4<0>;
L_0x6000023bce70 .functor AND 1, L_0x6000039b26c0, L_0x6000039b2760, C4<1>, C4<1>;
L_0x6000023bce00 .functor AND 1, L_0x6000039b2800, L_0x6000039b28a0, C4<1>, C4<1>;
L_0x6000023bcd20 .functor AND 1, L_0x6000039b2940, L_0x6000039b29e0, C4<1>, C4<1>;
L_0x6000023bcd90 .functor AND 1, L_0x6000039b2a80, L_0x6000039b2b20, C4<1>, C4<1>;
L_0x6000023bccb0 .functor AND 1, L_0x60000390bac0, L_0x6000023bd030, C4<1>, C4<1>;
L_0x6000023bcc40 .functor OR 1, L_0x6000023bce70, L_0x6000023bccb0, C4<0>, C4<0>;
L_0x6000023bcbd0 .functor AND 1, L_0x6000023bce70, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bcb60 .functor OR 1, L_0x6000023bce00, L_0x6000023bcbd0, C4<0>, C4<0>;
L_0x6000023bcaf0 .functor AND 1, L_0x60000390bac0, L_0x6000023bd030, C4<1>, C4<1>;
L_0x6000023bca10 .functor AND 1, L_0x6000023bcaf0, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bc9a0 .functor OR 1, L_0x6000023bcb60, L_0x6000023bca10, C4<0>, C4<0>;
L_0x6000023bca80 .functor AND 1, L_0x6000023bce00, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc930 .functor OR 1, L_0x6000023bcd20, L_0x6000023bca80, C4<0>, C4<0>;
L_0x6000023bc8c0 .functor AND 1, L_0x6000023bce70, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bc850 .functor AND 1, L_0x6000023bc8c0, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc7e0 .functor OR 1, L_0x6000023bc930, L_0x6000023bc850, C4<0>, C4<0>;
L_0x6000023bc770 .functor AND 1, L_0x60000390bac0, L_0x6000023bd030, C4<1>, C4<1>;
L_0x6000023bc700 .functor AND 1, L_0x6000023bc770, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bc690 .functor AND 1, L_0x6000023bc700, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc620 .functor OR 1, L_0x6000023bc7e0, L_0x6000023bc690, C4<0>, C4<0>;
L_0x6000023bc5b0 .functor AND 1, L_0x6000023bcd20, L_0x6000023bcee0, C4<1>, C4<1>;
L_0x6000023bc540 .functor OR 1, L_0x6000023bcd90, L_0x6000023bc5b0, C4<0>, C4<0>;
L_0x6000023bc4d0 .functor AND 1, L_0x6000023bce00, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc460 .functor AND 1, L_0x6000023bc4d0, L_0x6000023bcee0, C4<1>, C4<1>;
L_0x6000023bc3f0 .functor OR 1, L_0x6000023bc540, L_0x6000023bc460, C4<0>, C4<0>;
L_0x6000023bc380 .functor AND 1, L_0x6000023bce70, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bc310 .functor AND 1, L_0x6000023bc380, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc2a0 .functor AND 1, L_0x6000023bc310, L_0x6000023bcee0, C4<1>, C4<1>;
L_0x6000023bc230 .functor OR 1, L_0x6000023bc3f0, L_0x6000023bc2a0, C4<0>, C4<0>;
L_0x6000023bc1c0 .functor AND 1, L_0x60000390bac0, L_0x6000023bd030, C4<1>, C4<1>;
L_0x6000023bc150 .functor AND 1, L_0x6000023bc1c0, L_0x6000023bcfc0, C4<1>, C4<1>;
L_0x6000023bc0e0 .functor AND 1, L_0x6000023bc150, L_0x6000023bcf50, C4<1>, C4<1>;
L_0x6000023bc070 .functor AND 1, L_0x6000023bc0e0, L_0x6000023bcee0, C4<1>, C4<1>;
L_0x6000023bc000 .functor OR 1, L_0x6000023bc230, L_0x6000023bc070, C4<0>, C4<0>;
L_0x6000023be370 .functor BUFZ 1, L_0x6000023bc000, C4<0>, C4<0>, C4<0>;
L_0x6000023be300 .functor XOR 1, L_0x6000023bd030, L_0x60000390bac0, C4<0>, C4<0>;
L_0x6000023be530 .functor XOR 1, L_0x6000023bcfc0, L_0x6000023bcc40, C4<0>, C4<0>;
L_0x6000023be5a0 .functor XOR 1, L_0x6000023bcf50, L_0x6000023bc9a0, C4<0>, C4<0>;
L_0x6000023be610 .functor XOR 1, L_0x6000023bcee0, L_0x6000023bc620, C4<0>, C4<0>;
v0x600003a4d950_0 .net "A", 3 0, L_0x6000039b2c60;  1 drivers
v0x600003a4d7a0_0 .net "B", 3 0, L_0x6000039b2d00;  1 drivers
v0x600003a4d560_0 .net "C0", 0 0, L_0x6000023bcc40;  1 drivers
v0x600003a4d3b0_0 .net "C1", 0 0, L_0x6000023bc9a0;  1 drivers
v0x600003a4d170_0 .net "C2", 0 0, L_0x6000023bc620;  1 drivers
v0x600003a4cfc0_0 .net "C3", 0 0, L_0x6000023bc000;  1 drivers
v0x600003a4cd80_0 .net "Cin", 0 0, L_0x60000390bac0;  alias, 1 drivers
v0x600003a4cbd0_0 .net "Cout", 0 0, L_0x6000023be370;  alias, 1 drivers
v0x600003a4c990_0 .net "G0", 0 0, L_0x6000023bce70;  1 drivers
v0x600003a4c7e0_0 .net "G1", 0 0, L_0x6000023bce00;  1 drivers
v0x600003a4fd50_0 .net "G2", 0 0, L_0x6000023bcd20;  1 drivers
v0x600003a4fde0_0 .net "G3", 0 0, L_0x6000023bcd90;  1 drivers
v0x600003a4fba0_0 .net "P0", 0 0, L_0x6000023bd030;  1 drivers
v0x600003a4fc30_0 .net "P1", 0 0, L_0x6000023bcfc0;  1 drivers
v0x600003a4f960_0 .net "P2", 0 0, L_0x6000023bcf50;  1 drivers
v0x600003a4f9f0_0 .net "P3", 0 0, L_0x6000023bcee0;  1 drivers
v0x600003a4f7b0_0 .net "Sum", 3 0, L_0x6000039b2bc0;  1 drivers
v0x600003a4f840_0 .net *"_ivl_1", 0 0, L_0x6000039b21c0;  1 drivers
v0x600003a4f570_0 .net *"_ivl_100", 0 0, L_0x6000023bc150;  1 drivers
v0x600003a4f600_0 .net *"_ivl_102", 0 0, L_0x6000023bc0e0;  1 drivers
v0x600003a4f3c0_0 .net *"_ivl_104", 0 0, L_0x6000023bc070;  1 drivers
v0x600003a4f450_0 .net *"_ivl_112", 0 0, L_0x6000023be300;  1 drivers
v0x600003a4f180_0 .net *"_ivl_116", 0 0, L_0x6000023be530;  1 drivers
v0x600003a4f210_0 .net *"_ivl_120", 0 0, L_0x6000023be5a0;  1 drivers
v0x600003a4efd0_0 .net *"_ivl_125", 0 0, L_0x6000023be610;  1 drivers
v0x600003a4f060_0 .net *"_ivl_13", 0 0, L_0x6000039b2440;  1 drivers
v0x600003a4ed90_0 .net *"_ivl_15", 0 0, L_0x6000039b24e0;  1 drivers
v0x600003a4ee20_0 .net *"_ivl_19", 0 0, L_0x6000039b2580;  1 drivers
v0x600003a4ebe0_0 .net *"_ivl_21", 0 0, L_0x6000039b2620;  1 drivers
v0x600003a4ec70_0 .net *"_ivl_25", 0 0, L_0x6000039b26c0;  1 drivers
v0x600003a4e9a0_0 .net *"_ivl_27", 0 0, L_0x6000039b2760;  1 drivers
v0x600003a4ea30_0 .net *"_ivl_3", 0 0, L_0x6000039b2260;  1 drivers
v0x600003a4e7f0_0 .net *"_ivl_31", 0 0, L_0x6000039b2800;  1 drivers
v0x600003a4e880_0 .net *"_ivl_33", 0 0, L_0x6000039b28a0;  1 drivers
v0x600003a4e5b0_0 .net *"_ivl_37", 0 0, L_0x6000039b2940;  1 drivers
v0x600003a4e640_0 .net *"_ivl_39", 0 0, L_0x6000039b29e0;  1 drivers
v0x600003a4e400_0 .net *"_ivl_43", 0 0, L_0x6000039b2a80;  1 drivers
v0x600003a4e490_0 .net *"_ivl_45", 0 0, L_0x6000039b2b20;  1 drivers
v0x600003a4e1c0_0 .net *"_ivl_48", 0 0, L_0x6000023bccb0;  1 drivers
v0x600003a4e250_0 .net *"_ivl_52", 0 0, L_0x6000023bcbd0;  1 drivers
v0x600003a4e010_0 .net *"_ivl_54", 0 0, L_0x6000023bcb60;  1 drivers
v0x600003a4e0a0_0 .net *"_ivl_56", 0 0, L_0x6000023bcaf0;  1 drivers
v0x600003a4ddd0_0 .net *"_ivl_58", 0 0, L_0x6000023bca10;  1 drivers
v0x600003a4de60_0 .net *"_ivl_62", 0 0, L_0x6000023bca80;  1 drivers
v0x600003a4dc20_0 .net *"_ivl_64", 0 0, L_0x6000023bc930;  1 drivers
v0x600003a4dcb0_0 .net *"_ivl_66", 0 0, L_0x6000023bc8c0;  1 drivers
v0x600003a4d9e0_0 .net *"_ivl_68", 0 0, L_0x6000023bc850;  1 drivers
v0x600003a4da70_0 .net *"_ivl_7", 0 0, L_0x6000039b2300;  1 drivers
v0x600003a4d830_0 .net *"_ivl_70", 0 0, L_0x6000023bc7e0;  1 drivers
v0x600003a4d8c0_0 .net *"_ivl_72", 0 0, L_0x6000023bc770;  1 drivers
v0x600003a4d5f0_0 .net *"_ivl_74", 0 0, L_0x6000023bc700;  1 drivers
v0x600003a4d680_0 .net *"_ivl_76", 0 0, L_0x6000023bc690;  1 drivers
v0x600003a4d440_0 .net *"_ivl_80", 0 0, L_0x6000023bc5b0;  1 drivers
v0x600003a4d4d0_0 .net *"_ivl_82", 0 0, L_0x6000023bc540;  1 drivers
v0x600003a4d200_0 .net *"_ivl_84", 0 0, L_0x6000023bc4d0;  1 drivers
v0x600003a4d290_0 .net *"_ivl_86", 0 0, L_0x6000023bc460;  1 drivers
v0x600003a4d050_0 .net *"_ivl_88", 0 0, L_0x6000023bc3f0;  1 drivers
v0x600003a4d0e0_0 .net *"_ivl_9", 0 0, L_0x6000039b23a0;  1 drivers
v0x600003a4ce10_0 .net *"_ivl_90", 0 0, L_0x6000023bc380;  1 drivers
v0x600003a4cea0_0 .net *"_ivl_92", 0 0, L_0x6000023bc310;  1 drivers
v0x600003a4cc60_0 .net *"_ivl_94", 0 0, L_0x6000023bc2a0;  1 drivers
v0x600003a4ccf0_0 .net *"_ivl_96", 0 0, L_0x6000023bc230;  1 drivers
v0x600003a4ca20_0 .net *"_ivl_98", 0 0, L_0x6000023bc1c0;  1 drivers
L_0x6000039b21c0 .part L_0x6000039b2c60, 0, 1;
L_0x6000039b2260 .part L_0x6000039b2d00, 0, 1;
L_0x6000039b2300 .part L_0x6000039b2c60, 1, 1;
L_0x6000039b23a0 .part L_0x6000039b2d00, 1, 1;
L_0x6000039b2440 .part L_0x6000039b2c60, 2, 1;
L_0x6000039b24e0 .part L_0x6000039b2d00, 2, 1;
L_0x6000039b2580 .part L_0x6000039b2c60, 3, 1;
L_0x6000039b2620 .part L_0x6000039b2d00, 3, 1;
L_0x6000039b26c0 .part L_0x6000039b2c60, 0, 1;
L_0x6000039b2760 .part L_0x6000039b2d00, 0, 1;
L_0x6000039b2800 .part L_0x6000039b2c60, 1, 1;
L_0x6000039b28a0 .part L_0x6000039b2d00, 1, 1;
L_0x6000039b2940 .part L_0x6000039b2c60, 2, 1;
L_0x6000039b29e0 .part L_0x6000039b2d00, 2, 1;
L_0x6000039b2a80 .part L_0x6000039b2c60, 3, 1;
L_0x6000039b2b20 .part L_0x6000039b2d00, 3, 1;
L_0x6000039b2bc0 .concat8 [ 1 1 1 1], L_0x6000023be300, L_0x6000023be530, L_0x6000023be5a0, L_0x6000023be610;
S_0x7fe3289c8ce0 .scope module, "CLA4_1" "CLA_4bit" 11 24, 7 1 0, S_0x7fe3289c9cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023be680 .functor XOR 1, L_0x6000039b2da0, L_0x6000039b2e40, C4<0>, C4<0>;
L_0x6000023be6f0 .functor XOR 1, L_0x6000039b2ee0, L_0x6000039b2f80, C4<0>, C4<0>;
L_0x6000023be760 .functor XOR 1, L_0x6000039b3020, L_0x6000039b30c0, C4<0>, C4<0>;
L_0x6000023be7d0 .functor XOR 1, L_0x6000039b3160, L_0x6000039b3200, C4<0>, C4<0>;
L_0x6000023be840 .functor AND 1, L_0x6000039b32a0, L_0x6000039b3340, C4<1>, C4<1>;
L_0x6000023be8b0 .functor AND 1, L_0x6000039b33e0, L_0x6000039b3480, C4<1>, C4<1>;
L_0x6000023be990 .functor AND 1, L_0x6000039b3520, L_0x6000039b35c0, C4<1>, C4<1>;
L_0x6000023be920 .functor AND 1, L_0x6000039b3660, L_0x6000039b3700, C4<1>, C4<1>;
L_0x6000023bea00 .functor AND 1, L_0x6000023be370, L_0x6000023be680, C4<1>, C4<1>;
L_0x6000023bea70 .functor OR 1, L_0x6000023be840, L_0x6000023bea00, C4<0>, C4<0>;
L_0x6000023beae0 .functor AND 1, L_0x6000023be840, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023beb50 .functor OR 1, L_0x6000023be8b0, L_0x6000023beae0, C4<0>, C4<0>;
L_0x6000023bebc0 .functor AND 1, L_0x6000023be370, L_0x6000023be680, C4<1>, C4<1>;
L_0x6000023beca0 .functor AND 1, L_0x6000023bebc0, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023bed10 .functor OR 1, L_0x6000023beb50, L_0x6000023beca0, C4<0>, C4<0>;
L_0x6000023bec30 .functor AND 1, L_0x6000023be8b0, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023bed80 .functor OR 1, L_0x6000023be990, L_0x6000023bec30, C4<0>, C4<0>;
L_0x6000023bedf0 .functor AND 1, L_0x6000023be840, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023bee60 .functor AND 1, L_0x6000023bedf0, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023beed0 .functor OR 1, L_0x6000023bed80, L_0x6000023bee60, C4<0>, C4<0>;
L_0x6000023bef40 .functor AND 1, L_0x6000023be370, L_0x6000023be680, C4<1>, C4<1>;
L_0x6000023befb0 .functor AND 1, L_0x6000023bef40, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023bf020 .functor AND 1, L_0x6000023befb0, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023bf090 .functor OR 1, L_0x6000023beed0, L_0x6000023bf020, C4<0>, C4<0>;
L_0x6000023bf100 .functor AND 1, L_0x6000023be990, L_0x6000023be7d0, C4<1>, C4<1>;
L_0x6000023bf170 .functor OR 1, L_0x6000023be920, L_0x6000023bf100, C4<0>, C4<0>;
L_0x6000023bf1e0 .functor AND 1, L_0x6000023be8b0, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023bf250 .functor AND 1, L_0x6000023bf1e0, L_0x6000023be7d0, C4<1>, C4<1>;
L_0x6000023bf2c0 .functor OR 1, L_0x6000023bf170, L_0x6000023bf250, C4<0>, C4<0>;
L_0x6000023bf330 .functor AND 1, L_0x6000023be840, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023bf3a0 .functor AND 1, L_0x6000023bf330, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023bf410 .functor AND 1, L_0x6000023bf3a0, L_0x6000023be7d0, C4<1>, C4<1>;
L_0x6000023bf480 .functor OR 1, L_0x6000023bf2c0, L_0x6000023bf410, C4<0>, C4<0>;
L_0x6000023bf4f0 .functor AND 1, L_0x6000023be370, L_0x6000023be680, C4<1>, C4<1>;
L_0x6000023bf560 .functor AND 1, L_0x6000023bf4f0, L_0x6000023be6f0, C4<1>, C4<1>;
L_0x6000023bf5d0 .functor AND 1, L_0x6000023bf560, L_0x6000023be760, C4<1>, C4<1>;
L_0x6000023bf640 .functor AND 1, L_0x6000023bf5d0, L_0x6000023be7d0, C4<1>, C4<1>;
L_0x6000023bf6b0 .functor OR 1, L_0x6000023bf480, L_0x6000023bf640, C4<0>, C4<0>;
L_0x6000023bf720 .functor BUFZ 1, L_0x6000023bf6b0, C4<0>, C4<0>, C4<0>;
L_0x6000023bf790 .functor XOR 1, L_0x6000023be680, L_0x6000023be370, C4<0>, C4<0>;
L_0x6000023bf800 .functor XOR 1, L_0x6000023be6f0, L_0x6000023bea70, C4<0>, C4<0>;
L_0x6000023bf870 .functor XOR 1, L_0x6000023be760, L_0x6000023bed10, C4<0>, C4<0>;
L_0x6000023bf8e0 .functor XOR 1, L_0x6000023be7d0, L_0x6000023bf090, C4<0>, C4<0>;
v0x600003a4cab0_0 .net "A", 3 0, L_0x6000039b3840;  1 drivers
v0x600003a4c870_0 .net "B", 3 0, L_0x6000039b38e0;  1 drivers
v0x600003a4c900_0 .net "C0", 0 0, L_0x6000023bea70;  1 drivers
v0x600003a37e70_0 .net "C1", 0 0, L_0x6000023bed10;  1 drivers
v0x600003a37c30_0 .net "C2", 0 0, L_0x6000023bf090;  1 drivers
v0x600003a37a80_0 .net "C3", 0 0, L_0x6000023bf6b0;  1 drivers
v0x600003a37840_0 .net "Cin", 0 0, L_0x6000023be370;  alias, 1 drivers
v0x600003a37690_0 .net "Cout", 0 0, L_0x6000023bf720;  alias, 1 drivers
v0x600003a37450_0 .net "G0", 0 0, L_0x6000023be840;  1 drivers
v0x600003a372a0_0 .net "G1", 0 0, L_0x6000023be8b0;  1 drivers
v0x600003a37060_0 .net "G2", 0 0, L_0x6000023be990;  1 drivers
v0x600003a36eb0_0 .net "G3", 0 0, L_0x6000023be920;  1 drivers
v0x600003a36c70_0 .net "P0", 0 0, L_0x6000023be680;  1 drivers
v0x600003a36ac0_0 .net "P1", 0 0, L_0x6000023be6f0;  1 drivers
v0x600003a36880_0 .net "P2", 0 0, L_0x6000023be760;  1 drivers
v0x600003a366d0_0 .net "P3", 0 0, L_0x6000023be7d0;  1 drivers
v0x600003a35a70_0 .net "Sum", 3 0, L_0x6000039b37a0;  1 drivers
v0x600003a358c0_0 .net *"_ivl_1", 0 0, L_0x6000039b2da0;  1 drivers
v0x600003a35680_0 .net *"_ivl_100", 0 0, L_0x6000023bf560;  1 drivers
v0x600003a354d0_0 .net *"_ivl_102", 0 0, L_0x6000023bf5d0;  1 drivers
v0x600003a35290_0 .net *"_ivl_104", 0 0, L_0x6000023bf640;  1 drivers
v0x600003a350e0_0 .net *"_ivl_112", 0 0, L_0x6000023bf790;  1 drivers
v0x600003a34ea0_0 .net *"_ivl_116", 0 0, L_0x6000023bf800;  1 drivers
v0x600003a34bd0_0 .net *"_ivl_120", 0 0, L_0x6000023bf870;  1 drivers
v0x600003a37f00_0 .net *"_ivl_125", 0 0, L_0x6000023bf8e0;  1 drivers
v0x600003a37cc0_0 .net *"_ivl_13", 0 0, L_0x6000039b3020;  1 drivers
v0x600003a37d50_0 .net *"_ivl_15", 0 0, L_0x6000039b30c0;  1 drivers
v0x600003a37b10_0 .net *"_ivl_19", 0 0, L_0x6000039b3160;  1 drivers
v0x600003a37ba0_0 .net *"_ivl_21", 0 0, L_0x6000039b3200;  1 drivers
v0x600003a378d0_0 .net *"_ivl_25", 0 0, L_0x6000039b32a0;  1 drivers
v0x600003a37960_0 .net *"_ivl_27", 0 0, L_0x6000039b3340;  1 drivers
v0x600003a37720_0 .net *"_ivl_3", 0 0, L_0x6000039b2e40;  1 drivers
v0x600003a377b0_0 .net *"_ivl_31", 0 0, L_0x6000039b33e0;  1 drivers
v0x600003a374e0_0 .net *"_ivl_33", 0 0, L_0x6000039b3480;  1 drivers
v0x600003a37570_0 .net *"_ivl_37", 0 0, L_0x6000039b3520;  1 drivers
v0x600003a37330_0 .net *"_ivl_39", 0 0, L_0x6000039b35c0;  1 drivers
v0x600003a373c0_0 .net *"_ivl_43", 0 0, L_0x6000039b3660;  1 drivers
v0x600003a370f0_0 .net *"_ivl_45", 0 0, L_0x6000039b3700;  1 drivers
v0x600003a37180_0 .net *"_ivl_48", 0 0, L_0x6000023bea00;  1 drivers
v0x600003a36f40_0 .net *"_ivl_52", 0 0, L_0x6000023beae0;  1 drivers
v0x600003a36fd0_0 .net *"_ivl_54", 0 0, L_0x6000023beb50;  1 drivers
v0x600003a36d00_0 .net *"_ivl_56", 0 0, L_0x6000023bebc0;  1 drivers
v0x600003a36d90_0 .net *"_ivl_58", 0 0, L_0x6000023beca0;  1 drivers
v0x600003a36b50_0 .net *"_ivl_62", 0 0, L_0x6000023bec30;  1 drivers
v0x600003a36be0_0 .net *"_ivl_64", 0 0, L_0x6000023bed80;  1 drivers
v0x600003a36910_0 .net *"_ivl_66", 0 0, L_0x6000023bedf0;  1 drivers
v0x600003a369a0_0 .net *"_ivl_68", 0 0, L_0x6000023bee60;  1 drivers
v0x600003a36760_0 .net *"_ivl_7", 0 0, L_0x6000039b2ee0;  1 drivers
v0x600003a367f0_0 .net *"_ivl_70", 0 0, L_0x6000023beed0;  1 drivers
v0x600003a35b00_0 .net *"_ivl_72", 0 0, L_0x6000023bef40;  1 drivers
v0x600003a35b90_0 .net *"_ivl_74", 0 0, L_0x6000023befb0;  1 drivers
v0x600003a35950_0 .net *"_ivl_76", 0 0, L_0x6000023bf020;  1 drivers
v0x600003a359e0_0 .net *"_ivl_80", 0 0, L_0x6000023bf100;  1 drivers
v0x600003a35710_0 .net *"_ivl_82", 0 0, L_0x6000023bf170;  1 drivers
v0x600003a357a0_0 .net *"_ivl_84", 0 0, L_0x6000023bf1e0;  1 drivers
v0x600003a35560_0 .net *"_ivl_86", 0 0, L_0x6000023bf250;  1 drivers
v0x600003a355f0_0 .net *"_ivl_88", 0 0, L_0x6000023bf2c0;  1 drivers
v0x600003a35320_0 .net *"_ivl_9", 0 0, L_0x6000039b2f80;  1 drivers
v0x600003a353b0_0 .net *"_ivl_90", 0 0, L_0x6000023bf330;  1 drivers
v0x600003a35170_0 .net *"_ivl_92", 0 0, L_0x6000023bf3a0;  1 drivers
v0x600003a35200_0 .net *"_ivl_94", 0 0, L_0x6000023bf410;  1 drivers
v0x600003a34f30_0 .net *"_ivl_96", 0 0, L_0x6000023bf480;  1 drivers
v0x600003a34fc0_0 .net *"_ivl_98", 0 0, L_0x6000023bf4f0;  1 drivers
L_0x6000039b2da0 .part L_0x6000039b3840, 0, 1;
L_0x6000039b2e40 .part L_0x6000039b38e0, 0, 1;
L_0x6000039b2ee0 .part L_0x6000039b3840, 1, 1;
L_0x6000039b2f80 .part L_0x6000039b38e0, 1, 1;
L_0x6000039b3020 .part L_0x6000039b3840, 2, 1;
L_0x6000039b30c0 .part L_0x6000039b38e0, 2, 1;
L_0x6000039b3160 .part L_0x6000039b3840, 3, 1;
L_0x6000039b3200 .part L_0x6000039b38e0, 3, 1;
L_0x6000039b32a0 .part L_0x6000039b3840, 0, 1;
L_0x6000039b3340 .part L_0x6000039b38e0, 0, 1;
L_0x6000039b33e0 .part L_0x6000039b3840, 1, 1;
L_0x6000039b3480 .part L_0x6000039b38e0, 1, 1;
L_0x6000039b3520 .part L_0x6000039b3840, 2, 1;
L_0x6000039b35c0 .part L_0x6000039b38e0, 2, 1;
L_0x6000039b3660 .part L_0x6000039b3840, 3, 1;
L_0x6000039b3700 .part L_0x6000039b38e0, 3, 1;
L_0x6000039b37a0 .concat8 [ 1 1 1 1], L_0x6000023bf790, L_0x6000023bf800, L_0x6000023bf870, L_0x6000023bf8e0;
S_0x7fe3289c8240 .scope module, "CLA4_2" "CLA_4bit" 11 25, 7 1 0, S_0x7fe3289c9cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023bf950 .functor XOR 1, L_0x6000039b3980, L_0x6000039b3a20, C4<0>, C4<0>;
L_0x6000023bf9c0 .functor XOR 1, L_0x6000039b3ac0, L_0x6000039b3b60, C4<0>, C4<0>;
L_0x6000023bfa30 .functor XOR 1, L_0x6000039b3c00, L_0x6000039b3ca0, C4<0>, C4<0>;
L_0x6000023bfaa0 .functor XOR 1, L_0x6000039b3d40, L_0x6000039b3de0, C4<0>, C4<0>;
L_0x6000023bfb10 .functor AND 1, L_0x6000039b3e80, L_0x6000039b3f20, C4<1>, C4<1>;
L_0x6000023bfb80 .functor AND 1, L_0x60000390fe80, L_0x600003904000, C4<1>, C4<1>;
L_0x6000023bfc60 .functor AND 1, L_0x6000039040a0, L_0x600003904140, C4<1>, C4<1>;
L_0x6000023bfbf0 .functor AND 1, L_0x6000039041e0, L_0x600003904280, C4<1>, C4<1>;
L_0x6000023bfcd0 .functor AND 1, L_0x6000023bf720, L_0x6000023bf950, C4<1>, C4<1>;
L_0x6000023bfd40 .functor OR 1, L_0x6000023bfb10, L_0x6000023bfcd0, C4<0>, C4<0>;
L_0x6000023bfdb0 .functor AND 1, L_0x6000023bfb10, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023bfe20 .functor OR 1, L_0x6000023bfb80, L_0x6000023bfdb0, C4<0>, C4<0>;
L_0x6000023bfe90 .functor AND 1, L_0x6000023bf720, L_0x6000023bf950, C4<1>, C4<1>;
L_0x6000023bff70 .functor AND 1, L_0x6000023bfe90, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023d0000 .functor OR 1, L_0x6000023bfe20, L_0x6000023bff70, C4<0>, C4<0>;
L_0x6000023d0070 .functor AND 1, L_0x6000023bfb80, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d00e0 .functor OR 1, L_0x6000023bfc60, L_0x6000023d0070, C4<0>, C4<0>;
L_0x6000023d0150 .functor AND 1, L_0x6000023bfb10, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023d01c0 .functor AND 1, L_0x6000023d0150, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d0230 .functor OR 1, L_0x6000023d00e0, L_0x6000023d01c0, C4<0>, C4<0>;
L_0x6000023d02a0 .functor AND 1, L_0x6000023bf720, L_0x6000023bf950, C4<1>, C4<1>;
L_0x6000023d0310 .functor AND 1, L_0x6000023d02a0, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023d0380 .functor AND 1, L_0x6000023d0310, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d03f0 .functor OR 1, L_0x6000023d0230, L_0x6000023d0380, C4<0>, C4<0>;
L_0x6000023d0460 .functor AND 1, L_0x6000023bfc60, L_0x6000023bfaa0, C4<1>, C4<1>;
L_0x6000023d04d0 .functor OR 1, L_0x6000023bfbf0, L_0x6000023d0460, C4<0>, C4<0>;
L_0x6000023d0540 .functor AND 1, L_0x6000023bfb80, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d05b0 .functor AND 1, L_0x6000023d0540, L_0x6000023bfaa0, C4<1>, C4<1>;
L_0x6000023d0620 .functor OR 1, L_0x6000023d04d0, L_0x6000023d05b0, C4<0>, C4<0>;
L_0x6000023d0690 .functor AND 1, L_0x6000023bfb10, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023d0700 .functor AND 1, L_0x6000023d0690, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d0770 .functor AND 1, L_0x6000023d0700, L_0x6000023bfaa0, C4<1>, C4<1>;
L_0x6000023d07e0 .functor OR 1, L_0x6000023d0620, L_0x6000023d0770, C4<0>, C4<0>;
L_0x6000023d0850 .functor AND 1, L_0x6000023bf720, L_0x6000023bf950, C4<1>, C4<1>;
L_0x6000023d08c0 .functor AND 1, L_0x6000023d0850, L_0x6000023bf9c0, C4<1>, C4<1>;
L_0x6000023d0930 .functor AND 1, L_0x6000023d08c0, L_0x6000023bfa30, C4<1>, C4<1>;
L_0x6000023d09a0 .functor AND 1, L_0x6000023d0930, L_0x6000023bfaa0, C4<1>, C4<1>;
L_0x6000023d0a10 .functor OR 1, L_0x6000023d07e0, L_0x6000023d09a0, C4<0>, C4<0>;
L_0x6000023d0a80 .functor BUFZ 1, L_0x6000023d0a10, C4<0>, C4<0>, C4<0>;
L_0x6000023d0af0 .functor XOR 1, L_0x6000023bf950, L_0x6000023bf720, C4<0>, C4<0>;
L_0x6000023d0b60 .functor XOR 1, L_0x6000023bf9c0, L_0x6000023bfd40, C4<0>, C4<0>;
L_0x6000023d0bd0 .functor XOR 1, L_0x6000023bfa30, L_0x6000023d0000, C4<0>, C4<0>;
L_0x6000023d0c40 .functor XOR 1, L_0x6000023bfaa0, L_0x6000023d03f0, C4<0>, C4<0>;
v0x600003a34d80_0 .net "A", 3 0, L_0x6000039043c0;  1 drivers
v0x600003a34e10_0 .net "B", 3 0, L_0x600003904460;  1 drivers
v0x600003a34c60_0 .net "C0", 0 0, L_0x6000023bfd40;  1 drivers
v0x600003a34cf0_0 .net "C1", 0 0, L_0x6000023d0000;  1 drivers
v0x600003a3fe70_0 .net "C2", 0 0, L_0x6000023d03f0;  1 drivers
v0x600003a3fcc0_0 .net "C3", 0 0, L_0x6000023d0a10;  1 drivers
v0x600003a3fa80_0 .net "Cin", 0 0, L_0x6000023bf720;  alias, 1 drivers
v0x600003a3f8d0_0 .net "Cout", 0 0, L_0x6000023d0a80;  alias, 1 drivers
v0x600003a3f690_0 .net "G0", 0 0, L_0x6000023bfb10;  1 drivers
v0x600003a3f450_0 .net "G1", 0 0, L_0x6000023bfb80;  1 drivers
v0x600003a3f2a0_0 .net "G2", 0 0, L_0x6000023bfc60;  1 drivers
v0x600003a3f060_0 .net "G3", 0 0, L_0x6000023bfbf0;  1 drivers
v0x600003a3eeb0_0 .net "P0", 0 0, L_0x6000023bf950;  1 drivers
v0x600003a3ec70_0 .net "P1", 0 0, L_0x6000023bf9c0;  1 drivers
v0x600003a3eac0_0 .net "P2", 0 0, L_0x6000023bfa30;  1 drivers
v0x600003a3e880_0 .net "P3", 0 0, L_0x6000023bfaa0;  1 drivers
v0x600003a3e6d0_0 .net "Sum", 3 0, L_0x600003904320;  1 drivers
v0x600003a3e490_0 .net *"_ivl_1", 0 0, L_0x6000039b3980;  1 drivers
v0x600003a3e2e0_0 .net *"_ivl_100", 0 0, L_0x6000023d08c0;  1 drivers
v0x600003a3e0a0_0 .net *"_ivl_102", 0 0, L_0x6000023d0930;  1 drivers
v0x600003a3def0_0 .net *"_ivl_104", 0 0, L_0x6000023d09a0;  1 drivers
v0x600003a3dcb0_0 .net *"_ivl_112", 0 0, L_0x6000023d0af0;  1 drivers
v0x600003a3db00_0 .net *"_ivl_116", 0 0, L_0x6000023d0b60;  1 drivers
v0x600003a3d8c0_0 .net *"_ivl_120", 0 0, L_0x6000023d0bd0;  1 drivers
v0x600003a3d710_0 .net *"_ivl_125", 0 0, L_0x6000023d0c40;  1 drivers
v0x600003a3d4d0_0 .net *"_ivl_13", 0 0, L_0x6000039b3c00;  1 drivers
v0x600003a3d320_0 .net *"_ivl_15", 0 0, L_0x6000039b3ca0;  1 drivers
v0x600003a3d0e0_0 .net *"_ivl_19", 0 0, L_0x6000039b3d40;  1 drivers
v0x600003a3cf30_0 .net *"_ivl_21", 0 0, L_0x6000039b3de0;  1 drivers
v0x600003a3ccf0_0 .net *"_ivl_25", 0 0, L_0x6000039b3e80;  1 drivers
v0x600003a3cb40_0 .net *"_ivl_27", 0 0, L_0x6000039b3f20;  1 drivers
v0x600003a3c900_0 .net *"_ivl_3", 0 0, L_0x6000039b3a20;  1 drivers
v0x600003a3c750_0 .net *"_ivl_31", 0 0, L_0x60000390fe80;  1 drivers
v0x600003a3c510_0 .net *"_ivl_33", 0 0, L_0x600003904000;  1 drivers
v0x600003a3c360_0 .net *"_ivl_37", 0 0, L_0x6000039040a0;  1 drivers
v0x600003a3c120_0 .net *"_ivl_39", 0 0, L_0x600003904140;  1 drivers
v0x600003a3ff00_0 .net *"_ivl_43", 0 0, L_0x6000039041e0;  1 drivers
v0x600003a3fd50_0 .net *"_ivl_45", 0 0, L_0x600003904280;  1 drivers
v0x600003a3fde0_0 .net *"_ivl_48", 0 0, L_0x6000023bfcd0;  1 drivers
v0x600003a3fb10_0 .net *"_ivl_52", 0 0, L_0x6000023bfdb0;  1 drivers
v0x600003a3fba0_0 .net *"_ivl_54", 0 0, L_0x6000023bfe20;  1 drivers
v0x600003a3f960_0 .net *"_ivl_56", 0 0, L_0x6000023bfe90;  1 drivers
v0x600003a3f9f0_0 .net *"_ivl_58", 0 0, L_0x6000023bff70;  1 drivers
v0x600003a3f720_0 .net *"_ivl_62", 0 0, L_0x6000023d0070;  1 drivers
v0x600003a3f7b0_0 .net *"_ivl_64", 0 0, L_0x6000023d00e0;  1 drivers
v0x600003a23f00_0 .net *"_ivl_66", 0 0, L_0x6000023d0150;  1 drivers
v0x600003a233c0_0 .net *"_ivl_68", 0 0, L_0x6000023d01c0;  1 drivers
v0x600003a23210_0 .net *"_ivl_7", 0 0, L_0x6000039b3ac0;  1 drivers
v0x600003a22fd0_0 .net *"_ivl_70", 0 0, L_0x6000023d0230;  1 drivers
v0x600003a22e20_0 .net *"_ivl_72", 0 0, L_0x6000023d02a0;  1 drivers
v0x600003a22be0_0 .net *"_ivl_74", 0 0, L_0x6000023d0310;  1 drivers
v0x600003a22a30_0 .net *"_ivl_76", 0 0, L_0x6000023d0380;  1 drivers
v0x600003a227f0_0 .net *"_ivl_80", 0 0, L_0x6000023d0460;  1 drivers
v0x600003a22640_0 .net *"_ivl_82", 0 0, L_0x6000023d04d0;  1 drivers
v0x600003a22400_0 .net *"_ivl_84", 0 0, L_0x6000023d0540;  1 drivers
v0x600003a22250_0 .net *"_ivl_86", 0 0, L_0x6000023d05b0;  1 drivers
v0x600003a22010_0 .net *"_ivl_88", 0 0, L_0x6000023d0620;  1 drivers
v0x600003a21e60_0 .net *"_ivl_9", 0 0, L_0x6000039b3b60;  1 drivers
v0x600003a21c20_0 .net *"_ivl_90", 0 0, L_0x6000023d0690;  1 drivers
v0x600003a21a70_0 .net *"_ivl_92", 0 0, L_0x6000023d0700;  1 drivers
v0x600003a21830_0 .net *"_ivl_94", 0 0, L_0x6000023d0770;  1 drivers
v0x600003a21680_0 .net *"_ivl_96", 0 0, L_0x6000023d07e0;  1 drivers
v0x600003a21440_0 .net *"_ivl_98", 0 0, L_0x6000023d0850;  1 drivers
L_0x6000039b3980 .part L_0x6000039043c0, 0, 1;
L_0x6000039b3a20 .part L_0x600003904460, 0, 1;
L_0x6000039b3ac0 .part L_0x6000039043c0, 1, 1;
L_0x6000039b3b60 .part L_0x600003904460, 1, 1;
L_0x6000039b3c00 .part L_0x6000039043c0, 2, 1;
L_0x6000039b3ca0 .part L_0x600003904460, 2, 1;
L_0x6000039b3d40 .part L_0x6000039043c0, 3, 1;
L_0x6000039b3de0 .part L_0x600003904460, 3, 1;
L_0x6000039b3e80 .part L_0x6000039043c0, 0, 1;
L_0x6000039b3f20 .part L_0x600003904460, 0, 1;
L_0x60000390fe80 .part L_0x6000039043c0, 1, 1;
L_0x600003904000 .part L_0x600003904460, 1, 1;
L_0x6000039040a0 .part L_0x6000039043c0, 2, 1;
L_0x600003904140 .part L_0x600003904460, 2, 1;
L_0x6000039041e0 .part L_0x6000039043c0, 3, 1;
L_0x600003904280 .part L_0x600003904460, 3, 1;
L_0x600003904320 .concat8 [ 1 1 1 1], L_0x6000023d0af0, L_0x6000023d0b60, L_0x6000023d0bd0, L_0x6000023d0c40;
S_0x7fe3289c77a0 .scope module, "CLA4_3" "CLA_4bit" 11 26, 7 1 0, S_0x7fe3289c9cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023a4c40 .functor XOR 1, L_0x600003904500, L_0x6000039045a0, C4<0>, C4<0>;
L_0x6000023a8000 .functor XOR 1, L_0x600003981ae0, L_0x60000390ab20, C4<0>, C4<0>;
L_0x6000023a8070 .functor XOR 1, L_0x6000039ac000, L_0x6000039ac0a0, C4<0>, C4<0>;
L_0x6000023d7db0 .functor XOR 1, L_0x60000390abc0, L_0x60000390ac60, C4<0>, C4<0>;
L_0x6000023d7e20 .functor AND 1, L_0x60000390ad00, L_0x60000390ada0, C4<1>, C4<1>;
L_0x6000023d7e90 .functor AND 1, L_0x60000390ae40, L_0x60000390aee0, C4<1>, C4<1>;
L_0x6000023d7f70 .functor AND 1, L_0x60000390af80, L_0x60000390b020, C4<1>, C4<1>;
L_0x6000023d7f00 .functor AND 1, L_0x60000390b0c0, L_0x60000390b160, C4<1>, C4<1>;
L_0x6000023bff00 .functor AND 1, L_0x6000023d0a80, L_0x6000023a4c40, C4<1>, C4<1>;
L_0x6000023ec000 .functor OR 1, L_0x6000023d7e20, L_0x6000023bff00, C4<0>, C4<0>;
L_0x6000023ec070 .functor AND 1, L_0x6000023d7e20, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ec0e0 .functor OR 1, L_0x6000023d7e90, L_0x6000023ec070, C4<0>, C4<0>;
L_0x6000023ec150 .functor AND 1, L_0x6000023d0a80, L_0x6000023a4c40, C4<1>, C4<1>;
L_0x6000023ec230 .functor AND 1, L_0x6000023ec150, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ec2a0 .functor OR 1, L_0x6000023ec0e0, L_0x6000023ec230, C4<0>, C4<0>;
L_0x6000023ec1c0 .functor AND 1, L_0x6000023d7e90, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ec310 .functor OR 1, L_0x6000023d7f70, L_0x6000023ec1c0, C4<0>, C4<0>;
L_0x6000023ec380 .functor AND 1, L_0x6000023d7e20, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ec3f0 .functor AND 1, L_0x6000023ec380, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ec460 .functor OR 1, L_0x6000023ec310, L_0x6000023ec3f0, C4<0>, C4<0>;
L_0x6000023ec4d0 .functor AND 1, L_0x6000023d0a80, L_0x6000023a4c40, C4<1>, C4<1>;
L_0x6000023ec540 .functor AND 1, L_0x6000023ec4d0, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ec5b0 .functor AND 1, L_0x6000023ec540, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ec620 .functor OR 1, L_0x6000023ec460, L_0x6000023ec5b0, C4<0>, C4<0>;
L_0x6000023ec690 .functor AND 1, L_0x6000023d7f70, L_0x6000023d7db0, C4<1>, C4<1>;
L_0x6000023ec700 .functor OR 1, L_0x6000023d7f00, L_0x6000023ec690, C4<0>, C4<0>;
L_0x6000023ec770 .functor AND 1, L_0x6000023d7e90, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ec7e0 .functor AND 1, L_0x6000023ec770, L_0x6000023d7db0, C4<1>, C4<1>;
L_0x6000023ec850 .functor OR 1, L_0x6000023ec700, L_0x6000023ec7e0, C4<0>, C4<0>;
L_0x6000023ec8c0 .functor AND 1, L_0x6000023d7e20, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ec930 .functor AND 1, L_0x6000023ec8c0, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ec9a0 .functor AND 1, L_0x6000023ec930, L_0x6000023d7db0, C4<1>, C4<1>;
L_0x6000023eca10 .functor OR 1, L_0x6000023ec850, L_0x6000023ec9a0, C4<0>, C4<0>;
L_0x6000023eca80 .functor AND 1, L_0x6000023d0a80, L_0x6000023a4c40, C4<1>, C4<1>;
L_0x6000023ecaf0 .functor AND 1, L_0x6000023eca80, L_0x6000023a8000, C4<1>, C4<1>;
L_0x6000023ecb60 .functor AND 1, L_0x6000023ecaf0, L_0x6000023a8070, C4<1>, C4<1>;
L_0x6000023ecbd0 .functor AND 1, L_0x6000023ecb60, L_0x6000023d7db0, C4<1>, C4<1>;
L_0x6000023ecc40 .functor OR 1, L_0x6000023eca10, L_0x6000023ecbd0, C4<0>, C4<0>;
L_0x6000023eccb0 .functor BUFZ 1, L_0x6000023ecc40, C4<0>, C4<0>, C4<0>;
L_0x6000023ecd20 .functor XOR 1, L_0x6000023a4c40, L_0x6000023d0a80, C4<0>, C4<0>;
L_0x6000023ecd90 .functor XOR 1, L_0x6000023a8000, L_0x6000023ec000, C4<0>, C4<0>;
L_0x6000023ece00 .functor XOR 1, L_0x6000023a8070, L_0x6000023ec2a0, C4<0>, C4<0>;
L_0x6000023ece70 .functor XOR 1, L_0x6000023d7db0, L_0x6000023ec620, C4<0>, C4<0>;
v0x600003a21290_0 .net "A", 3 0, L_0x60000390b2a0;  1 drivers
v0x600003a21050_0 .net "B", 3 0, L_0x60000390b340;  1 drivers
v0x600003a20ea0_0 .net "C0", 0 0, L_0x6000023ec000;  1 drivers
v0x600003a20c60_0 .net "C1", 0 0, L_0x6000023ec2a0;  1 drivers
v0x600003a20ab0_0 .net "C2", 0 0, L_0x6000023ec620;  1 drivers
v0x600003a20870_0 .net "C3", 0 0, L_0x6000023ecc40;  1 drivers
v0x600003a206c0_0 .net "Cin", 0 0, L_0x6000023d0a80;  alias, 1 drivers
v0x600003a20480_0 .net "Cout", 0 0, L_0x6000023eccb0;  alias, 1 drivers
v0x600003a202d0_0 .net "G0", 0 0, L_0x6000023d7e20;  1 drivers
v0x600003a20090_0 .net "G1", 0 0, L_0x6000023d7e90;  1 drivers
v0x600003a26760_0 .net "G2", 0 0, L_0x6000023d7f70;  1 drivers
v0x600003a265b0_0 .net "G3", 0 0, L_0x6000023d7f00;  1 drivers
v0x600003a26370_0 .net "P0", 0 0, L_0x6000023a4c40;  1 drivers
v0x600003a261c0_0 .net "P1", 0 0, L_0x6000023a8000;  1 drivers
v0x600003a25f80_0 .net "P2", 0 0, L_0x6000023a8070;  1 drivers
v0x600003a25dd0_0 .net "P3", 0 0, L_0x6000023d7db0;  1 drivers
v0x600003a25b90_0 .net "Sum", 3 0, L_0x60000390b200;  1 drivers
v0x600003a259e0_0 .net *"_ivl_1", 0 0, L_0x600003904500;  1 drivers
v0x600003a257a0_0 .net *"_ivl_100", 0 0, L_0x6000023ecaf0;  1 drivers
v0x600003a255f0_0 .net *"_ivl_102", 0 0, L_0x6000023ecb60;  1 drivers
v0x600003a253b0_0 .net *"_ivl_104", 0 0, L_0x6000023ecbd0;  1 drivers
v0x600003a25200_0 .net *"_ivl_112", 0 0, L_0x6000023ecd20;  1 drivers
v0x600003a24fc0_0 .net *"_ivl_116", 0 0, L_0x6000023ecd90;  1 drivers
v0x600003a24e10_0 .net *"_ivl_120", 0 0, L_0x6000023ece00;  1 drivers
v0x600003a24bd0_0 .net *"_ivl_125", 0 0, L_0x6000023ece70;  1 drivers
v0x600003a24a20_0 .net *"_ivl_13", 0 0, L_0x6000039ac000;  1 drivers
v0x600003a247e0_0 .net *"_ivl_15", 0 0, L_0x6000039ac0a0;  1 drivers
v0x600003a24630_0 .net *"_ivl_19", 0 0, L_0x60000390abc0;  1 drivers
v0x600003a267f0_0 .net *"_ivl_21", 0 0, L_0x60000390ac60;  1 drivers
v0x600003a26880_0 .net *"_ivl_25", 0 0, L_0x60000390ad00;  1 drivers
v0x600003a26640_0 .net *"_ivl_27", 0 0, L_0x60000390ada0;  1 drivers
v0x600003a266d0_0 .net *"_ivl_3", 0 0, L_0x6000039045a0;  1 drivers
v0x600003a26400_0 .net *"_ivl_31", 0 0, L_0x60000390ae40;  1 drivers
v0x600003a26490_0 .net *"_ivl_33", 0 0, L_0x60000390aee0;  1 drivers
v0x600003a26250_0 .net *"_ivl_37", 0 0, L_0x60000390af80;  1 drivers
v0x600003a262e0_0 .net *"_ivl_39", 0 0, L_0x60000390b020;  1 drivers
v0x600003a2ba80_0 .net *"_ivl_43", 0 0, L_0x60000390b0c0;  1 drivers
v0x600003a2b8d0_0 .net *"_ivl_45", 0 0, L_0x60000390b160;  1 drivers
v0x600003a2b690_0 .net *"_ivl_48", 0 0, L_0x6000023bff00;  1 drivers
v0x600003a2b4e0_0 .net *"_ivl_52", 0 0, L_0x6000023ec070;  1 drivers
v0x600003a2b2a0_0 .net *"_ivl_54", 0 0, L_0x6000023ec0e0;  1 drivers
v0x600003a2b0f0_0 .net *"_ivl_56", 0 0, L_0x6000023ec150;  1 drivers
v0x600003a2aeb0_0 .net *"_ivl_58", 0 0, L_0x6000023ec230;  1 drivers
v0x600003b80090_0 .net *"_ivl_62", 0 0, L_0x6000023ec1c0;  1 drivers
v0x600003b80120_0 .net *"_ivl_64", 0 0, L_0x6000023ec310;  1 drivers
v0x600003b801b0_0 .net *"_ivl_66", 0 0, L_0x6000023ec380;  1 drivers
v0x600003b80000_0 .net *"_ivl_68", 0 0, L_0x6000023ec3f0;  1 drivers
v0x600003b802d0_0 .net *"_ivl_7", 0 0, L_0x600003981ae0;  1 drivers
v0x600003b80360_0 .net *"_ivl_70", 0 0, L_0x6000023ec460;  1 drivers
v0x600003b803f0_0 .net *"_ivl_72", 0 0, L_0x6000023ec4d0;  1 drivers
v0x600003b80480_0 .net *"_ivl_74", 0 0, L_0x6000023ec540;  1 drivers
v0x600003b80510_0 .net *"_ivl_76", 0 0, L_0x6000023ec5b0;  1 drivers
v0x600003b805a0_0 .net *"_ivl_80", 0 0, L_0x6000023ec690;  1 drivers
v0x600003b80630_0 .net *"_ivl_82", 0 0, L_0x6000023ec700;  1 drivers
v0x600003b806c0_0 .net *"_ivl_84", 0 0, L_0x6000023ec770;  1 drivers
v0x600003b80750_0 .net *"_ivl_86", 0 0, L_0x6000023ec7e0;  1 drivers
v0x600003b807e0_0 .net *"_ivl_88", 0 0, L_0x6000023ec850;  1 drivers
v0x600003b80870_0 .net *"_ivl_9", 0 0, L_0x60000390ab20;  1 drivers
v0x600003b80900_0 .net *"_ivl_90", 0 0, L_0x6000023ec8c0;  1 drivers
v0x600003b80990_0 .net *"_ivl_92", 0 0, L_0x6000023ec930;  1 drivers
v0x600003b80a20_0 .net *"_ivl_94", 0 0, L_0x6000023ec9a0;  1 drivers
v0x600003b80ab0_0 .net *"_ivl_96", 0 0, L_0x6000023eca10;  1 drivers
v0x600003b80b40_0 .net *"_ivl_98", 0 0, L_0x6000023eca80;  1 drivers
L_0x600003904500 .part L_0x60000390b2a0, 0, 1;
L_0x6000039045a0 .part L_0x60000390b340, 0, 1;
L_0x600003981ae0 .part L_0x60000390b2a0, 1, 1;
L_0x60000390ab20 .part L_0x60000390b340, 1, 1;
L_0x6000039ac000 .part L_0x60000390b2a0, 2, 1;
L_0x6000039ac0a0 .part L_0x60000390b340, 2, 1;
L_0x60000390abc0 .part L_0x60000390b2a0, 3, 1;
L_0x60000390ac60 .part L_0x60000390b340, 3, 1;
L_0x60000390ad00 .part L_0x60000390b2a0, 0, 1;
L_0x60000390ada0 .part L_0x60000390b340, 0, 1;
L_0x60000390ae40 .part L_0x60000390b2a0, 1, 1;
L_0x60000390aee0 .part L_0x60000390b340, 1, 1;
L_0x60000390af80 .part L_0x60000390b2a0, 2, 1;
L_0x60000390b020 .part L_0x60000390b340, 2, 1;
L_0x60000390b0c0 .part L_0x60000390b2a0, 3, 1;
L_0x60000390b160 .part L_0x60000390b340, 3, 1;
L_0x60000390b200 .concat8 [ 1 1 1 1], L_0x6000023ecd20, L_0x6000023ecd90, L_0x6000023ece00, L_0x6000023ece70;
S_0x7fe3289c6d00 .scope module, "ishift_0" "Shifter" 5 42, 12 1 0, S_0x7fe3289d2c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Shift_Out";
    .port_info 1 /INPUT 16 "Shift_In";
    .port_info 2 /INPUT 4 "Shift_Val";
    .port_info 3 /INPUT 1 "Mode";
v0x600003a2ec70_0 .net "Mode", 0 0, L_0x6000039d3e80;  1 drivers
v0x600003a2ea30_0 .net "Shift_In", 15 0, L_0x6000039b1fe0;  alias, 1 drivers
v0x600003a2e880_0 .net "Shift_Out", 15 0, L_0x6000039d3d40;  alias, 1 drivers
v0x600003a2e640_0 .net "Shift_Val", 3 0, L_0x6000039d3de0;  1 drivers
v0x600003a2e490_0 .net *"_ivl_1", 0 0, L_0x6000039d24e0;  1 drivers
v0x600003a2e250_0 .net *"_ivl_11", 0 0, L_0x6000039d2760;  1 drivers
v0x600003a2e0a0_0 .net *"_ivl_12", 15 0, L_0x6000039d28a0;  1 drivers
v0x600003a2de60_0 .net *"_ivl_14", 13 0, L_0x6000039d2800;  1 drivers
L_0x7fe32a3334e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a2dcb0_0 .net *"_ivl_16", 1 0, L_0x7fe32a3334e0;  1 drivers
v0x600003a2da70_0 .net *"_ivl_2", 15 0, L_0x6000039d2620;  1 drivers
v0x600003a2d8c0_0 .net *"_ivl_21", 0 0, L_0x6000039d29e0;  1 drivers
v0x600003a2d680_0 .net *"_ivl_22", 15 0, L_0x6000039d2b20;  1 drivers
v0x600003a2d4d0_0 .net *"_ivl_24", 11 0, L_0x6000039d2a80;  1 drivers
L_0x7fe32a333528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2d290_0 .net *"_ivl_26", 3 0, L_0x7fe32a333528;  1 drivers
v0x600003a2d0e0_0 .net *"_ivl_31", 0 0, L_0x6000039d2c60;  1 drivers
v0x600003a2cea0_0 .net *"_ivl_32", 15 0, L_0x6000039d2da0;  1 drivers
v0x600003a2ccf0_0 .net *"_ivl_34", 7 0, L_0x6000039d2d00;  1 drivers
L_0x7fe32a333570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600003a2cab0_0 .net *"_ivl_36", 7 0, L_0x7fe32a333570;  1 drivers
v0x600003a2c900_0 .net *"_ivl_4", 14 0, L_0x6000039d2580;  1 drivers
v0x600003a2c6c0_0 .net *"_ivl_41", 0 0, L_0x6000039d2ee0;  1 drivers
v0x600003a2c510_0 .net *"_ivl_43", 0 0, L_0x6000039d2f80;  1 drivers
v0x600003a2c2d0_0 .net *"_ivl_45", 14 0, L_0x6000039d3020;  1 drivers
v0x600003a2c120_0 .net *"_ivl_46", 15 0, L_0x6000039d3160;  1 drivers
v0x600003a13e70_0 .net *"_ivl_51", 0 0, L_0x6000039d30c0;  1 drivers
v0x600003a13cc0_0 .net *"_ivl_53", 0 0, L_0x6000039d32a0;  1 drivers
v0x600003a13a80_0 .net *"_ivl_54", 1 0, L_0x6000039d3340;  1 drivers
v0x600003a138d0_0 .net *"_ivl_57", 13 0, L_0x6000039d33e0;  1 drivers
v0x600003a13690_0 .net *"_ivl_58", 15 0, L_0x6000039d3480;  1 drivers
L_0x7fe32a333498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a134e0_0 .net *"_ivl_6", 0 0, L_0x7fe32a333498;  1 drivers
v0x600003a129a0_0 .net *"_ivl_63", 0 0, L_0x6000039d35c0;  1 drivers
v0x600003a127f0_0 .net *"_ivl_65", 0 0, L_0x6000039d3660;  1 drivers
v0x600003a125b0_0 .net *"_ivl_66", 3 0, L_0x6000039d3700;  1 drivers
v0x600003a12400_0 .net *"_ivl_69", 11 0, L_0x6000039d37a0;  1 drivers
v0x600003a121c0_0 .net *"_ivl_70", 15 0, L_0x6000039d3840;  1 drivers
v0x600003a12010_0 .net *"_ivl_75", 0 0, L_0x6000039d3980;  1 drivers
v0x600003a11dd0_0 .net *"_ivl_77", 0 0, L_0x6000039d3a20;  1 drivers
v0x600003a11c20_0 .net *"_ivl_78", 7 0, L_0x6000039d3ac0;  1 drivers
v0x600003a119e0_0 .net *"_ivl_81", 7 0, L_0x6000039d3b60;  1 drivers
v0x600003a11830_0 .net *"_ivl_82", 15 0, L_0x6000039d3c00;  1 drivers
v0x600003a115f0_0 .net "lbit0", 15 0, L_0x6000039d26c0;  1 drivers
v0x600003a11440_0 .net "lbit1", 15 0, L_0x6000039d2940;  1 drivers
v0x600003a11200_0 .net "lbit2", 15 0, L_0x6000039d2bc0;  1 drivers
v0x600003a11050_0 .net "lbit3", 15 0, L_0x6000039d2e40;  1 drivers
v0x600003a10e10_0 .net "rbit0", 15 0, L_0x6000039d3200;  1 drivers
v0x600003a10c60_0 .net "rbit1", 15 0, L_0x6000039d3520;  1 drivers
v0x600003a10a20_0 .net "rbit2", 15 0, L_0x6000039d38e0;  1 drivers
v0x600003a10870_0 .net "rbit3", 15 0, L_0x6000039d3ca0;  1 drivers
L_0x6000039d24e0 .part L_0x6000039d3de0, 0, 1;
L_0x6000039d2580 .part L_0x6000039b1fe0, 0, 15;
L_0x6000039d2620 .concat [ 1 15 0 0], L_0x7fe32a333498, L_0x6000039d2580;
L_0x6000039d26c0 .functor MUXZ 16, L_0x6000039b1fe0, L_0x6000039d2620, L_0x6000039d24e0, C4<>;
L_0x6000039d2760 .part L_0x6000039d3de0, 1, 1;
L_0x6000039d2800 .part L_0x6000039d26c0, 0, 14;
L_0x6000039d28a0 .concat [ 2 14 0 0], L_0x7fe32a3334e0, L_0x6000039d2800;
L_0x6000039d2940 .functor MUXZ 16, L_0x6000039d26c0, L_0x6000039d28a0, L_0x6000039d2760, C4<>;
L_0x6000039d29e0 .part L_0x6000039d3de0, 2, 1;
L_0x6000039d2a80 .part L_0x6000039d2940, 0, 12;
L_0x6000039d2b20 .concat [ 4 12 0 0], L_0x7fe32a333528, L_0x6000039d2a80;
L_0x6000039d2bc0 .functor MUXZ 16, L_0x6000039d2940, L_0x6000039d2b20, L_0x6000039d29e0, C4<>;
L_0x6000039d2c60 .part L_0x6000039d3de0, 3, 1;
L_0x6000039d2d00 .part L_0x6000039d2940, 0, 8;
L_0x6000039d2da0 .concat [ 8 8 0 0], L_0x7fe32a333570, L_0x6000039d2d00;
L_0x6000039d2e40 .functor MUXZ 16, L_0x6000039d2bc0, L_0x6000039d2da0, L_0x6000039d2c60, C4<>;
L_0x6000039d2ee0 .part L_0x6000039d3de0, 0, 1;
L_0x6000039d2f80 .part L_0x6000039b1fe0, 15, 1;
L_0x6000039d3020 .part L_0x6000039b1fe0, 1, 15;
L_0x6000039d3160 .concat [ 15 1 0 0], L_0x6000039d3020, L_0x6000039d2f80;
L_0x6000039d3200 .functor MUXZ 16, L_0x6000039b1fe0, L_0x6000039d3160, L_0x6000039d2ee0, C4<>;
L_0x6000039d30c0 .part L_0x6000039d3de0, 1, 1;
L_0x6000039d32a0 .part L_0x6000039d3200, 15, 1;
L_0x6000039d3340 .concat [ 1 1 0 0], L_0x6000039d32a0, L_0x6000039d32a0;
L_0x6000039d33e0 .part L_0x6000039d3200, 2, 14;
L_0x6000039d3480 .concat [ 14 2 0 0], L_0x6000039d33e0, L_0x6000039d3340;
L_0x6000039d3520 .functor MUXZ 16, L_0x6000039d3200, L_0x6000039d3480, L_0x6000039d30c0, C4<>;
L_0x6000039d35c0 .part L_0x6000039d3de0, 2, 1;
L_0x6000039d3660 .part L_0x6000039d3520, 15, 1;
L_0x6000039d3700 .concat [ 1 1 1 1], L_0x6000039d3660, L_0x6000039d3660, L_0x6000039d3660, L_0x6000039d3660;
L_0x6000039d37a0 .part L_0x6000039d3520, 4, 12;
L_0x6000039d3840 .concat [ 12 4 0 0], L_0x6000039d37a0, L_0x6000039d3700;
L_0x6000039d38e0 .functor MUXZ 16, L_0x6000039d3520, L_0x6000039d3840, L_0x6000039d35c0, C4<>;
L_0x6000039d3980 .part L_0x6000039d3de0, 3, 1;
L_0x6000039d3a20 .part L_0x6000039d38e0, 15, 1;
LS_0x6000039d3ac0_0_0 .concat [ 1 1 1 1], L_0x6000039d3a20, L_0x6000039d3a20, L_0x6000039d3a20, L_0x6000039d3a20;
LS_0x6000039d3ac0_0_4 .concat [ 1 1 1 1], L_0x6000039d3a20, L_0x6000039d3a20, L_0x6000039d3a20, L_0x6000039d3a20;
L_0x6000039d3ac0 .concat [ 4 4 0 0], LS_0x6000039d3ac0_0_0, LS_0x6000039d3ac0_0_4;
L_0x6000039d3b60 .part L_0x6000039d38e0, 8, 8;
L_0x6000039d3c00 .concat [ 8 8 0 0], L_0x6000039d3b60, L_0x6000039d3ac0;
L_0x6000039d3ca0 .functor MUXZ 16, L_0x6000039d38e0, L_0x6000039d3c00, L_0x6000039d3980, C4<>;
L_0x6000039d3d40 .functor MUXZ 16, L_0x6000039d2e40, L_0x6000039d3ca0, L_0x6000039d3e80, C4<>;
S_0x7fe3289c6260 .scope module, "D_X_flops0" "D_X_Flops" 4 144, 13 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "ALUsrc_in";
    .port_info 4 /OUTPUT 1 "ALUsrc_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /OUTPUT 1 "MemRead_out";
    .port_info 11 /INPUT 1 "MemWrite_in";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /INPUT 1 "branch_inst_in";
    .port_info 14 /OUTPUT 1 "branch_inst_out";
    .port_info 15 /INPUT 1 "branch_src_in";
    .port_info 16 /OUTPUT 1 "branch_src_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 1 "SavePC_in";
    .port_info 20 /OUTPUT 1 "SavePC_out";
    .port_info 21 /INPUT 1 "halt_in";
    .port_info 22 /OUTPUT 1 "halt_out";
    .port_info 23 /INPUT 1 "LoadPartial_in";
    .port_info 24 /OUTPUT 1 "LoadPartial_out";
    .port_info 25 /INPUT 16 "instruction_in";
    .port_info 26 /OUTPUT 16 "instruction_out";
    .port_info 27 /INPUT 16 "a_in";
    .port_info 28 /OUTPUT 16 "a_out";
    .port_info 29 /INPUT 16 "b_in";
    .port_info 30 /OUTPUT 16 "b_out";
    .port_info 31 /INPUT 16 "imm_in";
    .port_info 32 /OUTPUT 16 "imm_out";
    .port_info 33 /INPUT 16 "oldPC_in";
    .port_info 34 /OUTPUT 16 "oldPC_out";
    .port_info 35 /INPUT 16 "newPC_in";
    .port_info 36 /OUTPUT 16 "newPC_out";
    .port_info 37 /INPUT 4 "reg_dest_in";
    .port_info 38 /OUTPUT 4 "reg_dest_out";
    .port_info 39 /INPUT 4 "Source1_in";
    .port_info 40 /OUTPUT 4 "Source1_out";
    .port_info 41 /INPUT 4 "Source2_in";
    .port_info 42 /OUTPUT 4 "Source2_out";
v0x600003bc4630_0 .net "ALUsrc_in", 0 0, L_0x600003908fa0;  alias, 1 drivers
v0x600003bc46c0_0 .net "ALUsrc_out", 0 0, v0x600003a079f0_0;  alias, 1 drivers
v0x600003bc4750_0 .net "LoadPartial_in", 0 0, L_0x600003908460;  alias, 1 drivers
v0x600003bc47e0_0 .net "LoadPartial_out", 0 0, v0x600003a06e20_0;  alias, 1 drivers
v0x600003bc4870_0 .net "MemRead_in", 0 0, L_0x600003908000;  alias, 1 drivers
v0x600003bc4900_0 .net "MemRead_out", 0 0, L_0x600002389b90;  alias, 1 drivers
v0x600003bc4990_0 .net "MemWrite_in", 0 0, L_0x600003908280;  alias, 1 drivers
v0x600003bc4a20_0 .net "MemWrite_out", 0 0, L_0x600002389b20;  alias, 1 drivers
v0x600003bc4ab0_0 .net "MemtoReg_in", 0 0, L_0x600003908140;  alias, 1 drivers
v0x600003bc4b40_0 .net "MemtoReg_out", 0 0, L_0x600002389c70;  alias, 1 drivers
v0x600003bc4bd0_0 .net "RegDst_in", 0 0, L_0x60000390fde0;  alias, 1 drivers
v0x600003bc4c60_0 .net "RegDst_out", 0 0, L_0x6000023889a0;  alias, 1 drivers
v0x600003bc4cf0_0 .net "RegWrite_in", 0 0, L_0x6000023d6140;  alias, 1 drivers
v0x600003bc4d80_0 .net "RegWrite_out", 0 0, L_0x600002389c00;  alias, 1 drivers
v0x600003bc4e10_0 .net "SavePC_in", 0 0, L_0x6000039085a0;  alias, 1 drivers
v0x600003bc4ea0_0 .net "SavePC_out", 0 0, L_0x60000238c850;  alias, 1 drivers
v0x600003bc4f30_0 .net "Source1_in", 3 0, L_0x6000039919a0;  alias, 1 drivers
v0x600003bc4fc0_0 .net "Source1_out", 3 0, L_0x6000039a46e0;  alias, 1 drivers
v0x600003bc5050_0 .net "Source2_in", 3 0, L_0x6000039917c0;  alias, 1 drivers
v0x600003bc50e0_0 .net "Source2_out", 3 0, L_0x6000039a43c0;  alias, 1 drivers
v0x600003bc5170_0 .net "a_in", 15 0, L_0x60000390e3a0;  alias, 1 drivers
v0x600003bc5200_0 .net8 "a_out", 15 0, p0x7fe3288563d8;  alias, 0 drivers, strength-aware
v0x600003bc5290_0 .net "b_in", 15 0, L_0x60000390e4e0;  alias, 1 drivers
v0x600003bc5320_0 .net8 "b_out", 15 0, p0x7fe328859f48;  alias, 0 drivers, strength-aware
v0x600003bc53b0_0 .net "branch_inst_in", 0 0, L_0x60000390f5c0;  alias, 1 drivers
v0x600003bc5440_0 .net "branch_inst_out", 0 0, L_0x600002389ab0;  alias, 1 drivers
v0x600003bc54d0_0 .net "branch_src_in", 0 0, L_0x60000390f660;  alias, 1 drivers
v0x600003bc5560_0 .net "branch_src_out", 0 0, L_0x600002389a40;  alias, 1 drivers
v0x600003bc55f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc5680_0 .net "halt_in", 0 0, o0x7fe32885a458;  alias, 0 drivers
v0x600003bc5710_0 .net "halt_out", 0 0, L_0x60000238c7e0;  alias, 1 drivers
v0x600003bc57a0_0 .net "imm_in", 15 0, L_0x6000039997c0;  alias, 1 drivers
v0x600003bc5830_0 .net8 "imm_out", 15 0, p0x7fe32885df38;  alias, 0 drivers, strength-aware
v0x600003bc58c0_0 .net8 "instruction_in", 15 0, p0x7fe328861b08;  alias, 0 drivers, strength-aware
v0x600003bc5950_0 .net8 "instruction_out", 15 0, p0x7fe328861aa8;  alias, 0 drivers, strength-aware
v0x600003bc59e0_0 .net8 "newPC_in", 15 0, p0x7fe328865678;  alias, 0 drivers, strength-aware
v0x600003bc5a70_0 .net8 "newPC_out", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
v0x600003bc5b00_0 .net8 "oldPC_in", 15 0, p0x7fe3288691e8;  alias, 0 drivers, strength-aware
v0x600003bc5b90_0 .net8 "oldPC_out", 15 0, p0x7fe328869188;  alias, 0 drivers, strength-aware
v0x600003bc5c20_0 .net "reg_dest_in", 3 0, L_0x600003999680;  alias, 1 drivers
v0x600003bc5cb0_0 .net "reg_dest_out", 3 0, L_0x6000039bcc80;  alias, 1 drivers
v0x600003bc5d40_0 .net "rst", 0 0, L_0x6000023c1a40;  1 drivers
v0x600003bc5dd0_0 .net "wen", 0 0, L_0x6000023c1ab0;  1 drivers
L_0x6000039bcc80 .concat [ 1 1 1 1], v0x600003bcba80_0, v0x600003bcbde0_0, v0x600003bc41b0_0, v0x600003bc4510_0;
L_0x6000039bcbe0 .part L_0x600003999680, 0, 1;
L_0x6000039bcb40 .part L_0x600003999680, 1, 1;
L_0x6000039bcaa0 .part L_0x600003999680, 2, 1;
L_0x6000039bca00 .part L_0x600003999680, 3, 1;
L_0x6000039a46e0 .concat [ 1 1 1 1], v0x600003a0c7e0_0, v0x600003af3720_0, v0x600003af2b50_0, v0x600003af1710_0;
L_0x6000039a4640 .part L_0x6000039919a0, 0, 1;
L_0x6000039a45a0 .part L_0x6000039919a0, 1, 1;
L_0x6000039a4500 .part L_0x6000039919a0, 2, 1;
L_0x6000039a4460 .part L_0x6000039919a0, 3, 1;
L_0x6000039a43c0 .concat [ 1 1 1 1], v0x600003af0b40_0, v0x600003af7a80_0, v0x600003af6eb0_0, v0x600003af62e0_0;
L_0x6000039a4320 .part L_0x6000039917c0, 0, 1;
L_0x6000039a4280 .part L_0x6000039917c0, 1, 1;
L_0x6000039a41e0 .part L_0x6000039917c0, 2, 1;
L_0x6000039a4140 .part L_0x6000039917c0, 3, 1;
S_0x7fe3289c57c0 .scope module, "ALUsrc_dff" "dff" 13 62, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a00240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a00000_0 .net "d", 0 0, L_0x600003908fa0;  alias, 1 drivers
v0x600003a07de0_0 .net "q", 0 0, v0x600003a079f0_0;  alias, 1 drivers
v0x600003a07ba0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a079f0_0 .var "state", 0 0;
v0x600003a077b0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
E_0x6000012bc100 .event posedge, v0x600003a00240_0;
S_0x7fe3289c5270 .scope module, "LoadPartial_dff" "dff" 13 72, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a07600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a073c0_0 .net "d", 0 0, L_0x600003908460;  alias, 1 drivers
v0x600003a07210_0 .net "q", 0 0, v0x600003a06e20_0;  alias, 1 drivers
v0x600003a06fd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a06e20_0 .var "state", 0 0;
v0x600003a06be0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c4d20 .scope module, "MemRead_dff" "dff" 13 65, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389b90 .functor BUFZ 1, v0x600003a06250_0, C4<0>, C4<0>, C4<0>;
v0x600003a06a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a067f0_0 .net "d", 0 0, L_0x600003908000;  alias, 1 drivers
v0x600003a06640_0 .net "q", 0 0, L_0x600002389b90;  alias, 1 drivers
v0x600003a06400_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a06250_0 .var "state", 0 0;
v0x600003a06010_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c47d0 .scope module, "MemWrite_dff" "dff" 13 66, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389b20 .functor BUFZ 1, v0x600003a05680_0, C4<0>, C4<0>, C4<0>;
v0x600003a05e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a05c20_0 .net "d", 0 0, L_0x600003908280;  alias, 1 drivers
v0x600003a05a70_0 .net "q", 0 0, L_0x600002389b20;  alias, 1 drivers
v0x600003a05830_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a05680_0 .var "state", 0 0;
v0x600003a05440_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c4280 .scope module, "MemtoReg_dff" "dff" 13 63, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389c70 .functor BUFZ 1, v0x600003a04ab0_0, C4<0>, C4<0>, C4<0>;
v0x600003a05290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a05050_0 .net "d", 0 0, L_0x600003908140;  alias, 1 drivers
v0x600003a04ea0_0 .net "q", 0 0, L_0x600002389c70;  alias, 1 drivers
v0x600003a04c60_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a04ab0_0 .var "state", 0 0;
v0x600003a0fe70_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c3d30 .scope module, "RegDst_dff" "dff" 13 69, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023889a0 .functor BUFZ 1, v0x600003a0eb50_0, C4<0>, C4<0>, C4<0>;
v0x600003a0fc30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a0fa80_0 .net "d", 0 0, L_0x60000390fde0;  alias, 1 drivers
v0x600003a0f840_0 .net "q", 0 0, L_0x6000023889a0;  alias, 1 drivers
v0x600003a0f690_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a0eb50_0 .var "state", 0 0;
v0x600003a0e9a0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c37e0 .scope module, "RegWrite_dff" "dff" 13 64, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389c00 .functor BUFZ 1, v0x600003a0df80_0, C4<0>, C4<0>, C4<0>;
v0x600003a0e760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a0e5b0_0 .net "d", 0 0, L_0x6000023d6140;  alias, 1 drivers
v0x600003a0e370_0 .net "q", 0 0, L_0x600002389c00;  alias, 1 drivers
v0x600003a0e1c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a0df80_0 .var "state", 0 0;
v0x600003a0ddd0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c3290 .scope module, "SavePC_dff" "dff" 13 70, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000238c850 .functor BUFZ 1, v0x600003a0d3b0_0, C4<0>, C4<0>, C4<0>;
v0x600003a0db90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a0d9e0_0 .net "d", 0 0, L_0x6000039085a0;  alias, 1 drivers
v0x600003a0d7a0_0 .net "q", 0 0, L_0x60000238c850;  alias, 1 drivers
v0x600003a0d5f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a0d3b0_0 .var "state", 0 0;
v0x600003a0d200_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c2d40 .scope module, "Source1_dff[0]" "dff" 13 76, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a0cfc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a0ce10_0 .net "d", 0 0, L_0x6000039a4640;  1 drivers
v0x600003a0cbd0_0 .net "q", 0 0, v0x600003a0c7e0_0;  1 drivers
v0x600003a0ca20_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a0c7e0_0 .var "state", 0 0;
v0x600003a0c630_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c27f0 .scope module, "Source1_dff[1]" "dff" 13 76, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af3f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af3d50_0 .net "d", 0 0, L_0x6000039a45a0;  1 drivers
v0x600003af3b10_0 .net "q", 0 0, v0x600003af3720_0;  1 drivers
v0x600003af3960_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af3720_0 .var "state", 0 0;
v0x600003af3570_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c22a0 .scope module, "Source1_dff[2]" "dff" 13 76, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af3330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af3180_0 .net "d", 0 0, L_0x6000039a4500;  1 drivers
v0x600003af2f40_0 .net "q", 0 0, v0x600003af2b50_0;  1 drivers
v0x600003af2d90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af2b50_0 .var "state", 0 0;
v0x600003af29a0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c1d50 .scope module, "Source1_dff[3]" "dff" 13 76, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af27f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af2640_0 .net "d", 0 0, L_0x6000039a4460;  1 drivers
v0x600003af1b00_0 .net "q", 0 0, v0x600003af1710_0;  1 drivers
v0x600003af1950_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af1710_0 .var "state", 0 0;
v0x600003af1560_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c1800 .scope module, "Source2_dff[0]" "dff" 13 77, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af1320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af1170_0 .net "d", 0 0, L_0x6000039a4320;  1 drivers
v0x600003af0f30_0 .net "q", 0 0, v0x600003af0b40_0;  1 drivers
v0x600003af0d80_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af0b40_0 .var "state", 0 0;
v0x600003af0990_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c12b0 .scope module, "Source2_dff[1]" "dff" 13 77, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af0750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af05a0_0 .net "d", 0 0, L_0x6000039a4280;  1 drivers
v0x600003af0360_0 .net "q", 0 0, v0x600003af7a80_0;  1 drivers
v0x600003af01b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af7a80_0 .var "state", 0 0;
v0x600003af78d0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c0700 .scope module, "Source2_dff[2]" "dff" 13 77, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af7690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af74e0_0 .net "d", 0 0, L_0x6000039a41e0;  1 drivers
v0x600003af72a0_0 .net "q", 0 0, v0x600003af6eb0_0;  1 drivers
v0x600003af70f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af6eb0_0 .var "state", 0 0;
v0x600003af6d00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c01b0 .scope module, "Source2_dff[3]" "dff" 13 77, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af6ac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af6910_0 .net "d", 0 0, L_0x6000039a4140;  1 drivers
v0x600003af66d0_0 .net "q", 0 0, v0x600003af62e0_0;  1 drivers
v0x600003af6520_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af62e0_0 .var "state", 0 0;
v0x600003af6130_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289bfc60 .scope module, "a_reg" "Register" 13 83, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003a95440_0 .net8 "Bitline1", 15 0, p0x7fe3288563d8;  alias, 0 drivers, strength-aware
o0x7fe328856408 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caf00 .island tran;
p0x7fe328856408 .port I0x6000008caf00, o0x7fe328856408;
v0x600003a95290_0 .net8 "Bitline2", 15 0, p0x7fe328856408;  0 drivers, strength-aware
v0x600003a945a0_0 .net "D", 15 0, L_0x60000390e3a0;  alias, 1 drivers
L_0x7fe32a331908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a943f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  1 drivers
L_0x7fe32a331950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a941b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  1 drivers
v0x600003a94000_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003a9b720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9b570_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039a55e0 .part L_0x60000390e3a0, 0, 1;
L_0x6000039a5540 .part L_0x60000390e3a0, 1, 1;
L_0x6000039a54a0 .part L_0x60000390e3a0, 2, 1;
L_0x6000039a5400 .part L_0x60000390e3a0, 3, 1;
L_0x6000039a5360 .part L_0x60000390e3a0, 4, 1;
L_0x6000039a52c0 .part L_0x60000390e3a0, 5, 1;
L_0x6000039a4d20 .part L_0x60000390e3a0, 6, 1;
L_0x6000039a7a20 .part L_0x60000390e3a0, 7, 1;
L_0x6000039a7980 .part L_0x60000390e3a0, 8, 1;
L_0x6000039a78e0 .part L_0x60000390e3a0, 9, 1;
L_0x6000039a7840 .part L_0x60000390e3a0, 10, 1;
L_0x6000039a77a0 .part L_0x60000390e3a0, 11, 1;
L_0x6000039a7700 .part L_0x60000390e3a0, 12, 1;
L_0x6000039a7660 .part L_0x60000390e3a0, 13, 1;
L_0x6000039a75c0 .part L_0x60000390e3a0, 14, 1;
L_0x6000039a7520 .part L_0x60000390e3a0, 15, 1;
p0x7fe328852bf8 .port I0x6000008caec0, L_0x6000023fd420;
 .tranvp 16 1 0, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328852bf8;
p0x7fe328852fe8 .port I0x6000008caec0, L_0x6000023fd500;
 .tranvp 16 1 1, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328852fe8;
p0x7fe328853378 .port I0x6000008caec0, L_0x6000023fd5e0;
 .tranvp 16 1 2, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328853378;
p0x7fe328853708 .port I0x6000008caec0, L_0x6000023fd6c0;
 .tranvp 16 1 3, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328853708;
p0x7fe328853a98 .port I0x6000008caec0, L_0x6000023fd7a0;
 .tranvp 16 1 4, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328853a98;
p0x7fe328853e28 .port I0x6000008caec0, L_0x6000023fd880;
 .tranvp 16 1 5, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328853e28;
p0x7fe3288541b8 .port I0x6000008caec0, L_0x6000023fd960;
 .tranvp 16 1 6, I0x6000008caec0, p0x7fe3288563d8 p0x7fe3288541b8;
p0x7fe328854548 .port I0x6000008caec0, L_0x6000023fda40;
 .tranvp 16 1 7, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328854548;
p0x7fe3288548d8 .port I0x6000008caec0, L_0x6000023fdb20;
 .tranvp 16 1 8, I0x6000008caec0, p0x7fe3288563d8 p0x7fe3288548d8;
p0x7fe328854c68 .port I0x6000008caec0, L_0x6000023fdc00;
 .tranvp 16 1 9, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328854c68;
p0x7fe328854ff8 .port I0x6000008caec0, L_0x6000023fdce0;
 .tranvp 16 1 10, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328854ff8;
p0x7fe328855388 .port I0x6000008caec0, L_0x6000023fddc0;
 .tranvp 16 1 11, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328855388;
p0x7fe328855718 .port I0x6000008caec0, L_0x6000023fdea0;
 .tranvp 16 1 12, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328855718;
p0x7fe328855aa8 .port I0x6000008caec0, L_0x6000023fdf80;
 .tranvp 16 1 13, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328855aa8;
p0x7fe328855e38 .port I0x6000008caec0, L_0x6000023fe060;
 .tranvp 16 1 14, I0x6000008caec0, p0x7fe3288563d8 p0x7fe328855e38;
p0x7fe3288561c8 .port I0x6000008caec0, L_0x6000023fe140;
 .tranvp 16 1 15, I0x6000008caec0, p0x7fe3288563d8 p0x7fe3288561c8;
p0x7fe328852c28 .port I0x6000008caf00, L_0x6000023fd490;
 .tranvp 16 1 0, I0x6000008caf00, p0x7fe328856408 p0x7fe328852c28;
p0x7fe328853018 .port I0x6000008caf00, L_0x6000023fd570;
 .tranvp 16 1 1, I0x6000008caf00, p0x7fe328856408 p0x7fe328853018;
p0x7fe3288533a8 .port I0x6000008caf00, L_0x6000023fd650;
 .tranvp 16 1 2, I0x6000008caf00, p0x7fe328856408 p0x7fe3288533a8;
p0x7fe328853738 .port I0x6000008caf00, L_0x6000023fd730;
 .tranvp 16 1 3, I0x6000008caf00, p0x7fe328856408 p0x7fe328853738;
p0x7fe328853ac8 .port I0x6000008caf00, L_0x6000023fd810;
 .tranvp 16 1 4, I0x6000008caf00, p0x7fe328856408 p0x7fe328853ac8;
p0x7fe328853e58 .port I0x6000008caf00, L_0x6000023fd8f0;
 .tranvp 16 1 5, I0x6000008caf00, p0x7fe328856408 p0x7fe328853e58;
p0x7fe3288541e8 .port I0x6000008caf00, L_0x6000023fd9d0;
 .tranvp 16 1 6, I0x6000008caf00, p0x7fe328856408 p0x7fe3288541e8;
p0x7fe328854578 .port I0x6000008caf00, L_0x6000023fdab0;
 .tranvp 16 1 7, I0x6000008caf00, p0x7fe328856408 p0x7fe328854578;
p0x7fe328854908 .port I0x6000008caf00, L_0x6000023fdb90;
 .tranvp 16 1 8, I0x6000008caf00, p0x7fe328856408 p0x7fe328854908;
p0x7fe328854c98 .port I0x6000008caf00, L_0x6000023fdc70;
 .tranvp 16 1 9, I0x6000008caf00, p0x7fe328856408 p0x7fe328854c98;
p0x7fe328855028 .port I0x6000008caf00, L_0x6000023fdd50;
 .tranvp 16 1 10, I0x6000008caf00, p0x7fe328856408 p0x7fe328855028;
p0x7fe3288553b8 .port I0x6000008caf00, L_0x6000023fde30;
 .tranvp 16 1 11, I0x6000008caf00, p0x7fe328856408 p0x7fe3288553b8;
p0x7fe328855748 .port I0x6000008caf00, L_0x6000023fdf10;
 .tranvp 16 1 12, I0x6000008caf00, p0x7fe328856408 p0x7fe328855748;
p0x7fe328855ad8 .port I0x6000008caf00, L_0x6000023fdff0;
 .tranvp 16 1 13, I0x6000008caf00, p0x7fe328856408 p0x7fe328855ad8;
p0x7fe328855e68 .port I0x6000008caf00, L_0x6000023fe0d0;
 .tranvp 16 1 14, I0x6000008caf00, p0x7fe328856408 p0x7fe328855e68;
p0x7fe3288561f8 .port I0x6000008caf00, L_0x6000023fe1b0;
 .tranvp 16 1 15, I0x6000008caf00, p0x7fe328856408 p0x7fe3288561f8;
S_0x7fe3289bf710 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd420 .functor BUFT 1, v0x600003af5710_0, C4<0>, C4<0>, C4<0>;
o0x7fe328852cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd490 .functor BUFT 1, o0x7fe328852cb8, C4<0>, C4<0>, C4<0>;
v0x600003af5320_0 .net8 "Bitline1", 0 0, p0x7fe328852bf8;  1 drivers, strength-aware
v0x600003af5170_0 .net8 "Bitline2", 0 0, p0x7fe328852c28;  1 drivers, strength-aware
v0x600003af4f30_0 .net "D", 0 0, L_0x6000039a55e0;  1 drivers
v0x600003af4d80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003af4b40_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003af4990_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003af4750_0 name=_ivl_4
v0x600003af45a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af4360_0 .net "dffOut", 0 0, v0x600003af5710_0;  1 drivers
v0x600003af41b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289bf1c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bf710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af5ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af5d40_0 .net "d", 0 0, L_0x6000039a55e0;  alias, 1 drivers
v0x600003af5b00_0 .net "q", 0 0, v0x600003af5710_0;  alias, 1 drivers
v0x600003af5950_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af5710_0 .var "state", 0 0;
v0x600003af5560_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289be1d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd500 .functor BUFT 1, v0x600003afb720_0, C4<0>, C4<0>, C4<0>;
o0x7fe328853048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd570 .functor BUFT 1, o0x7fe328853048, C4<0>, C4<0>, C4<0>;
v0x600003afb330_0 .net8 "Bitline1", 0 0, p0x7fe328852fe8;  1 drivers, strength-aware
v0x600003afb180_0 .net8 "Bitline2", 0 0, p0x7fe328853018;  1 drivers, strength-aware
v0x600003afaf40_0 .net "D", 0 0, L_0x6000039a5540;  1 drivers
v0x600003afad90_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003afab50_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003afa9a0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003afa760_0 name=_ivl_4
v0x600003afa5b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003afa370_0 .net "dffOut", 0 0, v0x600003afb720_0;  1 drivers
v0x600003afa1c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289e9d90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289be1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003afbf00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003afbd50_0 .net "d", 0 0, L_0x6000039a5540;  alias, 1 drivers
v0x600003afbb10_0 .net "q", 0 0, v0x600003afb720_0;  alias, 1 drivers
v0x600003afb960_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003afb720_0 .var "state", 0 0;
v0x600003afb570_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289dc090 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd5e0 .functor BUFT 1, v0x600003af98c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288533d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd650 .functor BUFT 1, o0x7fe3288533d8, C4<0>, C4<0>, C4<0>;
v0x600003af94d0_0 .net8 "Bitline1", 0 0, p0x7fe328853378;  1 drivers, strength-aware
v0x600003af9320_0 .net8 "Bitline2", 0 0, p0x7fe3288533a8;  1 drivers, strength-aware
v0x600003af90e0_0 .net "D", 0 0, L_0x6000039a54a0;  1 drivers
v0x600003af8f30_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003af8cf0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003af8b40_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ad7e70_0 name=_ivl_4
v0x600003ad7c30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ad7a80_0 .net "dffOut", 0 0, v0x600003af98c0_0;  1 drivers
v0x600003ad7840_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289e8630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289dc090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003af9f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003af9dd0_0 .net "d", 0 0, L_0x6000039a54a0;  alias, 1 drivers
v0x600003af9cb0_0 .net "q", 0 0, v0x600003af98c0_0;  alias, 1 drivers
v0x600003af9b00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003af98c0_0 .var "state", 0 0;
v0x600003af9710_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289e4450 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd6c0 .functor BUFT 1, v0x600003ad6eb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328853768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd730 .functor BUFT 1, o0x7fe328853768, C4<0>, C4<0>, C4<0>;
v0x600003ad6ac0_0 .net8 "Bitline1", 0 0, p0x7fe328853708;  1 drivers, strength-aware
v0x600003ad6880_0 .net8 "Bitline2", 0 0, p0x7fe328853738;  1 drivers, strength-aware
v0x600003ad66d0_0 .net "D", 0 0, L_0x6000039a5400;  1 drivers
v0x600003ad6490_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ad62e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ad60a0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ad5ef0_0 name=_ivl_4
v0x600003ad5cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ad5b00_0 .net "dffOut", 0 0, v0x600003ad6eb0_0;  1 drivers
v0x600003ad58c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289e0270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289e4450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ad7690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ad7450_0 .net "d", 0 0, L_0x6000039a5400;  alias, 1 drivers
v0x600003ad72a0_0 .net "q", 0 0, v0x600003ad6eb0_0;  alias, 1 drivers
v0x600003ad7060_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ad6eb0_0 .var "state", 0 0;
v0x600003ad6c70_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289f2150 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd7a0 .functor BUFT 1, v0x600003ad4f30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328853af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd810 .functor BUFT 1, o0x7fe328853af8, C4<0>, C4<0>, C4<0>;
v0x600003ad4b40_0 .net8 "Bitline1", 0 0, p0x7fe328853a98;  1 drivers, strength-aware
v0x600003ac3e70_0 .net8 "Bitline2", 0 0, p0x7fe328853ac8;  1 drivers, strength-aware
v0x600003ac3c30_0 .net "D", 0 0, L_0x6000039a5360;  1 drivers
v0x600003ac3a80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ac3840_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac3690_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ac3450_0 name=_ivl_4
v0x600003ac32a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac3060_0 .net "dffOut", 0 0, v0x600003ad4f30_0;  1 drivers
v0x600003ac2eb0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289edf70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289f2150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ad5710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ad54d0_0 .net "d", 0 0, L_0x6000039a5360;  alias, 1 drivers
v0x600003ad5320_0 .net "q", 0 0, v0x600003ad4f30_0;  alias, 1 drivers
v0x600003ad50e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ad4f30_0 .var "state", 0 0;
v0x600003ad4cf0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289fa510 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd880 .functor BUFT 1, v0x600003ac20a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328853e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd8f0 .functor BUFT 1, o0x7fe328853e88, C4<0>, C4<0>, C4<0>;
v0x600003ac1cb0_0 .net8 "Bitline1", 0 0, p0x7fe328853e28;  1 drivers, strength-aware
v0x600003ac1b00_0 .net8 "Bitline2", 0 0, p0x7fe328853e58;  1 drivers, strength-aware
v0x600003ac18c0_0 .net "D", 0 0, L_0x6000039a52c0;  1 drivers
v0x600003ac1710_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ac14d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac1320_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ac10e0_0 name=_ivl_4
v0x600003ac0f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac0cf0_0 .net "dffOut", 0 0, v0x600003ac20a0_0;  1 drivers
v0x600003ac0b40_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289f6330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289fa510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ac2c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac2ac0_0 .net "d", 0 0, L_0x6000039a52c0;  alias, 1 drivers
v0x600003ac2490_0 .net "q", 0 0, v0x600003ac20a0_0;  alias, 1 drivers
v0x600003ac22e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ac20a0_0 .var "state", 0 0;
v0x600003ac1ef0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a21d880 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd960 .functor BUFT 1, v0x600003ac0120_0, C4<0>, C4<0>, C4<0>;
o0x7fe328854218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd9d0 .functor BUFT 1, o0x7fe328854218, C4<0>, C4<0>, C4<0>;
v0x600003ac7cc0_0 .net8 "Bitline1", 0 0, p0x7fe3288541b8;  1 drivers, strength-aware
v0x600003ac7b10_0 .net8 "Bitline2", 0 0, p0x7fe3288541e8;  1 drivers, strength-aware
v0x600003ac6eb0_0 .net "D", 0 0, L_0x6000039a4d20;  1 drivers
v0x600003ac6d00_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ac6ac0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac6910_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ac66d0_0 name=_ivl_4
v0x600003ac6520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac62e0_0 .net "dffOut", 0 0, v0x600003ac0120_0;  1 drivers
v0x600003ac6130_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a218f30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21d880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ac0900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac0750_0 .net "d", 0 0, L_0x6000039a4d20;  alias, 1 drivers
v0x600003ac0510_0 .net "q", 0 0, v0x600003ac0120_0;  alias, 1 drivers
v0x600003ac0360_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ac0120_0 .var "state", 0 0;
v0x600003ac7f00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a210a60 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fda40 .functor BUFT 1, v0x600003ac5710_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288545a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdab0 .functor BUFT 1, o0x7fe3288545a8, C4<0>, C4<0>, C4<0>;
v0x600003ac5320_0 .net8 "Bitline1", 0 0, p0x7fe328854548;  1 drivers, strength-aware
v0x600003ac5170_0 .net8 "Bitline2", 0 0, p0x7fe328854578;  1 drivers, strength-aware
v0x600003ac4f30_0 .net "D", 0 0, L_0x6000039a7a20;  1 drivers
v0x600003ac4d80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ac4b40_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac4990_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ac4750_0 name=_ivl_4
v0x600003ac45a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac4360_0 .net "dffOut", 0 0, v0x600003ac5710_0;  1 drivers
v0x600003ac41b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a208590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a210a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ac5ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac5d40_0 .net "d", 0 0, L_0x6000039a7a20;  alias, 1 drivers
v0x600003ac5b00_0 .net "q", 0 0, v0x600003ac5710_0;  alias, 1 drivers
v0x600003ac5950_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ac5710_0 .var "state", 0 0;
v0x600003ac5560_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899fac0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fdb20 .functor BUFT 1, v0x600003acb720_0, C4<0>, C4<0>, C4<0>;
o0x7fe328854938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdb90 .functor BUFT 1, o0x7fe328854938, C4<0>, C4<0>, C4<0>;
v0x600003acb330_0 .net8 "Bitline1", 0 0, p0x7fe3288548d8;  1 drivers, strength-aware
v0x600003acb180_0 .net8 "Bitline2", 0 0, p0x7fe328854908;  1 drivers, strength-aware
v0x600003aca520_0 .net "D", 0 0, L_0x6000039a7980;  1 drivers
v0x600003aca370_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003aca130_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac9f80_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ac9d40_0 name=_ivl_4
v0x600003ac9b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac9950_0 .net "dffOut", 0 0, v0x600003acb720_0;  1 drivers
v0x600003ac97a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a236710 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899fac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003acbf00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003acbd50_0 .net "d", 0 0, L_0x6000039a7980;  alias, 1 drivers
v0x600003acbb10_0 .net "q", 0 0, v0x600003acb720_0;  alias, 1 drivers
v0x600003acb960_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003acb720_0 .var "state", 0 0;
v0x600003acb570_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a236880 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fdc00 .functor BUFT 1, v0x600003ac8d80_0, C4<0>, C4<0>, C4<0>;
o0x7fe328854cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdc70 .functor BUFT 1, o0x7fe328854cc8, C4<0>, C4<0>, C4<0>;
v0x600003ac8990_0 .net8 "Bitline1", 0 0, p0x7fe328854c68;  1 drivers, strength-aware
v0x600003ac87e0_0 .net8 "Bitline2", 0 0, p0x7fe328854c98;  1 drivers, strength-aware
v0x600003ac85a0_0 .net "D", 0 0, L_0x6000039a78e0;  1 drivers
v0x600003ac83f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ac81b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ac8000_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ab3de0_0 name=_ivl_4
v0x600003ab3ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ab39f0_0 .net "dffOut", 0 0, v0x600003ac8d80_0;  1 drivers
v0x600003ab3840_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289a8a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a236880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ac9560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ac93b0_0 .net "d", 0 0, L_0x6000039a78e0;  alias, 1 drivers
v0x600003ac9170_0 .net "q", 0 0, v0x600003ac8d80_0;  alias, 1 drivers
v0x600003ac8fc0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ac8d80_0 .var "state", 0 0;
v0x600003ac8bd0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289be720 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fdce0 .functor BUFT 1, v0x600003ab2eb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328855058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdd50 .functor BUFT 1, o0x7fe328855058, C4<0>, C4<0>, C4<0>;
v0x600003ab2ac0_0 .net8 "Bitline1", 0 0, p0x7fe328854ff8;  1 drivers, strength-aware
v0x600003ab2880_0 .net8 "Bitline2", 0 0, p0x7fe328855028;  1 drivers, strength-aware
v0x600003ab26d0_0 .net "D", 0 0, L_0x6000039a7840;  1 drivers
v0x600003ab2490_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003ab22e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003ab20a0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ab1ef0_0 name=_ivl_4
v0x600003ab1cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ab1b00_0 .net "dffOut", 0 0, v0x600003ab2eb0_0;  1 drivers
v0x600003ab18c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289bec70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289be720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ab3690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ab3450_0 .net "d", 0 0, L_0x6000039a7840;  alias, 1 drivers
v0x600003ab32a0_0 .net "q", 0 0, v0x600003ab2eb0_0;  alias, 1 drivers
v0x600003ab3060_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ab2eb0_0 .var "state", 0 0;
v0x600003ab2c70_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32890aad0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fddc0 .functor BUFT 1, v0x600003ab0f30_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288553e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fde30 .functor BUFT 1, o0x7fe3288553e8, C4<0>, C4<0>, C4<0>;
v0x600003aabd50_0 .net8 "Bitline1", 0 0, p0x7fe328855388;  1 drivers, strength-aware
v0x600003aabb10_0 .net8 "Bitline2", 0 0, p0x7fe3288553b8;  1 drivers, strength-aware
v0x600003aab960_0 .net "D", 0 0, L_0x6000039a77a0;  1 drivers
v0x600003aab720_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003aab570_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003aab330_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003aab180_0 name=_ivl_4
v0x600003aaaf40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aaad90_0 .net "dffOut", 0 0, v0x600003ab0f30_0;  1 drivers
v0x600003aaab50_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32890ac40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32890aad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ab1710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ab14d0_0 .net "d", 0 0, L_0x6000039a77a0;  alias, 1 drivers
v0x600003ab1320_0 .net "q", 0 0, v0x600003ab0f30_0;  alias, 1 drivers
v0x600003ab10e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ab0f30_0 .var "state", 0 0;
v0x600003aabf00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32890b980 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fdea0 .functor BUFT 1, v0x600003aaa1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328855778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdf10 .functor BUFT 1, o0x7fe328855778, C4<0>, C4<0>, C4<0>;
v0x600003aa9dd0_0 .net8 "Bitline1", 0 0, p0x7fe328855718;  1 drivers, strength-aware
v0x600003aa9b90_0 .net8 "Bitline2", 0 0, p0x7fe328855748;  1 drivers, strength-aware
v0x600003aa99e0_0 .net "D", 0 0, L_0x6000039a7700;  1 drivers
v0x600003aa97a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003aa95f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003aa93b0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003aa9200_0 name=_ivl_4
v0x600003aa8fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aa8e10_0 .net "dffOut", 0 0, v0x600003aaa1c0_0;  1 drivers
v0x600003aa8bd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32890baf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32890b980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003aaa9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aaa760_0 .net "d", 0 0, L_0x6000039a7700;  alias, 1 drivers
v0x600003aaa5b0_0 .net "q", 0 0, v0x600003aaa1c0_0;  alias, 1 drivers
v0x600003aaa370_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003aaa1c0_0 .var "state", 0 0;
v0x600003aa9f80_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328905250 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fdf80 .functor BUFT 1, v0x600003a92e20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328855b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fdff0 .functor BUFT 1, o0x7fe328855b08, C4<0>, C4<0>, C4<0>;
v0x600003a92a30_0 .net8 "Bitline1", 0 0, p0x7fe328855aa8;  1 drivers, strength-aware
v0x600003a927f0_0 .net8 "Bitline2", 0 0, p0x7fe328855ad8;  1 drivers, strength-aware
v0x600003a92640_0 .net "D", 0 0, L_0x6000039a7660;  1 drivers
v0x600003a92400_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003a92250_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003a92010_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a91e60_0 name=_ivl_4
v0x600003a91c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a91a70_0 .net "dffOut", 0 0, v0x600003a92e20_0;  1 drivers
v0x600003a91830_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289053c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328905250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003aa8a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aa87e0_0 .net "d", 0 0, L_0x6000039a7660;  alias, 1 drivers
v0x600003aa8630_0 .net "q", 0 0, v0x600003a92e20_0;  alias, 1 drivers
v0x600003a92fd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a92e20_0 .var "state", 0 0;
v0x600003a92be0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899fe10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe060 .functor BUFT 1, v0x600003a90ea0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328855e98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe0d0 .functor BUFT 1, o0x7fe328855e98, C4<0>, C4<0>, C4<0>;
v0x600003a90ab0_0 .net8 "Bitline1", 0 0, p0x7fe328855e38;  1 drivers, strength-aware
v0x600003a90870_0 .net8 "Bitline2", 0 0, p0x7fe328855e68;  1 drivers, strength-aware
v0x600003a906c0_0 .net "D", 0 0, L_0x6000039a75c0;  1 drivers
v0x600003a90480_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003a902d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003a97de0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a97ba0_0 name=_ivl_4
v0x600003a979f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a977b0_0 .net "dffOut", 0 0, v0x600003a90ea0_0;  1 drivers
v0x600003a97600_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899ff80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899fe10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a91680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a91440_0 .net "d", 0 0, L_0x6000039a75c0;  alias, 1 drivers
v0x600003a91290_0 .net "q", 0 0, v0x600003a90ea0_0;  alias, 1 drivers
v0x600003a91050_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a90ea0_0 .var "state", 0 0;
v0x600003a90c60_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289c0c50 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe140 .functor BUFT 1, v0x600003a96be0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328856228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe1b0 .functor BUFT 1, o0x7fe328856228, C4<0>, C4<0>, C4<0>;
v0x600003a967f0_0 .net8 "Bitline1", 0 0, p0x7fe3288561c8;  1 drivers, strength-aware
v0x600003a96640_0 .net8 "Bitline2", 0 0, p0x7fe3288561f8;  1 drivers, strength-aware
v0x600003a96400_0 .net "D", 0 0, L_0x6000039a7520;  1 drivers
v0x600003a96250_0 .net "ReadEnable1", 0 0, L_0x7fe32a331908;  alias, 1 drivers
v0x600003a96010_0 .net "ReadEnable2", 0 0, L_0x7fe32a331950;  alias, 1 drivers
v0x600003a95e60_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a95c20_0 name=_ivl_4
v0x600003a95a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a95830_0 .net "dffOut", 0 0, v0x600003a96be0_0;  1 drivers
v0x600003a95680_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289c0dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289c0c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a973c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a97210_0 .net "d", 0 0, L_0x6000039a7520;  alias, 1 drivers
v0x600003a96fd0_0 .net "q", 0 0, v0x600003a96be0_0;  alias, 1 drivers
v0x600003a96e20_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a96be0_0 .var "state", 0 0;
v0x600003a96a30_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289a9820 .scope module, "b_reg" "Register" 13 86, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bad3b0_0 .net8 "Bitline1", 15 0, p0x7fe328859f48;  alias, 0 drivers, strength-aware
o0x7fe328859f78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caf40 .island tran;
p0x7fe328859f78 .port I0x6000008caf40, o0x7fe328859f78;
v0x600003bad440_0 .net8 "Bitline2", 15 0, p0x7fe328859f78;  0 drivers, strength-aware
v0x600003bad4d0_0 .net "D", 15 0, L_0x60000390e4e0;  alias, 1 drivers
L_0x7fe32a331998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bad560_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  1 drivers
L_0x7fe32a3319e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bad5f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  1 drivers
v0x600003bad680_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003bad710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bad7a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039a7480 .part L_0x60000390e4e0, 0, 1;
L_0x6000039a73e0 .part L_0x60000390e4e0, 1, 1;
L_0x6000039a7340 .part L_0x60000390e4e0, 2, 1;
L_0x6000039a72a0 .part L_0x60000390e4e0, 3, 1;
L_0x6000039a7200 .part L_0x60000390e4e0, 4, 1;
L_0x6000039a7160 .part L_0x60000390e4e0, 5, 1;
L_0x6000039a70c0 .part L_0x60000390e4e0, 6, 1;
L_0x6000039a5220 .part L_0x60000390e4e0, 7, 1;
L_0x6000039a5180 .part L_0x60000390e4e0, 8, 1;
L_0x6000039a50e0 .part L_0x60000390e4e0, 9, 1;
L_0x6000039a5040 .part L_0x60000390e4e0, 10, 1;
L_0x6000039a4c80 .part L_0x60000390e4e0, 11, 1;
L_0x6000039a4a00 .part L_0x60000390e4e0, 12, 1;
L_0x6000039a4be0 .part L_0x60000390e4e0, 13, 1;
L_0x6000039a4b40 .part L_0x60000390e4e0, 14, 1;
L_0x6000039a4aa0 .part L_0x60000390e4e0, 15, 1;
p0x7fe328856768 .port I0x6000008caf20, L_0x6000023fe220;
 .tranvp 16 1 0, I0x6000008caf20, p0x7fe328859f48 p0x7fe328856768;
p0x7fe328856b58 .port I0x6000008caf20, L_0x6000023fe300;
 .tranvp 16 1 1, I0x6000008caf20, p0x7fe328859f48 p0x7fe328856b58;
p0x7fe328856ee8 .port I0x6000008caf20, L_0x6000023fe3e0;
 .tranvp 16 1 2, I0x6000008caf20, p0x7fe328859f48 p0x7fe328856ee8;
p0x7fe328857278 .port I0x6000008caf20, L_0x6000023fe4c0;
 .tranvp 16 1 3, I0x6000008caf20, p0x7fe328859f48 p0x7fe328857278;
p0x7fe328857608 .port I0x6000008caf20, L_0x6000023fe5a0;
 .tranvp 16 1 4, I0x6000008caf20, p0x7fe328859f48 p0x7fe328857608;
p0x7fe328857998 .port I0x6000008caf20, L_0x6000023fe680;
 .tranvp 16 1 5, I0x6000008caf20, p0x7fe328859f48 p0x7fe328857998;
p0x7fe328857d28 .port I0x6000008caf20, L_0x6000023fe760;
 .tranvp 16 1 6, I0x6000008caf20, p0x7fe328859f48 p0x7fe328857d28;
p0x7fe3288580b8 .port I0x6000008caf20, L_0x6000023fe840;
 .tranvp 16 1 7, I0x6000008caf20, p0x7fe328859f48 p0x7fe3288580b8;
p0x7fe328858448 .port I0x6000008caf20, L_0x6000023fe920;
 .tranvp 16 1 8, I0x6000008caf20, p0x7fe328859f48 p0x7fe328858448;
p0x7fe3288587d8 .port I0x6000008caf20, L_0x6000023fea00;
 .tranvp 16 1 9, I0x6000008caf20, p0x7fe328859f48 p0x7fe3288587d8;
p0x7fe328858b68 .port I0x6000008caf20, L_0x6000023feae0;
 .tranvp 16 1 10, I0x6000008caf20, p0x7fe328859f48 p0x7fe328858b68;
p0x7fe328858ef8 .port I0x6000008caf20, L_0x6000023febc0;
 .tranvp 16 1 11, I0x6000008caf20, p0x7fe328859f48 p0x7fe328858ef8;
p0x7fe328859288 .port I0x6000008caf20, L_0x6000023feca0;
 .tranvp 16 1 12, I0x6000008caf20, p0x7fe328859f48 p0x7fe328859288;
p0x7fe328859618 .port I0x6000008caf20, L_0x6000023fed80;
 .tranvp 16 1 13, I0x6000008caf20, p0x7fe328859f48 p0x7fe328859618;
p0x7fe3288599a8 .port I0x6000008caf20, L_0x6000023fee60;
 .tranvp 16 1 14, I0x6000008caf20, p0x7fe328859f48 p0x7fe3288599a8;
p0x7fe328859d38 .port I0x6000008caf20, L_0x6000023fef40;
 .tranvp 16 1 15, I0x6000008caf20, p0x7fe328859f48 p0x7fe328859d38;
p0x7fe328856798 .port I0x6000008caf40, L_0x6000023fe290;
 .tranvp 16 1 0, I0x6000008caf40, p0x7fe328859f78 p0x7fe328856798;
p0x7fe328856b88 .port I0x6000008caf40, L_0x6000023fe370;
 .tranvp 16 1 1, I0x6000008caf40, p0x7fe328859f78 p0x7fe328856b88;
p0x7fe328856f18 .port I0x6000008caf40, L_0x6000023fe450;
 .tranvp 16 1 2, I0x6000008caf40, p0x7fe328859f78 p0x7fe328856f18;
p0x7fe3288572a8 .port I0x6000008caf40, L_0x6000023fe530;
 .tranvp 16 1 3, I0x6000008caf40, p0x7fe328859f78 p0x7fe3288572a8;
p0x7fe328857638 .port I0x6000008caf40, L_0x6000023fe610;
 .tranvp 16 1 4, I0x6000008caf40, p0x7fe328859f78 p0x7fe328857638;
p0x7fe3288579c8 .port I0x6000008caf40, L_0x6000023fe6f0;
 .tranvp 16 1 5, I0x6000008caf40, p0x7fe328859f78 p0x7fe3288579c8;
p0x7fe328857d58 .port I0x6000008caf40, L_0x6000023fe7d0;
 .tranvp 16 1 6, I0x6000008caf40, p0x7fe328859f78 p0x7fe328857d58;
p0x7fe3288580e8 .port I0x6000008caf40, L_0x6000023fe8b0;
 .tranvp 16 1 7, I0x6000008caf40, p0x7fe328859f78 p0x7fe3288580e8;
p0x7fe328858478 .port I0x6000008caf40, L_0x6000023fe990;
 .tranvp 16 1 8, I0x6000008caf40, p0x7fe328859f78 p0x7fe328858478;
p0x7fe328858808 .port I0x6000008caf40, L_0x6000023fea70;
 .tranvp 16 1 9, I0x6000008caf40, p0x7fe328859f78 p0x7fe328858808;
p0x7fe328858b98 .port I0x6000008caf40, L_0x6000023feb50;
 .tranvp 16 1 10, I0x6000008caf40, p0x7fe328859f78 p0x7fe328858b98;
p0x7fe328858f28 .port I0x6000008caf40, L_0x6000023fec30;
 .tranvp 16 1 11, I0x6000008caf40, p0x7fe328859f78 p0x7fe328858f28;
p0x7fe3288592b8 .port I0x6000008caf40, L_0x6000023fed10;
 .tranvp 16 1 12, I0x6000008caf40, p0x7fe328859f78 p0x7fe3288592b8;
p0x7fe328859648 .port I0x6000008caf40, L_0x6000023fedf0;
 .tranvp 16 1 13, I0x6000008caf40, p0x7fe328859f78 p0x7fe328859648;
p0x7fe3288599d8 .port I0x6000008caf40, L_0x6000023feed0;
 .tranvp 16 1 14, I0x6000008caf40, p0x7fe328859f78 p0x7fe3288599d8;
p0x7fe328859d68 .port I0x6000008caf40, L_0x6000023fefb0;
 .tranvp 16 1 15, I0x6000008caf40, p0x7fe328859f78 p0x7fe328859d68;
S_0x7fe3289a9990 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe220 .functor BUFT 1, v0x600003a9ab50_0, C4<0>, C4<0>, C4<0>;
o0x7fe328856828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe290 .functor BUFT 1, o0x7fe328856828, C4<0>, C4<0>, C4<0>;
v0x600003a9a760_0 .net8 "Bitline1", 0 0, p0x7fe328856768;  1 drivers, strength-aware
v0x600003a9a5b0_0 .net8 "Bitline2", 0 0, p0x7fe328856798;  1 drivers, strength-aware
v0x600003a9a370_0 .net "D", 0 0, L_0x6000039a7480;  1 drivers
v0x600003a9a1c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a99f80_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a99dd0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a99b90_0 name=_ivl_4
v0x600003a999e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a997a0_0 .net "dffOut", 0 0, v0x600003a9ab50_0;  1 drivers
v0x600003a995f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289d69e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289a9990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a9b330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9b180_0 .net "d", 0 0, L_0x6000039a7480;  alias, 1 drivers
v0x600003a9af40_0 .net "q", 0 0, v0x600003a9ab50_0;  alias, 1 drivers
v0x600003a9ad90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a9ab50_0 .var "state", 0 0;
v0x600003a9a9a0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289d6b50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe300 .functor BUFT 1, v0x600003a98bd0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328856bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe370 .functor BUFT 1, o0x7fe328856bb8, C4<0>, C4<0>, C4<0>;
v0x600003a987e0_0 .net8 "Bitline1", 0 0, p0x7fe328856b58;  1 drivers, strength-aware
v0x600003a98630_0 .net8 "Bitline2", 0 0, p0x7fe328856b88;  1 drivers, strength-aware
v0x600003a983f0_0 .net "D", 0 0, L_0x6000039a73e0;  1 drivers
v0x600003a98240_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a98000_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a9fde0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a9f180_0 name=_ivl_4
v0x600003a9efd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9ed90_0 .net "dffOut", 0 0, v0x600003a98bd0_0;  1 drivers
v0x600003a9ebe0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289db920 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a993b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a99200_0 .net "d", 0 0, L_0x6000039a73e0;  alias, 1 drivers
v0x600003a98fc0_0 .net "q", 0 0, v0x600003a98bd0_0;  alias, 1 drivers
v0x600003a98e10_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a98bd0_0 .var "state", 0 0;
v0x600003a98a20_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289dba90 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe3e0 .functor BUFT 1, v0x600003a9e1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328856f48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe450 .functor BUFT 1, o0x7fe328856f48, C4<0>, C4<0>, C4<0>;
v0x600003a9ddd0_0 .net8 "Bitline1", 0 0, p0x7fe328856ee8;  1 drivers, strength-aware
v0x600003a9dc20_0 .net8 "Bitline2", 0 0, p0x7fe328856f18;  1 drivers, strength-aware
v0x600003a9d9e0_0 .net "D", 0 0, L_0x6000039a7340;  1 drivers
v0x600003a9d830_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a9d5f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a9d440_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a9d200_0 name=_ivl_4
v0x600003a9d050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9ce10_0 .net "dffOut", 0 0, v0x600003a9e1c0_0;  1 drivers
v0x600003a9cc60_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289e7ec0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289dba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a9e9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9e7f0_0 .net "d", 0 0, L_0x6000039a7340;  alias, 1 drivers
v0x600003a9e5b0_0 .net "q", 0 0, v0x600003a9e1c0_0;  alias, 1 drivers
v0x600003a9e400_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a9e1c0_0 .var "state", 0 0;
v0x600003a9e010_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289e8030 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe4c0 .functor BUFT 1, v0x600003a9c240_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288572d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe530 .functor BUFT 1, o0x7fe3288572d8, C4<0>, C4<0>, C4<0>;
v0x600003a83de0_0 .net8 "Bitline1", 0 0, p0x7fe328857278;  1 drivers, strength-aware
v0x600003a83c30_0 .net8 "Bitline2", 0 0, p0x7fe3288572a8;  1 drivers, strength-aware
v0x600003a839f0_0 .net "D", 0 0, L_0x6000039a72a0;  1 drivers
v0x600003a83840_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a83600_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a83450_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a827f0_0 name=_ivl_4
v0x600003a82640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a82400_0 .net "dffOut", 0 0, v0x600003a9c240_0;  1 drivers
v0x600003a82250_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289e3ce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289e8030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a9ca20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a9c870_0 .net "d", 0 0, L_0x6000039a72a0;  alias, 1 drivers
v0x600003a9c630_0 .net "q", 0 0, v0x600003a9c240_0;  alias, 1 drivers
v0x600003a9c480_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a9c240_0 .var "state", 0 0;
v0x600003a9c090_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289e3e50 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe5a0 .functor BUFT 1, v0x600003a81830_0, C4<0>, C4<0>, C4<0>;
o0x7fe328857668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe610 .functor BUFT 1, o0x7fe328857668, C4<0>, C4<0>, C4<0>;
v0x600003a81440_0 .net8 "Bitline1", 0 0, p0x7fe328857608;  1 drivers, strength-aware
v0x600003a81290_0 .net8 "Bitline2", 0 0, p0x7fe328857638;  1 drivers, strength-aware
v0x600003a81050_0 .net "D", 0 0, L_0x6000039a7200;  1 drivers
v0x600003a80ea0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a80c60_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a80ab0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a80870_0 name=_ivl_4
v0x600003a806c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a80480_0 .net "dffOut", 0 0, v0x600003a81830_0;  1 drivers
v0x600003a802d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289dfb00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289e3e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a82010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a81e60_0 .net "d", 0 0, L_0x6000039a7200;  alias, 1 drivers
v0x600003a81c20_0 .net "q", 0 0, v0x600003a81830_0;  alias, 1 drivers
v0x600003a81a70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a81830_0 .var "state", 0 0;
v0x600003a81680_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289dfc70 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe680 .functor BUFT 1, v0x600003a8b840_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288579f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe6f0 .functor BUFT 1, o0x7fe3288579f8, C4<0>, C4<0>, C4<0>;
v0x600003a8b450_0 .net8 "Bitline1", 0 0, p0x7fe328857998;  1 drivers, strength-aware
v0x600003a8b2a0_0 .net8 "Bitline2", 0 0, p0x7fe3288579c8;  1 drivers, strength-aware
v0x600003a8b060_0 .net "D", 0 0, L_0x6000039a7160;  1 drivers
v0x600003a8aeb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a8ac70_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a8aac0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a8bf00_0 name=_ivl_4
v0x600003a8bcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a8bd50_0 .net "dffOut", 0 0, v0x600003a8b840_0;  1 drivers
v0x600003a8bb10_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289f19e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289dfc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a80090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a8be70_0 .net "d", 0 0, L_0x6000039a7160;  alias, 1 drivers
v0x600003a8bc30_0 .net "q", 0 0, v0x600003a8b840_0;  alias, 1 drivers
v0x600003a8ba80_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a8b840_0 .var "state", 0 0;
v0x600003a8b690_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289f1b50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe760 .functor BUFT 1, v0x600003a8b7b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328857d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe7d0 .functor BUFT 1, o0x7fe328857d88, C4<0>, C4<0>, C4<0>;
v0x600003a8b570_0 .net8 "Bitline1", 0 0, p0x7fe328857d28;  1 drivers, strength-aware
v0x600003a8b330_0 .net8 "Bitline2", 0 0, p0x7fe328857d58;  1 drivers, strength-aware
v0x600003a8b3c0_0 .net "D", 0 0, L_0x6000039a70c0;  1 drivers
v0x600003a8b0f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a8b180_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a8af40_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a8afd0_0 name=_ivl_4
v0x600003a8ad00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a8ad90_0 .net "dffOut", 0 0, v0x600003a8b7b0_0;  1 drivers
v0x600003a8ab50_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289f9da0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289f1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a8bba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a8b8d0_0 .net "d", 0 0, L_0x6000039a70c0;  alias, 1 drivers
v0x600003a8b960_0 .net "q", 0 0, v0x600003a8b7b0_0;  alias, 1 drivers
v0x600003a8b720_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a8b7b0_0 .var "state", 0 0;
v0x600003a8b4e0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289f9f10 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe840 .functor BUFT 1, v0x600003aac630_0, C4<0>, C4<0>, C4<0>;
o0x7fe328858118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe8b0 .functor BUFT 1, o0x7fe328858118, C4<0>, C4<0>, C4<0>;
v0x600003aac240_0 .net8 "Bitline1", 0 0, p0x7fe3288580b8;  1 drivers, strength-aware
v0x600003aac000_0 .net8 "Bitline2", 0 0, p0x7fe3288580e8;  1 drivers, strength-aware
v0x600003aacc60_0 .net "D", 0 0, L_0x6000039a5220;  1 drivers
v0x600003aaccf0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003aacab0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003aacb40_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003aac870_0 name=_ivl_4
v0x600003aac900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aac6c0_0 .net "dffOut", 0 0, v0x600003aac630_0;  1 drivers
v0x600003aac750_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289f5bc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289f9f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a8abe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aacbd0_0 .net "d", 0 0, L_0x6000039a5220;  alias, 1 drivers
v0x600003aaca20_0 .net "q", 0 0, v0x600003aac630_0;  alias, 1 drivers
v0x600003aac7e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003aac630_0 .var "state", 0 0;
v0x600003aac3f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289f5d30 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fe920 .functor BUFT 1, v0x600003aac090_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288584a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fe990 .functor BUFT 1, o0x7fe3288584a8, C4<0>, C4<0>, C4<0>;
v0x600003aa4360_0 .net8 "Bitline1", 0 0, p0x7fe328858448;  1 drivers, strength-aware
v0x600003aa41b0_0 .net8 "Bitline2", 0 0, p0x7fe328858478;  1 drivers, strength-aware
v0x600003aa3f00_0 .net "D", 0 0, L_0x6000039a5180;  1 drivers
v0x600003aa3cc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003aa3b10_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003aa38d0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003aa3720_0 name=_ivl_4
v0x600003aa34e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aa3330_0 .net "dffOut", 0 0, v0x600003aac090_0;  1 drivers
v0x600003aa30f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289ed800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289f5d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003aac480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aac510_0 .net "d", 0 0, L_0x6000039a5180;  alias, 1 drivers
v0x600003aac2d0_0 .net "q", 0 0, v0x600003aac090_0;  alias, 1 drivers
v0x600003aac360_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003aac090_0 .var "state", 0 0;
v0x600003aac120_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289ed970 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fea00 .functor BUFT 1, v0x600003aa2760_0, C4<0>, C4<0>, C4<0>;
o0x7fe328858838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fea70 .functor BUFT 1, o0x7fe328858838, C4<0>, C4<0>, C4<0>;
v0x600003aa2370_0 .net8 "Bitline1", 0 0, p0x7fe3288587d8;  1 drivers, strength-aware
v0x600003ab7e70_0 .net8 "Bitline2", 0 0, p0x7fe328858808;  1 drivers, strength-aware
v0x600003ab7cc0_0 .net "D", 0 0, L_0x6000039a50e0;  1 drivers
v0x600003ab7a80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003ab72a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003acfd50_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003acfba0_0 name=_ivl_4
v0x600003acf960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003acf7b0_0 .net "dffOut", 0 0, v0x600003aa2760_0;  1 drivers
v0x600003acf570_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a2354e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ed970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003aa2f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aa2d00_0 .net "d", 0 0, L_0x6000039a50e0;  alias, 1 drivers
v0x600003aa2b50_0 .net "q", 0 0, v0x600003aa2760_0;  alias, 1 drivers
v0x600003aa2910_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003aa2760_0 .var "state", 0 0;
v0x600003aa2520_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a235650 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023feae0 .functor BUFT 1, v0x600003acebe0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328858bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023feb50 .functor BUFT 1, o0x7fe328858bc8, C4<0>, C4<0>, C4<0>;
v0x600003ace7f0_0 .net8 "Bitline1", 0 0, p0x7fe328858b68;  1 drivers, strength-aware
v0x600003ad0090_0 .net8 "Bitline2", 0 0, p0x7fe328858b98;  1 drivers, strength-aware
v0x600003ad0120_0 .net "D", 0 0, L_0x6000039a5040;  1 drivers
v0x600003ad01b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003ad0000_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003ae6130_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ae3570_0 name=_ivl_4
v0x600003ae2250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003affe70_0 .net "dffOut", 0 0, v0x600003acebe0_0;  1 drivers
v0x600003affc30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a2200e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a235650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003acf3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003acf180_0 .net "d", 0 0, L_0x6000039a5040;  alias, 1 drivers
v0x600003acefd0_0 .net "q", 0 0, v0x600003acebe0_0;  alias, 1 drivers
v0x600003aced90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003acebe0_0 .var "state", 0 0;
v0x600003ace9a0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a220250 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023febc0 .functor BUFT 1, v0x600003aff2a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328858f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fec30 .functor BUFT 1, o0x7fe328858f58, C4<0>, C4<0>, C4<0>;
v0x600003afeeb0_0 .net8 "Bitline1", 0 0, p0x7fe328858ef8;  1 drivers, strength-aware
v0x600003afec70_0 .net8 "Bitline2", 0 0, p0x7fe328858f28;  1 drivers, strength-aware
v0x600003afeac0_0 .net "D", 0 0, L_0x6000039a4c80;  1 drivers
v0x600003afe880_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003afe6d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003afe490_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003afe2e0_0 name=_ivl_4
v0x600003afe0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003afdef0_0 .net "dffOut", 0 0, v0x600003aff2a0_0;  1 drivers
v0x600003afd3b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a214c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a220250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003affa80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003aff840_0 .net "d", 0 0, L_0x6000039a4c80;  alias, 1 drivers
v0x600003aff690_0 .net "q", 0 0, v0x600003aff2a0_0;  alias, 1 drivers
v0x600003aff450_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003aff2a0_0 .var "state", 0 0;
v0x600003aff060_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a214db0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023feca0 .functor BUFT 1, v0x600003a09320_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288592e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fed10 .functor BUFT 1, o0x7fe3288592e8, C4<0>, C4<0>, C4<0>;
v0x600003a08f30_0 .net8 "Bitline1", 0 0, p0x7fe328859288;  1 drivers, strength-aware
v0x600003a08cf0_0 .net8 "Bitline2", 0 0, p0x7fe3288592b8;  1 drivers, strength-aware
v0x600003a08b40_0 .net "D", 0 0, L_0x6000039a4a00;  1 drivers
v0x600003a08900_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a08750_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a08510_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a08360_0 name=_ivl_4
v0x600003a08120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a39c20_0 .net "dffOut", 0 0, v0x600003a09320_0;  1 drivers
v0x600003a39a70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a20c770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a214db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003afd200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003afcfc0_0 .net "d", 0 0, L_0x6000039a4a00;  alias, 1 drivers
v0x600003afc2d0_0 .net "q", 0 0, v0x600003a09320_0;  alias, 1 drivers
v0x600003a094d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a09320_0 .var "state", 0 0;
v0x600003a090e0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a20c8e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fed80 .functor BUFT 1, v0x600003a39050_0, C4<0>, C4<0>, C4<0>;
o0x7fe328859678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fedf0 .functor BUFT 1, o0x7fe328859678, C4<0>, C4<0>, C4<0>;
v0x600003a38c60_0 .net8 "Bitline1", 0 0, p0x7fe328859618;  1 drivers, strength-aware
v0x600003a38ab0_0 .net8 "Bitline2", 0 0, p0x7fe328859648;  1 drivers, strength-aware
v0x600003a38870_0 .net "D", 0 0, L_0x6000039a4be0;  1 drivers
v0x600003a386c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003a38480_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003a382d0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003a38090_0 name=_ivl_4
v0x600003bac000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bac090_0 .net "dffOut", 0 0, v0x600003a39050_0;  1 drivers
v0x600003bac120_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a21c9a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a20c8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003a39830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003a39680_0 .net "d", 0 0, L_0x6000039a4be0;  alias, 1 drivers
v0x600003a39440_0 .net "q", 0 0, v0x600003a39050_0;  alias, 1 drivers
v0x600003a39290_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003a39050_0 .var "state", 0 0;
v0x600003a38ea0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a21cb10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fee60 .functor BUFT 1, v0x600003bac3f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328859a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023feed0 .functor BUFT 1, o0x7fe328859a08, C4<0>, C4<0>, C4<0>;
v0x600003bac510_0 .net8 "Bitline1", 0 0, p0x7fe3288599a8;  1 drivers, strength-aware
v0x600003bac5a0_0 .net8 "Bitline2", 0 0, p0x7fe3288599d8;  1 drivers, strength-aware
v0x600003bac630_0 .net "D", 0 0, L_0x6000039a4b40;  1 drivers
v0x600003bac6c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003bac750_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003bac7e0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bac870_0 name=_ivl_4
v0x600003bac900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bac990_0 .net "dffOut", 0 0, v0x600003bac3f0_0;  1 drivers
v0x600003baca20_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a2187c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bac1b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bac240_0 .net "d", 0 0, L_0x6000039a4b40;  alias, 1 drivers
v0x600003bac2d0_0 .net "q", 0 0, v0x600003bac3f0_0;  alias, 1 drivers
v0x600003bac360_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bac3f0_0 .var "state", 0 0;
v0x600003bac480_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a218930 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fef40 .functor BUFT 1, v0x600003baccf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328859d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fefb0 .functor BUFT 1, o0x7fe328859d98, C4<0>, C4<0>, C4<0>;
v0x600003bace10_0 .net8 "Bitline1", 0 0, p0x7fe328859d38;  1 drivers, strength-aware
v0x600003bacea0_0 .net8 "Bitline2", 0 0, p0x7fe328859d68;  1 drivers, strength-aware
v0x600003bacf30_0 .net "D", 0 0, L_0x6000039a4aa0;  1 drivers
v0x600003bacfc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331998;  alias, 1 drivers
v0x600003bad050_0 .net "ReadEnable2", 0 0, L_0x7fe32a3319e0;  alias, 1 drivers
v0x600003bad0e0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bad170_0 name=_ivl_4
v0x600003bad200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bad290_0 .net "dffOut", 0 0, v0x600003baccf0_0;  1 drivers
v0x600003bad320_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32a2144d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a218930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bacab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bacb40_0 .net "d", 0 0, L_0x6000039a4aa0;  alias, 1 drivers
v0x600003bacbd0_0 .net "q", 0 0, v0x600003baccf0_0;  alias, 1 drivers
v0x600003bacc60_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baccf0_0 .var "state", 0 0;
v0x600003bacd80_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a214640 .scope module, "branch_inst_dff" "dff" 13 67, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389ab0 .functor BUFZ 1, v0x600003bada70_0, C4<0>, C4<0>, C4<0>;
v0x600003bad830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bad8c0_0 .net "d", 0 0, L_0x60000390f5c0;  alias, 1 drivers
v0x600003bad950_0 .net "q", 0 0, L_0x600002389ab0;  alias, 1 drivers
v0x600003bad9e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bada70_0 .var "state", 0 0;
v0x600003badb00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a207e20 .scope module, "branch_src_dff" "dff" 13 68, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600002389a40 .functor BUFZ 1, v0x600003baddd0_0, C4<0>, C4<0>, C4<0>;
v0x600003badb90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003badc20_0 .net "d", 0 0, L_0x60000390f660;  alias, 1 drivers
v0x600003badcb0_0 .net "q", 0 0, L_0x600002389a40;  alias, 1 drivers
v0x600003badd40_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baddd0_0 .var "state", 0 0;
v0x600003bade60_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32a207f90 .scope module, "halt_dff" "dff" 13 71, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000238c7e0 .functor BUFZ 1, v0x600003bae130_0, C4<0>, C4<0>, C4<0>;
v0x600003badef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003badf80_0 .net "d", 0 0, o0x7fe32885a458;  alias, 0 drivers
v0x600003bae010_0 .net "q", 0 0, L_0x60000238c7e0;  alias, 1 drivers
v0x600003bae0a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bae130_0 .var "state", 0 0;
v0x600003bae1c0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289a9f90 .scope module, "imm_reg" "Register" 13 89, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003ba7330_0 .net8 "Bitline1", 15 0, p0x7fe32885df38;  alias, 0 drivers, strength-aware
o0x7fe32885df68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caf80 .island tran;
p0x7fe32885df68 .port I0x6000008caf80, o0x7fe32885df68;
v0x600003ba73c0_0 .net8 "Bitline2", 15 0, p0x7fe32885df68;  0 drivers, strength-aware
v0x600003ba7450_0 .net "D", 15 0, L_0x6000039997c0;  alias, 1 drivers
L_0x7fe32a331a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003ba74e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  1 drivers
L_0x7fe32a331a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003ba7570_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  1 drivers
v0x600003ba7600_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003ba7690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba7720_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039ab520 .part L_0x6000039997c0, 0, 1;
L_0x6000039ab480 .part L_0x6000039997c0, 1, 1;
L_0x6000039ab3e0 .part L_0x6000039997c0, 2, 1;
L_0x6000039ab340 .part L_0x6000039997c0, 3, 1;
L_0x6000039ab2a0 .part L_0x6000039997c0, 4, 1;
L_0x6000039ab200 .part L_0x6000039997c0, 5, 1;
L_0x6000039ab160 .part L_0x6000039997c0, 6, 1;
L_0x6000039ab0c0 .part L_0x6000039997c0, 7, 1;
L_0x6000039ab020 .part L_0x6000039997c0, 8, 1;
L_0x6000039aaf80 .part L_0x6000039997c0, 9, 1;
L_0x6000039aaee0 .part L_0x6000039997c0, 10, 1;
L_0x6000039aae40 .part L_0x6000039997c0, 11, 1;
L_0x6000039aada0 .part L_0x6000039997c0, 12, 1;
L_0x6000039aad00 .part L_0x6000039997c0, 13, 1;
L_0x6000039aac60 .part L_0x6000039997c0, 14, 1;
L_0x6000039aabc0 .part L_0x6000039997c0, 15, 1;
p0x7fe32885a758 .port I0x6000008caf60, L_0x6000023ff020;
 .tranvp 16 1 0, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885a758;
p0x7fe32885ab48 .port I0x6000008caf60, L_0x6000023ff100;
 .tranvp 16 1 1, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885ab48;
p0x7fe32885aed8 .port I0x6000008caf60, L_0x6000023ff1e0;
 .tranvp 16 1 2, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885aed8;
p0x7fe32885b268 .port I0x6000008caf60, L_0x6000023ff2c0;
 .tranvp 16 1 3, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885b268;
p0x7fe32885b5f8 .port I0x6000008caf60, L_0x6000023ff3a0;
 .tranvp 16 1 4, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885b5f8;
p0x7fe32885b988 .port I0x6000008caf60, L_0x6000023ff480;
 .tranvp 16 1 5, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885b988;
p0x7fe32885bd18 .port I0x6000008caf60, L_0x6000023ff560;
 .tranvp 16 1 6, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885bd18;
p0x7fe32885c0a8 .port I0x6000008caf60, L_0x6000023ff640;
 .tranvp 16 1 7, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885c0a8;
p0x7fe32885c438 .port I0x6000008caf60, L_0x6000023ff720;
 .tranvp 16 1 8, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885c438;
p0x7fe32885c7c8 .port I0x6000008caf60, L_0x6000023ff800;
 .tranvp 16 1 9, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885c7c8;
p0x7fe32885cb58 .port I0x6000008caf60, L_0x6000023ff8e0;
 .tranvp 16 1 10, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885cb58;
p0x7fe32885cee8 .port I0x6000008caf60, L_0x6000023ff9c0;
 .tranvp 16 1 11, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885cee8;
p0x7fe32885d278 .port I0x6000008caf60, L_0x6000023ffaa0;
 .tranvp 16 1 12, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885d278;
p0x7fe32885d608 .port I0x6000008caf60, L_0x6000023ffb80;
 .tranvp 16 1 13, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885d608;
p0x7fe32885d998 .port I0x6000008caf60, L_0x6000023ffc60;
 .tranvp 16 1 14, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885d998;
p0x7fe32885dd28 .port I0x6000008caf60, L_0x6000023ffd40;
 .tranvp 16 1 15, I0x6000008caf60, p0x7fe32885df38 p0x7fe32885dd28;
p0x7fe32885a788 .port I0x6000008caf80, L_0x6000023ff090;
 .tranvp 16 1 0, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885a788;
p0x7fe32885ab78 .port I0x6000008caf80, L_0x6000023ff170;
 .tranvp 16 1 1, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885ab78;
p0x7fe32885af08 .port I0x6000008caf80, L_0x6000023ff250;
 .tranvp 16 1 2, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885af08;
p0x7fe32885b298 .port I0x6000008caf80, L_0x6000023ff330;
 .tranvp 16 1 3, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885b298;
p0x7fe32885b628 .port I0x6000008caf80, L_0x6000023ff410;
 .tranvp 16 1 4, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885b628;
p0x7fe32885b9b8 .port I0x6000008caf80, L_0x6000023ff4f0;
 .tranvp 16 1 5, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885b9b8;
p0x7fe32885bd48 .port I0x6000008caf80, L_0x6000023ff5d0;
 .tranvp 16 1 6, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885bd48;
p0x7fe32885c0d8 .port I0x6000008caf80, L_0x6000023ff6b0;
 .tranvp 16 1 7, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885c0d8;
p0x7fe32885c468 .port I0x6000008caf80, L_0x6000023ff790;
 .tranvp 16 1 8, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885c468;
p0x7fe32885c7f8 .port I0x6000008caf80, L_0x6000023ff870;
 .tranvp 16 1 9, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885c7f8;
p0x7fe32885cb88 .port I0x6000008caf80, L_0x6000023ff950;
 .tranvp 16 1 10, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885cb88;
p0x7fe32885cf18 .port I0x6000008caf80, L_0x6000023ffa30;
 .tranvp 16 1 11, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885cf18;
p0x7fe32885d2a8 .port I0x6000008caf80, L_0x6000023ffb10;
 .tranvp 16 1 12, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885d2a8;
p0x7fe32885d638 .port I0x6000008caf80, L_0x6000023ffbf0;
 .tranvp 16 1 13, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885d638;
p0x7fe32885d9c8 .port I0x6000008caf80, L_0x6000023ffcd0;
 .tranvp 16 1 14, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885d9c8;
p0x7fe32885dd58 .port I0x6000008caf80, L_0x6000023ffdb0;
 .tranvp 16 1 15, I0x6000008caf80, p0x7fe32885df68 p0x7fe32885dd58;
S_0x7fe3289aa100 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff020 .functor BUFT 1, v0x600003bae490_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885a818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff090 .functor BUFT 1, o0x7fe32885a818, C4<0>, C4<0>, C4<0>;
v0x600003bae5b0_0 .net8 "Bitline1", 0 0, p0x7fe32885a758;  1 drivers, strength-aware
v0x600003bae640_0 .net8 "Bitline2", 0 0, p0x7fe32885a788;  1 drivers, strength-aware
v0x600003bae6d0_0 .net "D", 0 0, L_0x6000039ab520;  1 drivers
v0x600003bae760_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003bae7f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003bae880_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bae910_0 name=_ivl_4
v0x600003bae9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baea30_0 .net "dffOut", 0 0, v0x600003bae490_0;  1 drivers
v0x600003baeac0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289aa270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289aa100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bae250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bae2e0_0 .net "d", 0 0, L_0x6000039ab520;  alias, 1 drivers
v0x600003bae370_0 .net "q", 0 0, v0x600003bae490_0;  alias, 1 drivers
v0x600003bae400_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bae490_0 .var "state", 0 0;
v0x600003bae520_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289aa3e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff100 .functor BUFT 1, v0x600003baed90_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885aba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff170 .functor BUFT 1, o0x7fe32885aba8, C4<0>, C4<0>, C4<0>;
v0x600003baeeb0_0 .net8 "Bitline1", 0 0, p0x7fe32885ab48;  1 drivers, strength-aware
v0x600003baef40_0 .net8 "Bitline2", 0 0, p0x7fe32885ab78;  1 drivers, strength-aware
v0x600003baefd0_0 .net "D", 0 0, L_0x6000039ab480;  1 drivers
v0x600003baf060_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003baf0f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003baf180_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003baf210_0 name=_ivl_4
v0x600003baf2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baf330_0 .net "dffOut", 0 0, v0x600003baed90_0;  1 drivers
v0x600003baf3c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289d7c90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289aa3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003baeb50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baebe0_0 .net "d", 0 0, L_0x6000039ab480;  alias, 1 drivers
v0x600003baec70_0 .net "q", 0 0, v0x600003baed90_0;  alias, 1 drivers
v0x600003baed00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baed90_0 .var "state", 0 0;
v0x600003baee20_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289d7e00 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff1e0 .functor BUFT 1, v0x600003baf690_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885af38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff250 .functor BUFT 1, o0x7fe32885af38, C4<0>, C4<0>, C4<0>;
v0x600003baf7b0_0 .net8 "Bitline1", 0 0, p0x7fe32885aed8;  1 drivers, strength-aware
v0x600003baf840_0 .net8 "Bitline2", 0 0, p0x7fe32885af08;  1 drivers, strength-aware
v0x600003baf8d0_0 .net "D", 0 0, L_0x6000039ab3e0;  1 drivers
v0x600003baf960_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003baf9f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003bafa80_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bafb10_0 name=_ivl_4
v0x600003bafba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bafc30_0 .net "dffOut", 0 0, v0x600003baf690_0;  1 drivers
v0x600003bafcc0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899e360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003baf450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baf4e0_0 .net "d", 0 0, L_0x6000039ab3e0;  alias, 1 drivers
v0x600003baf570_0 .net "q", 0 0, v0x600003baf690_0;  alias, 1 drivers
v0x600003baf600_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baf690_0 .var "state", 0 0;
v0x600003baf720_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899e4d0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff2c0 .functor BUFT 1, v0x600003ba8000_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885b2c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff330 .functor BUFT 1, o0x7fe32885b2c8, C4<0>, C4<0>, C4<0>;
v0x600003ba8120_0 .net8 "Bitline1", 0 0, p0x7fe32885b268;  1 drivers, strength-aware
v0x600003ba81b0_0 .net8 "Bitline2", 0 0, p0x7fe32885b298;  1 drivers, strength-aware
v0x600003ba8240_0 .net "D", 0 0, L_0x6000039ab340;  1 drivers
v0x600003ba82d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba8360_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba83f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba8480_0 name=_ivl_4
v0x600003ba8510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba85a0_0 .net "dffOut", 0 0, v0x600003ba8000_0;  1 drivers
v0x600003ba8630_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899e640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899e4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bafd50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bafde0_0 .net "d", 0 0, L_0x6000039ab340;  alias, 1 drivers
v0x600003bafe70_0 .net "q", 0 0, v0x600003ba8000_0;  alias, 1 drivers
v0x600003baff00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba8000_0 .var "state", 0 0;
v0x600003ba8090_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328998c40 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff3a0 .functor BUFT 1, v0x600003ba8900_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885b658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff410 .functor BUFT 1, o0x7fe32885b658, C4<0>, C4<0>, C4<0>;
v0x600003ba8a20_0 .net8 "Bitline1", 0 0, p0x7fe32885b5f8;  1 drivers, strength-aware
v0x600003ba8ab0_0 .net8 "Bitline2", 0 0, p0x7fe32885b628;  1 drivers, strength-aware
v0x600003ba8b40_0 .net "D", 0 0, L_0x6000039ab2a0;  1 drivers
v0x600003ba8bd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba8c60_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba8cf0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba8d80_0 name=_ivl_4
v0x600003ba8e10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba8ea0_0 .net "dffOut", 0 0, v0x600003ba8900_0;  1 drivers
v0x600003ba8f30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328998db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328998c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba86c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba8750_0 .net "d", 0 0, L_0x6000039ab2a0;  alias, 1 drivers
v0x600003ba87e0_0 .net "q", 0 0, v0x600003ba8900_0;  alias, 1 drivers
v0x600003ba8870_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba8900_0 .var "state", 0 0;
v0x600003ba8990_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328998f20 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff480 .functor BUFT 1, v0x600003ba9200_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885b9e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff4f0 .functor BUFT 1, o0x7fe32885b9e8, C4<0>, C4<0>, C4<0>;
v0x600003ba9320_0 .net8 "Bitline1", 0 0, p0x7fe32885b988;  1 drivers, strength-aware
v0x600003ba93b0_0 .net8 "Bitline2", 0 0, p0x7fe32885b9b8;  1 drivers, strength-aware
v0x600003ba9440_0 .net "D", 0 0, L_0x6000039ab200;  1 drivers
v0x600003ba94d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba9560_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba95f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba9680_0 name=_ivl_4
v0x600003ba9710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba97a0_0 .net "dffOut", 0 0, v0x600003ba9200_0;  1 drivers
v0x600003ba9830_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328999090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328998f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba8fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba9050_0 .net "d", 0 0, L_0x6000039ab200;  alias, 1 drivers
v0x600003ba90e0_0 .net "q", 0 0, v0x600003ba9200_0;  alias, 1 drivers
v0x600003ba9170_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba9200_0 .var "state", 0 0;
v0x600003ba9290_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899de10 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff560 .functor BUFT 1, v0x600003ba9b00_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885bd78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff5d0 .functor BUFT 1, o0x7fe32885bd78, C4<0>, C4<0>, C4<0>;
v0x600003ba9c20_0 .net8 "Bitline1", 0 0, p0x7fe32885bd18;  1 drivers, strength-aware
v0x600003ba9cb0_0 .net8 "Bitline2", 0 0, p0x7fe32885bd48;  1 drivers, strength-aware
v0x600003ba9d40_0 .net "D", 0 0, L_0x6000039ab160;  1 drivers
v0x600003ba9dd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba9e60_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba9ef0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba9f80_0 name=_ivl_4
v0x600003baa010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baa0a0_0 .net "dffOut", 0 0, v0x600003ba9b00_0;  1 drivers
v0x600003baa130_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899df80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899de10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba98c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba9950_0 .net "d", 0 0, L_0x6000039ab160;  alias, 1 drivers
v0x600003ba99e0_0 .net "q", 0 0, v0x600003ba9b00_0;  alias, 1 drivers
v0x600003ba9a70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba9b00_0 .var "state", 0 0;
v0x600003ba9b90_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899d8c0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff640 .functor BUFT 1, v0x600003baa400_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885c108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff6b0 .functor BUFT 1, o0x7fe32885c108, C4<0>, C4<0>, C4<0>;
v0x600003baa520_0 .net8 "Bitline1", 0 0, p0x7fe32885c0a8;  1 drivers, strength-aware
v0x600003baa5b0_0 .net8 "Bitline2", 0 0, p0x7fe32885c0d8;  1 drivers, strength-aware
v0x600003baa640_0 .net "D", 0 0, L_0x6000039ab0c0;  1 drivers
v0x600003baa6d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003baa760_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003baa7f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003baa880_0 name=_ivl_4
v0x600003baa910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baa9a0_0 .net "dffOut", 0 0, v0x600003baa400_0;  1 drivers
v0x600003baaa30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899da30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003baa1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baa250_0 .net "d", 0 0, L_0x6000039ab0c0;  alias, 1 drivers
v0x600003baa2e0_0 .net "q", 0 0, v0x600003baa400_0;  alias, 1 drivers
v0x600003baa370_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baa400_0 .var "state", 0 0;
v0x600003baa490_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899d370 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff720 .functor BUFT 1, v0x600003baad00_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885c498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff790 .functor BUFT 1, o0x7fe32885c498, C4<0>, C4<0>, C4<0>;
v0x600003baae20_0 .net8 "Bitline1", 0 0, p0x7fe32885c438;  1 drivers, strength-aware
v0x600003baaeb0_0 .net8 "Bitline2", 0 0, p0x7fe32885c468;  1 drivers, strength-aware
v0x600003baaf40_0 .net "D", 0 0, L_0x6000039ab020;  1 drivers
v0x600003baafd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003bab060_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003bab0f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bab180_0 name=_ivl_4
v0x600003bab210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bab2a0_0 .net "dffOut", 0 0, v0x600003baad00_0;  1 drivers
v0x600003bab330_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899d4e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899d370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003baaac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003baab50_0 .net "d", 0 0, L_0x6000039ab020;  alias, 1 drivers
v0x600003baabe0_0 .net "q", 0 0, v0x600003baad00_0;  alias, 1 drivers
v0x600003baac70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003baad00_0 .var "state", 0 0;
v0x600003baad90_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899ce20 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff800 .functor BUFT 1, v0x600003bab600_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885c828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff870 .functor BUFT 1, o0x7fe32885c828, C4<0>, C4<0>, C4<0>;
v0x600003bab720_0 .net8 "Bitline1", 0 0, p0x7fe32885c7c8;  1 drivers, strength-aware
v0x600003bab7b0_0 .net8 "Bitline2", 0 0, p0x7fe32885c7f8;  1 drivers, strength-aware
v0x600003bab840_0 .net "D", 0 0, L_0x6000039aaf80;  1 drivers
v0x600003bab8d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003bab960_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003bab9f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003baba80_0 name=_ivl_4
v0x600003babb10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003babba0_0 .net "dffOut", 0 0, v0x600003bab600_0;  1 drivers
v0x600003babc30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899cf90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bab3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bab450_0 .net "d", 0 0, L_0x6000039aaf80;  alias, 1 drivers
v0x600003bab4e0_0 .net "q", 0 0, v0x600003bab600_0;  alias, 1 drivers
v0x600003bab570_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bab600_0 .var "state", 0 0;
v0x600003bab690_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899c8d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff8e0 .functor BUFT 1, v0x600003babf00_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885cbb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ff950 .functor BUFT 1, o0x7fe32885cbb8, C4<0>, C4<0>, C4<0>;
v0x600003ba4090_0 .net8 "Bitline1", 0 0, p0x7fe32885cb58;  1 drivers, strength-aware
v0x600003ba4120_0 .net8 "Bitline2", 0 0, p0x7fe32885cb88;  1 drivers, strength-aware
v0x600003ba41b0_0 .net "D", 0 0, L_0x6000039aaee0;  1 drivers
v0x600003ba4240_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba42d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba4360_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba43f0_0 name=_ivl_4
v0x600003ba4480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba4510_0 .net "dffOut", 0 0, v0x600003babf00_0;  1 drivers
v0x600003ba45a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899ca40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899c8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003babcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003babd50_0 .net "d", 0 0, L_0x6000039aaee0;  alias, 1 drivers
v0x600003babde0_0 .net "q", 0 0, v0x600003babf00_0;  alias, 1 drivers
v0x600003babe70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003babf00_0 .var "state", 0 0;
v0x600003ba4000_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899c380 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ff9c0 .functor BUFT 1, v0x600003ba4870_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885cf48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffa30 .functor BUFT 1, o0x7fe32885cf48, C4<0>, C4<0>, C4<0>;
v0x600003ba4990_0 .net8 "Bitline1", 0 0, p0x7fe32885cee8;  1 drivers, strength-aware
v0x600003ba4a20_0 .net8 "Bitline2", 0 0, p0x7fe32885cf18;  1 drivers, strength-aware
v0x600003ba4ab0_0 .net "D", 0 0, L_0x6000039aae40;  1 drivers
v0x600003ba4b40_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba4bd0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba4c60_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba4cf0_0 name=_ivl_4
v0x600003ba4d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba4e10_0 .net "dffOut", 0 0, v0x600003ba4870_0;  1 drivers
v0x600003ba4ea0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899c4f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899c380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba4630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba46c0_0 .net "d", 0 0, L_0x6000039aae40;  alias, 1 drivers
v0x600003ba4750_0 .net "q", 0 0, v0x600003ba4870_0;  alias, 1 drivers
v0x600003ba47e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba4870_0 .var "state", 0 0;
v0x600003ba4900_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899be30 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ffaa0 .functor BUFT 1, v0x600003ba5170_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885d2d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffb10 .functor BUFT 1, o0x7fe32885d2d8, C4<0>, C4<0>, C4<0>;
v0x600003ba5290_0 .net8 "Bitline1", 0 0, p0x7fe32885d278;  1 drivers, strength-aware
v0x600003ba5320_0 .net8 "Bitline2", 0 0, p0x7fe32885d2a8;  1 drivers, strength-aware
v0x600003ba53b0_0 .net "D", 0 0, L_0x6000039aada0;  1 drivers
v0x600003ba5440_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba54d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba5560_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba55f0_0 name=_ivl_4
v0x600003ba5680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba5710_0 .net "dffOut", 0 0, v0x600003ba5170_0;  1 drivers
v0x600003ba57a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899bfa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899be30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba4f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba4fc0_0 .net "d", 0 0, L_0x6000039aada0;  alias, 1 drivers
v0x600003ba5050_0 .net "q", 0 0, v0x600003ba5170_0;  alias, 1 drivers
v0x600003ba50e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba5170_0 .var "state", 0 0;
v0x600003ba5200_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899b8e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ffb80 .functor BUFT 1, v0x600003ba5a70_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885d668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffbf0 .functor BUFT 1, o0x7fe32885d668, C4<0>, C4<0>, C4<0>;
v0x600003ba5b90_0 .net8 "Bitline1", 0 0, p0x7fe32885d608;  1 drivers, strength-aware
v0x600003ba5c20_0 .net8 "Bitline2", 0 0, p0x7fe32885d638;  1 drivers, strength-aware
v0x600003ba5cb0_0 .net "D", 0 0, L_0x6000039aad00;  1 drivers
v0x600003ba5d40_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba5dd0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba5e60_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba5ef0_0 name=_ivl_4
v0x600003ba5f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba6010_0 .net "dffOut", 0 0, v0x600003ba5a70_0;  1 drivers
v0x600003ba60a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899ba50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899b8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba5830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba58c0_0 .net "d", 0 0, L_0x6000039aad00;  alias, 1 drivers
v0x600003ba5950_0 .net "q", 0 0, v0x600003ba5a70_0;  alias, 1 drivers
v0x600003ba59e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba5a70_0 .var "state", 0 0;
v0x600003ba5b00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899b390 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ffc60 .functor BUFT 1, v0x600003ba6370_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885d9f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffcd0 .functor BUFT 1, o0x7fe32885d9f8, C4<0>, C4<0>, C4<0>;
v0x600003ba6490_0 .net8 "Bitline1", 0 0, p0x7fe32885d998;  1 drivers, strength-aware
v0x600003ba6520_0 .net8 "Bitline2", 0 0, p0x7fe32885d9c8;  1 drivers, strength-aware
v0x600003ba65b0_0 .net "D", 0 0, L_0x6000039aac60;  1 drivers
v0x600003ba6640_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba66d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba6760_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba67f0_0 name=_ivl_4
v0x600003ba6880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba6910_0 .net "dffOut", 0 0, v0x600003ba6370_0;  1 drivers
v0x600003ba69a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899b500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899b390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba6130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba61c0_0 .net "d", 0 0, L_0x6000039aac60;  alias, 1 drivers
v0x600003ba6250_0 .net "q", 0 0, v0x600003ba6370_0;  alias, 1 drivers
v0x600003ba62e0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba6370_0 .var "state", 0 0;
v0x600003ba6400_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899ae40 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289a9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ffd40 .functor BUFT 1, v0x600003ba6c70_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885dd88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffdb0 .functor BUFT 1, o0x7fe32885dd88, C4<0>, C4<0>, C4<0>;
v0x600003ba6d90_0 .net8 "Bitline1", 0 0, p0x7fe32885dd28;  1 drivers, strength-aware
v0x600003ba6e20_0 .net8 "Bitline2", 0 0, p0x7fe32885dd58;  1 drivers, strength-aware
v0x600003ba6eb0_0 .net "D", 0 0, L_0x6000039aabc0;  1 drivers
v0x600003ba6f40_0 .net "ReadEnable1", 0 0, L_0x7fe32a331a28;  alias, 1 drivers
v0x600003ba6fd0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331a70;  alias, 1 drivers
v0x600003ba7060_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba70f0_0 name=_ivl_4
v0x600003ba7180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba7210_0 .net "dffOut", 0 0, v0x600003ba6c70_0;  1 drivers
v0x600003ba72a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32899afb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899ae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba6a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba6ac0_0 .net "d", 0 0, L_0x6000039aabc0;  alias, 1 drivers
v0x600003ba6b50_0 .net "q", 0 0, v0x600003ba6c70_0;  alias, 1 drivers
v0x600003ba6be0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba6c70_0 .var "state", 0 0;
v0x600003ba6d00_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32899a3a0 .scope module, "instruction_reg" "Register" 13 80, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bb8900_0 .net8 "Bitline1", 15 0, p0x7fe328861aa8;  alias, 0 drivers, strength-aware
o0x7fe328861ad8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cae60 .island tran;
p0x7fe328861ad8 .port I0x6000008cae60, o0x7fe328861ad8;
v0x600003bb8990_0 .net8 "Bitline2", 15 0, p0x7fe328861ad8;  0 drivers, strength-aware
v0x600003bb8a20_0 .net8 "D", 15 0, p0x7fe328861b08;  alias, 0 drivers, strength-aware
L_0x7fe32a331878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bb8ab0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  1 drivers
L_0x7fe32a3318c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bb8b40_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  1 drivers
v0x600003bb8bd0_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003bb8c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb8cf0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039a40a0 .part p0x7fe328861b08, 0, 1;
L_0x6000039a4000 .part p0x7fe328861b08, 1, 1;
L_0x6000039a4fa0 .part p0x7fe328861b08, 2, 1;
L_0x6000039a4f00 .part p0x7fe328861b08, 3, 1;
L_0x6000039a4e60 .part p0x7fe328861b08, 4, 1;
L_0x6000039a4dc0 .part p0x7fe328861b08, 5, 1;
L_0x6000039a5c20 .part p0x7fe328861b08, 6, 1;
L_0x6000039a5b80 .part p0x7fe328861b08, 7, 1;
L_0x6000039a5ae0 .part p0x7fe328861b08, 8, 1;
L_0x6000039a5a40 .part p0x7fe328861b08, 9, 1;
L_0x6000039a59a0 .part p0x7fe328861b08, 10, 1;
L_0x6000039a5900 .part p0x7fe328861b08, 11, 1;
L_0x6000039a5860 .part p0x7fe328861b08, 12, 1;
L_0x6000039a57c0 .part p0x7fe328861b08, 13, 1;
L_0x6000039a5720 .part p0x7fe328861b08, 14, 1;
L_0x6000039a5680 .part p0x7fe328861b08, 15, 1;
p0x7fe32885e2c8 .port I0x6000008cade0, L_0x6000023fc620;
 .tranvp 16 1 0, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885e2c8;
p0x7fe32885e6b8 .port I0x6000008cade0, L_0x6000023fc700;
 .tranvp 16 1 1, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885e6b8;
p0x7fe32885ea48 .port I0x6000008cade0, L_0x6000023fc7e0;
 .tranvp 16 1 2, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885ea48;
p0x7fe32885edd8 .port I0x6000008cade0, L_0x6000023fc8c0;
 .tranvp 16 1 3, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885edd8;
p0x7fe32885f168 .port I0x6000008cade0, L_0x6000023fc9a0;
 .tranvp 16 1 4, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885f168;
p0x7fe32885f4f8 .port I0x6000008cade0, L_0x6000023fca80;
 .tranvp 16 1 5, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885f4f8;
p0x7fe32885f888 .port I0x6000008cade0, L_0x6000023fcb60;
 .tranvp 16 1 6, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885f888;
p0x7fe32885fc18 .port I0x6000008cade0, L_0x6000023fcc40;
 .tranvp 16 1 7, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885fc18;
p0x7fe32885ffa8 .port I0x6000008cade0, L_0x6000023fcd20;
 .tranvp 16 1 8, I0x6000008cade0, p0x7fe328861aa8 p0x7fe32885ffa8;
p0x7fe328860338 .port I0x6000008cade0, L_0x6000023fce00;
 .tranvp 16 1 9, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328860338;
p0x7fe3288606c8 .port I0x6000008cade0, L_0x6000023fcee0;
 .tranvp 16 1 10, I0x6000008cade0, p0x7fe328861aa8 p0x7fe3288606c8;
p0x7fe328860a58 .port I0x6000008cade0, L_0x6000023fcfc0;
 .tranvp 16 1 11, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328860a58;
p0x7fe328860de8 .port I0x6000008cade0, L_0x6000023fd0a0;
 .tranvp 16 1 12, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328860de8;
p0x7fe328861178 .port I0x6000008cade0, L_0x6000023fd180;
 .tranvp 16 1 13, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328861178;
p0x7fe328861508 .port I0x6000008cade0, L_0x6000023fd260;
 .tranvp 16 1 14, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328861508;
p0x7fe328861898 .port I0x6000008cade0, L_0x6000023fd340;
 .tranvp 16 1 15, I0x6000008cade0, p0x7fe328861aa8 p0x7fe328861898;
p0x7fe32885e2f8 .port I0x6000008cae60, L_0x6000023fc690;
 .tranvp 16 1 0, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885e2f8;
p0x7fe32885e6e8 .port I0x6000008cae60, L_0x6000023fc770;
 .tranvp 16 1 1, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885e6e8;
p0x7fe32885ea78 .port I0x6000008cae60, L_0x6000023fc850;
 .tranvp 16 1 2, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885ea78;
p0x7fe32885ee08 .port I0x6000008cae60, L_0x6000023fc930;
 .tranvp 16 1 3, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885ee08;
p0x7fe32885f198 .port I0x6000008cae60, L_0x6000023fca10;
 .tranvp 16 1 4, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885f198;
p0x7fe32885f528 .port I0x6000008cae60, L_0x6000023fcaf0;
 .tranvp 16 1 5, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885f528;
p0x7fe32885f8b8 .port I0x6000008cae60, L_0x6000023fcbd0;
 .tranvp 16 1 6, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885f8b8;
p0x7fe32885fc48 .port I0x6000008cae60, L_0x6000023fccb0;
 .tranvp 16 1 7, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885fc48;
p0x7fe32885ffd8 .port I0x6000008cae60, L_0x6000023fcd90;
 .tranvp 16 1 8, I0x6000008cae60, p0x7fe328861ad8 p0x7fe32885ffd8;
p0x7fe328860368 .port I0x6000008cae60, L_0x6000023fce70;
 .tranvp 16 1 9, I0x6000008cae60, p0x7fe328861ad8 p0x7fe328860368;
p0x7fe3288606f8 .port I0x6000008cae60, L_0x6000023fcf50;
 .tranvp 16 1 10, I0x6000008cae60, p0x7fe328861ad8 p0x7fe3288606f8;
p0x7fe328860a88 .port I0x6000008cae60, L_0x6000023fd030;
 .tranvp 16 1 11, I0x6000008cae60, p0x7fe328861ad8 p0x7fe328860a88;
p0x7fe328860e18 .port I0x6000008cae60, L_0x6000023fd110;
 .tranvp 16 1 12, I0x6000008cae60, p0x7fe328861ad8 p0x7fe328860e18;
p0x7fe3288611a8 .port I0x6000008cae60, L_0x6000023fd1f0;
 .tranvp 16 1 13, I0x6000008cae60, p0x7fe328861ad8 p0x7fe3288611a8;
p0x7fe328861538 .port I0x6000008cae60, L_0x6000023fd2d0;
 .tranvp 16 1 14, I0x6000008cae60, p0x7fe328861ad8 p0x7fe328861538;
p0x7fe3288618c8 .port I0x6000008cae60, L_0x6000023fd3b0;
 .tranvp 16 1 15, I0x6000008cae60, p0x7fe328861ad8 p0x7fe3288618c8;
S_0x7fe32899a510 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc620 .functor BUFT 1, v0x600003ba79f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885e388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc690 .functor BUFT 1, o0x7fe32885e388, C4<0>, C4<0>, C4<0>;
v0x600003ba7b10_0 .net8 "Bitline1", 0 0, p0x7fe32885e2c8;  1 drivers, strength-aware
v0x600003ba7ba0_0 .net8 "Bitline2", 0 0, p0x7fe32885e2f8;  1 drivers, strength-aware
v0x600003ba7c30_0 .net "D", 0 0, L_0x6000039a40a0;  1 drivers
v0x600003ba7cc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba7d50_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba7de0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba7e70_0 name=_ivl_4
v0x600003ba7f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba0000_0 .net "dffOut", 0 0, v0x600003ba79f0_0;  1 drivers
v0x600003ba0090_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328999e50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32899a510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba77b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba7840_0 .net "d", 0 0, L_0x6000039a40a0;  alias, 1 drivers
v0x600003ba78d0_0 .net "q", 0 0, v0x600003ba79f0_0;  alias, 1 drivers
v0x600003ba7960_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba79f0_0 .var "state", 0 0;
v0x600003ba7a80_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328999fc0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc700 .functor BUFT 1, v0x600003ba0360_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885e718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc770 .functor BUFT 1, o0x7fe32885e718, C4<0>, C4<0>, C4<0>;
v0x600003ba0480_0 .net8 "Bitline1", 0 0, p0x7fe32885e6b8;  1 drivers, strength-aware
v0x600003ba0510_0 .net8 "Bitline2", 0 0, p0x7fe32885e6e8;  1 drivers, strength-aware
v0x600003ba05a0_0 .net "D", 0 0, L_0x6000039a4000;  1 drivers
v0x600003ba0630_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba06c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba0750_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba07e0_0 name=_ivl_4
v0x600003ba0870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba0900_0 .net "dffOut", 0 0, v0x600003ba0360_0;  1 drivers
v0x600003ba0990_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328999900 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328999fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba0120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba01b0_0 .net "d", 0 0, L_0x6000039a4000;  alias, 1 drivers
v0x600003ba0240_0 .net "q", 0 0, v0x600003ba0360_0;  alias, 1 drivers
v0x600003ba02d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba0360_0 .var "state", 0 0;
v0x600003ba03f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328999a70 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc7e0 .functor BUFT 1, v0x600003ba0c60_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885eaa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc850 .functor BUFT 1, o0x7fe32885eaa8, C4<0>, C4<0>, C4<0>;
v0x600003ba0d80_0 .net8 "Bitline1", 0 0, p0x7fe32885ea48;  1 drivers, strength-aware
v0x600003ba0e10_0 .net8 "Bitline2", 0 0, p0x7fe32885ea78;  1 drivers, strength-aware
v0x600003ba0ea0_0 .net "D", 0 0, L_0x6000039a4fa0;  1 drivers
v0x600003ba0f30_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba0fc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba1050_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba10e0_0 name=_ivl_4
v0x600003ba1170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba1200_0 .net "dffOut", 0 0, v0x600003ba0c60_0;  1 drivers
v0x600003ba1290_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289993b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328999a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba0a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba0ab0_0 .net "d", 0 0, L_0x6000039a4fa0;  alias, 1 drivers
v0x600003ba0b40_0 .net "q", 0 0, v0x600003ba0c60_0;  alias, 1 drivers
v0x600003ba0bd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba0c60_0 .var "state", 0 0;
v0x600003ba0cf0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328999520 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc8c0 .functor BUFT 1, v0x600003ba1560_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885ee38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc930 .functor BUFT 1, o0x7fe32885ee38, C4<0>, C4<0>, C4<0>;
v0x600003ba1680_0 .net8 "Bitline1", 0 0, p0x7fe32885edd8;  1 drivers, strength-aware
v0x600003ba1710_0 .net8 "Bitline2", 0 0, p0x7fe32885ee08;  1 drivers, strength-aware
v0x600003ba17a0_0 .net "D", 0 0, L_0x6000039a4f00;  1 drivers
v0x600003ba1830_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba18c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba1950_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba19e0_0 name=_ivl_4
v0x600003ba1a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba1b00_0 .net "dffOut", 0 0, v0x600003ba1560_0;  1 drivers
v0x600003ba1b90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289982b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328999520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba1320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba13b0_0 .net "d", 0 0, L_0x6000039a4f00;  alias, 1 drivers
v0x600003ba1440_0 .net "q", 0 0, v0x600003ba1560_0;  alias, 1 drivers
v0x600003ba14d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba1560_0 .var "state", 0 0;
v0x600003ba15f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328998420 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc9a0 .functor BUFT 1, v0x600003ba1e60_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885f1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fca10 .functor BUFT 1, o0x7fe32885f1c8, C4<0>, C4<0>, C4<0>;
v0x600003ba1f80_0 .net8 "Bitline1", 0 0, p0x7fe32885f168;  1 drivers, strength-aware
v0x600003ba2010_0 .net8 "Bitline2", 0 0, p0x7fe32885f198;  1 drivers, strength-aware
v0x600003ba20a0_0 .net "D", 0 0, L_0x6000039a4e60;  1 drivers
v0x600003ba2130_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba21c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba2250_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba22e0_0 name=_ivl_4
v0x600003ba2370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba2400_0 .net "dffOut", 0 0, v0x600003ba1e60_0;  1 drivers
v0x600003ba2490_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898df10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328998420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba1c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba1cb0_0 .net "d", 0 0, L_0x6000039a4e60;  alias, 1 drivers
v0x600003ba1d40_0 .net "q", 0 0, v0x600003ba1e60_0;  alias, 1 drivers
v0x600003ba1dd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba1e60_0 .var "state", 0 0;
v0x600003ba1ef0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898e080 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fca80 .functor BUFT 1, v0x600003ba2760_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885f558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fcaf0 .functor BUFT 1, o0x7fe32885f558, C4<0>, C4<0>, C4<0>;
v0x600003ba2880_0 .net8 "Bitline1", 0 0, p0x7fe32885f4f8;  1 drivers, strength-aware
v0x600003ba2910_0 .net8 "Bitline2", 0 0, p0x7fe32885f528;  1 drivers, strength-aware
v0x600003ba29a0_0 .net "D", 0 0, L_0x6000039a4dc0;  1 drivers
v0x600003ba2a30_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba2ac0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba2b50_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba2be0_0 name=_ivl_4
v0x600003ba2c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba2d00_0 .net "dffOut", 0 0, v0x600003ba2760_0;  1 drivers
v0x600003ba2d90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898e1f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898e080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba2520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba25b0_0 .net "d", 0 0, L_0x6000039a4dc0;  alias, 1 drivers
v0x600003ba2640_0 .net "q", 0 0, v0x600003ba2760_0;  alias, 1 drivers
v0x600003ba26d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba2760_0 .var "state", 0 0;
v0x600003ba27f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898e360 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fcb60 .functor BUFT 1, v0x600003ba3060_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885f8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fcbd0 .functor BUFT 1, o0x7fe32885f8e8, C4<0>, C4<0>, C4<0>;
v0x600003ba3180_0 .net8 "Bitline1", 0 0, p0x7fe32885f888;  1 drivers, strength-aware
v0x600003ba3210_0 .net8 "Bitline2", 0 0, p0x7fe32885f8b8;  1 drivers, strength-aware
v0x600003ba32a0_0 .net "D", 0 0, L_0x6000039a5c20;  1 drivers
v0x600003ba3330_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba33c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba3450_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba34e0_0 name=_ivl_4
v0x600003ba3570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba3600_0 .net "dffOut", 0 0, v0x600003ba3060_0;  1 drivers
v0x600003ba3690_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328993630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898e360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba2e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba2eb0_0 .net "d", 0 0, L_0x6000039a5c20;  alias, 1 drivers
v0x600003ba2f40_0 .net "q", 0 0, v0x600003ba3060_0;  alias, 1 drivers
v0x600003ba2fd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba3060_0 .var "state", 0 0;
v0x600003ba30f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289937a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fcc40 .functor BUFT 1, v0x600003ba3960_0, C4<0>, C4<0>, C4<0>;
o0x7fe32885fc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fccb0 .functor BUFT 1, o0x7fe32885fc78, C4<0>, C4<0>, C4<0>;
v0x600003ba3a80_0 .net8 "Bitline1", 0 0, p0x7fe32885fc18;  1 drivers, strength-aware
v0x600003ba3b10_0 .net8 "Bitline2", 0 0, p0x7fe32885fc48;  1 drivers, strength-aware
v0x600003ba3ba0_0 .net "D", 0 0, L_0x6000039a5b80;  1 drivers
v0x600003ba3c30_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003ba3cc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003ba3d50_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003ba3de0_0 name=_ivl_4
v0x600003ba3e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba3f00_0 .net "dffOut", 0 0, v0x600003ba3960_0;  1 drivers
v0x600003bbc000_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328993910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289937a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ba3720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ba37b0_0 .net "d", 0 0, L_0x6000039a5b80;  alias, 1 drivers
v0x600003ba3840_0 .net "q", 0 0, v0x600003ba3960_0;  alias, 1 drivers
v0x600003ba38d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003ba3960_0 .var "state", 0 0;
v0x600003ba39f0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328993a80 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fcd20 .functor BUFT 1, v0x600003bbc2d0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328860008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fcd90 .functor BUFT 1, o0x7fe328860008, C4<0>, C4<0>, C4<0>;
v0x600003bbc3f0_0 .net8 "Bitline1", 0 0, p0x7fe32885ffa8;  1 drivers, strength-aware
v0x600003bbc480_0 .net8 "Bitline2", 0 0, p0x7fe32885ffd8;  1 drivers, strength-aware
v0x600003bbc510_0 .net "D", 0 0, L_0x6000039a5ae0;  1 drivers
v0x600003bbc5a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbc630_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbc6c0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbc750_0 name=_ivl_4
v0x600003bbc7e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbc870_0 .net "dffOut", 0 0, v0x600003bbc2d0_0;  1 drivers
v0x600003bbc900_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289930e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328993a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbc090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbc120_0 .net "d", 0 0, L_0x6000039a5ae0;  alias, 1 drivers
v0x600003bbc1b0_0 .net "q", 0 0, v0x600003bbc2d0_0;  alias, 1 drivers
v0x600003bbc240_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbc2d0_0 .var "state", 0 0;
v0x600003bbc360_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328993250 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fce00 .functor BUFT 1, v0x600003bbcbd0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328860398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fce70 .functor BUFT 1, o0x7fe328860398, C4<0>, C4<0>, C4<0>;
v0x600003bbccf0_0 .net8 "Bitline1", 0 0, p0x7fe328860338;  1 drivers, strength-aware
v0x600003bbcd80_0 .net8 "Bitline2", 0 0, p0x7fe328860368;  1 drivers, strength-aware
v0x600003bbce10_0 .net "D", 0 0, L_0x6000039a5a40;  1 drivers
v0x600003bbcea0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbcf30_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbcfc0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbd050_0 name=_ivl_4
v0x600003bbd0e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbd170_0 .net "dffOut", 0 0, v0x600003bbcbd0_0;  1 drivers
v0x600003bbd200_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328992b90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328993250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbc990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbca20_0 .net "d", 0 0, L_0x6000039a5a40;  alias, 1 drivers
v0x600003bbcab0_0 .net "q", 0 0, v0x600003bbcbd0_0;  alias, 1 drivers
v0x600003bbcb40_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbcbd0_0 .var "state", 0 0;
v0x600003bbcc60_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328992d00 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fcee0 .functor BUFT 1, v0x600003bbd4d0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328860728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fcf50 .functor BUFT 1, o0x7fe328860728, C4<0>, C4<0>, C4<0>;
v0x600003bbd5f0_0 .net8 "Bitline1", 0 0, p0x7fe3288606c8;  1 drivers, strength-aware
v0x600003bbd680_0 .net8 "Bitline2", 0 0, p0x7fe3288606f8;  1 drivers, strength-aware
v0x600003bbd710_0 .net "D", 0 0, L_0x6000039a59a0;  1 drivers
v0x600003bbd7a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbd830_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbd8c0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbd950_0 name=_ivl_4
v0x600003bbd9e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbda70_0 .net "dffOut", 0 0, v0x600003bbd4d0_0;  1 drivers
v0x600003bbdb00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328992640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328992d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbd290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbd320_0 .net "d", 0 0, L_0x6000039a59a0;  alias, 1 drivers
v0x600003bbd3b0_0 .net "q", 0 0, v0x600003bbd4d0_0;  alias, 1 drivers
v0x600003bbd440_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbd4d0_0 .var "state", 0 0;
v0x600003bbd560_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289927b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fcfc0 .functor BUFT 1, v0x600003bbddd0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328860ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd030 .functor BUFT 1, o0x7fe328860ab8, C4<0>, C4<0>, C4<0>;
v0x600003bbdef0_0 .net8 "Bitline1", 0 0, p0x7fe328860a58;  1 drivers, strength-aware
v0x600003bbdf80_0 .net8 "Bitline2", 0 0, p0x7fe328860a88;  1 drivers, strength-aware
v0x600003bbe010_0 .net "D", 0 0, L_0x6000039a5900;  1 drivers
v0x600003bbe0a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbe130_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbe1c0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbe250_0 name=_ivl_4
v0x600003bbe2e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbe370_0 .net "dffOut", 0 0, v0x600003bbddd0_0;  1 drivers
v0x600003bbe400_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289920f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289927b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbdb90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbdc20_0 .net "d", 0 0, L_0x6000039a5900;  alias, 1 drivers
v0x600003bbdcb0_0 .net "q", 0 0, v0x600003bbddd0_0;  alias, 1 drivers
v0x600003bbdd40_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbddd0_0 .var "state", 0 0;
v0x600003bbde60_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328992260 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd0a0 .functor BUFT 1, v0x600003bbe6d0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328860e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd110 .functor BUFT 1, o0x7fe328860e48, C4<0>, C4<0>, C4<0>;
v0x600003bbe7f0_0 .net8 "Bitline1", 0 0, p0x7fe328860de8;  1 drivers, strength-aware
v0x600003bbe880_0 .net8 "Bitline2", 0 0, p0x7fe328860e18;  1 drivers, strength-aware
v0x600003bbe910_0 .net "D", 0 0, L_0x6000039a5860;  1 drivers
v0x600003bbe9a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbea30_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbeac0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbeb50_0 name=_ivl_4
v0x600003bbebe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbec70_0 .net "dffOut", 0 0, v0x600003bbe6d0_0;  1 drivers
v0x600003bbed00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328991ba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328992260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbe490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbe520_0 .net "d", 0 0, L_0x6000039a5860;  alias, 1 drivers
v0x600003bbe5b0_0 .net "q", 0 0, v0x600003bbe6d0_0;  alias, 1 drivers
v0x600003bbe640_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbe6d0_0 .var "state", 0 0;
v0x600003bbe760_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328991d10 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd180 .functor BUFT 1, v0x600003bbefd0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288611d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd1f0 .functor BUFT 1, o0x7fe3288611d8, C4<0>, C4<0>, C4<0>;
v0x600003bbf0f0_0 .net8 "Bitline1", 0 0, p0x7fe328861178;  1 drivers, strength-aware
v0x600003bbf180_0 .net8 "Bitline2", 0 0, p0x7fe3288611a8;  1 drivers, strength-aware
v0x600003bbf210_0 .net "D", 0 0, L_0x6000039a57c0;  1 drivers
v0x600003bbf2a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbf330_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbf3c0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbf450_0 name=_ivl_4
v0x600003bbf4e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbf570_0 .net "dffOut", 0 0, v0x600003bbefd0_0;  1 drivers
v0x600003bbf600_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328991650 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328991d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbed90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbee20_0 .net "d", 0 0, L_0x6000039a57c0;  alias, 1 drivers
v0x600003bbeeb0_0 .net "q", 0 0, v0x600003bbefd0_0;  alias, 1 drivers
v0x600003bbef40_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbefd0_0 .var "state", 0 0;
v0x600003bbf060_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289917c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd260 .functor BUFT 1, v0x600003bbf8d0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328861568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd2d0 .functor BUFT 1, o0x7fe328861568, C4<0>, C4<0>, C4<0>;
v0x600003bbf9f0_0 .net8 "Bitline1", 0 0, p0x7fe328861508;  1 drivers, strength-aware
v0x600003bbfa80_0 .net8 "Bitline2", 0 0, p0x7fe328861538;  1 drivers, strength-aware
v0x600003bbfb10_0 .net "D", 0 0, L_0x6000039a5720;  1 drivers
v0x600003bbfba0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bbfc30_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bbfcc0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbfd50_0 name=_ivl_4
v0x600003bbfde0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbfe70_0 .net "dffOut", 0 0, v0x600003bbf8d0_0;  1 drivers
v0x600003bbff00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328991100 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289917c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbf690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbf720_0 .net "d", 0 0, L_0x6000039a5720;  alias, 1 drivers
v0x600003bbf7b0_0 .net "q", 0 0, v0x600003bbf8d0_0;  alias, 1 drivers
v0x600003bbf840_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbf8d0_0 .var "state", 0 0;
v0x600003bbf960_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328991270 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32899a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fd340 .functor BUFT 1, v0x600003bb8240_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288618f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fd3b0 .functor BUFT 1, o0x7fe3288618f8, C4<0>, C4<0>, C4<0>;
v0x600003bb8360_0 .net8 "Bitline1", 0 0, p0x7fe328861898;  1 drivers, strength-aware
v0x600003bb83f0_0 .net8 "Bitline2", 0 0, p0x7fe3288618c8;  1 drivers, strength-aware
v0x600003bb8480_0 .net "D", 0 0, L_0x6000039a5680;  1 drivers
v0x600003bb8510_0 .net "ReadEnable1", 0 0, L_0x7fe32a331878;  alias, 1 drivers
v0x600003bb85a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3318c0;  alias, 1 drivers
v0x600003bb8630_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb86c0_0 name=_ivl_4
v0x600003bb8750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb87e0_0 .net "dffOut", 0 0, v0x600003bb8240_0;  1 drivers
v0x600003bb8870_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328990bb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328991270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb8000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb8090_0 .net "d", 0 0, L_0x6000039a5680;  alias, 1 drivers
v0x600003bb8120_0 .net "q", 0 0, v0x600003bb8240_0;  alias, 1 drivers
v0x600003bb81b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb8240_0 .var "state", 0 0;
v0x600003bb82d0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328990860 .scope module, "newPC_reg" "Register" 13 95, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bb1e60_0 .net8 "Bitline1", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
o0x7fe328865648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000089bca0 .island tran;
p0x7fe328865648 .port I0x60000089bca0, o0x7fe328865648;
v0x600003bb1ef0_0 .net8 "Bitline2", 15 0, p0x7fe328865648;  0 drivers, strength-aware
v0x600003bb1f80_0 .net8 "D", 15 0, p0x7fe328865678;  alias, 0 drivers, strength-aware
L_0x7fe32a331b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bb2010_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  1 drivers
L_0x7fe32a331b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bb20a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  1 drivers
v0x600003bb2130_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003bb21c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb2250_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039938e0 .part p0x7fe328865678, 0, 1;
L_0x600003993840 .part p0x7fe328865678, 1, 1;
L_0x6000039937a0 .part p0x7fe328865678, 2, 1;
L_0x600003993700 .part p0x7fe328865678, 3, 1;
L_0x600003993660 .part p0x7fe328865678, 4, 1;
L_0x6000039935c0 .part p0x7fe328865678, 5, 1;
L_0x600003993520 .part p0x7fe328865678, 6, 1;
L_0x600003992080 .part p0x7fe328865678, 7, 1;
L_0x600003991fe0 .part p0x7fe328865678, 8, 1;
L_0x600003991f40 .part p0x7fe328865678, 9, 1;
L_0x600003991ea0 .part p0x7fe328865678, 10, 1;
L_0x600003991e00 .part p0x7fe328865678, 11, 1;
L_0x600003991d60 .part p0x7fe328865678, 12, 1;
L_0x600003991cc0 .part p0x7fe328865678, 13, 1;
L_0x600003991c20 .part p0x7fe328865678, 14, 1;
L_0x600003991b80 .part p0x7fe328865678, 15, 1;
p0x7fe328861e38 .port I0x6000008ca400, L_0x6000023f8c40;
 .tranvp 16 1 0, I0x6000008ca400, p0x7fe328865618 p0x7fe328861e38;
p0x7fe328862228 .port I0x6000008ca400, L_0x6000023f8d20;
 .tranvp 16 1 1, I0x6000008ca400, p0x7fe328865618 p0x7fe328862228;
p0x7fe3288625b8 .port I0x6000008ca400, L_0x6000023f8e00;
 .tranvp 16 1 2, I0x6000008ca400, p0x7fe328865618 p0x7fe3288625b8;
p0x7fe328862948 .port I0x6000008ca400, L_0x6000023f8ee0;
 .tranvp 16 1 3, I0x6000008ca400, p0x7fe328865618 p0x7fe328862948;
p0x7fe328862cd8 .port I0x6000008ca400, L_0x6000023f8fc0;
 .tranvp 16 1 4, I0x6000008ca400, p0x7fe328865618 p0x7fe328862cd8;
p0x7fe328863068 .port I0x6000008ca400, L_0x6000023f90a0;
 .tranvp 16 1 5, I0x6000008ca400, p0x7fe328865618 p0x7fe328863068;
p0x7fe3288633f8 .port I0x6000008ca400, L_0x6000023f9180;
 .tranvp 16 1 6, I0x6000008ca400, p0x7fe328865618 p0x7fe3288633f8;
p0x7fe328863788 .port I0x6000008ca400, L_0x6000023f9260;
 .tranvp 16 1 7, I0x6000008ca400, p0x7fe328865618 p0x7fe328863788;
p0x7fe328863b18 .port I0x6000008ca400, L_0x6000023f9340;
 .tranvp 16 1 8, I0x6000008ca400, p0x7fe328865618 p0x7fe328863b18;
p0x7fe328863ea8 .port I0x6000008ca400, L_0x6000023f9420;
 .tranvp 16 1 9, I0x6000008ca400, p0x7fe328865618 p0x7fe328863ea8;
p0x7fe328864238 .port I0x6000008ca400, L_0x6000023f9500;
 .tranvp 16 1 10, I0x6000008ca400, p0x7fe328865618 p0x7fe328864238;
p0x7fe3288645c8 .port I0x6000008ca400, L_0x6000023f95e0;
 .tranvp 16 1 11, I0x6000008ca400, p0x7fe328865618 p0x7fe3288645c8;
p0x7fe328864958 .port I0x6000008ca400, L_0x6000023f96c0;
 .tranvp 16 1 12, I0x6000008ca400, p0x7fe328865618 p0x7fe328864958;
p0x7fe328864ce8 .port I0x6000008ca400, L_0x6000023f97a0;
 .tranvp 16 1 13, I0x6000008ca400, p0x7fe328865618 p0x7fe328864ce8;
p0x7fe328865078 .port I0x6000008ca400, L_0x6000023f9880;
 .tranvp 16 1 14, I0x6000008ca400, p0x7fe328865618 p0x7fe328865078;
p0x7fe328865408 .port I0x6000008ca400, L_0x6000023f9960;
 .tranvp 16 1 15, I0x6000008ca400, p0x7fe328865618 p0x7fe328865408;
p0x7fe328861e68 .port I0x60000089bca0, L_0x6000023f8cb0;
 .tranvp 16 1 0, I0x60000089bca0, p0x7fe328865648 p0x7fe328861e68;
p0x7fe328862258 .port I0x60000089bca0, L_0x6000023f8d90;
 .tranvp 16 1 1, I0x60000089bca0, p0x7fe328865648 p0x7fe328862258;
p0x7fe3288625e8 .port I0x60000089bca0, L_0x6000023f8e70;
 .tranvp 16 1 2, I0x60000089bca0, p0x7fe328865648 p0x7fe3288625e8;
p0x7fe328862978 .port I0x60000089bca0, L_0x6000023f8f50;
 .tranvp 16 1 3, I0x60000089bca0, p0x7fe328865648 p0x7fe328862978;
p0x7fe328862d08 .port I0x60000089bca0, L_0x6000023f9030;
 .tranvp 16 1 4, I0x60000089bca0, p0x7fe328865648 p0x7fe328862d08;
p0x7fe328863098 .port I0x60000089bca0, L_0x6000023f9110;
 .tranvp 16 1 5, I0x60000089bca0, p0x7fe328865648 p0x7fe328863098;
p0x7fe328863428 .port I0x60000089bca0, L_0x6000023f91f0;
 .tranvp 16 1 6, I0x60000089bca0, p0x7fe328865648 p0x7fe328863428;
p0x7fe3288637b8 .port I0x60000089bca0, L_0x6000023f92d0;
 .tranvp 16 1 7, I0x60000089bca0, p0x7fe328865648 p0x7fe3288637b8;
p0x7fe328863b48 .port I0x60000089bca0, L_0x6000023f93b0;
 .tranvp 16 1 8, I0x60000089bca0, p0x7fe328865648 p0x7fe328863b48;
p0x7fe328863ed8 .port I0x60000089bca0, L_0x6000023f9490;
 .tranvp 16 1 9, I0x60000089bca0, p0x7fe328865648 p0x7fe328863ed8;
p0x7fe328864268 .port I0x60000089bca0, L_0x6000023f9570;
 .tranvp 16 1 10, I0x60000089bca0, p0x7fe328865648 p0x7fe328864268;
p0x7fe3288645f8 .port I0x60000089bca0, L_0x6000023f9650;
 .tranvp 16 1 11, I0x60000089bca0, p0x7fe328865648 p0x7fe3288645f8;
p0x7fe328864988 .port I0x60000089bca0, L_0x6000023f9730;
 .tranvp 16 1 12, I0x60000089bca0, p0x7fe328865648 p0x7fe328864988;
p0x7fe328864d18 .port I0x60000089bca0, L_0x6000023f9810;
 .tranvp 16 1 13, I0x60000089bca0, p0x7fe328865648 p0x7fe328864d18;
p0x7fe3288650a8 .port I0x60000089bca0, L_0x6000023f98f0;
 .tranvp 16 1 14, I0x60000089bca0, p0x7fe328865648 p0x7fe3288650a8;
p0x7fe328865438 .port I0x60000089bca0, L_0x6000023f99d0;
 .tranvp 16 1 15, I0x60000089bca0, p0x7fe328865648 p0x7fe328865438;
S_0x7fe328990110 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8c40 .functor BUFT 1, v0x600003bb8fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328861ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8cb0 .functor BUFT 1, o0x7fe328861ef8, C4<0>, C4<0>, C4<0>;
v0x600003bb90e0_0 .net8 "Bitline1", 0 0, p0x7fe328861e38;  1 drivers, strength-aware
v0x600003bb9170_0 .net8 "Bitline2", 0 0, p0x7fe328861e68;  1 drivers, strength-aware
v0x600003bb9200_0 .net "D", 0 0, L_0x6000039938e0;  1 drivers
v0x600003bb9290_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb9320_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb93b0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb9440_0 name=_ivl_4
v0x600003bb94d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb9560_0 .net "dffOut", 0 0, v0x600003bb8fc0_0;  1 drivers
v0x600003bb95f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328990280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328990110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb8d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb8e10_0 .net "d", 0 0, L_0x6000039938e0;  alias, 1 drivers
v0x600003bb8ea0_0 .net "q", 0 0, v0x600003bb8fc0_0;  alias, 1 drivers
v0x600003bb8f30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb8fc0_0 .var "state", 0 0;
v0x600003bb9050_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898fbc0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8d20 .functor BUFT 1, v0x600003bb98c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328862288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8d90 .functor BUFT 1, o0x7fe328862288, C4<0>, C4<0>, C4<0>;
v0x600003bb99e0_0 .net8 "Bitline1", 0 0, p0x7fe328862228;  1 drivers, strength-aware
v0x600003bb9a70_0 .net8 "Bitline2", 0 0, p0x7fe328862258;  1 drivers, strength-aware
v0x600003bb9b00_0 .net "D", 0 0, L_0x600003993840;  1 drivers
v0x600003bb9b90_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb9c20_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb9cb0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb9d40_0 name=_ivl_4
v0x600003bb9dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb9e60_0 .net "dffOut", 0 0, v0x600003bb98c0_0;  1 drivers
v0x600003bb9ef0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898fd30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898fbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb9680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb9710_0 .net "d", 0 0, L_0x600003993840;  alias, 1 drivers
v0x600003bb97a0_0 .net "q", 0 0, v0x600003bb98c0_0;  alias, 1 drivers
v0x600003bb9830_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb98c0_0 .var "state", 0 0;
v0x600003bb9950_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898f670 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8e00 .functor BUFT 1, v0x600003bba1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328862618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8e70 .functor BUFT 1, o0x7fe328862618, C4<0>, C4<0>, C4<0>;
v0x600003bba2e0_0 .net8 "Bitline1", 0 0, p0x7fe3288625b8;  1 drivers, strength-aware
v0x600003bba370_0 .net8 "Bitline2", 0 0, p0x7fe3288625e8;  1 drivers, strength-aware
v0x600003bba400_0 .net "D", 0 0, L_0x6000039937a0;  1 drivers
v0x600003bba490_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bba520_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bba5b0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bba640_0 name=_ivl_4
v0x600003bba6d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bba760_0 .net "dffOut", 0 0, v0x600003bba1c0_0;  1 drivers
v0x600003bba7f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898f7e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898f670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb9f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bba010_0 .net "d", 0 0, L_0x6000039937a0;  alias, 1 drivers
v0x600003bba0a0_0 .net "q", 0 0, v0x600003bba1c0_0;  alias, 1 drivers
v0x600003bba130_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bba1c0_0 .var "state", 0 0;
v0x600003bba250_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898f120 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8ee0 .functor BUFT 1, v0x600003bbaac0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288629a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8f50 .functor BUFT 1, o0x7fe3288629a8, C4<0>, C4<0>, C4<0>;
v0x600003bbabe0_0 .net8 "Bitline1", 0 0, p0x7fe328862948;  1 drivers, strength-aware
v0x600003bbac70_0 .net8 "Bitline2", 0 0, p0x7fe328862978;  1 drivers, strength-aware
v0x600003bbad00_0 .net "D", 0 0, L_0x600003993700;  1 drivers
v0x600003bbad90_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bbae20_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bbaeb0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbaf40_0 name=_ivl_4
v0x600003bbafd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbb060_0 .net "dffOut", 0 0, v0x600003bbaac0_0;  1 drivers
v0x600003bbb0f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898f290 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bba880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bba910_0 .net "d", 0 0, L_0x600003993700;  alias, 1 drivers
v0x600003bba9a0_0 .net "q", 0 0, v0x600003bbaac0_0;  alias, 1 drivers
v0x600003bbaa30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbaac0_0 .var "state", 0 0;
v0x600003bbab50_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898ebd0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8fc0 .functor BUFT 1, v0x600003bbb3c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328862d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9030 .functor BUFT 1, o0x7fe328862d38, C4<0>, C4<0>, C4<0>;
v0x600003bbb4e0_0 .net8 "Bitline1", 0 0, p0x7fe328862cd8;  1 drivers, strength-aware
v0x600003bbb570_0 .net8 "Bitline2", 0 0, p0x7fe328862d08;  1 drivers, strength-aware
v0x600003bbb600_0 .net "D", 0 0, L_0x600003993660;  1 drivers
v0x600003bbb690_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bbb720_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bbb7b0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bbb840_0 name=_ivl_4
v0x600003bbb8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbb960_0 .net "dffOut", 0 0, v0x600003bbb3c0_0;  1 drivers
v0x600003bbb9f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898ed40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898ebd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbb180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbb210_0 .net "d", 0 0, L_0x600003993660;  alias, 1 drivers
v0x600003bbb2a0_0 .net "q", 0 0, v0x600003bbb3c0_0;  alias, 1 drivers
v0x600003bbb330_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbb3c0_0 .var "state", 0 0;
v0x600003bbb450_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898e680 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f90a0 .functor BUFT 1, v0x600003bbbcc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288630c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9110 .functor BUFT 1, o0x7fe3288630c8, C4<0>, C4<0>, C4<0>;
v0x600003bbbde0_0 .net8 "Bitline1", 0 0, p0x7fe328863068;  1 drivers, strength-aware
v0x600003bbbe70_0 .net8 "Bitline2", 0 0, p0x7fe328863098;  1 drivers, strength-aware
v0x600003bbbf00_0 .net "D", 0 0, L_0x6000039935c0;  1 drivers
v0x600003bb4000_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb4090_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb4120_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb41b0_0 name=_ivl_4
v0x600003bb4240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb42d0_0 .net "dffOut", 0 0, v0x600003bbbcc0_0;  1 drivers
v0x600003bb4360_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898e7f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898e680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bbba80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bbbb10_0 .net "d", 0 0, L_0x6000039935c0;  alias, 1 drivers
v0x600003bbbba0_0 .net "q", 0 0, v0x600003bbbcc0_0;  alias, 1 drivers
v0x600003bbbc30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bbbcc0_0 .var "state", 0 0;
v0x600003bbbd50_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328997d60 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9180 .functor BUFT 1, v0x600003bb4630_0, C4<0>, C4<0>, C4<0>;
o0x7fe328863458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f91f0 .functor BUFT 1, o0x7fe328863458, C4<0>, C4<0>, C4<0>;
v0x600003bb4750_0 .net8 "Bitline1", 0 0, p0x7fe3288633f8;  1 drivers, strength-aware
v0x600003bb47e0_0 .net8 "Bitline2", 0 0, p0x7fe328863428;  1 drivers, strength-aware
v0x600003bb4870_0 .net "D", 0 0, L_0x600003993520;  1 drivers
v0x600003bb4900_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb4990_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb4a20_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb4ab0_0 name=_ivl_4
v0x600003bb4b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb4bd0_0 .net "dffOut", 0 0, v0x600003bb4630_0;  1 drivers
v0x600003bb4c60_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328997ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328997d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb43f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb4480_0 .net "d", 0 0, L_0x600003993520;  alias, 1 drivers
v0x600003bb4510_0 .net "q", 0 0, v0x600003bb4630_0;  alias, 1 drivers
v0x600003bb45a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb4630_0 .var "state", 0 0;
v0x600003bb46c0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328997810 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9260 .functor BUFT 1, v0x600003bb4f30_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288637e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f92d0 .functor BUFT 1, o0x7fe3288637e8, C4<0>, C4<0>, C4<0>;
v0x600003bb5050_0 .net8 "Bitline1", 0 0, p0x7fe328863788;  1 drivers, strength-aware
v0x600003bb50e0_0 .net8 "Bitline2", 0 0, p0x7fe3288637b8;  1 drivers, strength-aware
v0x600003bb5170_0 .net "D", 0 0, L_0x600003992080;  1 drivers
v0x600003bb5200_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb5290_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb5320_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb53b0_0 name=_ivl_4
v0x600003bb5440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb54d0_0 .net "dffOut", 0 0, v0x600003bb4f30_0;  1 drivers
v0x600003bb5560_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328997980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328997810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb4cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb4d80_0 .net "d", 0 0, L_0x600003992080;  alias, 1 drivers
v0x600003bb4e10_0 .net "q", 0 0, v0x600003bb4f30_0;  alias, 1 drivers
v0x600003bb4ea0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb4f30_0 .var "state", 0 0;
v0x600003bb4fc0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289972c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9340 .functor BUFT 1, v0x600003bb5830_0, C4<0>, C4<0>, C4<0>;
o0x7fe328863b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f93b0 .functor BUFT 1, o0x7fe328863b78, C4<0>, C4<0>, C4<0>;
v0x600003bb5950_0 .net8 "Bitline1", 0 0, p0x7fe328863b18;  1 drivers, strength-aware
v0x600003bb59e0_0 .net8 "Bitline2", 0 0, p0x7fe328863b48;  1 drivers, strength-aware
v0x600003bb5a70_0 .net "D", 0 0, L_0x600003991fe0;  1 drivers
v0x600003bb5b00_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb5b90_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb5c20_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb5cb0_0 name=_ivl_4
v0x600003bb5d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb5dd0_0 .net "dffOut", 0 0, v0x600003bb5830_0;  1 drivers
v0x600003bb5e60_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328997430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289972c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb55f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb5680_0 .net "d", 0 0, L_0x600003991fe0;  alias, 1 drivers
v0x600003bb5710_0 .net "q", 0 0, v0x600003bb5830_0;  alias, 1 drivers
v0x600003bb57a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb5830_0 .var "state", 0 0;
v0x600003bb58c0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328996d70 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9420 .functor BUFT 1, v0x600003bb6130_0, C4<0>, C4<0>, C4<0>;
o0x7fe328863f08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9490 .functor BUFT 1, o0x7fe328863f08, C4<0>, C4<0>, C4<0>;
v0x600003bb6250_0 .net8 "Bitline1", 0 0, p0x7fe328863ea8;  1 drivers, strength-aware
v0x600003bb62e0_0 .net8 "Bitline2", 0 0, p0x7fe328863ed8;  1 drivers, strength-aware
v0x600003bb6370_0 .net "D", 0 0, L_0x600003991f40;  1 drivers
v0x600003bb6400_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb6490_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb6520_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb65b0_0 name=_ivl_4
v0x600003bb6640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb66d0_0 .net "dffOut", 0 0, v0x600003bb6130_0;  1 drivers
v0x600003bb6760_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328996ee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328996d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb5ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb5f80_0 .net "d", 0 0, L_0x600003991f40;  alias, 1 drivers
v0x600003bb6010_0 .net "q", 0 0, v0x600003bb6130_0;  alias, 1 drivers
v0x600003bb60a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb6130_0 .var "state", 0 0;
v0x600003bb61c0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328996820 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9500 .functor BUFT 1, v0x600003bb6a30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328864298 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9570 .functor BUFT 1, o0x7fe328864298, C4<0>, C4<0>, C4<0>;
v0x600003bb6b50_0 .net8 "Bitline1", 0 0, p0x7fe328864238;  1 drivers, strength-aware
v0x600003bb6be0_0 .net8 "Bitline2", 0 0, p0x7fe328864268;  1 drivers, strength-aware
v0x600003bb6c70_0 .net "D", 0 0, L_0x600003991ea0;  1 drivers
v0x600003bb6d00_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb6d90_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb6e20_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb6eb0_0 name=_ivl_4
v0x600003bb6f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb6fd0_0 .net "dffOut", 0 0, v0x600003bb6a30_0;  1 drivers
v0x600003bb7060_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328996990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328996820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb67f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb6880_0 .net "d", 0 0, L_0x600003991ea0;  alias, 1 drivers
v0x600003bb6910_0 .net "q", 0 0, v0x600003bb6a30_0;  alias, 1 drivers
v0x600003bb69a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb6a30_0 .var "state", 0 0;
v0x600003bb6ac0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289962d0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f95e0 .functor BUFT 1, v0x600003bb7330_0, C4<0>, C4<0>, C4<0>;
o0x7fe328864628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9650 .functor BUFT 1, o0x7fe328864628, C4<0>, C4<0>, C4<0>;
v0x600003bb7450_0 .net8 "Bitline1", 0 0, p0x7fe3288645c8;  1 drivers, strength-aware
v0x600003bb74e0_0 .net8 "Bitline2", 0 0, p0x7fe3288645f8;  1 drivers, strength-aware
v0x600003bb7570_0 .net "D", 0 0, L_0x600003991e00;  1 drivers
v0x600003bb7600_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb7690_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb7720_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb77b0_0 name=_ivl_4
v0x600003bb7840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb78d0_0 .net "dffOut", 0 0, v0x600003bb7330_0;  1 drivers
v0x600003bb7960_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328996440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289962d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb70f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb7180_0 .net "d", 0 0, L_0x600003991e00;  alias, 1 drivers
v0x600003bb7210_0 .net "q", 0 0, v0x600003bb7330_0;  alias, 1 drivers
v0x600003bb72a0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb7330_0 .var "state", 0 0;
v0x600003bb73c0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328995d80 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f96c0 .functor BUFT 1, v0x600003bb7c30_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288649b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9730 .functor BUFT 1, o0x7fe3288649b8, C4<0>, C4<0>, C4<0>;
v0x600003bb7d50_0 .net8 "Bitline1", 0 0, p0x7fe328864958;  1 drivers, strength-aware
v0x600003bb7de0_0 .net8 "Bitline2", 0 0, p0x7fe328864988;  1 drivers, strength-aware
v0x600003bb7e70_0 .net "D", 0 0, L_0x600003991d60;  1 drivers
v0x600003bb7f00_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb0000_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb0090_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb0120_0 name=_ivl_4
v0x600003bb01b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb0240_0 .net "dffOut", 0 0, v0x600003bb7c30_0;  1 drivers
v0x600003bb02d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328995ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328995d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb79f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb7a80_0 .net "d", 0 0, L_0x600003991d60;  alias, 1 drivers
v0x600003bb7b10_0 .net "q", 0 0, v0x600003bb7c30_0;  alias, 1 drivers
v0x600003bb7ba0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb7c30_0 .var "state", 0 0;
v0x600003bb7cc0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328995830 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f97a0 .functor BUFT 1, v0x600003bb05a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328864d48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9810 .functor BUFT 1, o0x7fe328864d48, C4<0>, C4<0>, C4<0>;
v0x600003bb06c0_0 .net8 "Bitline1", 0 0, p0x7fe328864ce8;  1 drivers, strength-aware
v0x600003bb0750_0 .net8 "Bitline2", 0 0, p0x7fe328864d18;  1 drivers, strength-aware
v0x600003bb07e0_0 .net "D", 0 0, L_0x600003991cc0;  1 drivers
v0x600003bb0870_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb0900_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb0990_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb0a20_0 name=_ivl_4
v0x600003bb0ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb0b40_0 .net "dffOut", 0 0, v0x600003bb05a0_0;  1 drivers
v0x600003bb0bd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289959a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328995830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb0360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb03f0_0 .net "d", 0 0, L_0x600003991cc0;  alias, 1 drivers
v0x600003bb0480_0 .net "q", 0 0, v0x600003bb05a0_0;  alias, 1 drivers
v0x600003bb0510_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb05a0_0 .var "state", 0 0;
v0x600003bb0630_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289952e0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9880 .functor BUFT 1, v0x600003bb0ea0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288650d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f98f0 .functor BUFT 1, o0x7fe3288650d8, C4<0>, C4<0>, C4<0>;
v0x600003bb0fc0_0 .net8 "Bitline1", 0 0, p0x7fe328865078;  1 drivers, strength-aware
v0x600003bb1050_0 .net8 "Bitline2", 0 0, p0x7fe3288650a8;  1 drivers, strength-aware
v0x600003bb10e0_0 .net "D", 0 0, L_0x600003991c20;  1 drivers
v0x600003bb1170_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb1200_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb1290_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb1320_0 name=_ivl_4
v0x600003bb13b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb1440_0 .net "dffOut", 0 0, v0x600003bb0ea0_0;  1 drivers
v0x600003bb14d0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328995450 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289952e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb0c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb0cf0_0 .net "d", 0 0, L_0x600003991c20;  alias, 1 drivers
v0x600003bb0d80_0 .net "q", 0 0, v0x600003bb0ea0_0;  alias, 1 drivers
v0x600003bb0e10_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb0ea0_0 .var "state", 0 0;
v0x600003bb0f30_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328994d90 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328990860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9960 .functor BUFT 1, v0x600003bb17a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328865468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f99d0 .functor BUFT 1, o0x7fe328865468, C4<0>, C4<0>, C4<0>;
v0x600003bb18c0_0 .net8 "Bitline1", 0 0, p0x7fe328865408;  1 drivers, strength-aware
v0x600003bb1950_0 .net8 "Bitline2", 0 0, p0x7fe328865438;  1 drivers, strength-aware
v0x600003bb19e0_0 .net "D", 0 0, L_0x600003991b80;  1 drivers
v0x600003bb1a70_0 .net "ReadEnable1", 0 0, L_0x7fe32a331b48;  alias, 1 drivers
v0x600003bb1b00_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b90;  alias, 1 drivers
v0x600003bb1b90_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb1c20_0 name=_ivl_4
v0x600003bb1cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb1d40_0 .net "dffOut", 0 0, v0x600003bb17a0_0;  1 drivers
v0x600003bb1dd0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328994f00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328994d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb1560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb15f0_0 .net "d", 0 0, L_0x600003991b80;  alias, 1 drivers
v0x600003bb1680_0 .net "q", 0 0, v0x600003bb17a0_0;  alias, 1 drivers
v0x600003bb1710_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb17a0_0 .var "state", 0 0;
v0x600003bb1830_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289942f0 .scope module, "oldPC_reg" "Register" 13 92, 14 100 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bcb3c0_0 .net8 "Bitline1", 15 0, p0x7fe328869188;  alias, 0 drivers, strength-aware
o0x7fe3288691b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cafc0 .island tran;
p0x7fe3288691b8 .port I0x6000008cafc0, o0x7fe3288691b8;
v0x600003bcb450_0 .net8 "Bitline2", 15 0, p0x7fe3288691b8;  0 drivers, strength-aware
v0x600003bcb4e0_0 .net8 "D", 15 0, p0x7fe3288691e8;  alias, 0 drivers, strength-aware
L_0x7fe32a331ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bcb570_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  1 drivers
L_0x7fe32a331b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bcb600_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  1 drivers
v0x600003bcb690_0 .net "WriteReg", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
v0x600003bcb720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcb7b0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
L_0x6000039a9720 .part p0x7fe3288691e8, 0, 1;
L_0x6000039a9680 .part p0x7fe3288691e8, 1, 1;
L_0x6000039a95e0 .part p0x7fe3288691e8, 2, 1;
L_0x6000039a9540 .part p0x7fe3288691e8, 3, 1;
L_0x6000039a94a0 .part p0x7fe3288691e8, 4, 1;
L_0x6000039a9400 .part p0x7fe3288691e8, 5, 1;
L_0x6000039a9360 .part p0x7fe3288691e8, 6, 1;
L_0x600003993e80 .part p0x7fe3288691e8, 7, 1;
L_0x600003993de0 .part p0x7fe3288691e8, 8, 1;
L_0x600003993d40 .part p0x7fe3288691e8, 9, 1;
L_0x600003993ca0 .part p0x7fe3288691e8, 10, 1;
L_0x600003993c00 .part p0x7fe3288691e8, 11, 1;
L_0x600003993b60 .part p0x7fe3288691e8, 12, 1;
L_0x600003993ac0 .part p0x7fe3288691e8, 13, 1;
L_0x600003993a20 .part p0x7fe3288691e8, 14, 1;
L_0x600003993980 .part p0x7fe3288691e8, 15, 1;
p0x7fe3288659a8 .port I0x6000008cafa0, L_0x6000023ffe20;
 .tranvp 16 1 0, I0x6000008cafa0, p0x7fe328869188 p0x7fe3288659a8;
p0x7fe328865d98 .port I0x6000008cafa0, L_0x6000023fff00;
 .tranvp 16 1 1, I0x6000008cafa0, p0x7fe328869188 p0x7fe328865d98;
p0x7fe328866128 .port I0x6000008cafa0, L_0x6000023f8000;
 .tranvp 16 1 2, I0x6000008cafa0, p0x7fe328869188 p0x7fe328866128;
p0x7fe3288664b8 .port I0x6000008cafa0, L_0x6000023f80e0;
 .tranvp 16 1 3, I0x6000008cafa0, p0x7fe328869188 p0x7fe3288664b8;
p0x7fe328866848 .port I0x6000008cafa0, L_0x6000023f81c0;
 .tranvp 16 1 4, I0x6000008cafa0, p0x7fe328869188 p0x7fe328866848;
p0x7fe328866bd8 .port I0x6000008cafa0, L_0x6000023f82a0;
 .tranvp 16 1 5, I0x6000008cafa0, p0x7fe328869188 p0x7fe328866bd8;
p0x7fe328866f68 .port I0x6000008cafa0, L_0x6000023f8380;
 .tranvp 16 1 6, I0x6000008cafa0, p0x7fe328869188 p0x7fe328866f68;
p0x7fe3288672f8 .port I0x6000008cafa0, L_0x6000023f8460;
 .tranvp 16 1 7, I0x6000008cafa0, p0x7fe328869188 p0x7fe3288672f8;
p0x7fe328867688 .port I0x6000008cafa0, L_0x6000023f8540;
 .tranvp 16 1 8, I0x6000008cafa0, p0x7fe328869188 p0x7fe328867688;
p0x7fe328867a18 .port I0x6000008cafa0, L_0x6000023f8620;
 .tranvp 16 1 9, I0x6000008cafa0, p0x7fe328869188 p0x7fe328867a18;
p0x7fe328867da8 .port I0x6000008cafa0, L_0x6000023f8700;
 .tranvp 16 1 10, I0x6000008cafa0, p0x7fe328869188 p0x7fe328867da8;
p0x7fe328868138 .port I0x6000008cafa0, L_0x6000023f87e0;
 .tranvp 16 1 11, I0x6000008cafa0, p0x7fe328869188 p0x7fe328868138;
p0x7fe3288684c8 .port I0x6000008cafa0, L_0x6000023f88c0;
 .tranvp 16 1 12, I0x6000008cafa0, p0x7fe328869188 p0x7fe3288684c8;
p0x7fe328868858 .port I0x6000008cafa0, L_0x6000023f89a0;
 .tranvp 16 1 13, I0x6000008cafa0, p0x7fe328869188 p0x7fe328868858;
p0x7fe328868be8 .port I0x6000008cafa0, L_0x6000023f8a80;
 .tranvp 16 1 14, I0x6000008cafa0, p0x7fe328869188 p0x7fe328868be8;
p0x7fe328868f78 .port I0x6000008cafa0, L_0x6000023f8b60;
 .tranvp 16 1 15, I0x6000008cafa0, p0x7fe328869188 p0x7fe328868f78;
p0x7fe3288659d8 .port I0x6000008cafc0, L_0x6000023ffe90;
 .tranvp 16 1 0, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe3288659d8;
p0x7fe328865dc8 .port I0x6000008cafc0, L_0x6000023fff70;
 .tranvp 16 1 1, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328865dc8;
p0x7fe328866158 .port I0x6000008cafc0, L_0x6000023f8070;
 .tranvp 16 1 2, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328866158;
p0x7fe3288664e8 .port I0x6000008cafc0, L_0x6000023f8150;
 .tranvp 16 1 3, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe3288664e8;
p0x7fe328866878 .port I0x6000008cafc0, L_0x6000023f8230;
 .tranvp 16 1 4, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328866878;
p0x7fe328866c08 .port I0x6000008cafc0, L_0x6000023f8310;
 .tranvp 16 1 5, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328866c08;
p0x7fe328866f98 .port I0x6000008cafc0, L_0x6000023f83f0;
 .tranvp 16 1 6, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328866f98;
p0x7fe328867328 .port I0x6000008cafc0, L_0x6000023f84d0;
 .tranvp 16 1 7, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328867328;
p0x7fe3288676b8 .port I0x6000008cafc0, L_0x6000023f85b0;
 .tranvp 16 1 8, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe3288676b8;
p0x7fe328867a48 .port I0x6000008cafc0, L_0x6000023f8690;
 .tranvp 16 1 9, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328867a48;
p0x7fe328867dd8 .port I0x6000008cafc0, L_0x6000023f8770;
 .tranvp 16 1 10, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328867dd8;
p0x7fe328868168 .port I0x6000008cafc0, L_0x6000023f8850;
 .tranvp 16 1 11, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328868168;
p0x7fe3288684f8 .port I0x6000008cafc0, L_0x6000023f8930;
 .tranvp 16 1 12, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe3288684f8;
p0x7fe328868888 .port I0x6000008cafc0, L_0x6000023f8a10;
 .tranvp 16 1 13, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328868888;
p0x7fe328868c18 .port I0x6000008cafc0, L_0x6000023f8af0;
 .tranvp 16 1 14, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328868c18;
p0x7fe328868fa8 .port I0x6000008cafc0, L_0x6000023f8bd0;
 .tranvp 16 1 15, I0x6000008cafc0, p0x7fe3288691b8 p0x7fe328868fa8;
S_0x7fe328994460 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023ffe20 .functor BUFT 1, v0x600003bb2520_0, C4<0>, C4<0>, C4<0>;
o0x7fe328865a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023ffe90 .functor BUFT 1, o0x7fe328865a68, C4<0>, C4<0>, C4<0>;
v0x600003bb2640_0 .net8 "Bitline1", 0 0, p0x7fe3288659a8;  1 drivers, strength-aware
v0x600003bb26d0_0 .net8 "Bitline2", 0 0, p0x7fe3288659d8;  1 drivers, strength-aware
v0x600003bb2760_0 .net "D", 0 0, L_0x6000039a9720;  1 drivers
v0x600003bb27f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bb2880_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bb2910_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb29a0_0 name=_ivl_4
v0x600003bb2a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb2ac0_0 .net "dffOut", 0 0, v0x600003bb2520_0;  1 drivers
v0x600003bb2b50_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328993da0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328994460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb22e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb2370_0 .net "d", 0 0, L_0x6000039a9720;  alias, 1 drivers
v0x600003bb2400_0 .net "q", 0 0, v0x600003bb2520_0;  alias, 1 drivers
v0x600003bb2490_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb2520_0 .var "state", 0 0;
v0x600003bb25b0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328993f10 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fff00 .functor BUFT 1, v0x600003bb2e20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328865df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fff70 .functor BUFT 1, o0x7fe328865df8, C4<0>, C4<0>, C4<0>;
v0x600003bb2f40_0 .net8 "Bitline1", 0 0, p0x7fe328865d98;  1 drivers, strength-aware
v0x600003bb2fd0_0 .net8 "Bitline2", 0 0, p0x7fe328865dc8;  1 drivers, strength-aware
v0x600003bb3060_0 .net "D", 0 0, L_0x6000039a9680;  1 drivers
v0x600003bb30f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bb3180_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bb3210_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb32a0_0 name=_ivl_4
v0x600003bb3330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb33c0_0 .net "dffOut", 0 0, v0x600003bb2e20_0;  1 drivers
v0x600003bb3450_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898d9c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328993f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb2be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb2c70_0 .net "d", 0 0, L_0x6000039a9680;  alias, 1 drivers
v0x600003bb2d00_0 .net "q", 0 0, v0x600003bb2e20_0;  alias, 1 drivers
v0x600003bb2d90_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb2e20_0 .var "state", 0 0;
v0x600003bb2eb0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898db30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8000 .functor BUFT 1, v0x600003bb3720_0, C4<0>, C4<0>, C4<0>;
o0x7fe328866188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8070 .functor BUFT 1, o0x7fe328866188, C4<0>, C4<0>, C4<0>;
v0x600003bb3840_0 .net8 "Bitline1", 0 0, p0x7fe328866128;  1 drivers, strength-aware
v0x600003bb38d0_0 .net8 "Bitline2", 0 0, p0x7fe328866158;  1 drivers, strength-aware
v0x600003bb3960_0 .net "D", 0 0, L_0x6000039a95e0;  1 drivers
v0x600003bb39f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bb3a80_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bb3b10_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bb3ba0_0 name=_ivl_4
v0x600003bb3c30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb3cc0_0 .net "dffOut", 0 0, v0x600003bb3720_0;  1 drivers
v0x600003bb3d50_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898d470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898db30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb34e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb3570_0 .net "d", 0 0, L_0x6000039a95e0;  alias, 1 drivers
v0x600003bb3600_0 .net "q", 0 0, v0x600003bb3720_0;  alias, 1 drivers
v0x600003bb3690_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bb3720_0 .var "state", 0 0;
v0x600003bb37b0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898d5e0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f80e0 .functor BUFT 1, v0x600003bcc090_0, C4<0>, C4<0>, C4<0>;
o0x7fe328866518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8150 .functor BUFT 1, o0x7fe328866518, C4<0>, C4<0>, C4<0>;
v0x600003bcc1b0_0 .net8 "Bitline1", 0 0, p0x7fe3288664b8;  1 drivers, strength-aware
v0x600003bcc240_0 .net8 "Bitline2", 0 0, p0x7fe3288664e8;  1 drivers, strength-aware
v0x600003bcc2d0_0 .net "D", 0 0, L_0x6000039a9540;  1 drivers
v0x600003bcc360_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcc3f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcc480_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcc510_0 name=_ivl_4
v0x600003bcc5a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcc630_0 .net "dffOut", 0 0, v0x600003bcc090_0;  1 drivers
v0x600003bcc6c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898cf20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898d5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bb3de0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bb3e70_0 .net "d", 0 0, L_0x6000039a9540;  alias, 1 drivers
v0x600003bb3f00_0 .net "q", 0 0, v0x600003bcc090_0;  alias, 1 drivers
v0x600003bcc000_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcc090_0 .var "state", 0 0;
v0x600003bcc120_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898d090 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f81c0 .functor BUFT 1, v0x600003bcc990_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288668a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8230 .functor BUFT 1, o0x7fe3288668a8, C4<0>, C4<0>, C4<0>;
v0x600003bccab0_0 .net8 "Bitline1", 0 0, p0x7fe328866848;  1 drivers, strength-aware
v0x600003bccb40_0 .net8 "Bitline2", 0 0, p0x7fe328866878;  1 drivers, strength-aware
v0x600003bccbd0_0 .net "D", 0 0, L_0x6000039a94a0;  1 drivers
v0x600003bccc60_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcccf0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bccd80_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcce10_0 name=_ivl_4
v0x600003bccea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bccf30_0 .net "dffOut", 0 0, v0x600003bcc990_0;  1 drivers
v0x600003bccfc0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898c9d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898d090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcc750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcc7e0_0 .net "d", 0 0, L_0x6000039a94a0;  alias, 1 drivers
v0x600003bcc870_0 .net "q", 0 0, v0x600003bcc990_0;  alias, 1 drivers
v0x600003bcc900_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcc990_0 .var "state", 0 0;
v0x600003bcca20_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898cb40 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f82a0 .functor BUFT 1, v0x600003bcd290_0, C4<0>, C4<0>, C4<0>;
o0x7fe328866c38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8310 .functor BUFT 1, o0x7fe328866c38, C4<0>, C4<0>, C4<0>;
v0x600003bcd3b0_0 .net8 "Bitline1", 0 0, p0x7fe328866bd8;  1 drivers, strength-aware
v0x600003bcd440_0 .net8 "Bitline2", 0 0, p0x7fe328866c08;  1 drivers, strength-aware
v0x600003bcd4d0_0 .net "D", 0 0, L_0x6000039a9400;  1 drivers
v0x600003bcd560_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcd5f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcd680_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcd710_0 name=_ivl_4
v0x600003bcd7a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcd830_0 .net "dffOut", 0 0, v0x600003bcd290_0;  1 drivers
v0x600003bcd8c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898c480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898cb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcd050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcd0e0_0 .net "d", 0 0, L_0x6000039a9400;  alias, 1 drivers
v0x600003bcd170_0 .net "q", 0 0, v0x600003bcd290_0;  alias, 1 drivers
v0x600003bcd200_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcd290_0 .var "state", 0 0;
v0x600003bcd320_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898c5f0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8380 .functor BUFT 1, v0x600003bcdb90_0, C4<0>, C4<0>, C4<0>;
o0x7fe328866fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f83f0 .functor BUFT 1, o0x7fe328866fc8, C4<0>, C4<0>, C4<0>;
v0x600003bcdcb0_0 .net8 "Bitline1", 0 0, p0x7fe328866f68;  1 drivers, strength-aware
v0x600003bcdd40_0 .net8 "Bitline2", 0 0, p0x7fe328866f98;  1 drivers, strength-aware
v0x600003bcddd0_0 .net "D", 0 0, L_0x6000039a9360;  1 drivers
v0x600003bcde60_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcdef0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcdf80_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bce010_0 name=_ivl_4
v0x600003bce0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bce130_0 .net "dffOut", 0 0, v0x600003bcdb90_0;  1 drivers
v0x600003bce1c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898bf30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898c5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcd950_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcd9e0_0 .net "d", 0 0, L_0x6000039a9360;  alias, 1 drivers
v0x600003bcda70_0 .net "q", 0 0, v0x600003bcdb90_0;  alias, 1 drivers
v0x600003bcdb00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcdb90_0 .var "state", 0 0;
v0x600003bcdc20_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898c0a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8460 .functor BUFT 1, v0x600003bce490_0, C4<0>, C4<0>, C4<0>;
o0x7fe328867358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f84d0 .functor BUFT 1, o0x7fe328867358, C4<0>, C4<0>, C4<0>;
v0x600003bce5b0_0 .net8 "Bitline1", 0 0, p0x7fe3288672f8;  1 drivers, strength-aware
v0x600003bce640_0 .net8 "Bitline2", 0 0, p0x7fe328867328;  1 drivers, strength-aware
v0x600003bce6d0_0 .net "D", 0 0, L_0x600003993e80;  1 drivers
v0x600003bce760_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bce7f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bce880_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bce910_0 name=_ivl_4
v0x600003bce9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcea30_0 .net "dffOut", 0 0, v0x600003bce490_0;  1 drivers
v0x600003bceac0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898b9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898c0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bce250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bce2e0_0 .net "d", 0 0, L_0x600003993e80;  alias, 1 drivers
v0x600003bce370_0 .net "q", 0 0, v0x600003bce490_0;  alias, 1 drivers
v0x600003bce400_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bce490_0 .var "state", 0 0;
v0x600003bce520_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898bb50 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8540 .functor BUFT 1, v0x600003bced90_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288676e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f85b0 .functor BUFT 1, o0x7fe3288676e8, C4<0>, C4<0>, C4<0>;
v0x600003bceeb0_0 .net8 "Bitline1", 0 0, p0x7fe328867688;  1 drivers, strength-aware
v0x600003bcef40_0 .net8 "Bitline2", 0 0, p0x7fe3288676b8;  1 drivers, strength-aware
v0x600003bcefd0_0 .net "D", 0 0, L_0x600003993de0;  1 drivers
v0x600003bcf060_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcf0f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcf180_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcf210_0 name=_ivl_4
v0x600003bcf2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcf330_0 .net "dffOut", 0 0, v0x600003bced90_0;  1 drivers
v0x600003bcf3c0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898b490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898bb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bceb50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcebe0_0 .net "d", 0 0, L_0x600003993de0;  alias, 1 drivers
v0x600003bcec70_0 .net "q", 0 0, v0x600003bced90_0;  alias, 1 drivers
v0x600003bced00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bced90_0 .var "state", 0 0;
v0x600003bcee20_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898b600 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8620 .functor BUFT 1, v0x600003bcf690_0, C4<0>, C4<0>, C4<0>;
o0x7fe328867a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8690 .functor BUFT 1, o0x7fe328867a78, C4<0>, C4<0>, C4<0>;
v0x600003bcf7b0_0 .net8 "Bitline1", 0 0, p0x7fe328867a18;  1 drivers, strength-aware
v0x600003bcf840_0 .net8 "Bitline2", 0 0, p0x7fe328867a48;  1 drivers, strength-aware
v0x600003bcf8d0_0 .net "D", 0 0, L_0x600003993d40;  1 drivers
v0x600003bcf960_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcf9f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcfa80_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcfb10_0 name=_ivl_4
v0x600003bcfba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcfc30_0 .net "dffOut", 0 0, v0x600003bcf690_0;  1 drivers
v0x600003bcfcc0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898af40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898b600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcf450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcf4e0_0 .net "d", 0 0, L_0x600003993d40;  alias, 1 drivers
v0x600003bcf570_0 .net "q", 0 0, v0x600003bcf690_0;  alias, 1 drivers
v0x600003bcf600_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcf690_0 .var "state", 0 0;
v0x600003bcf720_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898b0b0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8700 .functor BUFT 1, v0x600003bc8000_0, C4<0>, C4<0>, C4<0>;
o0x7fe328867e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8770 .functor BUFT 1, o0x7fe328867e08, C4<0>, C4<0>, C4<0>;
v0x600003bc8120_0 .net8 "Bitline1", 0 0, p0x7fe328867da8;  1 drivers, strength-aware
v0x600003bc81b0_0 .net8 "Bitline2", 0 0, p0x7fe328867dd8;  1 drivers, strength-aware
v0x600003bc8240_0 .net "D", 0 0, L_0x600003993ca0;  1 drivers
v0x600003bc82d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bc8360_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bc83f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc8480_0 name=_ivl_4
v0x600003bc8510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc85a0_0 .net "dffOut", 0 0, v0x600003bc8000_0;  1 drivers
v0x600003bc8630_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898a9f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcfd50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcfde0_0 .net "d", 0 0, L_0x600003993ca0;  alias, 1 drivers
v0x600003bcfe70_0 .net "q", 0 0, v0x600003bc8000_0;  alias, 1 drivers
v0x600003bcff00_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc8000_0 .var "state", 0 0;
v0x600003bc8090_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898ab60 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f87e0 .functor BUFT 1, v0x600003bc8900_0, C4<0>, C4<0>, C4<0>;
o0x7fe328868198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8850 .functor BUFT 1, o0x7fe328868198, C4<0>, C4<0>, C4<0>;
v0x600003bc8a20_0 .net8 "Bitline1", 0 0, p0x7fe328868138;  1 drivers, strength-aware
v0x600003bc8ab0_0 .net8 "Bitline2", 0 0, p0x7fe328868168;  1 drivers, strength-aware
v0x600003bc8b40_0 .net "D", 0 0, L_0x600003993c00;  1 drivers
v0x600003bc8bd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bc8c60_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bc8cf0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc8d80_0 name=_ivl_4
v0x600003bc8e10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc8ea0_0 .net "dffOut", 0 0, v0x600003bc8900_0;  1 drivers
v0x600003bc8f30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe32898a4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898ab60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc86c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc8750_0 .net "d", 0 0, L_0x600003993c00;  alias, 1 drivers
v0x600003bc87e0_0 .net "q", 0 0, v0x600003bc8900_0;  alias, 1 drivers
v0x600003bc8870_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc8900_0 .var "state", 0 0;
v0x600003bc8990_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898a610 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f88c0 .functor BUFT 1, v0x600003bc9200_0, C4<0>, C4<0>, C4<0>;
o0x7fe328868528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8930 .functor BUFT 1, o0x7fe328868528, C4<0>, C4<0>, C4<0>;
v0x600003bc9320_0 .net8 "Bitline1", 0 0, p0x7fe3288684c8;  1 drivers, strength-aware
v0x600003bc93b0_0 .net8 "Bitline2", 0 0, p0x7fe3288684f8;  1 drivers, strength-aware
v0x600003bc9440_0 .net "D", 0 0, L_0x600003993b60;  1 drivers
v0x600003bc94d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bc9560_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bc95f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc9680_0 name=_ivl_4
v0x600003bc9710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc97a0_0 .net "dffOut", 0 0, v0x600003bc9200_0;  1 drivers
v0x600003bc9830_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328989f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898a610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc8fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc9050_0 .net "d", 0 0, L_0x600003993b60;  alias, 1 drivers
v0x600003bc90e0_0 .net "q", 0 0, v0x600003bc9200_0;  alias, 1 drivers
v0x600003bc9170_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc9200_0 .var "state", 0 0;
v0x600003bc9290_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe32898a0c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f89a0 .functor BUFT 1, v0x600003bc9b00_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288688b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8a10 .functor BUFT 1, o0x7fe3288688b8, C4<0>, C4<0>, C4<0>;
v0x600003bc9c20_0 .net8 "Bitline1", 0 0, p0x7fe328868858;  1 drivers, strength-aware
v0x600003bc9cb0_0 .net8 "Bitline2", 0 0, p0x7fe328868888;  1 drivers, strength-aware
v0x600003bc9d40_0 .net "D", 0 0, L_0x600003993ac0;  1 drivers
v0x600003bc9dd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bc9e60_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bc9ef0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc9f80_0 name=_ivl_4
v0x600003bca010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bca0a0_0 .net "dffOut", 0 0, v0x600003bc9b00_0;  1 drivers
v0x600003bca130_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328989a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32898a0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc98c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc9950_0 .net "d", 0 0, L_0x600003993ac0;  alias, 1 drivers
v0x600003bc99e0_0 .net "q", 0 0, v0x600003bc9b00_0;  alias, 1 drivers
v0x600003bc9a70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc9b00_0 .var "state", 0 0;
v0x600003bc9b90_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328989b70 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8a80 .functor BUFT 1, v0x600003bca400_0, C4<0>, C4<0>, C4<0>;
o0x7fe328868c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8af0 .functor BUFT 1, o0x7fe328868c48, C4<0>, C4<0>, C4<0>;
v0x600003bca520_0 .net8 "Bitline1", 0 0, p0x7fe328868be8;  1 drivers, strength-aware
v0x600003bca5b0_0 .net8 "Bitline2", 0 0, p0x7fe328868c18;  1 drivers, strength-aware
v0x600003bca640_0 .net "D", 0 0, L_0x600003993a20;  1 drivers
v0x600003bca6d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bca760_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bca7f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bca880_0 name=_ivl_4
v0x600003bca910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bca9a0_0 .net "dffOut", 0 0, v0x600003bca400_0;  1 drivers
v0x600003bcaa30_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe3289894b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328989b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bca1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bca250_0 .net "d", 0 0, L_0x600003993a20;  alias, 1 drivers
v0x600003bca2e0_0 .net "q", 0 0, v0x600003bca400_0;  alias, 1 drivers
v0x600003bca370_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bca400_0 .var "state", 0 0;
v0x600003bca490_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328989620 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289942f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f8b60 .functor BUFT 1, v0x600003bcad00_0, C4<0>, C4<0>, C4<0>;
o0x7fe328868fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f8bd0 .functor BUFT 1, o0x7fe328868fd8, C4<0>, C4<0>, C4<0>;
v0x600003bcae20_0 .net8 "Bitline1", 0 0, p0x7fe328868f78;  1 drivers, strength-aware
v0x600003bcaeb0_0 .net8 "Bitline2", 0 0, p0x7fe328868fa8;  1 drivers, strength-aware
v0x600003bcaf40_0 .net "D", 0 0, L_0x600003993980;  1 drivers
v0x600003bcafd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331ab8;  alias, 1 drivers
v0x600003bcb060_0 .net "ReadEnable2", 0 0, L_0x7fe32a331b00;  alias, 1 drivers
v0x600003bcb0f0_0 .net "WriteEnable", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bcb180_0 name=_ivl_4
v0x600003bcb210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcb2a0_0 .net "dffOut", 0 0, v0x600003bcad00_0;  1 drivers
v0x600003bcb330_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
S_0x7fe328988f60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328989620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcaac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcab50_0 .net "d", 0 0, L_0x600003993980;  alias, 1 drivers
v0x600003bcabe0_0 .net "q", 0 0, v0x600003bcad00_0;  alias, 1 drivers
v0x600003bcac70_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcad00_0 .var "state", 0 0;
v0x600003bcad90_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289888e0 .scope module, "reg_dest_dff[0]" "dff" 13 75, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcb840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcb8d0_0 .net "d", 0 0, L_0x6000039bcbe0;  1 drivers
v0x600003bcb960_0 .net "q", 0 0, v0x600003bcba80_0;  1 drivers
v0x600003bcb9f0_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcba80_0 .var "state", 0 0;
v0x600003bcbb10_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328988a50 .scope module, "reg_dest_dff[1]" "dff" 13 75, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcbba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bcbc30_0 .net "d", 0 0, L_0x6000039bcb40;  1 drivers
v0x600003bcbcc0_0 .net "q", 0 0, v0x600003bcbde0_0;  1 drivers
v0x600003bcbd50_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bcbde0_0 .var "state", 0 0;
v0x600003bcbe70_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe328988bc0 .scope module, "reg_dest_dff[2]" "dff" 13 75, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bcbf00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc4000_0 .net "d", 0 0, L_0x6000039bcaa0;  1 drivers
v0x600003bc4090_0 .net "q", 0 0, v0x600003bc41b0_0;  1 drivers
v0x600003bc4120_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc41b0_0 .var "state", 0 0;
v0x600003bc4240_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289a4cb0 .scope module, "reg_dest_dff[3]" "dff" 13 75, 14 2 0, S_0x7fe3289c6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc42d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc4360_0 .net "d", 0 0, L_0x6000039bca00;  1 drivers
v0x600003bc43f0_0 .net "q", 0 0, v0x600003bc4510_0;  1 drivers
v0x600003bc4480_0 .net "rst", 0 0, L_0x6000023c1a40;  alias, 1 drivers
v0x600003bc4510_0 .var "state", 0 0;
v0x600003bc45a0_0 .net "wen", 0 0, L_0x6000023c1ab0;  alias, 1 drivers
S_0x7fe3289a5020 .scope module, "M_W_flops0" "M_W_Flops" 4 319, 15 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "halt_in";
    .port_info 4 /OUTPUT 1 "halt_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "SavePC_in";
    .port_info 10 /OUTPUT 1 "SavePC_out";
    .port_info 11 /INPUT 16 "instruction_in";
    .port_info 12 /OUTPUT 16 "instruction_out";
    .port_info 13 /INPUT 16 "ALUresult_in";
    .port_info 14 /OUTPUT 16 "ALUresult_out";
    .port_info 15 /INPUT 16 "mem_in";
    .port_info 16 /OUTPUT 16 "mem_out";
    .port_info 17 /INPUT 16 "oldPC_in";
    .port_info 18 /OUTPUT 16 "oldPC_out";
    .port_info 19 /INPUT 16 "newPC_in";
    .port_info 20 /OUTPUT 16 "newPC_out";
    .port_info 21 /INPUT 4 "reg_dest_in";
    .port_info 22 /OUTPUT 4 "reg_dest_out";
    .port_info 23 /NODIR 0 "";
v0x600003bf6520_0 .net8 "ALUresult_in", 15 0, p0x7fe32886dce8;  alias, 0 drivers, strength-aware
v0x600003bf65b0_0 .net8 "ALUresult_out", 15 0, p0x7fe32886dc88;  alias, 0 drivers, strength-aware
v0x600003bf6640_0 .net "MemtoReg_in", 0 0, L_0x6000023d6610;  alias, 1 drivers
v0x600003bf66d0_0 .net "MemtoReg_out", 0 0, v0x600003bdf600_0;  alias, 1 drivers
v0x600003bf6760_0 .net "RegWrite_in", 0 0, v0x600003b09440_0;  alias, 1 drivers
v0x600003bf67f0_0 .net "RegWrite_out", 0 0, v0x600003bdf960_0;  alias, 1 drivers
v0x600003bf6880_0 .net "SavePC_in", 0 0, L_0x6000023d6680;  alias, 1 drivers
v0x600003bf6910_0 .net "SavePC_out", 0 0, v0x600003bdfcc0_0;  alias, 1 drivers
v0x600003bf69a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf6a30_0 .net "halt_in", 0 0, L_0x6000023d66f0;  alias, 1 drivers
v0x600003bf6ac0_0 .net "halt_out", 0 0, v0x600003bd8090_0;  alias, 1 drivers
v0x600003bf6b50_0 .net8 "instruction_in", 15 0, p0x7fe328871e58;  alias, 0 drivers, strength-aware
v0x600003bf6be0_0 .net8 "instruction_out", 15 0, p0x7fe328871df8;  alias, 0 drivers, strength-aware
v0x600003bf6c70_0 .net "mem_in", 15 0, L_0x600003917200;  alias, 1 drivers
v0x600003bf6d00_0 .net8 "mem_out", 15 0, p0x7fe328876968;  alias, 0 drivers, strength-aware
v0x600003bf6d90_0 .net "newPC_in", 15 0, o0x7fe32887a538;  alias, 0 drivers
v0x600003bf6e20_0 .net8 "newPC_out", 15 0, p0x7fe32887a4d8;  alias, 0 drivers, strength-aware
v0x600003bf6eb0_0 .net8 "oldPC_in", 15 0, p0x7fe32887e0a8;  alias, 0 drivers, strength-aware
v0x600003bf6f40_0 .net8 "oldPC_out", 15 0, p0x7fe32887e048;  alias, 0 drivers, strength-aware
v0x600003bf6fd0_0 .net "reg_dest_in", 3 0, L_0x6000039090e0;  alias, 1 drivers
v0x600003bf7060_0 .net "reg_dest_out", 3 0, L_0x60000391b980;  alias, 1 drivers
v0x600003bf70f0_0 .net "rst", 0 0, L_0x6000023e79c0;  1 drivers
L_0x7fe32a334020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bf7180_0 .net "wen", 0 0, L_0x7fe32a334020;  1 drivers
L_0x60000391b980 .concat [ 1 1 1 1], v0x600003bf59e0_0, v0x600003bf5d40_0, v0x600003bf60a0_0, v0x600003bf6400_0;
L_0x60000391ba20 .part L_0x6000039090e0, 0, 1;
L_0x60000391bac0 .part L_0x6000039090e0, 1, 1;
L_0x60000391bb60 .part L_0x6000039090e0, 2, 1;
L_0x60000391bc00 .part L_0x6000039090e0, 3, 1;
S_0x7fe3289d66d0 .scope module, "ALUresult_reg" "Register" 15 47, 14 100 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bdef40_0 .net8 "Bitline1", 15 0, p0x7fe32886dc88;  alias, 0 drivers, strength-aware
o0x7fe32886dcb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0f00 .island tran;
p0x7fe32886dcb8 .port I0x6000008f0f00, o0x7fe32886dcb8;
v0x600003bdefd0_0 .net8 "Bitline2", 15 0, p0x7fe32886dcb8;  0 drivers, strength-aware
v0x600003bdf060_0 .net8 "D", 15 0, p0x7fe32886dce8;  alias, 0 drivers, strength-aware
L_0x7fe32a333e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bdf0f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  1 drivers
L_0x7fe32a333eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bdf180_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  1 drivers
v0x600003bdf210_0 .net "WriteReg", 0 0, L_0x7fe32a334020;  alias, 1 drivers
v0x600003bdf2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdf330_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
L_0x6000039150e0 .part p0x7fe32886dce8, 0, 1;
L_0x600003915180 .part p0x7fe32886dce8, 1, 1;
L_0x600003915220 .part p0x7fe32886dce8, 2, 1;
L_0x6000039152c0 .part p0x7fe32886dce8, 3, 1;
L_0x600003915360 .part p0x7fe32886dce8, 4, 1;
L_0x600003915400 .part p0x7fe32886dce8, 5, 1;
L_0x6000039154a0 .part p0x7fe32886dce8, 6, 1;
L_0x600003915540 .part p0x7fe32886dce8, 7, 1;
L_0x6000039155e0 .part p0x7fe32886dce8, 8, 1;
L_0x600003915680 .part p0x7fe32886dce8, 9, 1;
L_0x600003915720 .part p0x7fe32886dce8, 10, 1;
L_0x6000039157c0 .part p0x7fe32886dce8, 11, 1;
L_0x600003915860 .part p0x7fe32886dce8, 12, 1;
L_0x600003915900 .part p0x7fe32886dce8, 13, 1;
L_0x6000039159a0 .part p0x7fe32886dce8, 14, 1;
L_0x600003915a40 .part p0x7fe32886dce8, 15, 1;
p0x7fe32886a4a8 .port I0x6000008f0ee0, L_0x6000023f7c60;
 .tranvp 16 1 0, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886a4a8;
p0x7fe32886a898 .port I0x6000008f0ee0, L_0x6000023f7d40;
 .tranvp 16 1 1, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886a898;
p0x7fe32886ac28 .port I0x6000008f0ee0, L_0x6000023f7e20;
 .tranvp 16 1 2, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886ac28;
p0x7fe32886afb8 .port I0x6000008f0ee0, L_0x6000023f7f00;
 .tranvp 16 1 3, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886afb8;
p0x7fe32886b348 .port I0x6000008f0ee0, L_0x6000023f0000;
 .tranvp 16 1 4, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886b348;
p0x7fe32886b6d8 .port I0x6000008f0ee0, L_0x6000023f00e0;
 .tranvp 16 1 5, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886b6d8;
p0x7fe32886ba68 .port I0x6000008f0ee0, L_0x6000023f01c0;
 .tranvp 16 1 6, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886ba68;
p0x7fe32886bdf8 .port I0x6000008f0ee0, L_0x6000023f02a0;
 .tranvp 16 1 7, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886bdf8;
p0x7fe32886c188 .port I0x6000008f0ee0, L_0x6000023f0380;
 .tranvp 16 1 8, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886c188;
p0x7fe32886c518 .port I0x6000008f0ee0, L_0x6000023f0460;
 .tranvp 16 1 9, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886c518;
p0x7fe32886c8a8 .port I0x6000008f0ee0, L_0x6000023f0540;
 .tranvp 16 1 10, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886c8a8;
p0x7fe32886cc38 .port I0x6000008f0ee0, L_0x6000023f0620;
 .tranvp 16 1 11, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886cc38;
p0x7fe32886cfc8 .port I0x6000008f0ee0, L_0x6000023f0700;
 .tranvp 16 1 12, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886cfc8;
p0x7fe32886d358 .port I0x6000008f0ee0, L_0x6000023f07e0;
 .tranvp 16 1 13, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886d358;
p0x7fe32886d6e8 .port I0x6000008f0ee0, L_0x6000023f08c0;
 .tranvp 16 1 14, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886d6e8;
p0x7fe32886da78 .port I0x6000008f0ee0, L_0x6000023f09a0;
 .tranvp 16 1 15, I0x6000008f0ee0, p0x7fe32886dc88 p0x7fe32886da78;
p0x7fe32886a4d8 .port I0x6000008f0f00, L_0x6000023f7cd0;
 .tranvp 16 1 0, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886a4d8;
p0x7fe32886a8c8 .port I0x6000008f0f00, L_0x6000023f7db0;
 .tranvp 16 1 1, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886a8c8;
p0x7fe32886ac58 .port I0x6000008f0f00, L_0x6000023f7e90;
 .tranvp 16 1 2, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886ac58;
p0x7fe32886afe8 .port I0x6000008f0f00, L_0x6000023f7f70;
 .tranvp 16 1 3, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886afe8;
p0x7fe32886b378 .port I0x6000008f0f00, L_0x6000023f0070;
 .tranvp 16 1 4, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886b378;
p0x7fe32886b708 .port I0x6000008f0f00, L_0x6000023f0150;
 .tranvp 16 1 5, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886b708;
p0x7fe32886ba98 .port I0x6000008f0f00, L_0x6000023f0230;
 .tranvp 16 1 6, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886ba98;
p0x7fe32886be28 .port I0x6000008f0f00, L_0x6000023f0310;
 .tranvp 16 1 7, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886be28;
p0x7fe32886c1b8 .port I0x6000008f0f00, L_0x6000023f03f0;
 .tranvp 16 1 8, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886c1b8;
p0x7fe32886c548 .port I0x6000008f0f00, L_0x6000023f04d0;
 .tranvp 16 1 9, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886c548;
p0x7fe32886c8d8 .port I0x6000008f0f00, L_0x6000023f05b0;
 .tranvp 16 1 10, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886c8d8;
p0x7fe32886cc68 .port I0x6000008f0f00, L_0x6000023f0690;
 .tranvp 16 1 11, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886cc68;
p0x7fe32886cff8 .port I0x6000008f0f00, L_0x6000023f0770;
 .tranvp 16 1 12, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886cff8;
p0x7fe32886d388 .port I0x6000008f0f00, L_0x6000023f0850;
 .tranvp 16 1 13, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886d388;
p0x7fe32886d718 .port I0x6000008f0f00, L_0x6000023f0930;
 .tranvp 16 1 14, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886d718;
p0x7fe32886daa8 .port I0x6000008f0f00, L_0x6000023f0a10;
 .tranvp 16 1 15, I0x6000008f0f00, p0x7fe32886dcb8 p0x7fe32886daa8;
S_0x7fe3289c5d10 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7c60 .functor BUFT 1, v0x600003bc60a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886a568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7cd0 .functor BUFT 1, o0x7fe32886a568, C4<0>, C4<0>, C4<0>;
v0x600003bc61c0_0 .net8 "Bitline1", 0 0, p0x7fe32886a4a8;  1 drivers, strength-aware
v0x600003bc6250_0 .net8 "Bitline2", 0 0, p0x7fe32886a4d8;  1 drivers, strength-aware
v0x600003bc62e0_0 .net "D", 0 0, L_0x6000039150e0;  1 drivers
v0x600003bc6370_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc6400_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc6490_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc6520_0 name=_ivl_4
v0x600003bc65b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc6640_0 .net "dffOut", 0 0, v0x600003bc60a0_0;  1 drivers
v0x600003bc66d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d5f40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289c5d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc5e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc5ef0_0 .net "d", 0 0, L_0x6000039150e0;  alias, 1 drivers
v0x600003bc5f80_0 .net "q", 0 0, v0x600003bc60a0_0;  alias, 1 drivers
v0x600003bc6010_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc60a0_0 .var "state", 0 0;
v0x600003bc6130_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d60b0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7d40 .functor BUFT 1, v0x600003bc69a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886a8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7db0 .functor BUFT 1, o0x7fe32886a8f8, C4<0>, C4<0>, C4<0>;
v0x600003bc6ac0_0 .net8 "Bitline1", 0 0, p0x7fe32886a898;  1 drivers, strength-aware
v0x600003bc6b50_0 .net8 "Bitline2", 0 0, p0x7fe32886a8c8;  1 drivers, strength-aware
v0x600003bc6be0_0 .net "D", 0 0, L_0x600003915180;  1 drivers
v0x600003bc6c70_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc6d00_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc6d90_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc6e20_0 name=_ivl_4
v0x600003bc6eb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc6f40_0 .net "dffOut", 0 0, v0x600003bc69a0_0;  1 drivers
v0x600003bc6fd0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d59f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d60b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc6760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc67f0_0 .net "d", 0 0, L_0x600003915180;  alias, 1 drivers
v0x600003bc6880_0 .net "q", 0 0, v0x600003bc69a0_0;  alias, 1 drivers
v0x600003bc6910_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc69a0_0 .var "state", 0 0;
v0x600003bc6a30_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d5b60 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7e20 .functor BUFT 1, v0x600003bc72a0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886ac88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7e90 .functor BUFT 1, o0x7fe32886ac88, C4<0>, C4<0>, C4<0>;
v0x600003bc73c0_0 .net8 "Bitline1", 0 0, p0x7fe32886ac28;  1 drivers, strength-aware
v0x600003bc7450_0 .net8 "Bitline2", 0 0, p0x7fe32886ac58;  1 drivers, strength-aware
v0x600003bc74e0_0 .net "D", 0 0, L_0x600003915220;  1 drivers
v0x600003bc7570_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc7600_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc7690_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc7720_0 name=_ivl_4
v0x600003bc77b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc7840_0 .net "dffOut", 0 0, v0x600003bc72a0_0;  1 drivers
v0x600003bc78d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d54a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d5b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc7060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc70f0_0 .net "d", 0 0, L_0x600003915220;  alias, 1 drivers
v0x600003bc7180_0 .net "q", 0 0, v0x600003bc72a0_0;  alias, 1 drivers
v0x600003bc7210_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc72a0_0 .var "state", 0 0;
v0x600003bc7330_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d5610 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7f00 .functor BUFT 1, v0x600003bc7ba0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7f70 .functor BUFT 1, o0x7fe32886b018, C4<0>, C4<0>, C4<0>;
v0x600003bc7cc0_0 .net8 "Bitline1", 0 0, p0x7fe32886afb8;  1 drivers, strength-aware
v0x600003bc7d50_0 .net8 "Bitline2", 0 0, p0x7fe32886afe8;  1 drivers, strength-aware
v0x600003bc7de0_0 .net "D", 0 0, L_0x6000039152c0;  1 drivers
v0x600003bc7e70_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc7f00_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc0000_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc0090_0 name=_ivl_4
v0x600003bc0120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc01b0_0 .net "dffOut", 0 0, v0x600003bc7ba0_0;  1 drivers
v0x600003bc0240_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d4f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d5610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc7960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc79f0_0 .net "d", 0 0, L_0x6000039152c0;  alias, 1 drivers
v0x600003bc7a80_0 .net "q", 0 0, v0x600003bc7ba0_0;  alias, 1 drivers
v0x600003bc7b10_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc7ba0_0 .var "state", 0 0;
v0x600003bc7c30_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d50c0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0000 .functor BUFT 1, v0x600003bc0510_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886b3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0070 .functor BUFT 1, o0x7fe32886b3a8, C4<0>, C4<0>, C4<0>;
v0x600003bc0630_0 .net8 "Bitline1", 0 0, p0x7fe32886b348;  1 drivers, strength-aware
v0x600003bc06c0_0 .net8 "Bitline2", 0 0, p0x7fe32886b378;  1 drivers, strength-aware
v0x600003bc0750_0 .net "D", 0 0, L_0x600003915360;  1 drivers
v0x600003bc07e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc0870_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc0900_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc0990_0 name=_ivl_4
v0x600003bc0a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc0ab0_0 .net "dffOut", 0 0, v0x600003bc0510_0;  1 drivers
v0x600003bc0b40_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d4a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d50c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc02d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc0360_0 .net "d", 0 0, L_0x600003915360;  alias, 1 drivers
v0x600003bc03f0_0 .net "q", 0 0, v0x600003bc0510_0;  alias, 1 drivers
v0x600003bc0480_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc0510_0 .var "state", 0 0;
v0x600003bc05a0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d4b70 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f00e0 .functor BUFT 1, v0x600003bc0e10_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886b738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0150 .functor BUFT 1, o0x7fe32886b738, C4<0>, C4<0>, C4<0>;
v0x600003bc0f30_0 .net8 "Bitline1", 0 0, p0x7fe32886b6d8;  1 drivers, strength-aware
v0x600003bc0fc0_0 .net8 "Bitline2", 0 0, p0x7fe32886b708;  1 drivers, strength-aware
v0x600003bc1050_0 .net "D", 0 0, L_0x600003915400;  1 drivers
v0x600003bc10e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc1170_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc1200_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc1290_0 name=_ivl_4
v0x600003bc1320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc13b0_0 .net "dffOut", 0 0, v0x600003bc0e10_0;  1 drivers
v0x600003bc1440_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d44b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc0bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc0c60_0 .net "d", 0 0, L_0x600003915400;  alias, 1 drivers
v0x600003bc0cf0_0 .net "q", 0 0, v0x600003bc0e10_0;  alias, 1 drivers
v0x600003bc0d80_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc0e10_0 .var "state", 0 0;
v0x600003bc0ea0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d4620 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f01c0 .functor BUFT 1, v0x600003bc1710_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886bac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0230 .functor BUFT 1, o0x7fe32886bac8, C4<0>, C4<0>, C4<0>;
v0x600003bc1830_0 .net8 "Bitline1", 0 0, p0x7fe32886ba68;  1 drivers, strength-aware
v0x600003bc18c0_0 .net8 "Bitline2", 0 0, p0x7fe32886ba98;  1 drivers, strength-aware
v0x600003bc1950_0 .net "D", 0 0, L_0x6000039154a0;  1 drivers
v0x600003bc19e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc1a70_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc1b00_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc1b90_0 name=_ivl_4
v0x600003bc1c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc1cb0_0 .net "dffOut", 0 0, v0x600003bc1710_0;  1 drivers
v0x600003bc1d40_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d3f60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d4620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc14d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc1560_0 .net "d", 0 0, L_0x6000039154a0;  alias, 1 drivers
v0x600003bc15f0_0 .net "q", 0 0, v0x600003bc1710_0;  alias, 1 drivers
v0x600003bc1680_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc1710_0 .var "state", 0 0;
v0x600003bc17a0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d40d0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f02a0 .functor BUFT 1, v0x600003bc2010_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886be58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0310 .functor BUFT 1, o0x7fe32886be58, C4<0>, C4<0>, C4<0>;
v0x600003bc2130_0 .net8 "Bitline1", 0 0, p0x7fe32886bdf8;  1 drivers, strength-aware
v0x600003bc21c0_0 .net8 "Bitline2", 0 0, p0x7fe32886be28;  1 drivers, strength-aware
v0x600003bc2250_0 .net "D", 0 0, L_0x600003915540;  1 drivers
v0x600003bc22e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc2370_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc2400_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc2490_0 name=_ivl_4
v0x600003bc2520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc25b0_0 .net "dffOut", 0 0, v0x600003bc2010_0;  1 drivers
v0x600003bc2640_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d3a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d40d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc1dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc1e60_0 .net "d", 0 0, L_0x600003915540;  alias, 1 drivers
v0x600003bc1ef0_0 .net "q", 0 0, v0x600003bc2010_0;  alias, 1 drivers
v0x600003bc1f80_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc2010_0 .var "state", 0 0;
v0x600003bc20a0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d3b80 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0380 .functor BUFT 1, v0x600003bc2910_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886c1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f03f0 .functor BUFT 1, o0x7fe32886c1e8, C4<0>, C4<0>, C4<0>;
v0x600003bc2a30_0 .net8 "Bitline1", 0 0, p0x7fe32886c188;  1 drivers, strength-aware
v0x600003bc2ac0_0 .net8 "Bitline2", 0 0, p0x7fe32886c1b8;  1 drivers, strength-aware
v0x600003bc2b50_0 .net "D", 0 0, L_0x6000039155e0;  1 drivers
v0x600003bc2be0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc2c70_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc2d00_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc2d90_0 name=_ivl_4
v0x600003bc2e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc2eb0_0 .net "dffOut", 0 0, v0x600003bc2910_0;  1 drivers
v0x600003bc2f40_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289d34c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289d3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc26d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc2760_0 .net "d", 0 0, L_0x6000039155e0;  alias, 1 drivers
v0x600003bc27f0_0 .net "q", 0 0, v0x600003bc2910_0;  alias, 1 drivers
v0x600003bc2880_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc2910_0 .var "state", 0 0;
v0x600003bc29a0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ba740 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0460 .functor BUFT 1, v0x600003bc3210_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886c578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f04d0 .functor BUFT 1, o0x7fe32886c578, C4<0>, C4<0>, C4<0>;
v0x600003bc3330_0 .net8 "Bitline1", 0 0, p0x7fe32886c518;  1 drivers, strength-aware
v0x600003bc33c0_0 .net8 "Bitline2", 0 0, p0x7fe32886c548;  1 drivers, strength-aware
v0x600003bc3450_0 .net "D", 0 0, L_0x600003915680;  1 drivers
v0x600003bc34e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc3570_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc3600_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bc3690_0 name=_ivl_4
v0x600003bc3720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc37b0_0 .net "dffOut", 0 0, v0x600003bc3210_0;  1 drivers
v0x600003bc3840_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289ba8b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ba740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc2fd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc3060_0 .net "d", 0 0, L_0x600003915680;  alias, 1 drivers
v0x600003bc30f0_0 .net "q", 0 0, v0x600003bc3210_0;  alias, 1 drivers
v0x600003bc3180_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc3210_0 .var "state", 0 0;
v0x600003bc32a0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289baa20 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0540 .functor BUFT 1, v0x600003bc3b10_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886c908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f05b0 .functor BUFT 1, o0x7fe32886c908, C4<0>, C4<0>, C4<0>;
v0x600003bc3c30_0 .net8 "Bitline1", 0 0, p0x7fe32886c8a8;  1 drivers, strength-aware
v0x600003bc3cc0_0 .net8 "Bitline2", 0 0, p0x7fe32886c8d8;  1 drivers, strength-aware
v0x600003bc3d50_0 .net "D", 0 0, L_0x600003915720;  1 drivers
v0x600003bc3de0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bc3e70_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bc3f00_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdc000_0 name=_ivl_4
v0x600003bdc090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdc120_0 .net "dffOut", 0 0, v0x600003bc3b10_0;  1 drivers
v0x600003bdc1b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b4e20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289baa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bc38d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bc3960_0 .net "d", 0 0, L_0x600003915720;  alias, 1 drivers
v0x600003bc39f0_0 .net "q", 0 0, v0x600003bc3b10_0;  alias, 1 drivers
v0x600003bc3a80_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bc3b10_0 .var "state", 0 0;
v0x600003bc3ba0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b4f90 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0620 .functor BUFT 1, v0x600003bdc480_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886cc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0690 .functor BUFT 1, o0x7fe32886cc98, C4<0>, C4<0>, C4<0>;
v0x600003bdc5a0_0 .net8 "Bitline1", 0 0, p0x7fe32886cc38;  1 drivers, strength-aware
v0x600003bdc630_0 .net8 "Bitline2", 0 0, p0x7fe32886cc68;  1 drivers, strength-aware
v0x600003bdc6c0_0 .net "D", 0 0, L_0x6000039157c0;  1 drivers
v0x600003bdc750_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bdc7e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bdc870_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdc900_0 name=_ivl_4
v0x600003bdc990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdca20_0 .net "dffOut", 0 0, v0x600003bdc480_0;  1 drivers
v0x600003bdcab0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b5100 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b4f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdc240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdc2d0_0 .net "d", 0 0, L_0x6000039157c0;  alias, 1 drivers
v0x600003bdc360_0 .net "q", 0 0, v0x600003bdc480_0;  alias, 1 drivers
v0x600003bdc3f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdc480_0 .var "state", 0 0;
v0x600003bdc510_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b5270 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0700 .functor BUFT 1, v0x600003bdcd80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886d028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0770 .functor BUFT 1, o0x7fe32886d028, C4<0>, C4<0>, C4<0>;
v0x600003bdcea0_0 .net8 "Bitline1", 0 0, p0x7fe32886cfc8;  1 drivers, strength-aware
v0x600003bdcf30_0 .net8 "Bitline2", 0 0, p0x7fe32886cff8;  1 drivers, strength-aware
v0x600003bdcfc0_0 .net "D", 0 0, L_0x600003915860;  1 drivers
v0x600003bdd050_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bdd0e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bdd170_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdd200_0 name=_ivl_4
v0x600003bdd290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdd320_0 .net "dffOut", 0 0, v0x600003bdcd80_0;  1 drivers
v0x600003bdd3b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b48d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b5270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdcb40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdcbd0_0 .net "d", 0 0, L_0x600003915860;  alias, 1 drivers
v0x600003bdcc60_0 .net "q", 0 0, v0x600003bdcd80_0;  alias, 1 drivers
v0x600003bdccf0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdcd80_0 .var "state", 0 0;
v0x600003bdce10_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b4a40 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f07e0 .functor BUFT 1, v0x600003bdd680_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886d3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0850 .functor BUFT 1, o0x7fe32886d3b8, C4<0>, C4<0>, C4<0>;
v0x600003bdd7a0_0 .net8 "Bitline1", 0 0, p0x7fe32886d358;  1 drivers, strength-aware
v0x600003bdd830_0 .net8 "Bitline2", 0 0, p0x7fe32886d388;  1 drivers, strength-aware
v0x600003bdd8c0_0 .net "D", 0 0, L_0x600003915900;  1 drivers
v0x600003bdd950_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bdd9e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bdda70_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bddb00_0 name=_ivl_4
v0x600003bddb90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bddc20_0 .net "dffOut", 0 0, v0x600003bdd680_0;  1 drivers
v0x600003bddcb0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b4380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b4a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdd440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdd4d0_0 .net "d", 0 0, L_0x600003915900;  alias, 1 drivers
v0x600003bdd560_0 .net "q", 0 0, v0x600003bdd680_0;  alias, 1 drivers
v0x600003bdd5f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdd680_0 .var "state", 0 0;
v0x600003bdd710_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b44f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f08c0 .functor BUFT 1, v0x600003bddf80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886d748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0930 .functor BUFT 1, o0x7fe32886d748, C4<0>, C4<0>, C4<0>;
v0x600003bde0a0_0 .net8 "Bitline1", 0 0, p0x7fe32886d6e8;  1 drivers, strength-aware
v0x600003bde130_0 .net8 "Bitline2", 0 0, p0x7fe32886d718;  1 drivers, strength-aware
v0x600003bde1c0_0 .net "D", 0 0, L_0x6000039159a0;  1 drivers
v0x600003bde250_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bde2e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bde370_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bde400_0 name=_ivl_4
v0x600003bde490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bde520_0 .net "dffOut", 0 0, v0x600003bddf80_0;  1 drivers
v0x600003bde5b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b3e30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b44f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bddd40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdddd0_0 .net "d", 0 0, L_0x6000039159a0;  alias, 1 drivers
v0x600003bdde60_0 .net "q", 0 0, v0x600003bddf80_0;  alias, 1 drivers
v0x600003bddef0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bddf80_0 .var "state", 0 0;
v0x600003bde010_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b3fa0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289d66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f09a0 .functor BUFT 1, v0x600003bde880_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886dad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0a10 .functor BUFT 1, o0x7fe32886dad8, C4<0>, C4<0>, C4<0>;
v0x600003bde9a0_0 .net8 "Bitline1", 0 0, p0x7fe32886da78;  1 drivers, strength-aware
v0x600003bdea30_0 .net8 "Bitline2", 0 0, p0x7fe32886daa8;  1 drivers, strength-aware
v0x600003bdeac0_0 .net "D", 0 0, L_0x600003915a40;  1 drivers
v0x600003bdeb50_0 .net "ReadEnable1", 0 0, L_0x7fe32a333e70;  alias, 1 drivers
v0x600003bdebe0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333eb8;  alias, 1 drivers
v0x600003bdec70_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bded00_0 name=_ivl_4
v0x600003bded90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdee20_0 .net "dffOut", 0 0, v0x600003bde880_0;  1 drivers
v0x600003bdeeb0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b38e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b3fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bde640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bde6d0_0 .net "d", 0 0, L_0x600003915a40;  alias, 1 drivers
v0x600003bde760_0 .net "q", 0 0, v0x600003bde880_0;  alias, 1 drivers
v0x600003bde7f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bde880_0 .var "state", 0 0;
v0x600003bde910_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ba540 .scope module, "MemtoReg_dff" "dff" 15 33, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdf3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdf450_0 .net "d", 0 0, L_0x6000023d6610;  alias, 1 drivers
v0x600003bdf4e0_0 .net "q", 0 0, v0x600003bdf600_0;  alias, 1 drivers
v0x600003bdf570_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdf600_0 .var "state", 0 0;
v0x600003bdf690_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b3590 .scope module, "RegWrite_dff" "dff" 15 34, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdf720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdf7b0_0 .net "d", 0 0, v0x600003b09440_0;  alias, 1 drivers
v0x600003bdf840_0 .net "q", 0 0, v0x600003bdf960_0;  alias, 1 drivers
v0x600003bdf8d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdf960_0 .var "state", 0 0;
v0x600003bdf9f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289d3630 .scope module, "SavePC_dff" "dff" 15 35, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdfa80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdfb10_0 .net "d", 0 0, L_0x6000023d6680;  alias, 1 drivers
v0x600003bdfba0_0 .net "q", 0 0, v0x600003bdfcc0_0;  alias, 1 drivers
v0x600003bdfc30_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdfcc0_0 .var "state", 0 0;
v0x600003bdfd50_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b2e40 .scope module, "halt_dff" "dff" 15 32, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdfde0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdfe70_0 .net "d", 0 0, L_0x6000023d66f0;  alias, 1 drivers
v0x600003bdff00_0 .net "q", 0 0, v0x600003bd8090_0;  alias, 1 drivers
v0x600003bd8000_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd8090_0 .var "state", 0 0;
v0x600003bd8120_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b2fb0 .scope module, "instruction_reg" "Register" 15 41, 14 100 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bd1290_0 .net8 "Bitline1", 15 0, p0x7fe328871df8;  alias, 0 drivers, strength-aware
o0x7fe328871e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0dc0 .island tran;
p0x7fe328871e28 .port I0x6000008f0dc0, o0x7fe328871e28;
v0x600003bd1320_0 .net8 "Bitline2", 15 0, p0x7fe328871e28;  0 drivers, strength-aware
v0x600003bd13b0_0 .net8 "D", 15 0, p0x7fe328871e58;  alias, 0 drivers, strength-aware
L_0x7fe32a333d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bd1440_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  1 drivers
L_0x7fe32a333d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bd14d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  1 drivers
v0x600003bd1560_0 .net "WriteReg", 0 0, L_0x7fe32a334020;  alias, 1 drivers
v0x600003bd15f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd1680_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
L_0x60000391bca0 .part p0x7fe328871e58, 0, 1;
L_0x60000391bd40 .part p0x7fe328871e58, 1, 1;
L_0x60000391bde0 .part p0x7fe328871e58, 2, 1;
L_0x60000391be80 .part p0x7fe328871e58, 3, 1;
L_0x60000391bf20 .part p0x7fe328871e58, 4, 1;
L_0x600003914000 .part p0x7fe328871e58, 5, 1;
L_0x6000039140a0 .part p0x7fe328871e58, 6, 1;
L_0x600003914140 .part p0x7fe328871e58, 7, 1;
L_0x6000039141e0 .part p0x7fe328871e58, 8, 1;
L_0x600003914280 .part p0x7fe328871e58, 9, 1;
L_0x600003914320 .part p0x7fe328871e58, 10, 1;
L_0x6000039143c0 .part p0x7fe328871e58, 11, 1;
L_0x600003914460 .part p0x7fe328871e58, 12, 1;
L_0x600003914500 .part p0x7fe328871e58, 13, 1;
L_0x6000039145a0 .part p0x7fe328871e58, 14, 1;
L_0x600003914640 .part p0x7fe328871e58, 15, 1;
p0x7fe32886e618 .port I0x6000008f0d20, L_0x6000023f6060;
 .tranvp 16 1 0, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886e618;
p0x7fe32886ea08 .port I0x6000008f0d20, L_0x6000023f6140;
 .tranvp 16 1 1, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886ea08;
p0x7fe32886ed98 .port I0x6000008f0d20, L_0x6000023f6220;
 .tranvp 16 1 2, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886ed98;
p0x7fe32886f128 .port I0x6000008f0d20, L_0x6000023f6300;
 .tranvp 16 1 3, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886f128;
p0x7fe32886f4b8 .port I0x6000008f0d20, L_0x6000023f63e0;
 .tranvp 16 1 4, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886f4b8;
p0x7fe32886f848 .port I0x6000008f0d20, L_0x6000023f64c0;
 .tranvp 16 1 5, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886f848;
p0x7fe32886fbd8 .port I0x6000008f0d20, L_0x6000023f65a0;
 .tranvp 16 1 6, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886fbd8;
p0x7fe32886ff68 .port I0x6000008f0d20, L_0x6000023f6680;
 .tranvp 16 1 7, I0x6000008f0d20, p0x7fe328871df8 p0x7fe32886ff68;
p0x7fe3288702f8 .port I0x6000008f0d20, L_0x6000023f6760;
 .tranvp 16 1 8, I0x6000008f0d20, p0x7fe328871df8 p0x7fe3288702f8;
p0x7fe328870688 .port I0x6000008f0d20, L_0x6000023f6840;
 .tranvp 16 1 9, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328870688;
p0x7fe328870a18 .port I0x6000008f0d20, L_0x6000023f6920;
 .tranvp 16 1 10, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328870a18;
p0x7fe328870da8 .port I0x6000008f0d20, L_0x6000023f6a00;
 .tranvp 16 1 11, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328870da8;
p0x7fe328871138 .port I0x6000008f0d20, L_0x6000023f6ae0;
 .tranvp 16 1 12, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328871138;
p0x7fe3288714c8 .port I0x6000008f0d20, L_0x6000023f6bc0;
 .tranvp 16 1 13, I0x6000008f0d20, p0x7fe328871df8 p0x7fe3288714c8;
p0x7fe328871858 .port I0x6000008f0d20, L_0x6000023f6ca0;
 .tranvp 16 1 14, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328871858;
p0x7fe328871be8 .port I0x6000008f0d20, L_0x6000023f6d80;
 .tranvp 16 1 15, I0x6000008f0d20, p0x7fe328871df8 p0x7fe328871be8;
p0x7fe32886e648 .port I0x6000008f0dc0, L_0x6000023f60d0;
 .tranvp 16 1 0, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886e648;
p0x7fe32886ea38 .port I0x6000008f0dc0, L_0x6000023f61b0;
 .tranvp 16 1 1, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886ea38;
p0x7fe32886edc8 .port I0x6000008f0dc0, L_0x6000023f6290;
 .tranvp 16 1 2, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886edc8;
p0x7fe32886f158 .port I0x6000008f0dc0, L_0x6000023f6370;
 .tranvp 16 1 3, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886f158;
p0x7fe32886f4e8 .port I0x6000008f0dc0, L_0x6000023f6450;
 .tranvp 16 1 4, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886f4e8;
p0x7fe32886f878 .port I0x6000008f0dc0, L_0x6000023f6530;
 .tranvp 16 1 5, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886f878;
p0x7fe32886fc08 .port I0x6000008f0dc0, L_0x6000023f6610;
 .tranvp 16 1 6, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886fc08;
p0x7fe32886ff98 .port I0x6000008f0dc0, L_0x6000023f66f0;
 .tranvp 16 1 7, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe32886ff98;
p0x7fe328870328 .port I0x6000008f0dc0, L_0x6000023f67d0;
 .tranvp 16 1 8, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328870328;
p0x7fe3288706b8 .port I0x6000008f0dc0, L_0x6000023f68b0;
 .tranvp 16 1 9, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe3288706b8;
p0x7fe328870a48 .port I0x6000008f0dc0, L_0x6000023f6990;
 .tranvp 16 1 10, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328870a48;
p0x7fe328870dd8 .port I0x6000008f0dc0, L_0x6000023f6a70;
 .tranvp 16 1 11, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328870dd8;
p0x7fe328871168 .port I0x6000008f0dc0, L_0x6000023f6b50;
 .tranvp 16 1 12, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328871168;
p0x7fe3288714f8 .port I0x6000008f0dc0, L_0x6000023f6c30;
 .tranvp 16 1 13, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe3288714f8;
p0x7fe328871888 .port I0x6000008f0dc0, L_0x6000023f6d10;
 .tranvp 16 1 14, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328871888;
p0x7fe328871c18 .port I0x6000008f0dc0, L_0x6000023f6df0;
 .tranvp 16 1 15, I0x6000008f0dc0, p0x7fe328871e28 p0x7fe328871c18;
S_0x7fe3289b28f0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6060 .functor BUFT 1, v0x600003bd83f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886e6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f60d0 .functor BUFT 1, o0x7fe32886e6d8, C4<0>, C4<0>, C4<0>;
v0x600003bd8510_0 .net8 "Bitline1", 0 0, p0x7fe32886e618;  1 drivers, strength-aware
v0x600003bd85a0_0 .net8 "Bitline2", 0 0, p0x7fe32886e648;  1 drivers, strength-aware
v0x600003bd8630_0 .net "D", 0 0, L_0x60000391bca0;  1 drivers
v0x600003bd86c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd8750_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd87e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd8870_0 name=_ivl_4
v0x600003bd8900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd8990_0 .net "dffOut", 0 0, v0x600003bd83f0_0;  1 drivers
v0x600003bd8a20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b2a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b28f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd81b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd8240_0 .net "d", 0 0, L_0x60000391bca0;  alias, 1 drivers
v0x600003bd82d0_0 .net "q", 0 0, v0x600003bd83f0_0;  alias, 1 drivers
v0x600003bd8360_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd83f0_0 .var "state", 0 0;
v0x600003bd8480_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b23a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6140 .functor BUFT 1, v0x600003bd8cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886ea68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f61b0 .functor BUFT 1, o0x7fe32886ea68, C4<0>, C4<0>, C4<0>;
v0x600003bd8e10_0 .net8 "Bitline1", 0 0, p0x7fe32886ea08;  1 drivers, strength-aware
v0x600003bd8ea0_0 .net8 "Bitline2", 0 0, p0x7fe32886ea38;  1 drivers, strength-aware
v0x600003bd8f30_0 .net "D", 0 0, L_0x60000391bd40;  1 drivers
v0x600003bd8fc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd9050_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd90e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd9170_0 name=_ivl_4
v0x600003bd9200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd9290_0 .net "dffOut", 0 0, v0x600003bd8cf0_0;  1 drivers
v0x600003bd9320_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b2510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b23a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd8ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd8b40_0 .net "d", 0 0, L_0x60000391bd40;  alias, 1 drivers
v0x600003bd8bd0_0 .net "q", 0 0, v0x600003bd8cf0_0;  alias, 1 drivers
v0x600003bd8c60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd8cf0_0 .var "state", 0 0;
v0x600003bd8d80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b1e50 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6220 .functor BUFT 1, v0x600003bd95f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886edf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6290 .functor BUFT 1, o0x7fe32886edf8, C4<0>, C4<0>, C4<0>;
v0x600003bd9710_0 .net8 "Bitline1", 0 0, p0x7fe32886ed98;  1 drivers, strength-aware
v0x600003bd97a0_0 .net8 "Bitline2", 0 0, p0x7fe32886edc8;  1 drivers, strength-aware
v0x600003bd9830_0 .net "D", 0 0, L_0x60000391bde0;  1 drivers
v0x600003bd98c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd9950_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd99e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd9a70_0 name=_ivl_4
v0x600003bd9b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd9b90_0 .net "dffOut", 0 0, v0x600003bd95f0_0;  1 drivers
v0x600003bd9c20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b1fc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b1e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd93b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd9440_0 .net "d", 0 0, L_0x60000391bde0;  alias, 1 drivers
v0x600003bd94d0_0 .net "q", 0 0, v0x600003bd95f0_0;  alias, 1 drivers
v0x600003bd9560_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd95f0_0 .var "state", 0 0;
v0x600003bd9680_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b1900 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6300 .functor BUFT 1, v0x600003bd9ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886f188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6370 .functor BUFT 1, o0x7fe32886f188, C4<0>, C4<0>, C4<0>;
v0x600003bda010_0 .net8 "Bitline1", 0 0, p0x7fe32886f128;  1 drivers, strength-aware
v0x600003bda0a0_0 .net8 "Bitline2", 0 0, p0x7fe32886f158;  1 drivers, strength-aware
v0x600003bda130_0 .net "D", 0 0, L_0x60000391be80;  1 drivers
v0x600003bda1c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bda250_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bda2e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bda370_0 name=_ivl_4
v0x600003bda400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bda490_0 .net "dffOut", 0 0, v0x600003bd9ef0_0;  1 drivers
v0x600003bda520_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b1a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b1900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd9cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd9d40_0 .net "d", 0 0, L_0x60000391be80;  alias, 1 drivers
v0x600003bd9dd0_0 .net "q", 0 0, v0x600003bd9ef0_0;  alias, 1 drivers
v0x600003bd9e60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd9ef0_0 .var "state", 0 0;
v0x600003bd9f80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b13b0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f63e0 .functor BUFT 1, v0x600003bda7f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886f518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6450 .functor BUFT 1, o0x7fe32886f518, C4<0>, C4<0>, C4<0>;
v0x600003bda910_0 .net8 "Bitline1", 0 0, p0x7fe32886f4b8;  1 drivers, strength-aware
v0x600003bda9a0_0 .net8 "Bitline2", 0 0, p0x7fe32886f4e8;  1 drivers, strength-aware
v0x600003bdaa30_0 .net "D", 0 0, L_0x60000391bf20;  1 drivers
v0x600003bdaac0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bdab50_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bdabe0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdac70_0 name=_ivl_4
v0x600003bdad00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdad90_0 .net "dffOut", 0 0, v0x600003bda7f0_0;  1 drivers
v0x600003bdae20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b1520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b13b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bda5b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bda640_0 .net "d", 0 0, L_0x60000391bf20;  alias, 1 drivers
v0x600003bda6d0_0 .net "q", 0 0, v0x600003bda7f0_0;  alias, 1 drivers
v0x600003bda760_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bda7f0_0 .var "state", 0 0;
v0x600003bda880_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b0e60 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f64c0 .functor BUFT 1, v0x600003bdb0f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886f8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6530 .functor BUFT 1, o0x7fe32886f8a8, C4<0>, C4<0>, C4<0>;
v0x600003bdb210_0 .net8 "Bitline1", 0 0, p0x7fe32886f848;  1 drivers, strength-aware
v0x600003bdb2a0_0 .net8 "Bitline2", 0 0, p0x7fe32886f878;  1 drivers, strength-aware
v0x600003bdb330_0 .net "D", 0 0, L_0x600003914000;  1 drivers
v0x600003bdb3c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bdb450_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bdb4e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdb570_0 name=_ivl_4
v0x600003bdb600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdb690_0 .net "dffOut", 0 0, v0x600003bdb0f0_0;  1 drivers
v0x600003bdb720_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b0fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b0e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdaeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdaf40_0 .net "d", 0 0, L_0x600003914000;  alias, 1 drivers
v0x600003bdafd0_0 .net "q", 0 0, v0x600003bdb0f0_0;  alias, 1 drivers
v0x600003bdb060_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdb0f0_0 .var "state", 0 0;
v0x600003bdb180_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b0910 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f65a0 .functor BUFT 1, v0x600003bdb9f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886fc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6610 .functor BUFT 1, o0x7fe32886fc38, C4<0>, C4<0>, C4<0>;
v0x600003bdbb10_0 .net8 "Bitline1", 0 0, p0x7fe32886fbd8;  1 drivers, strength-aware
v0x600003bdbba0_0 .net8 "Bitline2", 0 0, p0x7fe32886fc08;  1 drivers, strength-aware
v0x600003bdbc30_0 .net "D", 0 0, L_0x6000039140a0;  1 drivers
v0x600003bdbcc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bdbd50_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bdbde0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bdbe70_0 name=_ivl_4
v0x600003bdbf00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd4000_0 .net "dffOut", 0 0, v0x600003bdb9f0_0;  1 drivers
v0x600003bd4090_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b0a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b0910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bdb7b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bdb840_0 .net "d", 0 0, L_0x6000039140a0;  alias, 1 drivers
v0x600003bdb8d0_0 .net "q", 0 0, v0x600003bdb9f0_0;  alias, 1 drivers
v0x600003bdb960_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bdb9f0_0 .var "state", 0 0;
v0x600003bdba80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b03c0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6680 .functor BUFT 1, v0x600003bd4360_0, C4<0>, C4<0>, C4<0>;
o0x7fe32886ffc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f66f0 .functor BUFT 1, o0x7fe32886ffc8, C4<0>, C4<0>, C4<0>;
v0x600003bd4480_0 .net8 "Bitline1", 0 0, p0x7fe32886ff68;  1 drivers, strength-aware
v0x600003bd4510_0 .net8 "Bitline2", 0 0, p0x7fe32886ff98;  1 drivers, strength-aware
v0x600003bd45a0_0 .net "D", 0 0, L_0x600003914140;  1 drivers
v0x600003bd4630_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd46c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd4750_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd47e0_0 name=_ivl_4
v0x600003bd4870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd4900_0 .net "dffOut", 0 0, v0x600003bd4360_0;  1 drivers
v0x600003bd4990_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b0530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b03c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd4120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd41b0_0 .net "d", 0 0, L_0x600003914140;  alias, 1 drivers
v0x600003bd4240_0 .net "q", 0 0, v0x600003bd4360_0;  alias, 1 drivers
v0x600003bd42d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd4360_0 .var "state", 0 0;
v0x600003bd43f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289afe70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6760 .functor BUFT 1, v0x600003bd4c60_0, C4<0>, C4<0>, C4<0>;
o0x7fe328870358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f67d0 .functor BUFT 1, o0x7fe328870358, C4<0>, C4<0>, C4<0>;
v0x600003bd4d80_0 .net8 "Bitline1", 0 0, p0x7fe3288702f8;  1 drivers, strength-aware
v0x600003bd4e10_0 .net8 "Bitline2", 0 0, p0x7fe328870328;  1 drivers, strength-aware
v0x600003bd4ea0_0 .net "D", 0 0, L_0x6000039141e0;  1 drivers
v0x600003bd4f30_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd4fc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd5050_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd50e0_0 name=_ivl_4
v0x600003bd5170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd5200_0 .net "dffOut", 0 0, v0x600003bd4c60_0;  1 drivers
v0x600003bd5290_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289affe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289afe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd4a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd4ab0_0 .net "d", 0 0, L_0x6000039141e0;  alias, 1 drivers
v0x600003bd4b40_0 .net "q", 0 0, v0x600003bd4c60_0;  alias, 1 drivers
v0x600003bd4bd0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd4c60_0 .var "state", 0 0;
v0x600003bd4cf0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ae170 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6840 .functor BUFT 1, v0x600003bd5560_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288706e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f68b0 .functor BUFT 1, o0x7fe3288706e8, C4<0>, C4<0>, C4<0>;
v0x600003bd5680_0 .net8 "Bitline1", 0 0, p0x7fe328870688;  1 drivers, strength-aware
v0x600003bd5710_0 .net8 "Bitline2", 0 0, p0x7fe3288706b8;  1 drivers, strength-aware
v0x600003bd57a0_0 .net "D", 0 0, L_0x600003914280;  1 drivers
v0x600003bd5830_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd58c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd5950_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd59e0_0 name=_ivl_4
v0x600003bd5a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd5b00_0 .net "dffOut", 0 0, v0x600003bd5560_0;  1 drivers
v0x600003bd5b90_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289ae2e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ae170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd5320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd53b0_0 .net "d", 0 0, L_0x600003914280;  alias, 1 drivers
v0x600003bd5440_0 .net "q", 0 0, v0x600003bd5560_0;  alias, 1 drivers
v0x600003bd54d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd5560_0 .var "state", 0 0;
v0x600003bd55f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ae450 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6920 .functor BUFT 1, v0x600003bd5e60_0, C4<0>, C4<0>, C4<0>;
o0x7fe328870a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6990 .functor BUFT 1, o0x7fe328870a78, C4<0>, C4<0>, C4<0>;
v0x600003bd5f80_0 .net8 "Bitline1", 0 0, p0x7fe328870a18;  1 drivers, strength-aware
v0x600003bd6010_0 .net8 "Bitline2", 0 0, p0x7fe328870a48;  1 drivers, strength-aware
v0x600003bd60a0_0 .net "D", 0 0, L_0x600003914320;  1 drivers
v0x600003bd6130_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd61c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd6250_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd62e0_0 name=_ivl_4
v0x600003bd6370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd6400_0 .net "dffOut", 0 0, v0x600003bd5e60_0;  1 drivers
v0x600003bd6490_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289ae5c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ae450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd5c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd5cb0_0 .net "d", 0 0, L_0x600003914320;  alias, 1 drivers
v0x600003bd5d40_0 .net "q", 0 0, v0x600003bd5e60_0;  alias, 1 drivers
v0x600003bd5dd0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd5e60_0 .var "state", 0 0;
v0x600003bd5ef0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ae730 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6a00 .functor BUFT 1, v0x600003bd6760_0, C4<0>, C4<0>, C4<0>;
o0x7fe328870e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6a70 .functor BUFT 1, o0x7fe328870e08, C4<0>, C4<0>, C4<0>;
v0x600003bd6880_0 .net8 "Bitline1", 0 0, p0x7fe328870da8;  1 drivers, strength-aware
v0x600003bd6910_0 .net8 "Bitline2", 0 0, p0x7fe328870dd8;  1 drivers, strength-aware
v0x600003bd69a0_0 .net "D", 0 0, L_0x6000039143c0;  1 drivers
v0x600003bd6a30_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd6ac0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd6b50_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd6be0_0 name=_ivl_4
v0x600003bd6c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd6d00_0 .net "dffOut", 0 0, v0x600003bd6760_0;  1 drivers
v0x600003bd6d90_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289ae8a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ae730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd6520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd65b0_0 .net "d", 0 0, L_0x6000039143c0;  alias, 1 drivers
v0x600003bd6640_0 .net "q", 0 0, v0x600003bd6760_0;  alias, 1 drivers
v0x600003bd66d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd6760_0 .var "state", 0 0;
v0x600003bd67f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289aea10 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6ae0 .functor BUFT 1, v0x600003bd7060_0, C4<0>, C4<0>, C4<0>;
o0x7fe328871198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6b50 .functor BUFT 1, o0x7fe328871198, C4<0>, C4<0>, C4<0>;
v0x600003bd7180_0 .net8 "Bitline1", 0 0, p0x7fe328871138;  1 drivers, strength-aware
v0x600003bd7210_0 .net8 "Bitline2", 0 0, p0x7fe328871168;  1 drivers, strength-aware
v0x600003bd72a0_0 .net "D", 0 0, L_0x600003914460;  1 drivers
v0x600003bd7330_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd73c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd7450_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd74e0_0 name=_ivl_4
v0x600003bd7570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd7600_0 .net "dffOut", 0 0, v0x600003bd7060_0;  1 drivers
v0x600003bd7690_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289aeb80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289aea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd6e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd6eb0_0 .net "d", 0 0, L_0x600003914460;  alias, 1 drivers
v0x600003bd6f40_0 .net "q", 0 0, v0x600003bd7060_0;  alias, 1 drivers
v0x600003bd6fd0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd7060_0 .var "state", 0 0;
v0x600003bd70f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289aecf0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6bc0 .functor BUFT 1, v0x600003bd7960_0, C4<0>, C4<0>, C4<0>;
o0x7fe328871528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6c30 .functor BUFT 1, o0x7fe328871528, C4<0>, C4<0>, C4<0>;
v0x600003bd7a80_0 .net8 "Bitline1", 0 0, p0x7fe3288714c8;  1 drivers, strength-aware
v0x600003bd7b10_0 .net8 "Bitline2", 0 0, p0x7fe3288714f8;  1 drivers, strength-aware
v0x600003bd7ba0_0 .net "D", 0 0, L_0x600003914500;  1 drivers
v0x600003bd7c30_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd7cc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd7d50_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd7de0_0 name=_ivl_4
v0x600003bd7e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd7f00_0 .net "dffOut", 0 0, v0x600003bd7960_0;  1 drivers
v0x600003bd0000_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289aee60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289aecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd7720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd77b0_0 .net "d", 0 0, L_0x600003914500;  alias, 1 drivers
v0x600003bd7840_0 .net "q", 0 0, v0x600003bd7960_0;  alias, 1 drivers
v0x600003bd78d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd7960_0 .var "state", 0 0;
v0x600003bd79f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289aefd0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6ca0 .functor BUFT 1, v0x600003bd02d0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288718b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6d10 .functor BUFT 1, o0x7fe3288718b8, C4<0>, C4<0>, C4<0>;
v0x600003bd03f0_0 .net8 "Bitline1", 0 0, p0x7fe328871858;  1 drivers, strength-aware
v0x600003bd0480_0 .net8 "Bitline2", 0 0, p0x7fe328871888;  1 drivers, strength-aware
v0x600003bd0510_0 .net "D", 0 0, L_0x6000039145a0;  1 drivers
v0x600003bd05a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd0630_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd06c0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd0750_0 name=_ivl_4
v0x600003bd07e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd0870_0 .net "dffOut", 0 0, v0x600003bd02d0_0;  1 drivers
v0x600003bd0900_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289af140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289aefd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd0090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd0120_0 .net "d", 0 0, L_0x6000039145a0;  alias, 1 drivers
v0x600003bd01b0_0 .net "q", 0 0, v0x600003bd02d0_0;  alias, 1 drivers
v0x600003bd0240_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd02d0_0 .var "state", 0 0;
v0x600003bd0360_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289af2b0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6d80 .functor BUFT 1, v0x600003bd0bd0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328871c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6df0 .functor BUFT 1, o0x7fe328871c48, C4<0>, C4<0>, C4<0>;
v0x600003bd0cf0_0 .net8 "Bitline1", 0 0, p0x7fe328871be8;  1 drivers, strength-aware
v0x600003bd0d80_0 .net8 "Bitline2", 0 0, p0x7fe328871c18;  1 drivers, strength-aware
v0x600003bd0e10_0 .net "D", 0 0, L_0x600003914640;  1 drivers
v0x600003bd0ea0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333d50;  alias, 1 drivers
v0x600003bd0f30_0 .net "ReadEnable2", 0 0, L_0x7fe32a333d98;  alias, 1 drivers
v0x600003bd0fc0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd1050_0 name=_ivl_4
v0x600003bd10e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd1170_0 .net "dffOut", 0 0, v0x600003bd0bd0_0;  1 drivers
v0x600003bd1200_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289af420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289af2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd0990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd0a20_0 .net "d", 0 0, L_0x600003914640;  alias, 1 drivers
v0x600003bd0ab0_0 .net "q", 0 0, v0x600003bd0bd0_0;  alias, 1 drivers
v0x600003bd0b40_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd0bd0_0 .var "state", 0 0;
v0x600003bd0c60_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289af990 .scope module, "mem_reg" "Register" 15 44, 14 100 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bea7f0_0 .net8 "Bitline1", 15 0, p0x7fe328876968;  alias, 0 drivers, strength-aware
o0x7fe328876998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0ea0 .island tran;
p0x7fe328876998 .port I0x6000008f0ea0, o0x7fe328876998;
v0x600003bea880_0 .net8 "Bitline2", 15 0, p0x7fe328876998;  0 drivers, strength-aware
v0x600003bea910_0 .net "D", 15 0, L_0x600003917200;  alias, 1 drivers
L_0x7fe32a333de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bea9a0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  1 drivers
L_0x7fe32a333e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003beaa30_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  1 drivers
v0x600003beaac0_0 .net "WriteReg", 0 0, L_0x7fe32a334020;  alias, 1 drivers
v0x600003beab50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003beabe0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
L_0x6000039146e0 .part L_0x600003917200, 0, 1;
L_0x600003914780 .part L_0x600003917200, 1, 1;
L_0x600003914820 .part L_0x600003917200, 2, 1;
L_0x6000039148c0 .part L_0x600003917200, 3, 1;
L_0x600003914960 .part L_0x600003917200, 4, 1;
L_0x600003914a00 .part L_0x600003917200, 5, 1;
L_0x600003914aa0 .part L_0x600003917200, 6, 1;
L_0x600003914b40 .part L_0x600003917200, 7, 1;
L_0x600003914be0 .part L_0x600003917200, 8, 1;
L_0x600003914c80 .part L_0x600003917200, 9, 1;
L_0x600003914d20 .part L_0x600003917200, 10, 1;
L_0x600003914dc0 .part L_0x600003917200, 11, 1;
L_0x600003914e60 .part L_0x600003917200, 12, 1;
L_0x600003914f00 .part L_0x600003917200, 13, 1;
L_0x600003914fa0 .part L_0x600003917200, 14, 1;
L_0x600003915040 .part L_0x600003917200, 15, 1;
p0x7fe328873188 .port I0x6000008f0e40, L_0x6000023f6e60;
 .tranvp 16 1 0, I0x6000008f0e40, p0x7fe328876968 p0x7fe328873188;
p0x7fe328873578 .port I0x6000008f0e40, L_0x6000023f6f40;
 .tranvp 16 1 1, I0x6000008f0e40, p0x7fe328876968 p0x7fe328873578;
p0x7fe328873908 .port I0x6000008f0e40, L_0x6000023f7020;
 .tranvp 16 1 2, I0x6000008f0e40, p0x7fe328876968 p0x7fe328873908;
p0x7fe328873c98 .port I0x6000008f0e40, L_0x6000023f7100;
 .tranvp 16 1 3, I0x6000008f0e40, p0x7fe328876968 p0x7fe328873c98;
p0x7fe328874028 .port I0x6000008f0e40, L_0x6000023f71e0;
 .tranvp 16 1 4, I0x6000008f0e40, p0x7fe328876968 p0x7fe328874028;
p0x7fe3288743b8 .port I0x6000008f0e40, L_0x6000023f72c0;
 .tranvp 16 1 5, I0x6000008f0e40, p0x7fe328876968 p0x7fe3288743b8;
p0x7fe328874748 .port I0x6000008f0e40, L_0x6000023f73a0;
 .tranvp 16 1 6, I0x6000008f0e40, p0x7fe328876968 p0x7fe328874748;
p0x7fe328874ad8 .port I0x6000008f0e40, L_0x6000023f7480;
 .tranvp 16 1 7, I0x6000008f0e40, p0x7fe328876968 p0x7fe328874ad8;
p0x7fe328874e68 .port I0x6000008f0e40, L_0x6000023f7560;
 .tranvp 16 1 8, I0x6000008f0e40, p0x7fe328876968 p0x7fe328874e68;
p0x7fe3288751f8 .port I0x6000008f0e40, L_0x6000023f7640;
 .tranvp 16 1 9, I0x6000008f0e40, p0x7fe328876968 p0x7fe3288751f8;
p0x7fe328875588 .port I0x6000008f0e40, L_0x6000023f7720;
 .tranvp 16 1 10, I0x6000008f0e40, p0x7fe328876968 p0x7fe328875588;
p0x7fe328875918 .port I0x6000008f0e40, L_0x6000023f7800;
 .tranvp 16 1 11, I0x6000008f0e40, p0x7fe328876968 p0x7fe328875918;
p0x7fe328875ca8 .port I0x6000008f0e40, L_0x6000023f78e0;
 .tranvp 16 1 12, I0x6000008f0e40, p0x7fe328876968 p0x7fe328875ca8;
p0x7fe328876038 .port I0x6000008f0e40, L_0x6000023f79c0;
 .tranvp 16 1 13, I0x6000008f0e40, p0x7fe328876968 p0x7fe328876038;
p0x7fe3288763c8 .port I0x6000008f0e40, L_0x6000023f7aa0;
 .tranvp 16 1 14, I0x6000008f0e40, p0x7fe328876968 p0x7fe3288763c8;
p0x7fe328876758 .port I0x6000008f0e40, L_0x6000023f7b80;
 .tranvp 16 1 15, I0x6000008f0e40, p0x7fe328876968 p0x7fe328876758;
p0x7fe3288731b8 .port I0x6000008f0ea0, L_0x6000023f6ed0;
 .tranvp 16 1 0, I0x6000008f0ea0, p0x7fe328876998 p0x7fe3288731b8;
p0x7fe3288735a8 .port I0x6000008f0ea0, L_0x6000023f6fb0;
 .tranvp 16 1 1, I0x6000008f0ea0, p0x7fe328876998 p0x7fe3288735a8;
p0x7fe328873938 .port I0x6000008f0ea0, L_0x6000023f7090;
 .tranvp 16 1 2, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328873938;
p0x7fe328873cc8 .port I0x6000008f0ea0, L_0x6000023f7170;
 .tranvp 16 1 3, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328873cc8;
p0x7fe328874058 .port I0x6000008f0ea0, L_0x6000023f7250;
 .tranvp 16 1 4, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328874058;
p0x7fe3288743e8 .port I0x6000008f0ea0, L_0x6000023f7330;
 .tranvp 16 1 5, I0x6000008f0ea0, p0x7fe328876998 p0x7fe3288743e8;
p0x7fe328874778 .port I0x6000008f0ea0, L_0x6000023f7410;
 .tranvp 16 1 6, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328874778;
p0x7fe328874b08 .port I0x6000008f0ea0, L_0x6000023f74f0;
 .tranvp 16 1 7, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328874b08;
p0x7fe328874e98 .port I0x6000008f0ea0, L_0x6000023f75d0;
 .tranvp 16 1 8, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328874e98;
p0x7fe328875228 .port I0x6000008f0ea0, L_0x6000023f76b0;
 .tranvp 16 1 9, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328875228;
p0x7fe3288755b8 .port I0x6000008f0ea0, L_0x6000023f7790;
 .tranvp 16 1 10, I0x6000008f0ea0, p0x7fe328876998 p0x7fe3288755b8;
p0x7fe328875948 .port I0x6000008f0ea0, L_0x6000023f7870;
 .tranvp 16 1 11, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328875948;
p0x7fe328875cd8 .port I0x6000008f0ea0, L_0x6000023f7950;
 .tranvp 16 1 12, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328875cd8;
p0x7fe328876068 .port I0x6000008f0ea0, L_0x6000023f7a30;
 .tranvp 16 1 13, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328876068;
p0x7fe3288763f8 .port I0x6000008f0ea0, L_0x6000023f7b10;
 .tranvp 16 1 14, I0x6000008f0ea0, p0x7fe328876998 p0x7fe3288763f8;
p0x7fe328876788 .port I0x6000008f0ea0, L_0x6000023f7bf0;
 .tranvp 16 1 15, I0x6000008f0ea0, p0x7fe328876998 p0x7fe328876788;
S_0x7fe3289afb00 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6e60 .functor BUFT 1, v0x600003bd1950_0, C4<0>, C4<0>, C4<0>;
o0x7fe328873248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6ed0 .functor BUFT 1, o0x7fe328873248, C4<0>, C4<0>, C4<0>;
v0x600003bd1a70_0 .net8 "Bitline1", 0 0, p0x7fe328873188;  1 drivers, strength-aware
v0x600003bd1b00_0 .net8 "Bitline2", 0 0, p0x7fe3288731b8;  1 drivers, strength-aware
v0x600003bd1b90_0 .net "D", 0 0, L_0x6000039146e0;  1 drivers
v0x600003bd1c20_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bd1cb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bd1d40_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd1dd0_0 name=_ivl_4
v0x600003bd1e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd1ef0_0 .net "dffOut", 0 0, v0x600003bd1950_0;  1 drivers
v0x600003bd1f80_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bdc80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289afb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd1710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd17a0_0 .net "d", 0 0, L_0x6000039146e0;  alias, 1 drivers
v0x600003bd1830_0 .net "q", 0 0, v0x600003bd1950_0;  alias, 1 drivers
v0x600003bd18c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd1950_0 .var "state", 0 0;
v0x600003bd19e0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bddf0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f6f40 .functor BUFT 1, v0x600003bd2250_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288735d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f6fb0 .functor BUFT 1, o0x7fe3288735d8, C4<0>, C4<0>, C4<0>;
v0x600003bd2370_0 .net8 "Bitline1", 0 0, p0x7fe328873578;  1 drivers, strength-aware
v0x600003bd2400_0 .net8 "Bitline2", 0 0, p0x7fe3288735a8;  1 drivers, strength-aware
v0x600003bd2490_0 .net "D", 0 0, L_0x600003914780;  1 drivers
v0x600003bd2520_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bd25b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bd2640_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd26d0_0 name=_ivl_4
v0x600003bd2760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd27f0_0 .net "dffOut", 0 0, v0x600003bd2250_0;  1 drivers
v0x600003bd2880_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bd730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd2010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd20a0_0 .net "d", 0 0, L_0x600003914780;  alias, 1 drivers
v0x600003bd2130_0 .net "q", 0 0, v0x600003bd2250_0;  alias, 1 drivers
v0x600003bd21c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd2250_0 .var "state", 0 0;
v0x600003bd22e0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bd8a0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7020 .functor BUFT 1, v0x600003bd2b50_0, C4<0>, C4<0>, C4<0>;
o0x7fe328873968 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7090 .functor BUFT 1, o0x7fe328873968, C4<0>, C4<0>, C4<0>;
v0x600003bd2c70_0 .net8 "Bitline1", 0 0, p0x7fe328873908;  1 drivers, strength-aware
v0x600003bd2d00_0 .net8 "Bitline2", 0 0, p0x7fe328873938;  1 drivers, strength-aware
v0x600003bd2d90_0 .net "D", 0 0, L_0x600003914820;  1 drivers
v0x600003bd2e20_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bd2eb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bd2f40_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd2fd0_0 name=_ivl_4
v0x600003bd3060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd30f0_0 .net "dffOut", 0 0, v0x600003bd2b50_0;  1 drivers
v0x600003bd3180_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bd1e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd2910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd29a0_0 .net "d", 0 0, L_0x600003914820;  alias, 1 drivers
v0x600003bd2a30_0 .net "q", 0 0, v0x600003bd2b50_0;  alias, 1 drivers
v0x600003bd2ac0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd2b50_0 .var "state", 0 0;
v0x600003bd2be0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bd350 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7100 .functor BUFT 1, v0x600003bd3450_0, C4<0>, C4<0>, C4<0>;
o0x7fe328873cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7170 .functor BUFT 1, o0x7fe328873cf8, C4<0>, C4<0>, C4<0>;
v0x600003bd3570_0 .net8 "Bitline1", 0 0, p0x7fe328873c98;  1 drivers, strength-aware
v0x600003bd3600_0 .net8 "Bitline2", 0 0, p0x7fe328873cc8;  1 drivers, strength-aware
v0x600003bd3690_0 .net "D", 0 0, L_0x6000039148c0;  1 drivers
v0x600003bd3720_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bd37b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bd3840_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bd38d0_0 name=_ivl_4
v0x600003bd3960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd39f0_0 .net "dffOut", 0 0, v0x600003bd3450_0;  1 drivers
v0x600003bd3a80_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bcc90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bd350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd3210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd32a0_0 .net "d", 0 0, L_0x6000039148c0;  alias, 1 drivers
v0x600003bd3330_0 .net "q", 0 0, v0x600003bd3450_0;  alias, 1 drivers
v0x600003bd33c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd3450_0 .var "state", 0 0;
v0x600003bd34e0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bce00 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f71e0 .functor BUFT 1, v0x600003bd3d50_0, C4<0>, C4<0>, C4<0>;
o0x7fe328874088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7250 .functor BUFT 1, o0x7fe328874088, C4<0>, C4<0>, C4<0>;
v0x600003bd3e70_0 .net8 "Bitline1", 0 0, p0x7fe328874028;  1 drivers, strength-aware
v0x600003bd3f00_0 .net8 "Bitline2", 0 0, p0x7fe328874058;  1 drivers, strength-aware
v0x600003bec000_0 .net "D", 0 0, L_0x600003914960;  1 drivers
v0x600003bec090_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bec120_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bec1b0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bec240_0 name=_ivl_4
v0x600003bec2d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bec360_0 .net "dffOut", 0 0, v0x600003bd3d50_0;  1 drivers
v0x600003bec3f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bc740 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bce00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bd3b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bd3ba0_0 .net "d", 0 0, L_0x600003914960;  alias, 1 drivers
v0x600003bd3c30_0 .net "q", 0 0, v0x600003bd3d50_0;  alias, 1 drivers
v0x600003bd3cc0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bd3d50_0 .var "state", 0 0;
v0x600003bd3de0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bc8b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f72c0 .functor BUFT 1, v0x600003bec6c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328874418 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7330 .functor BUFT 1, o0x7fe328874418, C4<0>, C4<0>, C4<0>;
v0x600003bec7e0_0 .net8 "Bitline1", 0 0, p0x7fe3288743b8;  1 drivers, strength-aware
v0x600003bec870_0 .net8 "Bitline2", 0 0, p0x7fe3288743e8;  1 drivers, strength-aware
v0x600003bec900_0 .net "D", 0 0, L_0x600003914a00;  1 drivers
v0x600003bec990_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003beca20_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003becab0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003becb40_0 name=_ivl_4
v0x600003becbd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003becc60_0 .net "dffOut", 0 0, v0x600003bec6c0_0;  1 drivers
v0x600003beccf0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bc1f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bc8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bec480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bec510_0 .net "d", 0 0, L_0x600003914a00;  alias, 1 drivers
v0x600003bec5a0_0 .net "q", 0 0, v0x600003bec6c0_0;  alias, 1 drivers
v0x600003bec630_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bec6c0_0 .var "state", 0 0;
v0x600003bec750_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bc360 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f73a0 .functor BUFT 1, v0x600003becfc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288747a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7410 .functor BUFT 1, o0x7fe3288747a8, C4<0>, C4<0>, C4<0>;
v0x600003bed0e0_0 .net8 "Bitline1", 0 0, p0x7fe328874748;  1 drivers, strength-aware
v0x600003bed170_0 .net8 "Bitline2", 0 0, p0x7fe328874778;  1 drivers, strength-aware
v0x600003bed200_0 .net "D", 0 0, L_0x600003914aa0;  1 drivers
v0x600003bed290_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bed320_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bed3b0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bed440_0 name=_ivl_4
v0x600003bed4d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bed560_0 .net "dffOut", 0 0, v0x600003becfc0_0;  1 drivers
v0x600003bed5f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bbca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bc360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003becd80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bece10_0 .net "d", 0 0, L_0x600003914aa0;  alias, 1 drivers
v0x600003becea0_0 .net "q", 0 0, v0x600003becfc0_0;  alias, 1 drivers
v0x600003becf30_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003becfc0_0 .var "state", 0 0;
v0x600003bed050_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bbe10 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7480 .functor BUFT 1, v0x600003bed8c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328874b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f74f0 .functor BUFT 1, o0x7fe328874b38, C4<0>, C4<0>, C4<0>;
v0x600003bed9e0_0 .net8 "Bitline1", 0 0, p0x7fe328874ad8;  1 drivers, strength-aware
v0x600003beda70_0 .net8 "Bitline2", 0 0, p0x7fe328874b08;  1 drivers, strength-aware
v0x600003bedb00_0 .net "D", 0 0, L_0x600003914b40;  1 drivers
v0x600003bedb90_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bedc20_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bedcb0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bedd40_0 name=_ivl_4
v0x600003beddd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bede60_0 .net "dffOut", 0 0, v0x600003bed8c0_0;  1 drivers
v0x600003bedef0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bb750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bbe10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bed680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bed710_0 .net "d", 0 0, L_0x600003914b40;  alias, 1 drivers
v0x600003bed7a0_0 .net "q", 0 0, v0x600003bed8c0_0;  alias, 1 drivers
v0x600003bed830_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bed8c0_0 .var "state", 0 0;
v0x600003bed950_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bb8c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7560 .functor BUFT 1, v0x600003bee1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328874ec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f75d0 .functor BUFT 1, o0x7fe328874ec8, C4<0>, C4<0>, C4<0>;
v0x600003bee2e0_0 .net8 "Bitline1", 0 0, p0x7fe328874e68;  1 drivers, strength-aware
v0x600003bee370_0 .net8 "Bitline2", 0 0, p0x7fe328874e98;  1 drivers, strength-aware
v0x600003bee400_0 .net "D", 0 0, L_0x600003914be0;  1 drivers
v0x600003bee490_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bee520_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bee5b0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bee640_0 name=_ivl_4
v0x600003bee6d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bee760_0 .net "dffOut", 0 0, v0x600003bee1c0_0;  1 drivers
v0x600003bee7f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bb200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bedf80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bee010_0 .net "d", 0 0, L_0x600003914be0;  alias, 1 drivers
v0x600003bee0a0_0 .net "q", 0 0, v0x600003bee1c0_0;  alias, 1 drivers
v0x600003bee130_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bee1c0_0 .var "state", 0 0;
v0x600003bee250_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bb370 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7640 .functor BUFT 1, v0x600003beeac0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328875258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f76b0 .functor BUFT 1, o0x7fe328875258, C4<0>, C4<0>, C4<0>;
v0x600003beebe0_0 .net8 "Bitline1", 0 0, p0x7fe3288751f8;  1 drivers, strength-aware
v0x600003beec70_0 .net8 "Bitline2", 0 0, p0x7fe328875228;  1 drivers, strength-aware
v0x600003beed00_0 .net "D", 0 0, L_0x600003914c80;  1 drivers
v0x600003beed90_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003beee20_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003beeeb0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003beef40_0 name=_ivl_4
v0x600003beefd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bef060_0 .net "dffOut", 0 0, v0x600003beeac0_0;  1 drivers
v0x600003bef0f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289bacb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bb370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bee880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bee910_0 .net "d", 0 0, L_0x600003914c80;  alias, 1 drivers
v0x600003bee9a0_0 .net "q", 0 0, v0x600003beeac0_0;  alias, 1 drivers
v0x600003beea30_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003beeac0_0 .var "state", 0 0;
v0x600003beeb50_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289bae20 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7720 .functor BUFT 1, v0x600003bef3c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288755e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7790 .functor BUFT 1, o0x7fe3288755e8, C4<0>, C4<0>, C4<0>;
v0x600003bef4e0_0 .net8 "Bitline1", 0 0, p0x7fe328875588;  1 drivers, strength-aware
v0x600003bef570_0 .net8 "Bitline2", 0 0, p0x7fe3288755b8;  1 drivers, strength-aware
v0x600003bef600_0 .net "D", 0 0, L_0x600003914d20;  1 drivers
v0x600003bef690_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bef720_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bef7b0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bef840_0 name=_ivl_4
v0x600003bef8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bef960_0 .net "dffOut", 0 0, v0x600003bef3c0_0;  1 drivers
v0x600003bef9f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b9ff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289bae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bef180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bef210_0 .net "d", 0 0, L_0x600003914d20;  alias, 1 drivers
v0x600003bef2a0_0 .net "q", 0 0, v0x600003bef3c0_0;  alias, 1 drivers
v0x600003bef330_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bef3c0_0 .var "state", 0 0;
v0x600003bef450_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289ba160 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7800 .functor BUFT 1, v0x600003befcc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328875978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7870 .functor BUFT 1, o0x7fe328875978, C4<0>, C4<0>, C4<0>;
v0x600003befde0_0 .net8 "Bitline1", 0 0, p0x7fe328875918;  1 drivers, strength-aware
v0x600003befe70_0 .net8 "Bitline2", 0 0, p0x7fe328875948;  1 drivers, strength-aware
v0x600003beff00_0 .net "D", 0 0, L_0x600003914dc0;  1 drivers
v0x600003be8000_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003be8090_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003be8120_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be81b0_0 name=_ivl_4
v0x600003be8240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be82d0_0 .net "dffOut", 0 0, v0x600003befcc0_0;  1 drivers
v0x600003be8360_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b9aa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289ba160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003befa80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003befb10_0 .net "d", 0 0, L_0x600003914dc0;  alias, 1 drivers
v0x600003befba0_0 .net "q", 0 0, v0x600003befcc0_0;  alias, 1 drivers
v0x600003befc30_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003befcc0_0 .var "state", 0 0;
v0x600003befd50_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b9c10 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f78e0 .functor BUFT 1, v0x600003be8630_0, C4<0>, C4<0>, C4<0>;
o0x7fe328875d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7950 .functor BUFT 1, o0x7fe328875d08, C4<0>, C4<0>, C4<0>;
v0x600003be8750_0 .net8 "Bitline1", 0 0, p0x7fe328875ca8;  1 drivers, strength-aware
v0x600003be87e0_0 .net8 "Bitline2", 0 0, p0x7fe328875cd8;  1 drivers, strength-aware
v0x600003be8870_0 .net "D", 0 0, L_0x600003914e60;  1 drivers
v0x600003be8900_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003be8990_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003be8a20_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be8ab0_0 name=_ivl_4
v0x600003be8b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be8bd0_0 .net "dffOut", 0 0, v0x600003be8630_0;  1 drivers
v0x600003be8c60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b9550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b9c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be83f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be8480_0 .net "d", 0 0, L_0x600003914e60;  alias, 1 drivers
v0x600003be8510_0 .net "q", 0 0, v0x600003be8630_0;  alias, 1 drivers
v0x600003be85a0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be8630_0 .var "state", 0 0;
v0x600003be86c0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b96c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f79c0 .functor BUFT 1, v0x600003be8f30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328876098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7a30 .functor BUFT 1, o0x7fe328876098, C4<0>, C4<0>, C4<0>;
v0x600003be9050_0 .net8 "Bitline1", 0 0, p0x7fe328876038;  1 drivers, strength-aware
v0x600003be90e0_0 .net8 "Bitline2", 0 0, p0x7fe328876068;  1 drivers, strength-aware
v0x600003be9170_0 .net "D", 0 0, L_0x600003914f00;  1 drivers
v0x600003be9200_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003be9290_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003be9320_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be93b0_0 name=_ivl_4
v0x600003be9440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be94d0_0 .net "dffOut", 0 0, v0x600003be8f30_0;  1 drivers
v0x600003be9560_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b9000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b96c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be8cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be8d80_0 .net "d", 0 0, L_0x600003914f00;  alias, 1 drivers
v0x600003be8e10_0 .net "q", 0 0, v0x600003be8f30_0;  alias, 1 drivers
v0x600003be8ea0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be8f30_0 .var "state", 0 0;
v0x600003be8fc0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b9170 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7aa0 .functor BUFT 1, v0x600003be9830_0, C4<0>, C4<0>, C4<0>;
o0x7fe328876428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7b10 .functor BUFT 1, o0x7fe328876428, C4<0>, C4<0>, C4<0>;
v0x600003be9950_0 .net8 "Bitline1", 0 0, p0x7fe3288763c8;  1 drivers, strength-aware
v0x600003be99e0_0 .net8 "Bitline2", 0 0, p0x7fe3288763f8;  1 drivers, strength-aware
v0x600003be9a70_0 .net "D", 0 0, L_0x600003914fa0;  1 drivers
v0x600003be9b00_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003be9b90_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003be9c20_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be9cb0_0 name=_ivl_4
v0x600003be9d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be9dd0_0 .net "dffOut", 0 0, v0x600003be9830_0;  1 drivers
v0x600003be9e60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b8ab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b9170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be95f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be9680_0 .net "d", 0 0, L_0x600003914fa0;  alias, 1 drivers
v0x600003be9710_0 .net "q", 0 0, v0x600003be9830_0;  alias, 1 drivers
v0x600003be97a0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be9830_0 .var "state", 0 0;
v0x600003be98c0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b8c20 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289af990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f7b80 .functor BUFT 1, v0x600003bea130_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288767b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f7bf0 .functor BUFT 1, o0x7fe3288767b8, C4<0>, C4<0>, C4<0>;
v0x600003bea250_0 .net8 "Bitline1", 0 0, p0x7fe328876758;  1 drivers, strength-aware
v0x600003bea2e0_0 .net8 "Bitline2", 0 0, p0x7fe328876788;  1 drivers, strength-aware
v0x600003bea370_0 .net "D", 0 0, L_0x600003915040;  1 drivers
v0x600003bea400_0 .net "ReadEnable1", 0 0, L_0x7fe32a333de0;  alias, 1 drivers
v0x600003bea490_0 .net "ReadEnable2", 0 0, L_0x7fe32a333e28;  alias, 1 drivers
v0x600003bea520_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bea5b0_0 name=_ivl_4
v0x600003bea640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bea6d0_0 .net "dffOut", 0 0, v0x600003bea130_0;  1 drivers
v0x600003bea760_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b8560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b8c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be9ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be9f80_0 .net "d", 0 0, L_0x600003915040;  alias, 1 drivers
v0x600003bea010_0 .net "q", 0 0, v0x600003bea130_0;  alias, 1 drivers
v0x600003bea0a0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bea130_0 .var "state", 0 0;
v0x600003bea1c0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b8210 .scope module, "newPC_reg" "Register" 15 53, 14 100 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003be3d50_0 .net8 "Bitline1", 15 0, p0x7fe32887a4d8;  alias, 0 drivers, strength-aware
o0x7fe32887a508 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0f80 .island tran;
p0x7fe32887a508 .port I0x6000008f0f80, o0x7fe32887a508;
v0x600003be3de0_0 .net8 "Bitline2", 15 0, p0x7fe32887a508;  0 drivers, strength-aware
v0x600003be3e70_0 .net "D", 15 0, o0x7fe32887a538;  alias, 0 drivers
L_0x7fe32a333f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003be3f00_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  1 drivers
L_0x7fe32a333fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bfc000_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  1 drivers
v0x600003bfc090_0 .net "WriteReg", 0 0, L_0x7fe32a334020;  alias, 1 drivers
v0x600003bfc120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfc1b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
L_0x6000039164e0 .part o0x7fe32887a538, 0, 1;
L_0x600003916580 .part o0x7fe32887a538, 1, 1;
L_0x600003916620 .part o0x7fe32887a538, 2, 1;
L_0x6000039166c0 .part o0x7fe32887a538, 3, 1;
L_0x600003916760 .part o0x7fe32887a538, 4, 1;
L_0x600003916800 .part o0x7fe32887a538, 5, 1;
L_0x6000039168a0 .part o0x7fe32887a538, 6, 1;
L_0x600003916940 .part o0x7fe32887a538, 7, 1;
L_0x6000039169e0 .part o0x7fe32887a538, 8, 1;
L_0x600003916a80 .part o0x7fe32887a538, 9, 1;
L_0x600003916b20 .part o0x7fe32887a538, 10, 1;
L_0x600003916bc0 .part o0x7fe32887a538, 11, 1;
L_0x600003916c60 .part o0x7fe32887a538, 12, 1;
L_0x600003916d00 .part o0x7fe32887a538, 13, 1;
L_0x600003916da0 .part o0x7fe32887a538, 14, 1;
L_0x600003916e40 .part o0x7fe32887a538, 15, 1;
p0x7fe328876cf8 .port I0x6000008f0f60, L_0x6000023f1880;
 .tranvp 16 1 0, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328876cf8;
p0x7fe3288770e8 .port I0x6000008f0f60, L_0x6000023f1960;
 .tranvp 16 1 1, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe3288770e8;
p0x7fe328877478 .port I0x6000008f0f60, L_0x6000023f1a40;
 .tranvp 16 1 2, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328877478;
p0x7fe328877808 .port I0x6000008f0f60, L_0x6000023f1b20;
 .tranvp 16 1 3, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328877808;
p0x7fe328877b98 .port I0x6000008f0f60, L_0x6000023f1c00;
 .tranvp 16 1 4, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328877b98;
p0x7fe328877f28 .port I0x6000008f0f60, L_0x6000023f1ce0;
 .tranvp 16 1 5, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328877f28;
p0x7fe3288782b8 .port I0x6000008f0f60, L_0x6000023f1dc0;
 .tranvp 16 1 6, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe3288782b8;
p0x7fe328878648 .port I0x6000008f0f60, L_0x6000023f1ea0;
 .tranvp 16 1 7, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328878648;
p0x7fe3288789d8 .port I0x6000008f0f60, L_0x6000023f1f80;
 .tranvp 16 1 8, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe3288789d8;
p0x7fe328878d68 .port I0x6000008f0f60, L_0x6000023f2060;
 .tranvp 16 1 9, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328878d68;
p0x7fe3288790f8 .port I0x6000008f0f60, L_0x6000023f2140;
 .tranvp 16 1 10, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe3288790f8;
p0x7fe328879488 .port I0x6000008f0f60, L_0x6000023f2220;
 .tranvp 16 1 11, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328879488;
p0x7fe328879818 .port I0x6000008f0f60, L_0x6000023f2300;
 .tranvp 16 1 12, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328879818;
p0x7fe328879ba8 .port I0x6000008f0f60, L_0x6000023f23e0;
 .tranvp 16 1 13, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328879ba8;
p0x7fe328879f38 .port I0x6000008f0f60, L_0x6000023f24c0;
 .tranvp 16 1 14, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe328879f38;
p0x7fe32887a2c8 .port I0x6000008f0f60, L_0x6000023f25a0;
 .tranvp 16 1 15, I0x6000008f0f60, p0x7fe32887a4d8 p0x7fe32887a2c8;
p0x7fe328876d28 .port I0x6000008f0f80, L_0x6000023f18f0;
 .tranvp 16 1 0, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328876d28;
p0x7fe328877118 .port I0x6000008f0f80, L_0x6000023f19d0;
 .tranvp 16 1 1, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328877118;
p0x7fe3288774a8 .port I0x6000008f0f80, L_0x6000023f1ab0;
 .tranvp 16 1 2, I0x6000008f0f80, p0x7fe32887a508 p0x7fe3288774a8;
p0x7fe328877838 .port I0x6000008f0f80, L_0x6000023f1b90;
 .tranvp 16 1 3, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328877838;
p0x7fe328877bc8 .port I0x6000008f0f80, L_0x6000023f1c70;
 .tranvp 16 1 4, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328877bc8;
p0x7fe328877f58 .port I0x6000008f0f80, L_0x6000023f1d50;
 .tranvp 16 1 5, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328877f58;
p0x7fe3288782e8 .port I0x6000008f0f80, L_0x6000023f1e30;
 .tranvp 16 1 6, I0x6000008f0f80, p0x7fe32887a508 p0x7fe3288782e8;
p0x7fe328878678 .port I0x6000008f0f80, L_0x6000023f1f10;
 .tranvp 16 1 7, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328878678;
p0x7fe328878a08 .port I0x6000008f0f80, L_0x6000023f1ff0;
 .tranvp 16 1 8, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328878a08;
p0x7fe328878d98 .port I0x6000008f0f80, L_0x6000023f20d0;
 .tranvp 16 1 9, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328878d98;
p0x7fe328879128 .port I0x6000008f0f80, L_0x6000023f21b0;
 .tranvp 16 1 10, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328879128;
p0x7fe3288794b8 .port I0x6000008f0f80, L_0x6000023f2290;
 .tranvp 16 1 11, I0x6000008f0f80, p0x7fe32887a508 p0x7fe3288794b8;
p0x7fe328879848 .port I0x6000008f0f80, L_0x6000023f2370;
 .tranvp 16 1 12, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328879848;
p0x7fe328879bd8 .port I0x6000008f0f80, L_0x6000023f2450;
 .tranvp 16 1 13, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328879bd8;
p0x7fe328879f68 .port I0x6000008f0f80, L_0x6000023f2530;
 .tranvp 16 1 14, I0x6000008f0f80, p0x7fe32887a508 p0x7fe328879f68;
p0x7fe32887a2f8 .port I0x6000008f0f80, L_0x6000023f2610;
 .tranvp 16 1 15, I0x6000008f0f80, p0x7fe32887a508 p0x7fe32887a2f8;
S_0x7fe3289b7ac0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1880 .functor BUFT 1, v0x600003beaeb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328876db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f18f0 .functor BUFT 1, o0x7fe328876db8, C4<0>, C4<0>, C4<0>;
v0x600003beafd0_0 .net8 "Bitline1", 0 0, p0x7fe328876cf8;  1 drivers, strength-aware
v0x600003beb060_0 .net8 "Bitline2", 0 0, p0x7fe328876d28;  1 drivers, strength-aware
v0x600003beb0f0_0 .net "D", 0 0, L_0x6000039164e0;  1 drivers
v0x600003beb180_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003beb210_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003beb2a0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003beb330_0 name=_ivl_4
v0x600003beb3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003beb450_0 .net "dffOut", 0 0, v0x600003beaeb0_0;  1 drivers
v0x600003beb4e0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b7c30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b7ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003beac70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bead00_0 .net "d", 0 0, L_0x6000039164e0;  alias, 1 drivers
v0x600003bead90_0 .net "q", 0 0, v0x600003beaeb0_0;  alias, 1 drivers
v0x600003beae20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003beaeb0_0 .var "state", 0 0;
v0x600003beaf40_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b7570 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1960 .functor BUFT 1, v0x600003beb7b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328877148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f19d0 .functor BUFT 1, o0x7fe328877148, C4<0>, C4<0>, C4<0>;
v0x600003beb8d0_0 .net8 "Bitline1", 0 0, p0x7fe3288770e8;  1 drivers, strength-aware
v0x600003beb960_0 .net8 "Bitline2", 0 0, p0x7fe328877118;  1 drivers, strength-aware
v0x600003beb9f0_0 .net "D", 0 0, L_0x600003916580;  1 drivers
v0x600003beba80_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003bebb10_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003bebba0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bebc30_0 name=_ivl_4
v0x600003bebcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bebd50_0 .net "dffOut", 0 0, v0x600003beb7b0_0;  1 drivers
v0x600003bebde0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b76e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b7570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003beb570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003beb600_0 .net "d", 0 0, L_0x600003916580;  alias, 1 drivers
v0x600003beb690_0 .net "q", 0 0, v0x600003beb7b0_0;  alias, 1 drivers
v0x600003beb720_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003beb7b0_0 .var "state", 0 0;
v0x600003beb840_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b7020 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1a40 .functor BUFT 1, v0x600003be4120_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288774d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1ab0 .functor BUFT 1, o0x7fe3288774d8, C4<0>, C4<0>, C4<0>;
v0x600003be4240_0 .net8 "Bitline1", 0 0, p0x7fe328877478;  1 drivers, strength-aware
v0x600003be42d0_0 .net8 "Bitline2", 0 0, p0x7fe3288774a8;  1 drivers, strength-aware
v0x600003be4360_0 .net "D", 0 0, L_0x600003916620;  1 drivers
v0x600003be43f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be4480_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be4510_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be45a0_0 name=_ivl_4
v0x600003be4630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be46c0_0 .net "dffOut", 0 0, v0x600003be4120_0;  1 drivers
v0x600003be4750_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b7190 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b7020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bebe70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bebf00_0 .net "d", 0 0, L_0x600003916620;  alias, 1 drivers
v0x600003be4000_0 .net "q", 0 0, v0x600003be4120_0;  alias, 1 drivers
v0x600003be4090_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be4120_0 .var "state", 0 0;
v0x600003be41b0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b6ad0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1b20 .functor BUFT 1, v0x600003be4a20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328877868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1b90 .functor BUFT 1, o0x7fe328877868, C4<0>, C4<0>, C4<0>;
v0x600003be4b40_0 .net8 "Bitline1", 0 0, p0x7fe328877808;  1 drivers, strength-aware
v0x600003be4bd0_0 .net8 "Bitline2", 0 0, p0x7fe328877838;  1 drivers, strength-aware
v0x600003be4c60_0 .net "D", 0 0, L_0x6000039166c0;  1 drivers
v0x600003be4cf0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be4d80_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be4e10_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be4ea0_0 name=_ivl_4
v0x600003be4f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be4fc0_0 .net "dffOut", 0 0, v0x600003be4a20_0;  1 drivers
v0x600003be5050_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b6c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b6ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be47e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be4870_0 .net "d", 0 0, L_0x6000039166c0;  alias, 1 drivers
v0x600003be4900_0 .net "q", 0 0, v0x600003be4a20_0;  alias, 1 drivers
v0x600003be4990_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be4a20_0 .var "state", 0 0;
v0x600003be4ab0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b6580 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1c00 .functor BUFT 1, v0x600003be5320_0, C4<0>, C4<0>, C4<0>;
o0x7fe328877bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1c70 .functor BUFT 1, o0x7fe328877bf8, C4<0>, C4<0>, C4<0>;
v0x600003be5440_0 .net8 "Bitline1", 0 0, p0x7fe328877b98;  1 drivers, strength-aware
v0x600003be54d0_0 .net8 "Bitline2", 0 0, p0x7fe328877bc8;  1 drivers, strength-aware
v0x600003be5560_0 .net "D", 0 0, L_0x600003916760;  1 drivers
v0x600003be55f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be5680_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be5710_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be57a0_0 name=_ivl_4
v0x600003be5830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be58c0_0 .net "dffOut", 0 0, v0x600003be5320_0;  1 drivers
v0x600003be5950_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b66f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be50e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be5170_0 .net "d", 0 0, L_0x600003916760;  alias, 1 drivers
v0x600003be5200_0 .net "q", 0 0, v0x600003be5320_0;  alias, 1 drivers
v0x600003be5290_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be5320_0 .var "state", 0 0;
v0x600003be53b0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b6030 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1ce0 .functor BUFT 1, v0x600003be5c20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328877f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1d50 .functor BUFT 1, o0x7fe328877f88, C4<0>, C4<0>, C4<0>;
v0x600003be5d40_0 .net8 "Bitline1", 0 0, p0x7fe328877f28;  1 drivers, strength-aware
v0x600003be5dd0_0 .net8 "Bitline2", 0 0, p0x7fe328877f58;  1 drivers, strength-aware
v0x600003be5e60_0 .net "D", 0 0, L_0x600003916800;  1 drivers
v0x600003be5ef0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be5f80_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be6010_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be60a0_0 name=_ivl_4
v0x600003be6130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be61c0_0 .net "dffOut", 0 0, v0x600003be5c20_0;  1 drivers
v0x600003be6250_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b61a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b6030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be59e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be5a70_0 .net "d", 0 0, L_0x600003916800;  alias, 1 drivers
v0x600003be5b00_0 .net "q", 0 0, v0x600003be5c20_0;  alias, 1 drivers
v0x600003be5b90_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be5c20_0 .var "state", 0 0;
v0x600003be5cb0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b5ae0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1dc0 .functor BUFT 1, v0x600003be6520_0, C4<0>, C4<0>, C4<0>;
o0x7fe328878318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1e30 .functor BUFT 1, o0x7fe328878318, C4<0>, C4<0>, C4<0>;
v0x600003be6640_0 .net8 "Bitline1", 0 0, p0x7fe3288782b8;  1 drivers, strength-aware
v0x600003be66d0_0 .net8 "Bitline2", 0 0, p0x7fe3288782e8;  1 drivers, strength-aware
v0x600003be6760_0 .net "D", 0 0, L_0x6000039168a0;  1 drivers
v0x600003be67f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be6880_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be6910_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be69a0_0 name=_ivl_4
v0x600003be6a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be6ac0_0 .net "dffOut", 0 0, v0x600003be6520_0;  1 drivers
v0x600003be6b50_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b5c50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b5ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be62e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be6370_0 .net "d", 0 0, L_0x6000039168a0;  alias, 1 drivers
v0x600003be6400_0 .net "q", 0 0, v0x600003be6520_0;  alias, 1 drivers
v0x600003be6490_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be6520_0 .var "state", 0 0;
v0x600003be65b0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289b5590 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1ea0 .functor BUFT 1, v0x600003be6e20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288786a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1f10 .functor BUFT 1, o0x7fe3288786a8, C4<0>, C4<0>, C4<0>;
v0x600003be6f40_0 .net8 "Bitline1", 0 0, p0x7fe328878648;  1 drivers, strength-aware
v0x600003be6fd0_0 .net8 "Bitline2", 0 0, p0x7fe328878678;  1 drivers, strength-aware
v0x600003be7060_0 .net "D", 0 0, L_0x600003916940;  1 drivers
v0x600003be70f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be7180_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be7210_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be72a0_0 name=_ivl_4
v0x600003be7330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be73c0_0 .net "dffOut", 0 0, v0x600003be6e20_0;  1 drivers
v0x600003be7450_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289b5700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289b5590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be6be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be6c70_0 .net "d", 0 0, L_0x600003916940;  alias, 1 drivers
v0x600003be6d00_0 .net "q", 0 0, v0x600003be6e20_0;  alias, 1 drivers
v0x600003be6d90_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be6e20_0 .var "state", 0 0;
v0x600003be6eb0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328905750 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1f80 .functor BUFT 1, v0x600003be7720_0, C4<0>, C4<0>, C4<0>;
o0x7fe328878a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1ff0 .functor BUFT 1, o0x7fe328878a38, C4<0>, C4<0>, C4<0>;
v0x600003be7840_0 .net8 "Bitline1", 0 0, p0x7fe3288789d8;  1 drivers, strength-aware
v0x600003be78d0_0 .net8 "Bitline2", 0 0, p0x7fe328878a08;  1 drivers, strength-aware
v0x600003be7960_0 .net "D", 0 0, L_0x6000039169e0;  1 drivers
v0x600003be79f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be7a80_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be7b10_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be7ba0_0 name=_ivl_4
v0x600003be7c30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be7cc0_0 .net "dffOut", 0 0, v0x600003be7720_0;  1 drivers
v0x600003be7d50_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289058c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328905750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be74e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be7570_0 .net "d", 0 0, L_0x6000039169e0;  alias, 1 drivers
v0x600003be7600_0 .net "q", 0 0, v0x600003be7720_0;  alias, 1 drivers
v0x600003be7690_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be7720_0 .var "state", 0 0;
v0x600003be77b0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328905a30 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f2060 .functor BUFT 1, v0x600003be0090_0, C4<0>, C4<0>, C4<0>;
o0x7fe328878dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f20d0 .functor BUFT 1, o0x7fe328878dc8, C4<0>, C4<0>, C4<0>;
v0x600003be01b0_0 .net8 "Bitline1", 0 0, p0x7fe328878d68;  1 drivers, strength-aware
v0x600003be0240_0 .net8 "Bitline2", 0 0, p0x7fe328878d98;  1 drivers, strength-aware
v0x600003be02d0_0 .net "D", 0 0, L_0x600003916a80;  1 drivers
v0x600003be0360_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be03f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be0480_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be0510_0 name=_ivl_4
v0x600003be05a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be0630_0 .net "dffOut", 0 0, v0x600003be0090_0;  1 drivers
v0x600003be06c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328905ba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328905a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be7de0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be7e70_0 .net "d", 0 0, L_0x600003916a80;  alias, 1 drivers
v0x600003be7f00_0 .net "q", 0 0, v0x600003be0090_0;  alias, 1 drivers
v0x600003be0000_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be0090_0 .var "state", 0 0;
v0x600003be0120_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328905d10 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f2140 .functor BUFT 1, v0x600003be0990_0, C4<0>, C4<0>, C4<0>;
o0x7fe328879158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f21b0 .functor BUFT 1, o0x7fe328879158, C4<0>, C4<0>, C4<0>;
v0x600003be0ab0_0 .net8 "Bitline1", 0 0, p0x7fe3288790f8;  1 drivers, strength-aware
v0x600003be0b40_0 .net8 "Bitline2", 0 0, p0x7fe328879128;  1 drivers, strength-aware
v0x600003be0bd0_0 .net "D", 0 0, L_0x600003916b20;  1 drivers
v0x600003be0c60_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be0cf0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be0d80_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be0e10_0 name=_ivl_4
v0x600003be0ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be0f30_0 .net "dffOut", 0 0, v0x600003be0990_0;  1 drivers
v0x600003be0fc0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328905e80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328905d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be0750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be07e0_0 .net "d", 0 0, L_0x600003916b20;  alias, 1 drivers
v0x600003be0870_0 .net "q", 0 0, v0x600003be0990_0;  alias, 1 drivers
v0x600003be0900_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be0990_0 .var "state", 0 0;
v0x600003be0a20_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328905ff0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f2220 .functor BUFT 1, v0x600003be1290_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288794e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f2290 .functor BUFT 1, o0x7fe3288794e8, C4<0>, C4<0>, C4<0>;
v0x600003be13b0_0 .net8 "Bitline1", 0 0, p0x7fe328879488;  1 drivers, strength-aware
v0x600003be1440_0 .net8 "Bitline2", 0 0, p0x7fe3288794b8;  1 drivers, strength-aware
v0x600003be14d0_0 .net "D", 0 0, L_0x600003916bc0;  1 drivers
v0x600003be1560_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be15f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be1680_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be1710_0 name=_ivl_4
v0x600003be17a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be1830_0 .net "dffOut", 0 0, v0x600003be1290_0;  1 drivers
v0x600003be18c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328906160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328905ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be1050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be10e0_0 .net "d", 0 0, L_0x600003916bc0;  alias, 1 drivers
v0x600003be1170_0 .net "q", 0 0, v0x600003be1290_0;  alias, 1 drivers
v0x600003be1200_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be1290_0 .var "state", 0 0;
v0x600003be1320_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289062d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f2300 .functor BUFT 1, v0x600003be1b90_0, C4<0>, C4<0>, C4<0>;
o0x7fe328879878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f2370 .functor BUFT 1, o0x7fe328879878, C4<0>, C4<0>, C4<0>;
v0x600003be1cb0_0 .net8 "Bitline1", 0 0, p0x7fe328879818;  1 drivers, strength-aware
v0x600003be1d40_0 .net8 "Bitline2", 0 0, p0x7fe328879848;  1 drivers, strength-aware
v0x600003be1dd0_0 .net "D", 0 0, L_0x600003916c60;  1 drivers
v0x600003be1e60_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be1ef0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be1f80_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be2010_0 name=_ivl_4
v0x600003be20a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be2130_0 .net "dffOut", 0 0, v0x600003be1b90_0;  1 drivers
v0x600003be21c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328906440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289062d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be1950_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be19e0_0 .net "d", 0 0, L_0x600003916c60;  alias, 1 drivers
v0x600003be1a70_0 .net "q", 0 0, v0x600003be1b90_0;  alias, 1 drivers
v0x600003be1b00_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be1b90_0 .var "state", 0 0;
v0x600003be1c20_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289065b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f23e0 .functor BUFT 1, v0x600003be2490_0, C4<0>, C4<0>, C4<0>;
o0x7fe328879c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f2450 .functor BUFT 1, o0x7fe328879c08, C4<0>, C4<0>, C4<0>;
v0x600003be25b0_0 .net8 "Bitline1", 0 0, p0x7fe328879ba8;  1 drivers, strength-aware
v0x600003be2640_0 .net8 "Bitline2", 0 0, p0x7fe328879bd8;  1 drivers, strength-aware
v0x600003be26d0_0 .net "D", 0 0, L_0x600003916d00;  1 drivers
v0x600003be2760_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be27f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be2880_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be2910_0 name=_ivl_4
v0x600003be29a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be2a30_0 .net "dffOut", 0 0, v0x600003be2490_0;  1 drivers
v0x600003be2ac0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328906720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289065b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be2250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be22e0_0 .net "d", 0 0, L_0x600003916d00;  alias, 1 drivers
v0x600003be2370_0 .net "q", 0 0, v0x600003be2490_0;  alias, 1 drivers
v0x600003be2400_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be2490_0 .var "state", 0 0;
v0x600003be2520_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328906890 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f24c0 .functor BUFT 1, v0x600003be2d90_0, C4<0>, C4<0>, C4<0>;
o0x7fe328879f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f2530 .functor BUFT 1, o0x7fe328879f98, C4<0>, C4<0>, C4<0>;
v0x600003be2eb0_0 .net8 "Bitline1", 0 0, p0x7fe328879f38;  1 drivers, strength-aware
v0x600003be2f40_0 .net8 "Bitline2", 0 0, p0x7fe328879f68;  1 drivers, strength-aware
v0x600003be2fd0_0 .net "D", 0 0, L_0x600003916da0;  1 drivers
v0x600003be3060_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be30f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be3180_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be3210_0 name=_ivl_4
v0x600003be32a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be3330_0 .net "dffOut", 0 0, v0x600003be2d90_0;  1 drivers
v0x600003be33c0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328906a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328906890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be2b50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be2be0_0 .net "d", 0 0, L_0x600003916da0;  alias, 1 drivers
v0x600003be2c70_0 .net "q", 0 0, v0x600003be2d90_0;  alias, 1 drivers
v0x600003be2d00_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be2d90_0 .var "state", 0 0;
v0x600003be2e20_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328906b70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe3289b8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f25a0 .functor BUFT 1, v0x600003be3690_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887a328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f2610 .functor BUFT 1, o0x7fe32887a328, C4<0>, C4<0>, C4<0>;
v0x600003be37b0_0 .net8 "Bitline1", 0 0, p0x7fe32887a2c8;  1 drivers, strength-aware
v0x600003be3840_0 .net8 "Bitline2", 0 0, p0x7fe32887a2f8;  1 drivers, strength-aware
v0x600003be38d0_0 .net "D", 0 0, L_0x600003916e40;  1 drivers
v0x600003be3960_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f90;  alias, 1 drivers
v0x600003be39f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333fd8;  alias, 1 drivers
v0x600003be3a80_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003be3b10_0 name=_ivl_4
v0x600003be3ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be3c30_0 .net "dffOut", 0 0, v0x600003be3690_0;  1 drivers
v0x600003be3cc0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328906ce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328906b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003be3450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003be34e0_0 .net "d", 0 0, L_0x600003916e40;  alias, 1 drivers
v0x600003be3570_0 .net "q", 0 0, v0x600003be3690_0;  alias, 1 drivers
v0x600003be3600_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003be3690_0 .var "state", 0 0;
v0x600003be3720_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328907250 .scope module, "oldPC_reg" "Register" 15 50, 14 100 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003bf5320_0 .net8 "Bitline1", 15 0, p0x7fe32887e048;  alias, 0 drivers, strength-aware
o0x7fe32887e078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0f40 .island tran;
p0x7fe32887e078 .port I0x6000008f0f40, o0x7fe32887e078;
v0x600003bf53b0_0 .net8 "Bitline2", 15 0, p0x7fe32887e078;  0 drivers, strength-aware
v0x600003bf5440_0 .net8 "D", 15 0, p0x7fe32887e0a8;  alias, 0 drivers, strength-aware
L_0x7fe32a333f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bf54d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  1 drivers
L_0x7fe32a333f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bf5560_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  1 drivers
v0x600003bf55f0_0 .net "WriteReg", 0 0, L_0x7fe32a334020;  alias, 1 drivers
v0x600003bf5680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf5710_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
L_0x600003915ae0 .part p0x7fe32887e0a8, 0, 1;
L_0x600003915b80 .part p0x7fe32887e0a8, 1, 1;
L_0x600003915c20 .part p0x7fe32887e0a8, 2, 1;
L_0x600003915cc0 .part p0x7fe32887e0a8, 3, 1;
L_0x600003915d60 .part p0x7fe32887e0a8, 4, 1;
L_0x600003915e00 .part p0x7fe32887e0a8, 5, 1;
L_0x600003915ea0 .part p0x7fe32887e0a8, 6, 1;
L_0x600003915f40 .part p0x7fe32887e0a8, 7, 1;
L_0x600003915fe0 .part p0x7fe32887e0a8, 8, 1;
L_0x600003916080 .part p0x7fe32887e0a8, 9, 1;
L_0x600003916120 .part p0x7fe32887e0a8, 10, 1;
L_0x6000039161c0 .part p0x7fe32887e0a8, 11, 1;
L_0x600003916260 .part p0x7fe32887e0a8, 12, 1;
L_0x600003916300 .part p0x7fe32887e0a8, 13, 1;
L_0x6000039163a0 .part p0x7fe32887e0a8, 14, 1;
L_0x600003916440 .part p0x7fe32887e0a8, 15, 1;
p0x7fe32887a868 .port I0x6000008f0f20, L_0x6000023f0a80;
 .tranvp 16 1 0, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887a868;
p0x7fe32887ac58 .port I0x6000008f0f20, L_0x6000023f0b60;
 .tranvp 16 1 1, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887ac58;
p0x7fe32887afe8 .port I0x6000008f0f20, L_0x6000023f0c40;
 .tranvp 16 1 2, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887afe8;
p0x7fe32887b378 .port I0x6000008f0f20, L_0x6000023f0d20;
 .tranvp 16 1 3, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887b378;
p0x7fe32887b708 .port I0x6000008f0f20, L_0x6000023f0e00;
 .tranvp 16 1 4, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887b708;
p0x7fe32887ba98 .port I0x6000008f0f20, L_0x6000023f0ee0;
 .tranvp 16 1 5, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887ba98;
p0x7fe32887be28 .port I0x6000008f0f20, L_0x6000023f0fc0;
 .tranvp 16 1 6, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887be28;
p0x7fe32887c1b8 .port I0x6000008f0f20, L_0x6000023f10a0;
 .tranvp 16 1 7, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887c1b8;
p0x7fe32887c548 .port I0x6000008f0f20, L_0x6000023f1180;
 .tranvp 16 1 8, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887c548;
p0x7fe32887c8d8 .port I0x6000008f0f20, L_0x6000023f1260;
 .tranvp 16 1 9, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887c8d8;
p0x7fe32887cc68 .port I0x6000008f0f20, L_0x6000023f1340;
 .tranvp 16 1 10, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887cc68;
p0x7fe32887cff8 .port I0x6000008f0f20, L_0x6000023f1420;
 .tranvp 16 1 11, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887cff8;
p0x7fe32887d388 .port I0x6000008f0f20, L_0x6000023f1500;
 .tranvp 16 1 12, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887d388;
p0x7fe32887d718 .port I0x6000008f0f20, L_0x6000023f15e0;
 .tranvp 16 1 13, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887d718;
p0x7fe32887daa8 .port I0x6000008f0f20, L_0x6000023f16c0;
 .tranvp 16 1 14, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887daa8;
p0x7fe32887de38 .port I0x6000008f0f20, L_0x6000023f17a0;
 .tranvp 16 1 15, I0x6000008f0f20, p0x7fe32887e048 p0x7fe32887de38;
p0x7fe32887a898 .port I0x6000008f0f40, L_0x6000023f0af0;
 .tranvp 16 1 0, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887a898;
p0x7fe32887ac88 .port I0x6000008f0f40, L_0x6000023f0bd0;
 .tranvp 16 1 1, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887ac88;
p0x7fe32887b018 .port I0x6000008f0f40, L_0x6000023f0cb0;
 .tranvp 16 1 2, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887b018;
p0x7fe32887b3a8 .port I0x6000008f0f40, L_0x6000023f0d90;
 .tranvp 16 1 3, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887b3a8;
p0x7fe32887b738 .port I0x6000008f0f40, L_0x6000023f0e70;
 .tranvp 16 1 4, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887b738;
p0x7fe32887bac8 .port I0x6000008f0f40, L_0x6000023f0f50;
 .tranvp 16 1 5, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887bac8;
p0x7fe32887be58 .port I0x6000008f0f40, L_0x6000023f1030;
 .tranvp 16 1 6, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887be58;
p0x7fe32887c1e8 .port I0x6000008f0f40, L_0x6000023f1110;
 .tranvp 16 1 7, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887c1e8;
p0x7fe32887c578 .port I0x6000008f0f40, L_0x6000023f11f0;
 .tranvp 16 1 8, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887c578;
p0x7fe32887c908 .port I0x6000008f0f40, L_0x6000023f12d0;
 .tranvp 16 1 9, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887c908;
p0x7fe32887cc98 .port I0x6000008f0f40, L_0x6000023f13b0;
 .tranvp 16 1 10, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887cc98;
p0x7fe32887d028 .port I0x6000008f0f40, L_0x6000023f1490;
 .tranvp 16 1 11, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887d028;
p0x7fe32887d3b8 .port I0x6000008f0f40, L_0x6000023f1570;
 .tranvp 16 1 12, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887d3b8;
p0x7fe32887d748 .port I0x6000008f0f40, L_0x6000023f1650;
 .tranvp 16 1 13, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887d748;
p0x7fe32887dad8 .port I0x6000008f0f40, L_0x6000023f1730;
 .tranvp 16 1 14, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887dad8;
p0x7fe32887de68 .port I0x6000008f0f40, L_0x6000023f1810;
 .tranvp 16 1 15, I0x6000008f0f40, p0x7fe32887e078 p0x7fe32887de68;
S_0x7fe3289073c0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0a80 .functor BUFT 1, v0x600003bfc480_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887a928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0af0 .functor BUFT 1, o0x7fe32887a928, C4<0>, C4<0>, C4<0>;
v0x600003bfc5a0_0 .net8 "Bitline1", 0 0, p0x7fe32887a868;  1 drivers, strength-aware
v0x600003bfc630_0 .net8 "Bitline2", 0 0, p0x7fe32887a898;  1 drivers, strength-aware
v0x600003bfc6c0_0 .net "D", 0 0, L_0x600003915ae0;  1 drivers
v0x600003bfc750_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfc7e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfc870_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfc900_0 name=_ivl_4
v0x600003bfc990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfca20_0 .net "dffOut", 0 0, v0x600003bfc480_0;  1 drivers
v0x600003bfcab0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328907530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289073c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfc240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfc2d0_0 .net "d", 0 0, L_0x600003915ae0;  alias, 1 drivers
v0x600003bfc360_0 .net "q", 0 0, v0x600003bfc480_0;  alias, 1 drivers
v0x600003bfc3f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfc480_0 .var "state", 0 0;
v0x600003bfc510_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289076a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0b60 .functor BUFT 1, v0x600003bfcd80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887acb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0bd0 .functor BUFT 1, o0x7fe32887acb8, C4<0>, C4<0>, C4<0>;
v0x600003bfcea0_0 .net8 "Bitline1", 0 0, p0x7fe32887ac58;  1 drivers, strength-aware
v0x600003bfcf30_0 .net8 "Bitline2", 0 0, p0x7fe32887ac88;  1 drivers, strength-aware
v0x600003bfcfc0_0 .net "D", 0 0, L_0x600003915b80;  1 drivers
v0x600003bfd050_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfd0e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfd170_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfd200_0 name=_ivl_4
v0x600003bfd290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfd320_0 .net "dffOut", 0 0, v0x600003bfcd80_0;  1 drivers
v0x600003bfd3b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328907810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289076a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfcb40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfcbd0_0 .net "d", 0 0, L_0x600003915b80;  alias, 1 drivers
v0x600003bfcc60_0 .net "q", 0 0, v0x600003bfcd80_0;  alias, 1 drivers
v0x600003bfccf0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfcd80_0 .var "state", 0 0;
v0x600003bfce10_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328907980 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0c40 .functor BUFT 1, v0x600003bfd680_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887b048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0cb0 .functor BUFT 1, o0x7fe32887b048, C4<0>, C4<0>, C4<0>;
v0x600003bfd7a0_0 .net8 "Bitline1", 0 0, p0x7fe32887afe8;  1 drivers, strength-aware
v0x600003bfd830_0 .net8 "Bitline2", 0 0, p0x7fe32887b018;  1 drivers, strength-aware
v0x600003bfd8c0_0 .net "D", 0 0, L_0x600003915c20;  1 drivers
v0x600003bfd950_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfd9e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfda70_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfdb00_0 name=_ivl_4
v0x600003bfdb90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfdc20_0 .net "dffOut", 0 0, v0x600003bfd680_0;  1 drivers
v0x600003bfdcb0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328907af0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328907980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfd440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfd4d0_0 .net "d", 0 0, L_0x600003915c20;  alias, 1 drivers
v0x600003bfd560_0 .net "q", 0 0, v0x600003bfd680_0;  alias, 1 drivers
v0x600003bfd5f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfd680_0 .var "state", 0 0;
v0x600003bfd710_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328907c60 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0d20 .functor BUFT 1, v0x600003bfdf80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887b3d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0d90 .functor BUFT 1, o0x7fe32887b3d8, C4<0>, C4<0>, C4<0>;
v0x600003bfe0a0_0 .net8 "Bitline1", 0 0, p0x7fe32887b378;  1 drivers, strength-aware
v0x600003bfe130_0 .net8 "Bitline2", 0 0, p0x7fe32887b3a8;  1 drivers, strength-aware
v0x600003bfe1c0_0 .net "D", 0 0, L_0x600003915cc0;  1 drivers
v0x600003bfe250_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfe2e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfe370_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfe400_0 name=_ivl_4
v0x600003bfe490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfe520_0 .net "dffOut", 0 0, v0x600003bfdf80_0;  1 drivers
v0x600003bfe5b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328907dd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328907c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfdd40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfddd0_0 .net "d", 0 0, L_0x600003915cc0;  alias, 1 drivers
v0x600003bfde60_0 .net "q", 0 0, v0x600003bfdf80_0;  alias, 1 drivers
v0x600003bfdef0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfdf80_0 .var "state", 0 0;
v0x600003bfe010_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328907f40 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0e00 .functor BUFT 1, v0x600003bfe880_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887b768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0e70 .functor BUFT 1, o0x7fe32887b768, C4<0>, C4<0>, C4<0>;
v0x600003bfe9a0_0 .net8 "Bitline1", 0 0, p0x7fe32887b708;  1 drivers, strength-aware
v0x600003bfea30_0 .net8 "Bitline2", 0 0, p0x7fe32887b738;  1 drivers, strength-aware
v0x600003bfeac0_0 .net "D", 0 0, L_0x600003915d60;  1 drivers
v0x600003bfeb50_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfebe0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfec70_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfed00_0 name=_ivl_4
v0x600003bfed90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfee20_0 .net "dffOut", 0 0, v0x600003bfe880_0;  1 drivers
v0x600003bfeeb0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289080b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328907f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfe640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfe6d0_0 .net "d", 0 0, L_0x600003915d60;  alias, 1 drivers
v0x600003bfe760_0 .net "q", 0 0, v0x600003bfe880_0;  alias, 1 drivers
v0x600003bfe7f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfe880_0 .var "state", 0 0;
v0x600003bfe910_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328908220 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0ee0 .functor BUFT 1, v0x600003bff180_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887baf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f0f50 .functor BUFT 1, o0x7fe32887baf8, C4<0>, C4<0>, C4<0>;
v0x600003bff2a0_0 .net8 "Bitline1", 0 0, p0x7fe32887ba98;  1 drivers, strength-aware
v0x600003bff330_0 .net8 "Bitline2", 0 0, p0x7fe32887bac8;  1 drivers, strength-aware
v0x600003bff3c0_0 .net "D", 0 0, L_0x600003915e00;  1 drivers
v0x600003bff450_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bff4e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bff570_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bff600_0 name=_ivl_4
v0x600003bff690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bff720_0 .net "dffOut", 0 0, v0x600003bff180_0;  1 drivers
v0x600003bff7b0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328908390 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328908220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfef40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfefd0_0 .net "d", 0 0, L_0x600003915e00;  alias, 1 drivers
v0x600003bff060_0 .net "q", 0 0, v0x600003bff180_0;  alias, 1 drivers
v0x600003bff0f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bff180_0 .var "state", 0 0;
v0x600003bff210_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328908500 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f0fc0 .functor BUFT 1, v0x600003bffa80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887be88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1030 .functor BUFT 1, o0x7fe32887be88, C4<0>, C4<0>, C4<0>;
v0x600003bffba0_0 .net8 "Bitline1", 0 0, p0x7fe32887be28;  1 drivers, strength-aware
v0x600003bffc30_0 .net8 "Bitline2", 0 0, p0x7fe32887be58;  1 drivers, strength-aware
v0x600003bffcc0_0 .net "D", 0 0, L_0x600003915ea0;  1 drivers
v0x600003bffd50_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bffde0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bffe70_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfff00_0 name=_ivl_4
v0x600003bf8000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf8090_0 .net "dffOut", 0 0, v0x600003bffa80_0;  1 drivers
v0x600003bf8120_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328908670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328908500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bff840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bff8d0_0 .net "d", 0 0, L_0x600003915ea0;  alias, 1 drivers
v0x600003bff960_0 .net "q", 0 0, v0x600003bffa80_0;  alias, 1 drivers
v0x600003bff9f0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bffa80_0 .var "state", 0 0;
v0x600003bffb10_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289087e0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f10a0 .functor BUFT 1, v0x600003bf83f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887c218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1110 .functor BUFT 1, o0x7fe32887c218, C4<0>, C4<0>, C4<0>;
v0x600003bf8510_0 .net8 "Bitline1", 0 0, p0x7fe32887c1b8;  1 drivers, strength-aware
v0x600003bf85a0_0 .net8 "Bitline2", 0 0, p0x7fe32887c1e8;  1 drivers, strength-aware
v0x600003bf8630_0 .net "D", 0 0, L_0x600003915f40;  1 drivers
v0x600003bf86c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bf8750_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bf87e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf8870_0 name=_ivl_4
v0x600003bf8900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf8990_0 .net "dffOut", 0 0, v0x600003bf83f0_0;  1 drivers
v0x600003bf8a20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328908950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289087e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf81b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf8240_0 .net "d", 0 0, L_0x600003915f40;  alias, 1 drivers
v0x600003bf82d0_0 .net "q", 0 0, v0x600003bf83f0_0;  alias, 1 drivers
v0x600003bf8360_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf83f0_0 .var "state", 0 0;
v0x600003bf8480_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328908ac0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1180 .functor BUFT 1, v0x600003bf8cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887c5a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f11f0 .functor BUFT 1, o0x7fe32887c5a8, C4<0>, C4<0>, C4<0>;
v0x600003bf8e10_0 .net8 "Bitline1", 0 0, p0x7fe32887c548;  1 drivers, strength-aware
v0x600003bf8ea0_0 .net8 "Bitline2", 0 0, p0x7fe32887c578;  1 drivers, strength-aware
v0x600003bf8f30_0 .net "D", 0 0, L_0x600003915fe0;  1 drivers
v0x600003bf8fc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bf9050_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bf90e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf9170_0 name=_ivl_4
v0x600003bf9200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf9290_0 .net "dffOut", 0 0, v0x600003bf8cf0_0;  1 drivers
v0x600003bf9320_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328908c30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328908ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf8ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf8b40_0 .net "d", 0 0, L_0x600003915fe0;  alias, 1 drivers
v0x600003bf8bd0_0 .net "q", 0 0, v0x600003bf8cf0_0;  alias, 1 drivers
v0x600003bf8c60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf8cf0_0 .var "state", 0 0;
v0x600003bf8d80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328908da0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1260 .functor BUFT 1, v0x600003bf95f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887c938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f12d0 .functor BUFT 1, o0x7fe32887c938, C4<0>, C4<0>, C4<0>;
v0x600003bf9710_0 .net8 "Bitline1", 0 0, p0x7fe32887c8d8;  1 drivers, strength-aware
v0x600003bf97a0_0 .net8 "Bitline2", 0 0, p0x7fe32887c908;  1 drivers, strength-aware
v0x600003bf9830_0 .net "D", 0 0, L_0x600003916080;  1 drivers
v0x600003bf98c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bf9950_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bf99e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf9a70_0 name=_ivl_4
v0x600003bf9b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf9b90_0 .net "dffOut", 0 0, v0x600003bf95f0_0;  1 drivers
v0x600003bf9c20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328908f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328908da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf93b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf9440_0 .net "d", 0 0, L_0x600003916080;  alias, 1 drivers
v0x600003bf94d0_0 .net "q", 0 0, v0x600003bf95f0_0;  alias, 1 drivers
v0x600003bf9560_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf95f0_0 .var "state", 0 0;
v0x600003bf9680_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328909080 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1340 .functor BUFT 1, v0x600003bf9ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887ccc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f13b0 .functor BUFT 1, o0x7fe32887ccc8, C4<0>, C4<0>, C4<0>;
v0x600003bfa010_0 .net8 "Bitline1", 0 0, p0x7fe32887cc68;  1 drivers, strength-aware
v0x600003bfa0a0_0 .net8 "Bitline2", 0 0, p0x7fe32887cc98;  1 drivers, strength-aware
v0x600003bfa130_0 .net "D", 0 0, L_0x600003916120;  1 drivers
v0x600003bfa1c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfa250_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfa2e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfa370_0 name=_ivl_4
v0x600003bfa400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfa490_0 .net "dffOut", 0 0, v0x600003bf9ef0_0;  1 drivers
v0x600003bfa520_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289091f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328909080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf9cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf9d40_0 .net "d", 0 0, L_0x600003916120;  alias, 1 drivers
v0x600003bf9dd0_0 .net "q", 0 0, v0x600003bf9ef0_0;  alias, 1 drivers
v0x600003bf9e60_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf9ef0_0 .var "state", 0 0;
v0x600003bf9f80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328909360 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1420 .functor BUFT 1, v0x600003bfa7f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887d058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1490 .functor BUFT 1, o0x7fe32887d058, C4<0>, C4<0>, C4<0>;
v0x600003bfa910_0 .net8 "Bitline1", 0 0, p0x7fe32887cff8;  1 drivers, strength-aware
v0x600003bfa9a0_0 .net8 "Bitline2", 0 0, p0x7fe32887d028;  1 drivers, strength-aware
v0x600003bfaa30_0 .net "D", 0 0, L_0x6000039161c0;  1 drivers
v0x600003bfaac0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfab50_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfabe0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfac70_0 name=_ivl_4
v0x600003bfad00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfad90_0 .net "dffOut", 0 0, v0x600003bfa7f0_0;  1 drivers
v0x600003bfae20_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289094d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328909360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfa5b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfa640_0 .net "d", 0 0, L_0x6000039161c0;  alias, 1 drivers
v0x600003bfa6d0_0 .net "q", 0 0, v0x600003bfa7f0_0;  alias, 1 drivers
v0x600003bfa760_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfa7f0_0 .var "state", 0 0;
v0x600003bfa880_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328909640 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f1500 .functor BUFT 1, v0x600003bfb0f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887d3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1570 .functor BUFT 1, o0x7fe32887d3e8, C4<0>, C4<0>, C4<0>;
v0x600003bfb210_0 .net8 "Bitline1", 0 0, p0x7fe32887d388;  1 drivers, strength-aware
v0x600003bfb2a0_0 .net8 "Bitline2", 0 0, p0x7fe32887d3b8;  1 drivers, strength-aware
v0x600003bfb330_0 .net "D", 0 0, L_0x600003916260;  1 drivers
v0x600003bfb3c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfb450_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfb4e0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfb570_0 name=_ivl_4
v0x600003bfb600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfb690_0 .net "dffOut", 0 0, v0x600003bfb0f0_0;  1 drivers
v0x600003bfb720_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe3289097b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328909640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfaeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfaf40_0 .net "d", 0 0, L_0x600003916260;  alias, 1 drivers
v0x600003bfafd0_0 .net "q", 0 0, v0x600003bfb0f0_0;  alias, 1 drivers
v0x600003bfb060_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfb0f0_0 .var "state", 0 0;
v0x600003bfb180_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328909920 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f15e0 .functor BUFT 1, v0x600003bfb9f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887d778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1650 .functor BUFT 1, o0x7fe32887d778, C4<0>, C4<0>, C4<0>;
v0x600003bfbb10_0 .net8 "Bitline1", 0 0, p0x7fe32887d718;  1 drivers, strength-aware
v0x600003bfbba0_0 .net8 "Bitline2", 0 0, p0x7fe32887d748;  1 drivers, strength-aware
v0x600003bfbc30_0 .net "D", 0 0, L_0x600003916300;  1 drivers
v0x600003bfbcc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bfbd50_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bfbde0_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bfbe70_0 name=_ivl_4
v0x600003bfbf00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf4000_0 .net "dffOut", 0 0, v0x600003bfb9f0_0;  1 drivers
v0x600003bf4090_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328909a90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328909920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bfb7b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bfb840_0 .net "d", 0 0, L_0x600003916300;  alias, 1 drivers
v0x600003bfb8d0_0 .net "q", 0 0, v0x600003bfb9f0_0;  alias, 1 drivers
v0x600003bfb960_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bfb9f0_0 .var "state", 0 0;
v0x600003bfba80_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe328909c00 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f16c0 .functor BUFT 1, v0x600003bf4360_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887db08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1730 .functor BUFT 1, o0x7fe32887db08, C4<0>, C4<0>, C4<0>;
v0x600003bf4480_0 .net8 "Bitline1", 0 0, p0x7fe32887daa8;  1 drivers, strength-aware
v0x600003bf4510_0 .net8 "Bitline2", 0 0, p0x7fe32887dad8;  1 drivers, strength-aware
v0x600003bf45a0_0 .net "D", 0 0, L_0x6000039163a0;  1 drivers
v0x600003bf4630_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bf46c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bf4750_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf47e0_0 name=_ivl_4
v0x600003bf4870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf4900_0 .net "dffOut", 0 0, v0x600003bf4360_0;  1 drivers
v0x600003bf4990_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328909d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328909c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf4120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf41b0_0 .net "d", 0 0, L_0x6000039163a0;  alias, 1 drivers
v0x600003bf4240_0 .net "q", 0 0, v0x600003bf4360_0;  alias, 1 drivers
v0x600003bf42d0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf4360_0 .var "state", 0 0;
v0x600003bf43f0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289041f0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328907250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f17a0 .functor BUFT 1, v0x600003bf4c60_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887de98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f1810 .functor BUFT 1, o0x7fe32887de98, C4<0>, C4<0>, C4<0>;
v0x600003bf4d80_0 .net8 "Bitline1", 0 0, p0x7fe32887de38;  1 drivers, strength-aware
v0x600003bf4e10_0 .net8 "Bitline2", 0 0, p0x7fe32887de68;  1 drivers, strength-aware
v0x600003bf4ea0_0 .net "D", 0 0, L_0x600003916440;  1 drivers
v0x600003bf4f30_0 .net "ReadEnable1", 0 0, L_0x7fe32a333f00;  alias, 1 drivers
v0x600003bf4fc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a333f48;  alias, 1 drivers
v0x600003bf5050_0 .net "WriteEnable", 0 0, L_0x7fe32a334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf50e0_0 name=_ivl_4
v0x600003bf5170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf5200_0 .net "dffOut", 0 0, v0x600003bf4c60_0;  1 drivers
v0x600003bf5290_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
S_0x7fe328904360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe3289041f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf4a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf4ab0_0 .net "d", 0 0, L_0x600003916440;  alias, 1 drivers
v0x600003bf4b40_0 .net "q", 0 0, v0x600003bf4c60_0;  alias, 1 drivers
v0x600003bf4bd0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf4c60_0 .var "state", 0 0;
v0x600003bf4cf0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe3289048d0 .scope module, "reg_dest_dff[0]" "dff" 15 38, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf57a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf5830_0 .net "d", 0 0, L_0x60000391ba20;  1 drivers
v0x600003bf58c0_0 .net "q", 0 0, v0x600003bf59e0_0;  1 drivers
v0x600003bf5950_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf59e0_0 .var "state", 0 0;
v0x600003bf5a70_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe32a235a50 .scope module, "reg_dest_dff[1]" "dff" 15 38, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf5b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf5b90_0 .net "d", 0 0, L_0x60000391bac0;  1 drivers
v0x600003bf5c20_0 .net "q", 0 0, v0x600003bf5d40_0;  1 drivers
v0x600003bf5cb0_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf5d40_0 .var "state", 0 0;
v0x600003bf5dd0_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe32a235bc0 .scope module, "reg_dest_dff[2]" "dff" 15 38, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf5e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf5ef0_0 .net "d", 0 0, L_0x60000391bb60;  1 drivers
v0x600003bf5f80_0 .net "q", 0 0, v0x600003bf60a0_0;  1 drivers
v0x600003bf6010_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf60a0_0 .var "state", 0 0;
v0x600003bf6130_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe32a22fdc0 .scope module, "reg_dest_dff[3]" "dff" 15 38, 14 2 0, S_0x7fe3289a5020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf61c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf6250_0 .net "d", 0 0, L_0x60000391bc00;  1 drivers
v0x600003bf62e0_0 .net "q", 0 0, v0x600003bf6400_0;  1 drivers
v0x600003bf6370_0 .net "rst", 0 0, L_0x6000023e79c0;  alias, 1 drivers
v0x600003bf6400_0 .var "state", 0 0;
v0x600003bf6490_0 .net "wen", 0 0, L_0x7fe32a334020;  alias, 1 drivers
S_0x7fe32a22ff30 .scope module, "X_M_flops0" "X_M_Flops" 4 257, 16 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /OUTPUT 1 "MemWrite_out";
    .port_info 9 /INPUT 1 "MemtoReg_in";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /INPUT 1 "SavePC_in";
    .port_info 12 /OUTPUT 1 "SavePC_out";
    .port_info 13 /INPUT 1 "halt_in";
    .port_info 14 /OUTPUT 1 "halt_out";
    .port_info 15 /INPUT 16 "instruction_in";
    .port_info 16 /OUTPUT 16 "instruction_out";
    .port_info 17 /INPUT 16 "b_in";
    .port_info 18 /OUTPUT 16 "b_out";
    .port_info 19 /INPUT 16 "ALUresult_in";
    .port_info 20 /OUTPUT 16 "ALUresult_out";
    .port_info 21 /INPUT 16 "oldPC_in";
    .port_info 22 /OUTPUT 16 "oldPC_out";
    .port_info 23 /INPUT 16 "newPC_in";
    .port_info 24 /OUTPUT 16 "newPC_out";
    .port_info 25 /INPUT 4 "reg_dest_in";
    .port_info 26 /OUTPUT 4 "reg_dest_out";
    .port_info 27 /INPUT 4 "Source2_in";
    .port_info 28 /OUTPUT 4 "Source2_out";
v0x600003b20d80_0 .net "ALUresult_in", 15 0, L_0x6000039195e0;  alias, 1 drivers
v0x600003b20e10_0 .net8 "ALUresult_out", 15 0, p0x7fe32886dce8;  alias, 0 drivers, strength-aware
v0x600003b20ea0_0 .net "MemRead_in", 0 0, L_0x600002389b90;  alias, 1 drivers
v0x600003b20f30_0 .net "MemRead_out", 0 0, v0x600003b08a20_0;  alias, 1 drivers
v0x600003b20fc0_0 .net "MemWrite_in", 0 0, L_0x600002389b20;  alias, 1 drivers
v0x600003b21050_0 .net "MemWrite_out", 0 0, v0x600003b08d80_0;  alias, 1 drivers
v0x600003b210e0_0 .net "MemtoReg_in", 0 0, L_0x600002389c70;  alias, 1 drivers
v0x600003b21170_0 .net "MemtoReg_out", 0 0, L_0x6000023d6610;  alias, 1 drivers
v0x600003b21200_0 .net "RegWrite_in", 0 0, L_0x600002389c00;  alias, 1 drivers
v0x600003b21290_0 .net "RegWrite_out", 0 0, v0x600003b09440_0;  alias, 1 drivers
v0x600003b21320_0 .net "SavePC_in", 0 0, L_0x60000238c850;  alias, 1 drivers
v0x600003b213b0_0 .net "SavePC_out", 0 0, L_0x6000023d6680;  alias, 1 drivers
v0x600003b21440_0 .net "Source2_in", 3 0, L_0x6000039a43c0;  alias, 1 drivers
v0x600003b214d0_0 .net "Source2_out", 3 0, L_0x600003909400;  alias, 1 drivers
v0x600003b21560_0 .net "b_in", 15 0, L_0x6000039b2080;  alias, 1 drivers
v0x600003b215f0_0 .net8 "b_out", 15 0, p0x7fe328886dd8;  alias, 0 drivers, strength-aware
v0x600003b21680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b21710_0 .net "halt_in", 0 0, L_0x60000238c7e0;  alias, 1 drivers
v0x600003b217a0_0 .net "halt_out", 0 0, L_0x6000023d66f0;  alias, 1 drivers
v0x600003b21830_0 .net8 "instruction_in", 15 0, p0x7fe328861aa8;  alias, 0 drivers, strength-aware
v0x600003b218c0_0 .net8 "instruction_out", 15 0, p0x7fe328871e58;  alias, 0 drivers, strength-aware
v0x600003b21950_0 .net8 "newPC_in", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
v0x600003b219e0_0 .net8 "newPC_out", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
v0x600003b21a70_0 .net8 "oldPC_in", 15 0, p0x7fe328869188;  alias, 0 drivers, strength-aware
v0x600003b21b00_0 .net8 "oldPC_out", 15 0, p0x7fe32887e0a8;  alias, 0 drivers, strength-aware
v0x600003b21b90_0 .net "reg_dest_in", 3 0, L_0x6000039bcc80;  alias, 1 drivers
v0x600003b21c20_0 .net "reg_dest_out", 3 0, L_0x6000039090e0;  alias, 1 drivers
v0x600003b21cb0_0 .net "rst", 0 0, L_0x6000023bd340;  1 drivers
L_0x7fe32a332d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b21d40_0 .net "wen", 0 0, L_0x7fe32a332d90;  1 drivers
L_0x6000039090e0 .concat [ 1 1 1 1], v0x600003b20240_0, v0x600003b205a0_0, v0x600003b20900_0, v0x600003b20c60_0;
L_0x600003909180 .part L_0x6000039bcc80, 0, 1;
L_0x600003909220 .part L_0x6000039bcc80, 1, 1;
L_0x6000039092c0 .part L_0x6000039bcc80, 2, 1;
L_0x600003909360 .part L_0x6000039bcc80, 3, 1;
L_0x600003909400 .concat [ 1 1 1 1], v0x600003b09b00_0, v0x600003b09e60_0, v0x600003b0a1c0_0, v0x600003b0a520_0;
L_0x6000039094a0 .part L_0x6000039a43c0, 0, 1;
L_0x600003909540 .part L_0x6000039a43c0, 1, 1;
L_0x6000039095e0 .part L_0x6000039a43c0, 2, 1;
L_0x600003909680 .part L_0x6000039a43c0, 3, 1;
S_0x7fe32a22a6a0 .scope module, "ALUresult_reg" "Register" 16 54, 14 100 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b08360_0 .net8 "Bitline1", 15 0, p0x7fe32886dce8;  alias, 0 drivers, strength-aware
o0x7fe3288826c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0960 .island tran;
p0x7fe3288826c8 .port I0x6000008f0960, o0x7fe3288826c8;
v0x600003b083f0_0 .net8 "Bitline2", 15 0, p0x7fe3288826c8;  0 drivers, strength-aware
v0x600003b08480_0 .net "D", 15 0, L_0x6000039195e0;  alias, 1 drivers
L_0x7fe32a332be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b08510_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  1 drivers
L_0x7fe32a332c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b085a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  1 drivers
v0x600003b08630_0 .net "WriteReg", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
v0x600003b086c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b08750_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
L_0x6000039b0000 .part L_0x6000039195e0, 0, 1;
L_0x6000039b00a0 .part L_0x6000039195e0, 1, 1;
L_0x6000039b0140 .part L_0x6000039195e0, 2, 1;
L_0x6000039b01e0 .part L_0x6000039195e0, 3, 1;
L_0x6000039b0280 .part L_0x6000039195e0, 4, 1;
L_0x6000039b0320 .part L_0x6000039195e0, 5, 1;
L_0x6000039b03c0 .part L_0x6000039195e0, 6, 1;
L_0x6000039b0460 .part L_0x6000039195e0, 7, 1;
L_0x6000039b0500 .part L_0x6000039195e0, 8, 1;
L_0x6000039b05a0 .part L_0x6000039195e0, 9, 1;
L_0x6000039b0640 .part L_0x6000039195e0, 10, 1;
L_0x6000039b06e0 .part L_0x6000039195e0, 11, 1;
L_0x6000039b0780 .part L_0x6000039195e0, 12, 1;
L_0x6000039b0820 .part L_0x6000039195e0, 13, 1;
L_0x6000039b08c0 .part L_0x6000039195e0, 14, 1;
L_0x6000039b0960 .part L_0x6000039195e0, 15, 1;
p0x7fe32887eee8 .port I0x6000008f0820, L_0x6000023fb640;
 .tranvp 16 1 0, I0x6000008f0820, p0x7fe32886dce8 p0x7fe32887eee8;
p0x7fe32887f2d8 .port I0x6000008f0820, L_0x6000023fb720;
 .tranvp 16 1 1, I0x6000008f0820, p0x7fe32886dce8 p0x7fe32887f2d8;
p0x7fe32887f668 .port I0x6000008f0820, L_0x6000023fb800;
 .tranvp 16 1 2, I0x6000008f0820, p0x7fe32886dce8 p0x7fe32887f668;
p0x7fe32887f9f8 .port I0x6000008f0820, L_0x6000023fb8e0;
 .tranvp 16 1 3, I0x6000008f0820, p0x7fe32886dce8 p0x7fe32887f9f8;
p0x7fe32887fd88 .port I0x6000008f0820, L_0x6000023fb9c0;
 .tranvp 16 1 4, I0x6000008f0820, p0x7fe32886dce8 p0x7fe32887fd88;
p0x7fe328880118 .port I0x6000008f0820, L_0x6000023fbaa0;
 .tranvp 16 1 5, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328880118;
p0x7fe3288804a8 .port I0x6000008f0820, L_0x6000023fbb80;
 .tranvp 16 1 6, I0x6000008f0820, p0x7fe32886dce8 p0x7fe3288804a8;
p0x7fe328880838 .port I0x6000008f0820, L_0x6000023fbc60;
 .tranvp 16 1 7, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328880838;
p0x7fe328880bc8 .port I0x6000008f0820, L_0x6000023fbd40;
 .tranvp 16 1 8, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328880bc8;
p0x7fe328880f58 .port I0x6000008f0820, L_0x6000023fbe20;
 .tranvp 16 1 9, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328880f58;
p0x7fe3288812e8 .port I0x6000008f0820, L_0x6000023fbf00;
 .tranvp 16 1 10, I0x6000008f0820, p0x7fe32886dce8 p0x7fe3288812e8;
p0x7fe328881678 .port I0x6000008f0820, L_0x6000023f4000;
 .tranvp 16 1 11, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328881678;
p0x7fe328881a08 .port I0x6000008f0820, L_0x6000023f40e0;
 .tranvp 16 1 12, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328881a08;
p0x7fe328881d98 .port I0x6000008f0820, L_0x6000023f41c0;
 .tranvp 16 1 13, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328881d98;
p0x7fe328882128 .port I0x6000008f0820, L_0x6000023f42a0;
 .tranvp 16 1 14, I0x6000008f0820, p0x7fe32886dce8 p0x7fe328882128;
p0x7fe3288824b8 .port I0x6000008f0820, L_0x6000023f4380;
 .tranvp 16 1 15, I0x6000008f0820, p0x7fe32886dce8 p0x7fe3288824b8;
p0x7fe32887ef18 .port I0x6000008f0960, L_0x6000023fb6b0;
 .tranvp 16 1 0, I0x6000008f0960, p0x7fe3288826c8 p0x7fe32887ef18;
p0x7fe32887f308 .port I0x6000008f0960, L_0x6000023fb790;
 .tranvp 16 1 1, I0x6000008f0960, p0x7fe3288826c8 p0x7fe32887f308;
p0x7fe32887f698 .port I0x6000008f0960, L_0x6000023fb870;
 .tranvp 16 1 2, I0x6000008f0960, p0x7fe3288826c8 p0x7fe32887f698;
p0x7fe32887fa28 .port I0x6000008f0960, L_0x6000023fb950;
 .tranvp 16 1 3, I0x6000008f0960, p0x7fe3288826c8 p0x7fe32887fa28;
p0x7fe32887fdb8 .port I0x6000008f0960, L_0x6000023fba30;
 .tranvp 16 1 4, I0x6000008f0960, p0x7fe3288826c8 p0x7fe32887fdb8;
p0x7fe328880148 .port I0x6000008f0960, L_0x6000023fbb10;
 .tranvp 16 1 5, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328880148;
p0x7fe3288804d8 .port I0x6000008f0960, L_0x6000023fbbf0;
 .tranvp 16 1 6, I0x6000008f0960, p0x7fe3288826c8 p0x7fe3288804d8;
p0x7fe328880868 .port I0x6000008f0960, L_0x6000023fbcd0;
 .tranvp 16 1 7, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328880868;
p0x7fe328880bf8 .port I0x6000008f0960, L_0x6000023fbdb0;
 .tranvp 16 1 8, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328880bf8;
p0x7fe328880f88 .port I0x6000008f0960, L_0x6000023fbe90;
 .tranvp 16 1 9, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328880f88;
p0x7fe328881318 .port I0x6000008f0960, L_0x6000023fbf70;
 .tranvp 16 1 10, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328881318;
p0x7fe3288816a8 .port I0x6000008f0960, L_0x6000023f4070;
 .tranvp 16 1 11, I0x6000008f0960, p0x7fe3288826c8 p0x7fe3288816a8;
p0x7fe328881a38 .port I0x6000008f0960, L_0x6000023f4150;
 .tranvp 16 1 12, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328881a38;
p0x7fe328881dc8 .port I0x6000008f0960, L_0x6000023f4230;
 .tranvp 16 1 13, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328881dc8;
p0x7fe328882158 .port I0x6000008f0960, L_0x6000023f4310;
 .tranvp 16 1 14, I0x6000008f0960, p0x7fe3288826c8 p0x7fe328882158;
p0x7fe3288824e8 .port I0x6000008f0960, L_0x6000023f43f0;
 .tranvp 16 1 15, I0x6000008f0960, p0x7fe3288826c8 p0x7fe3288824e8;
S_0x7fe32a22a810 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb640 .functor BUFT 1, v0x600003bf7450_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887efa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb6b0 .functor BUFT 1, o0x7fe32887efa8, C4<0>, C4<0>, C4<0>;
v0x600003bf7570_0 .net8 "Bitline1", 0 0, p0x7fe32887eee8;  1 drivers, strength-aware
v0x600003bf7600_0 .net8 "Bitline2", 0 0, p0x7fe32887ef18;  1 drivers, strength-aware
v0x600003bf7690_0 .net "D", 0 0, L_0x6000039b0000;  1 drivers
v0x600003bf7720_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf77b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf7840_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf78d0_0 name=_ivl_4
v0x600003bf7960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf79f0_0 .net "dffOut", 0 0, v0x600003bf7450_0;  1 drivers
v0x600003bf7a80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22a980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf7210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf72a0_0 .net "d", 0 0, L_0x6000039b0000;  alias, 1 drivers
v0x600003bf7330_0 .net "q", 0 0, v0x600003bf7450_0;  alias, 1 drivers
v0x600003bf73c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf7450_0 .var "state", 0 0;
v0x600003bf74e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22aaf0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb720 .functor BUFT 1, v0x600003bf7d50_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887f338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb790 .functor BUFT 1, o0x7fe32887f338, C4<0>, C4<0>, C4<0>;
v0x600003bf7e70_0 .net8 "Bitline1", 0 0, p0x7fe32887f2d8;  1 drivers, strength-aware
v0x600003bf7f00_0 .net8 "Bitline2", 0 0, p0x7fe32887f308;  1 drivers, strength-aware
v0x600003bf0000_0 .net "D", 0 0, L_0x6000039b00a0;  1 drivers
v0x600003bf0090_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf0120_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf01b0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf0240_0 name=_ivl_4
v0x600003bf02d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf0360_0 .net "dffOut", 0 0, v0x600003bf7d50_0;  1 drivers
v0x600003bf03f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a224f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf7b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf7ba0_0 .net "d", 0 0, L_0x6000039b00a0;  alias, 1 drivers
v0x600003bf7c30_0 .net "q", 0 0, v0x600003bf7d50_0;  alias, 1 drivers
v0x600003bf7cc0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf7d50_0 .var "state", 0 0;
v0x600003bf7de0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2250f0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb800 .functor BUFT 1, v0x600003bf06c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887f6c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb870 .functor BUFT 1, o0x7fe32887f6c8, C4<0>, C4<0>, C4<0>;
v0x600003bf07e0_0 .net8 "Bitline1", 0 0, p0x7fe32887f668;  1 drivers, strength-aware
v0x600003bf0870_0 .net8 "Bitline2", 0 0, p0x7fe32887f698;  1 drivers, strength-aware
v0x600003bf0900_0 .net "D", 0 0, L_0x6000039b0140;  1 drivers
v0x600003bf0990_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf0a20_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf0ab0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf0b40_0 name=_ivl_4
v0x600003bf0bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf0c60_0 .net "dffOut", 0 0, v0x600003bf06c0_0;  1 drivers
v0x600003bf0cf0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a225260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2250f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf0480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf0510_0 .net "d", 0 0, L_0x6000039b0140;  alias, 1 drivers
v0x600003bf05a0_0 .net "q", 0 0, v0x600003bf06c0_0;  alias, 1 drivers
v0x600003bf0630_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf06c0_0 .var "state", 0 0;
v0x600003bf0750_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2253d0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb8e0 .functor BUFT 1, v0x600003bf0fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887fa58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb950 .functor BUFT 1, o0x7fe32887fa58, C4<0>, C4<0>, C4<0>;
v0x600003bf10e0_0 .net8 "Bitline1", 0 0, p0x7fe32887f9f8;  1 drivers, strength-aware
v0x600003bf1170_0 .net8 "Bitline2", 0 0, p0x7fe32887fa28;  1 drivers, strength-aware
v0x600003bf1200_0 .net "D", 0 0, L_0x6000039b01e0;  1 drivers
v0x600003bf1290_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf1320_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf13b0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf1440_0 name=_ivl_4
v0x600003bf14d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf1560_0 .net "dffOut", 0 0, v0x600003bf0fc0_0;  1 drivers
v0x600003bf15f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22f870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2253d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf0d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf0e10_0 .net "d", 0 0, L_0x6000039b01e0;  alias, 1 drivers
v0x600003bf0ea0_0 .net "q", 0 0, v0x600003bf0fc0_0;  alias, 1 drivers
v0x600003bf0f30_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf0fc0_0 .var "state", 0 0;
v0x600003bf1050_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22f9e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb9c0 .functor BUFT 1, v0x600003bf18c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32887fde8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fba30 .functor BUFT 1, o0x7fe32887fde8, C4<0>, C4<0>, C4<0>;
v0x600003bf19e0_0 .net8 "Bitline1", 0 0, p0x7fe32887fd88;  1 drivers, strength-aware
v0x600003bf1a70_0 .net8 "Bitline2", 0 0, p0x7fe32887fdb8;  1 drivers, strength-aware
v0x600003bf1b00_0 .net "D", 0 0, L_0x6000039b0280;  1 drivers
v0x600003bf1b90_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf1c20_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf1cb0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf1d40_0 name=_ivl_4
v0x600003bf1dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf1e60_0 .net "dffOut", 0 0, v0x600003bf18c0_0;  1 drivers
v0x600003bf1ef0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22f320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22f9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf1680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf1710_0 .net "d", 0 0, L_0x6000039b0280;  alias, 1 drivers
v0x600003bf17a0_0 .net "q", 0 0, v0x600003bf18c0_0;  alias, 1 drivers
v0x600003bf1830_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf18c0_0 .var "state", 0 0;
v0x600003bf1950_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22f490 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbaa0 .functor BUFT 1, v0x600003bf21c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328880178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbb10 .functor BUFT 1, o0x7fe328880178, C4<0>, C4<0>, C4<0>;
v0x600003bf22e0_0 .net8 "Bitline1", 0 0, p0x7fe328880118;  1 drivers, strength-aware
v0x600003bf2370_0 .net8 "Bitline2", 0 0, p0x7fe328880148;  1 drivers, strength-aware
v0x600003bf2400_0 .net "D", 0 0, L_0x6000039b0320;  1 drivers
v0x600003bf2490_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf2520_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf25b0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf2640_0 name=_ivl_4
v0x600003bf26d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf2760_0 .net "dffOut", 0 0, v0x600003bf21c0_0;  1 drivers
v0x600003bf27f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22edd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22f490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf1f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf2010_0 .net "d", 0 0, L_0x6000039b0320;  alias, 1 drivers
v0x600003bf20a0_0 .net "q", 0 0, v0x600003bf21c0_0;  alias, 1 drivers
v0x600003bf2130_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf21c0_0 .var "state", 0 0;
v0x600003bf2250_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22ef40 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbb80 .functor BUFT 1, v0x600003bf2ac0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328880508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbbf0 .functor BUFT 1, o0x7fe328880508, C4<0>, C4<0>, C4<0>;
v0x600003bf2be0_0 .net8 "Bitline1", 0 0, p0x7fe3288804a8;  1 drivers, strength-aware
v0x600003bf2c70_0 .net8 "Bitline2", 0 0, p0x7fe3288804d8;  1 drivers, strength-aware
v0x600003bf2d00_0 .net "D", 0 0, L_0x6000039b03c0;  1 drivers
v0x600003bf2d90_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf2e20_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf2eb0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf2f40_0 name=_ivl_4
v0x600003bf2fd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf3060_0 .net "dffOut", 0 0, v0x600003bf2ac0_0;  1 drivers
v0x600003bf30f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22e880 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22ef40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf2880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf2910_0 .net "d", 0 0, L_0x6000039b03c0;  alias, 1 drivers
v0x600003bf29a0_0 .net "q", 0 0, v0x600003bf2ac0_0;  alias, 1 drivers
v0x600003bf2a30_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf2ac0_0 .var "state", 0 0;
v0x600003bf2b50_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22e9f0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbc60 .functor BUFT 1, v0x600003bf33c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328880898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbcd0 .functor BUFT 1, o0x7fe328880898, C4<0>, C4<0>, C4<0>;
v0x600003bf34e0_0 .net8 "Bitline1", 0 0, p0x7fe328880838;  1 drivers, strength-aware
v0x600003bf3570_0 .net8 "Bitline2", 0 0, p0x7fe328880868;  1 drivers, strength-aware
v0x600003bf3600_0 .net "D", 0 0, L_0x6000039b0460;  1 drivers
v0x600003bf3690_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003bf3720_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003bf37b0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003bf3840_0 name=_ivl_4
v0x600003bf38d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf3960_0 .net "dffOut", 0 0, v0x600003bf33c0_0;  1 drivers
v0x600003bf39f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22e330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf3180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf3210_0 .net "d", 0 0, L_0x6000039b0460;  alias, 1 drivers
v0x600003bf32a0_0 .net "q", 0 0, v0x600003bf33c0_0;  alias, 1 drivers
v0x600003bf3330_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf33c0_0 .var "state", 0 0;
v0x600003bf3450_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22e4a0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbd40 .functor BUFT 1, v0x600003bf3cc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328880c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbdb0 .functor BUFT 1, o0x7fe328880c28, C4<0>, C4<0>, C4<0>;
v0x600003bf3de0_0 .net8 "Bitline1", 0 0, p0x7fe328880bc8;  1 drivers, strength-aware
v0x600003bf3e70_0 .net8 "Bitline2", 0 0, p0x7fe328880bf8;  1 drivers, strength-aware
v0x600003bf3f00_0 .net "D", 0 0, L_0x6000039b0500;  1 drivers
v0x600003b0c000_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0c090_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0c120_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0c1b0_0 name=_ivl_4
v0x600003b0c240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0c2d0_0 .net "dffOut", 0 0, v0x600003bf3cc0_0;  1 drivers
v0x600003b0c360_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22dde0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22e4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003bf3a80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003bf3b10_0 .net "d", 0 0, L_0x6000039b0500;  alias, 1 drivers
v0x600003bf3ba0_0 .net "q", 0 0, v0x600003bf3cc0_0;  alias, 1 drivers
v0x600003bf3c30_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003bf3cc0_0 .var "state", 0 0;
v0x600003bf3d50_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22da90 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbe20 .functor BUFT 1, v0x600003b0c630_0, C4<0>, C4<0>, C4<0>;
o0x7fe328880fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbe90 .functor BUFT 1, o0x7fe328880fb8, C4<0>, C4<0>, C4<0>;
v0x600003b0c750_0 .net8 "Bitline1", 0 0, p0x7fe328880f58;  1 drivers, strength-aware
v0x600003b0c7e0_0 .net8 "Bitline2", 0 0, p0x7fe328880f88;  1 drivers, strength-aware
v0x600003b0c870_0 .net "D", 0 0, L_0x6000039b05a0;  1 drivers
v0x600003b0c900_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0c990_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0ca20_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0cab0_0 name=_ivl_4
v0x600003b0cb40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0cbd0_0 .net "dffOut", 0 0, v0x600003b0c630_0;  1 drivers
v0x600003b0cc60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22d340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22da90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0c3f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0c480_0 .net "d", 0 0, L_0x6000039b05a0;  alias, 1 drivers
v0x600003b0c510_0 .net "q", 0 0, v0x600003b0c630_0;  alias, 1 drivers
v0x600003b0c5a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0c630_0 .var "state", 0 0;
v0x600003b0c6c0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22d4b0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fbf00 .functor BUFT 1, v0x600003b0cf30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328881348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fbf70 .functor BUFT 1, o0x7fe328881348, C4<0>, C4<0>, C4<0>;
v0x600003b0d050_0 .net8 "Bitline1", 0 0, p0x7fe3288812e8;  1 drivers, strength-aware
v0x600003b0d0e0_0 .net8 "Bitline2", 0 0, p0x7fe328881318;  1 drivers, strength-aware
v0x600003b0d170_0 .net "D", 0 0, L_0x6000039b0640;  1 drivers
v0x600003b0d200_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0d290_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0d320_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0d3b0_0 name=_ivl_4
v0x600003b0d440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0d4d0_0 .net "dffOut", 0 0, v0x600003b0cf30_0;  1 drivers
v0x600003b0d560_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22cdf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22d4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0ccf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0cd80_0 .net "d", 0 0, L_0x6000039b0640;  alias, 1 drivers
v0x600003b0ce10_0 .net "q", 0 0, v0x600003b0cf30_0;  alias, 1 drivers
v0x600003b0cea0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0cf30_0 .var "state", 0 0;
v0x600003b0cfc0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22cf60 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4000 .functor BUFT 1, v0x600003b0d830_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288816d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4070 .functor BUFT 1, o0x7fe3288816d8, C4<0>, C4<0>, C4<0>;
v0x600003b0d950_0 .net8 "Bitline1", 0 0, p0x7fe328881678;  1 drivers, strength-aware
v0x600003b0d9e0_0 .net8 "Bitline2", 0 0, p0x7fe3288816a8;  1 drivers, strength-aware
v0x600003b0da70_0 .net "D", 0 0, L_0x6000039b06e0;  1 drivers
v0x600003b0db00_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0db90_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0dc20_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0dcb0_0 name=_ivl_4
v0x600003b0dd40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0ddd0_0 .net "dffOut", 0 0, v0x600003b0d830_0;  1 drivers
v0x600003b0de60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22c8a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22cf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0d5f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0d680_0 .net "d", 0 0, L_0x6000039b06e0;  alias, 1 drivers
v0x600003b0d710_0 .net "q", 0 0, v0x600003b0d830_0;  alias, 1 drivers
v0x600003b0d7a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0d830_0 .var "state", 0 0;
v0x600003b0d8c0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22ca10 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f40e0 .functor BUFT 1, v0x600003b0e130_0, C4<0>, C4<0>, C4<0>;
o0x7fe328881a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4150 .functor BUFT 1, o0x7fe328881a68, C4<0>, C4<0>, C4<0>;
v0x600003b0e250_0 .net8 "Bitline1", 0 0, p0x7fe328881a08;  1 drivers, strength-aware
v0x600003b0e2e0_0 .net8 "Bitline2", 0 0, p0x7fe328881a38;  1 drivers, strength-aware
v0x600003b0e370_0 .net "D", 0 0, L_0x6000039b0780;  1 drivers
v0x600003b0e400_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0e490_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0e520_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0e5b0_0 name=_ivl_4
v0x600003b0e640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0e6d0_0 .net "dffOut", 0 0, v0x600003b0e130_0;  1 drivers
v0x600003b0e760_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22c350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22ca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0def0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0df80_0 .net "d", 0 0, L_0x6000039b0780;  alias, 1 drivers
v0x600003b0e010_0 .net "q", 0 0, v0x600003b0e130_0;  alias, 1 drivers
v0x600003b0e0a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0e130_0 .var "state", 0 0;
v0x600003b0e1c0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22c4c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f41c0 .functor BUFT 1, v0x600003b0ea30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328881df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4230 .functor BUFT 1, o0x7fe328881df8, C4<0>, C4<0>, C4<0>;
v0x600003b0eb50_0 .net8 "Bitline1", 0 0, p0x7fe328881d98;  1 drivers, strength-aware
v0x600003b0ebe0_0 .net8 "Bitline2", 0 0, p0x7fe328881dc8;  1 drivers, strength-aware
v0x600003b0ec70_0 .net "D", 0 0, L_0x6000039b0820;  1 drivers
v0x600003b0ed00_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0ed90_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0ee20_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0eeb0_0 name=_ivl_4
v0x600003b0ef40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0efd0_0 .net "dffOut", 0 0, v0x600003b0ea30_0;  1 drivers
v0x600003b0f060_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22be00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22c4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0e7f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0e880_0 .net "d", 0 0, L_0x6000039b0820;  alias, 1 drivers
v0x600003b0e910_0 .net "q", 0 0, v0x600003b0ea30_0;  alias, 1 drivers
v0x600003b0e9a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0ea30_0 .var "state", 0 0;
v0x600003b0eac0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22bf70 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f42a0 .functor BUFT 1, v0x600003b0f330_0, C4<0>, C4<0>, C4<0>;
o0x7fe328882188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4310 .functor BUFT 1, o0x7fe328882188, C4<0>, C4<0>, C4<0>;
v0x600003b0f450_0 .net8 "Bitline1", 0 0, p0x7fe328882128;  1 drivers, strength-aware
v0x600003b0f4e0_0 .net8 "Bitline2", 0 0, p0x7fe328882158;  1 drivers, strength-aware
v0x600003b0f570_0 .net "D", 0 0, L_0x6000039b08c0;  1 drivers
v0x600003b0f600_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b0f690_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b0f720_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0f7b0_0 name=_ivl_4
v0x600003b0f840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0f8d0_0 .net "dffOut", 0 0, v0x600003b0f330_0;  1 drivers
v0x600003b0f960_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22b8b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22bf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0f0f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0f180_0 .net "d", 0 0, L_0x6000039b08c0;  alias, 1 drivers
v0x600003b0f210_0 .net "q", 0 0, v0x600003b0f330_0;  alias, 1 drivers
v0x600003b0f2a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0f330_0 .var "state", 0 0;
v0x600003b0f3c0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22ba20 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a22a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4380 .functor BUFT 1, v0x600003b0fc30_0, C4<0>, C4<0>, C4<0>;
o0x7fe328882518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f43f0 .functor BUFT 1, o0x7fe328882518, C4<0>, C4<0>, C4<0>;
v0x600003b0fd50_0 .net8 "Bitline1", 0 0, p0x7fe3288824b8;  1 drivers, strength-aware
v0x600003b0fde0_0 .net8 "Bitline2", 0 0, p0x7fe3288824e8;  1 drivers, strength-aware
v0x600003b0fe70_0 .net "D", 0 0, L_0x6000039b0960;  1 drivers
v0x600003b0ff00_0 .net "ReadEnable1", 0 0, L_0x7fe32a332be0;  alias, 1 drivers
v0x600003b08000_0 .net "ReadEnable2", 0 0, L_0x7fe32a332c28;  alias, 1 drivers
v0x600003b08090_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b08120_0 name=_ivl_4
v0x600003b081b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b08240_0 .net "dffOut", 0 0, v0x600003b0fc30_0;  1 drivers
v0x600003b082d0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22b360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22ba20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0f9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0fa80_0 .net "d", 0 0, L_0x6000039b0960;  alias, 1 drivers
v0x600003b0fb10_0 .net "q", 0 0, v0x600003b0fc30_0;  alias, 1 drivers
v0x600003b0fba0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0fc30_0 .var "state", 0 0;
v0x600003b0fcc0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22d890 .scope module, "MemRead_dff" "dff" 16 37, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b087e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b08870_0 .net "d", 0 0, L_0x600002389b90;  alias, 1 drivers
v0x600003b08900_0 .net "q", 0 0, v0x600003b08a20_0;  alias, 1 drivers
v0x600003b08990_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b08a20_0 .var "state", 0 0;
v0x600003b08ab0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22b010 .scope module, "MemWrite_dff" "dff" 16 38, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b08b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b08bd0_0 .net "d", 0 0, L_0x600002389b20;  alias, 1 drivers
v0x600003b08c60_0 .net "q", 0 0, v0x600003b08d80_0;  alias, 1 drivers
v0x600003b08cf0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b08d80_0 .var "state", 0 0;
v0x600003b08e10_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22df50 .scope module, "MemtoReg_dff" "dff" 16 39, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d6610 .functor BUFZ 1, v0x600003b090e0_0, C4<0>, C4<0>, C4<0>;
v0x600003b08ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b08f30_0 .net "d", 0 0, L_0x600002389c70;  alias, 1 drivers
v0x600003b08fc0_0 .net "q", 0 0, L_0x6000023d6610;  alias, 1 drivers
v0x600003b09050_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b090e0_0 .var "state", 0 0;
v0x600003b09170_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a234f90 .scope module, "RegWrite_dff" "dff" 16 36, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b09200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b09290_0 .net "d", 0 0, L_0x600002389c00;  alias, 1 drivers
v0x600003b09320_0 .net "q", 0 0, v0x600003b09440_0;  alias, 1 drivers
v0x600003b093b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b09440_0 .var "state", 0 0;
v0x600003b094d0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a235100 .scope module, "SavePC_dff" "dff" 16 40, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d6680 .functor BUFZ 1, v0x600003b097a0_0, C4<0>, C4<0>, C4<0>;
v0x600003b09560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b095f0_0 .net "d", 0 0, L_0x60000238c850;  alias, 1 drivers
v0x600003b09680_0 .net "q", 0 0, L_0x6000023d6680;  alias, 1 drivers
v0x600003b09710_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b097a0_0 .var "state", 0 0;
v0x600003b09830_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a234a40 .scope module, "Source2_dff[0]" "dff" 16 45, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b098c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b09950_0 .net "d", 0 0, L_0x6000039094a0;  1 drivers
v0x600003b099e0_0 .net "q", 0 0, v0x600003b09b00_0;  1 drivers
v0x600003b09a70_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b09b00_0 .var "state", 0 0;
v0x600003b09b90_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a234bb0 .scope module, "Source2_dff[1]" "dff" 16 45, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b09c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b09cb0_0 .net "d", 0 0, L_0x600003909540;  1 drivers
v0x600003b09d40_0 .net "q", 0 0, v0x600003b09e60_0;  1 drivers
v0x600003b09dd0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b09e60_0 .var "state", 0 0;
v0x600003b09ef0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2344f0 .scope module, "Source2_dff[2]" "dff" 16 45, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b09f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0a010_0 .net "d", 0 0, L_0x6000039095e0;  1 drivers
v0x600003b0a0a0_0 .net "q", 0 0, v0x600003b0a1c0_0;  1 drivers
v0x600003b0a130_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0a1c0_0 .var "state", 0 0;
v0x600003b0a250_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a234660 .scope module, "Source2_dff[3]" "dff" 16 45, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0a2e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0a370_0 .net "d", 0 0, L_0x600003909680;  1 drivers
v0x600003b0a400_0 .net "q", 0 0, v0x600003b0a520_0;  1 drivers
v0x600003b0a490_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0a520_0 .var "state", 0 0;
v0x600003b0a5b0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a233fa0 .scope module, "b_reg" "Register" 16 51, 14 100 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b03720_0 .net8 "Bitline1", 15 0, p0x7fe328886dd8;  alias, 0 drivers, strength-aware
o0x7fe328886e08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f06c0 .island tran;
p0x7fe328886e08 .port I0x6000008f06c0, o0x7fe328886e08;
v0x600003b037b0_0 .net8 "Bitline2", 15 0, p0x7fe328886e08;  0 drivers, strength-aware
v0x600003b03840_0 .net "D", 15 0, L_0x6000039b2080;  alias, 1 drivers
L_0x7fe32a332b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b038d0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  1 drivers
L_0x7fe32a332b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b03960_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  1 drivers
v0x600003b039f0_0 .net "WriteReg", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
v0x600003b03a80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b03b10_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
L_0x60000390a120 .part L_0x6000039b2080, 0, 1;
L_0x60000390a1c0 .part L_0x6000039b2080, 1, 1;
L_0x60000390a260 .part L_0x6000039b2080, 2, 1;
L_0x60000390a300 .part L_0x6000039b2080, 3, 1;
L_0x60000390a3a0 .part L_0x6000039b2080, 4, 1;
L_0x60000390a440 .part L_0x6000039b2080, 5, 1;
L_0x60000390a4e0 .part L_0x6000039b2080, 6, 1;
L_0x60000390a580 .part L_0x6000039b2080, 7, 1;
L_0x60000390a620 .part L_0x6000039b2080, 8, 1;
L_0x60000390a6c0 .part L_0x6000039b2080, 9, 1;
L_0x60000390a760 .part L_0x6000039b2080, 10, 1;
L_0x60000390a800 .part L_0x6000039b2080, 11, 1;
L_0x60000390a8a0 .part L_0x6000039b2080, 12, 1;
L_0x60000390a940 .part L_0x6000039b2080, 13, 1;
L_0x60000390a9e0 .part L_0x6000039b2080, 14, 1;
L_0x60000390aa80 .part L_0x6000039b2080, 15, 1;
p0x7fe3288835f8 .port I0x6000008f0540, L_0x6000023fa840;
 .tranvp 16 1 0, I0x6000008f0540, p0x7fe328886dd8 p0x7fe3288835f8;
p0x7fe3288839e8 .port I0x6000008f0540, L_0x6000023fa920;
 .tranvp 16 1 1, I0x6000008f0540, p0x7fe328886dd8 p0x7fe3288839e8;
p0x7fe328883d78 .port I0x6000008f0540, L_0x6000023faa00;
 .tranvp 16 1 2, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328883d78;
p0x7fe328884108 .port I0x6000008f0540, L_0x6000023faae0;
 .tranvp 16 1 3, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328884108;
p0x7fe328884498 .port I0x6000008f0540, L_0x6000023fabc0;
 .tranvp 16 1 4, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328884498;
p0x7fe328884828 .port I0x6000008f0540, L_0x6000023faca0;
 .tranvp 16 1 5, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328884828;
p0x7fe328884bb8 .port I0x6000008f0540, L_0x6000023fad80;
 .tranvp 16 1 6, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328884bb8;
p0x7fe328884f48 .port I0x6000008f0540, L_0x6000023fae60;
 .tranvp 16 1 7, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328884f48;
p0x7fe3288852d8 .port I0x6000008f0540, L_0x6000023faf40;
 .tranvp 16 1 8, I0x6000008f0540, p0x7fe328886dd8 p0x7fe3288852d8;
p0x7fe328885668 .port I0x6000008f0540, L_0x6000023fb020;
 .tranvp 16 1 9, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328885668;
p0x7fe3288859f8 .port I0x6000008f0540, L_0x6000023fb100;
 .tranvp 16 1 10, I0x6000008f0540, p0x7fe328886dd8 p0x7fe3288859f8;
p0x7fe328885d88 .port I0x6000008f0540, L_0x6000023fb1e0;
 .tranvp 16 1 11, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328885d88;
p0x7fe328886118 .port I0x6000008f0540, L_0x6000023fb2c0;
 .tranvp 16 1 12, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328886118;
p0x7fe3288864a8 .port I0x6000008f0540, L_0x6000023fb3a0;
 .tranvp 16 1 13, I0x6000008f0540, p0x7fe328886dd8 p0x7fe3288864a8;
p0x7fe328886838 .port I0x6000008f0540, L_0x6000023fb480;
 .tranvp 16 1 14, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328886838;
p0x7fe328886bc8 .port I0x6000008f0540, L_0x6000023fb560;
 .tranvp 16 1 15, I0x6000008f0540, p0x7fe328886dd8 p0x7fe328886bc8;
p0x7fe328883628 .port I0x6000008f06c0, L_0x6000023fa8b0;
 .tranvp 16 1 0, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328883628;
p0x7fe328883a18 .port I0x6000008f06c0, L_0x6000023fa990;
 .tranvp 16 1 1, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328883a18;
p0x7fe328883da8 .port I0x6000008f06c0, L_0x6000023faa70;
 .tranvp 16 1 2, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328883da8;
p0x7fe328884138 .port I0x6000008f06c0, L_0x6000023fab50;
 .tranvp 16 1 3, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328884138;
p0x7fe3288844c8 .port I0x6000008f06c0, L_0x6000023fac30;
 .tranvp 16 1 4, I0x6000008f06c0, p0x7fe328886e08 p0x7fe3288844c8;
p0x7fe328884858 .port I0x6000008f06c0, L_0x6000023fad10;
 .tranvp 16 1 5, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328884858;
p0x7fe328884be8 .port I0x6000008f06c0, L_0x6000023fadf0;
 .tranvp 16 1 6, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328884be8;
p0x7fe328884f78 .port I0x6000008f06c0, L_0x6000023faed0;
 .tranvp 16 1 7, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328884f78;
p0x7fe328885308 .port I0x6000008f06c0, L_0x6000023fafb0;
 .tranvp 16 1 8, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328885308;
p0x7fe328885698 .port I0x6000008f06c0, L_0x6000023fb090;
 .tranvp 16 1 9, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328885698;
p0x7fe328885a28 .port I0x6000008f06c0, L_0x6000023fb170;
 .tranvp 16 1 10, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328885a28;
p0x7fe328885db8 .port I0x6000008f06c0, L_0x6000023fb250;
 .tranvp 16 1 11, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328885db8;
p0x7fe328886148 .port I0x6000008f06c0, L_0x6000023fb330;
 .tranvp 16 1 12, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328886148;
p0x7fe3288864d8 .port I0x6000008f06c0, L_0x6000023fb410;
 .tranvp 16 1 13, I0x6000008f06c0, p0x7fe328886e08 p0x7fe3288864d8;
p0x7fe328886868 .port I0x6000008f06c0, L_0x6000023fb4f0;
 .tranvp 16 1 14, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328886868;
p0x7fe328886bf8 .port I0x6000008f06c0, L_0x6000023fb5d0;
 .tranvp 16 1 15, I0x6000008f06c0, p0x7fe328886e08 p0x7fe328886bf8;
S_0x7fe32a234110 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa840 .functor BUFT 1, v0x600003b0a880_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288836b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa8b0 .functor BUFT 1, o0x7fe3288836b8, C4<0>, C4<0>, C4<0>;
v0x600003b0a9a0_0 .net8 "Bitline1", 0 0, p0x7fe3288835f8;  1 drivers, strength-aware
v0x600003b0aa30_0 .net8 "Bitline2", 0 0, p0x7fe328883628;  1 drivers, strength-aware
v0x600003b0aac0_0 .net "D", 0 0, L_0x60000390a120;  1 drivers
v0x600003b0ab50_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b0abe0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b0ac70_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0ad00_0 name=_ivl_4
v0x600003b0ad90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0ae20_0 .net "dffOut", 0 0, v0x600003b0a880_0;  1 drivers
v0x600003b0aeb0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a233a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a234110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0a640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0a6d0_0 .net "d", 0 0, L_0x60000390a120;  alias, 1 drivers
v0x600003b0a760_0 .net "q", 0 0, v0x600003b0a880_0;  alias, 1 drivers
v0x600003b0a7f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0a880_0 .var "state", 0 0;
v0x600003b0a910_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a233bc0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa920 .functor BUFT 1, v0x600003b0b180_0, C4<0>, C4<0>, C4<0>;
o0x7fe328883a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa990 .functor BUFT 1, o0x7fe328883a48, C4<0>, C4<0>, C4<0>;
v0x600003b0b2a0_0 .net8 "Bitline1", 0 0, p0x7fe3288839e8;  1 drivers, strength-aware
v0x600003b0b330_0 .net8 "Bitline2", 0 0, p0x7fe328883a18;  1 drivers, strength-aware
v0x600003b0b3c0_0 .net "D", 0 0, L_0x60000390a1c0;  1 drivers
v0x600003b0b450_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b0b4e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b0b570_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0b600_0 name=_ivl_4
v0x600003b0b690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0b720_0 .net "dffOut", 0 0, v0x600003b0b180_0;  1 drivers
v0x600003b0b7b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a233500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a233bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0af40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0afd0_0 .net "d", 0 0, L_0x60000390a1c0;  alias, 1 drivers
v0x600003b0b060_0 .net "q", 0 0, v0x600003b0b180_0;  alias, 1 drivers
v0x600003b0b0f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0b180_0 .var "state", 0 0;
v0x600003b0b210_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a233670 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023faa00 .functor BUFT 1, v0x600003b0ba80_0, C4<0>, C4<0>, C4<0>;
o0x7fe328883dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023faa70 .functor BUFT 1, o0x7fe328883dd8, C4<0>, C4<0>, C4<0>;
v0x600003b0bba0_0 .net8 "Bitline1", 0 0, p0x7fe328883d78;  1 drivers, strength-aware
v0x600003b0bc30_0 .net8 "Bitline2", 0 0, p0x7fe328883da8;  1 drivers, strength-aware
v0x600003b0bcc0_0 .net "D", 0 0, L_0x60000390a260;  1 drivers
v0x600003b0bd50_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b0bde0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b0be70_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b0bf00_0 name=_ivl_4
v0x600003b04000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b04090_0 .net "dffOut", 0 0, v0x600003b0ba80_0;  1 drivers
v0x600003b04120_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a232fb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a233670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b0b840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b0b8d0_0 .net "d", 0 0, L_0x60000390a260;  alias, 1 drivers
v0x600003b0b960_0 .net "q", 0 0, v0x600003b0ba80_0;  alias, 1 drivers
v0x600003b0b9f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b0ba80_0 .var "state", 0 0;
v0x600003b0bb10_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a233120 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023faae0 .functor BUFT 1, v0x600003b043f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328884168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fab50 .functor BUFT 1, o0x7fe328884168, C4<0>, C4<0>, C4<0>;
v0x600003b04510_0 .net8 "Bitline1", 0 0, p0x7fe328884108;  1 drivers, strength-aware
v0x600003b045a0_0 .net8 "Bitline2", 0 0, p0x7fe328884138;  1 drivers, strength-aware
v0x600003b04630_0 .net "D", 0 0, L_0x60000390a300;  1 drivers
v0x600003b046c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b04750_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b047e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b04870_0 name=_ivl_4
v0x600003b04900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b04990_0 .net "dffOut", 0 0, v0x600003b043f0_0;  1 drivers
v0x600003b04a20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a232a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a233120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b041b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b04240_0 .net "d", 0 0, L_0x60000390a300;  alias, 1 drivers
v0x600003b042d0_0 .net "q", 0 0, v0x600003b043f0_0;  alias, 1 drivers
v0x600003b04360_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b043f0_0 .var "state", 0 0;
v0x600003b04480_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a232bd0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fabc0 .functor BUFT 1, v0x600003b04cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288844f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fac30 .functor BUFT 1, o0x7fe3288844f8, C4<0>, C4<0>, C4<0>;
v0x600003b04e10_0 .net8 "Bitline1", 0 0, p0x7fe328884498;  1 drivers, strength-aware
v0x600003b04ea0_0 .net8 "Bitline2", 0 0, p0x7fe3288844c8;  1 drivers, strength-aware
v0x600003b04f30_0 .net "D", 0 0, L_0x60000390a3a0;  1 drivers
v0x600003b04fc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b05050_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b050e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b05170_0 name=_ivl_4
v0x600003b05200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b05290_0 .net "dffOut", 0 0, v0x600003b04cf0_0;  1 drivers
v0x600003b05320_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a232510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a232bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b04ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b04b40_0 .net "d", 0 0, L_0x60000390a3a0;  alias, 1 drivers
v0x600003b04bd0_0 .net "q", 0 0, v0x600003b04cf0_0;  alias, 1 drivers
v0x600003b04c60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b04cf0_0 .var "state", 0 0;
v0x600003b04d80_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a232680 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023faca0 .functor BUFT 1, v0x600003b055f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328884888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fad10 .functor BUFT 1, o0x7fe328884888, C4<0>, C4<0>, C4<0>;
v0x600003b05710_0 .net8 "Bitline1", 0 0, p0x7fe328884828;  1 drivers, strength-aware
v0x600003b057a0_0 .net8 "Bitline2", 0 0, p0x7fe328884858;  1 drivers, strength-aware
v0x600003b05830_0 .net "D", 0 0, L_0x60000390a440;  1 drivers
v0x600003b058c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b05950_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b059e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b05a70_0 name=_ivl_4
v0x600003b05b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b05b90_0 .net "dffOut", 0 0, v0x600003b055f0_0;  1 drivers
v0x600003b05c20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a231fc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a232680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b053b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b05440_0 .net "d", 0 0, L_0x60000390a440;  alias, 1 drivers
v0x600003b054d0_0 .net "q", 0 0, v0x600003b055f0_0;  alias, 1 drivers
v0x600003b05560_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b055f0_0 .var "state", 0 0;
v0x600003b05680_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a232130 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fad80 .functor BUFT 1, v0x600003b05ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328884c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fadf0 .functor BUFT 1, o0x7fe328884c18, C4<0>, C4<0>, C4<0>;
v0x600003b06010_0 .net8 "Bitline1", 0 0, p0x7fe328884bb8;  1 drivers, strength-aware
v0x600003b060a0_0 .net8 "Bitline2", 0 0, p0x7fe328884be8;  1 drivers, strength-aware
v0x600003b06130_0 .net "D", 0 0, L_0x60000390a4e0;  1 drivers
v0x600003b061c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b06250_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b062e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b06370_0 name=_ivl_4
v0x600003b06400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b06490_0 .net "dffOut", 0 0, v0x600003b05ef0_0;  1 drivers
v0x600003b06520_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a231a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a232130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b05cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b05d40_0 .net "d", 0 0, L_0x60000390a4e0;  alias, 1 drivers
v0x600003b05dd0_0 .net "q", 0 0, v0x600003b05ef0_0;  alias, 1 drivers
v0x600003b05e60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b05ef0_0 .var "state", 0 0;
v0x600003b05f80_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a231be0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fae60 .functor BUFT 1, v0x600003b067f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328884fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023faed0 .functor BUFT 1, o0x7fe328884fa8, C4<0>, C4<0>, C4<0>;
v0x600003b06910_0 .net8 "Bitline1", 0 0, p0x7fe328884f48;  1 drivers, strength-aware
v0x600003b069a0_0 .net8 "Bitline2", 0 0, p0x7fe328884f78;  1 drivers, strength-aware
v0x600003b06a30_0 .net "D", 0 0, L_0x60000390a580;  1 drivers
v0x600003b06ac0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b06b50_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b06be0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b06c70_0 name=_ivl_4
v0x600003b06d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b06d90_0 .net "dffOut", 0 0, v0x600003b067f0_0;  1 drivers
v0x600003b06e20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a231520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a231be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b065b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b06640_0 .net "d", 0 0, L_0x60000390a580;  alias, 1 drivers
v0x600003b066d0_0 .net "q", 0 0, v0x600003b067f0_0;  alias, 1 drivers
v0x600003b06760_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b067f0_0 .var "state", 0 0;
v0x600003b06880_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a231690 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023faf40 .functor BUFT 1, v0x600003b070f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328885338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fafb0 .functor BUFT 1, o0x7fe328885338, C4<0>, C4<0>, C4<0>;
v0x600003b07210_0 .net8 "Bitline1", 0 0, p0x7fe3288852d8;  1 drivers, strength-aware
v0x600003b072a0_0 .net8 "Bitline2", 0 0, p0x7fe328885308;  1 drivers, strength-aware
v0x600003b07330_0 .net "D", 0 0, L_0x60000390a620;  1 drivers
v0x600003b073c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b07450_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b074e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b07570_0 name=_ivl_4
v0x600003b07600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b07690_0 .net "dffOut", 0 0, v0x600003b070f0_0;  1 drivers
v0x600003b07720_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a230fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a231690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b06eb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b06f40_0 .net "d", 0 0, L_0x60000390a620;  alias, 1 drivers
v0x600003b06fd0_0 .net "q", 0 0, v0x600003b070f0_0;  alias, 1 drivers
v0x600003b07060_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b070f0_0 .var "state", 0 0;
v0x600003b07180_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a231140 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb020 .functor BUFT 1, v0x600003b079f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288856c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb090 .functor BUFT 1, o0x7fe3288856c8, C4<0>, C4<0>, C4<0>;
v0x600003b07b10_0 .net8 "Bitline1", 0 0, p0x7fe328885668;  1 drivers, strength-aware
v0x600003b07ba0_0 .net8 "Bitline2", 0 0, p0x7fe328885698;  1 drivers, strength-aware
v0x600003b07c30_0 .net "D", 0 0, L_0x60000390a6c0;  1 drivers
v0x600003b07cc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b07d50_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b07de0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b07e70_0 name=_ivl_4
v0x600003b07f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b00000_0 .net "dffOut", 0 0, v0x600003b079f0_0;  1 drivers
v0x600003b00090_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a230a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a231140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b077b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b07840_0 .net "d", 0 0, L_0x60000390a6c0;  alias, 1 drivers
v0x600003b078d0_0 .net "q", 0 0, v0x600003b079f0_0;  alias, 1 drivers
v0x600003b07960_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b079f0_0 .var "state", 0 0;
v0x600003b07a80_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a230bf0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb100 .functor BUFT 1, v0x600003b00360_0, C4<0>, C4<0>, C4<0>;
o0x7fe328885a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb170 .functor BUFT 1, o0x7fe328885a58, C4<0>, C4<0>, C4<0>;
v0x600003b00480_0 .net8 "Bitline1", 0 0, p0x7fe3288859f8;  1 drivers, strength-aware
v0x600003b00510_0 .net8 "Bitline2", 0 0, p0x7fe328885a28;  1 drivers, strength-aware
v0x600003b005a0_0 .net "D", 0 0, L_0x60000390a760;  1 drivers
v0x600003b00630_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b006c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b00750_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b007e0_0 name=_ivl_4
v0x600003b00870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b00900_0 .net "dffOut", 0 0, v0x600003b00360_0;  1 drivers
v0x600003b00990_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a230530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a230bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b00120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b001b0_0 .net "d", 0 0, L_0x60000390a760;  alias, 1 drivers
v0x600003b00240_0 .net "q", 0 0, v0x600003b00360_0;  alias, 1 drivers
v0x600003b002d0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b00360_0 .var "state", 0 0;
v0x600003b003f0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2306a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb1e0 .functor BUFT 1, v0x600003b00c60_0, C4<0>, C4<0>, C4<0>;
o0x7fe328885de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb250 .functor BUFT 1, o0x7fe328885de8, C4<0>, C4<0>, C4<0>;
v0x600003b00d80_0 .net8 "Bitline1", 0 0, p0x7fe328885d88;  1 drivers, strength-aware
v0x600003b00e10_0 .net8 "Bitline2", 0 0, p0x7fe328885db8;  1 drivers, strength-aware
v0x600003b00ea0_0 .net "D", 0 0, L_0x60000390a800;  1 drivers
v0x600003b00f30_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b00fc0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b01050_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b010e0_0 name=_ivl_4
v0x600003b01170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b01200_0 .net "dffOut", 0 0, v0x600003b00c60_0;  1 drivers
v0x600003b01290_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a224a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2306a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b00a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b00ab0_0 .net "d", 0 0, L_0x60000390a800;  alias, 1 drivers
v0x600003b00b40_0 .net "q", 0 0, v0x600003b00c60_0;  alias, 1 drivers
v0x600003b00bd0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b00c60_0 .var "state", 0 0;
v0x600003b00cf0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a224ba0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb2c0 .functor BUFT 1, v0x600003b01560_0, C4<0>, C4<0>, C4<0>;
o0x7fe328886178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb330 .functor BUFT 1, o0x7fe328886178, C4<0>, C4<0>, C4<0>;
v0x600003b01680_0 .net8 "Bitline1", 0 0, p0x7fe328886118;  1 drivers, strength-aware
v0x600003b01710_0 .net8 "Bitline2", 0 0, p0x7fe328886148;  1 drivers, strength-aware
v0x600003b017a0_0 .net "D", 0 0, L_0x60000390a8a0;  1 drivers
v0x600003b01830_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b018c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b01950_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b019e0_0 name=_ivl_4
v0x600003b01a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b01b00_0 .net "dffOut", 0 0, v0x600003b01560_0;  1 drivers
v0x600003b01b90_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2244e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a224ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b01320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b013b0_0 .net "d", 0 0, L_0x60000390a8a0;  alias, 1 drivers
v0x600003b01440_0 .net "q", 0 0, v0x600003b01560_0;  alias, 1 drivers
v0x600003b014d0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b01560_0 .var "state", 0 0;
v0x600003b015f0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a224650 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb3a0 .functor BUFT 1, v0x600003b01e60_0, C4<0>, C4<0>, C4<0>;
o0x7fe328886508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb410 .functor BUFT 1, o0x7fe328886508, C4<0>, C4<0>, C4<0>;
v0x600003b01f80_0 .net8 "Bitline1", 0 0, p0x7fe3288864a8;  1 drivers, strength-aware
v0x600003b02010_0 .net8 "Bitline2", 0 0, p0x7fe3288864d8;  1 drivers, strength-aware
v0x600003b020a0_0 .net "D", 0 0, L_0x60000390a940;  1 drivers
v0x600003b02130_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b021c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b02250_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b022e0_0 name=_ivl_4
v0x600003b02370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b02400_0 .net "dffOut", 0 0, v0x600003b01e60_0;  1 drivers
v0x600003b02490_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a223f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a224650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b01c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b01cb0_0 .net "d", 0 0, L_0x60000390a940;  alias, 1 drivers
v0x600003b01d40_0 .net "q", 0 0, v0x600003b01e60_0;  alias, 1 drivers
v0x600003b01dd0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b01e60_0 .var "state", 0 0;
v0x600003b01ef0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a224100 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb480 .functor BUFT 1, v0x600003b02760_0, C4<0>, C4<0>, C4<0>;
o0x7fe328886898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb4f0 .functor BUFT 1, o0x7fe328886898, C4<0>, C4<0>, C4<0>;
v0x600003b02880_0 .net8 "Bitline1", 0 0, p0x7fe328886838;  1 drivers, strength-aware
v0x600003b02910_0 .net8 "Bitline2", 0 0, p0x7fe328886868;  1 drivers, strength-aware
v0x600003b029a0_0 .net "D", 0 0, L_0x60000390a9e0;  1 drivers
v0x600003b02a30_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b02ac0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b02b50_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b02be0_0 name=_ivl_4
v0x600003b02c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b02d00_0 .net "dffOut", 0 0, v0x600003b02760_0;  1 drivers
v0x600003b02d90_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a223a40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a224100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b02520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b025b0_0 .net "d", 0 0, L_0x60000390a9e0;  alias, 1 drivers
v0x600003b02640_0 .net "q", 0 0, v0x600003b02760_0;  alias, 1 drivers
v0x600003b026d0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b02760_0 .var "state", 0 0;
v0x600003b027f0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a223bb0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a233fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fb560 .functor BUFT 1, v0x600003b03060_0, C4<0>, C4<0>, C4<0>;
o0x7fe328886c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fb5d0 .functor BUFT 1, o0x7fe328886c28, C4<0>, C4<0>, C4<0>;
v0x600003b03180_0 .net8 "Bitline1", 0 0, p0x7fe328886bc8;  1 drivers, strength-aware
v0x600003b03210_0 .net8 "Bitline2", 0 0, p0x7fe328886bf8;  1 drivers, strength-aware
v0x600003b032a0_0 .net "D", 0 0, L_0x60000390aa80;  1 drivers
v0x600003b03330_0 .net "ReadEnable1", 0 0, L_0x7fe32a332b50;  alias, 1 drivers
v0x600003b033c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b98;  alias, 1 drivers
v0x600003b03450_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b034e0_0 name=_ivl_4
v0x600003b03570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b03600_0 .net "dffOut", 0 0, v0x600003b03060_0;  1 drivers
v0x600003b03690_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2234f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a223bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b02e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b02eb0_0 .net "d", 0 0, L_0x60000390aa80;  alias, 1 drivers
v0x600003b02f40_0 .net "q", 0 0, v0x600003b03060_0;  alias, 1 drivers
v0x600003b02fd0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b03060_0 .var "state", 0 0;
v0x600003b030f0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2231a0 .scope module, "halt_dff" "dff" 16 41, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d66f0 .functor BUFZ 1, v0x600003b03de0_0, C4<0>, C4<0>, C4<0>;
v0x600003b03ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b03c30_0 .net "d", 0 0, L_0x60000238c7e0;  alias, 1 drivers
v0x600003b03cc0_0 .net "q", 0 0, L_0x6000023d66f0;  alias, 1 drivers
v0x600003b03d50_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b03de0_0 .var "state", 0 0;
v0x600003b03e70_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a222a50 .scope module, "instruction_reg" "Register" 16 48, 14 100 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b15050_0 .net8 "Bitline1", 15 0, p0x7fe328871e58;  alias, 0 drivers, strength-aware
o0x7fe32888aa38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f03a0 .island tran;
p0x7fe32888aa38 .port I0x6000008f03a0, o0x7fe32888aa38;
v0x600003b150e0_0 .net8 "Bitline2", 15 0, p0x7fe32888aa38;  0 drivers, strength-aware
v0x600003b15170_0 .net8 "D", 15 0, p0x7fe328861aa8;  alias, 0 drivers, strength-aware
L_0x7fe32a332ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b15200_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  1 drivers
L_0x7fe32a332b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b15290_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  1 drivers
v0x600003b15320_0 .net "WriteReg", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
v0x600003b153b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b15440_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
L_0x600003909720 .part p0x7fe328861aa8, 0, 1;
L_0x6000039097c0 .part p0x7fe328861aa8, 1, 1;
L_0x600003909860 .part p0x7fe328861aa8, 2, 1;
L_0x600003909900 .part p0x7fe328861aa8, 3, 1;
L_0x6000039099a0 .part p0x7fe328861aa8, 4, 1;
L_0x600003909a40 .part p0x7fe328861aa8, 5, 1;
L_0x600003909ae0 .part p0x7fe328861aa8, 6, 1;
L_0x600003909b80 .part p0x7fe328861aa8, 7, 1;
L_0x600003909c20 .part p0x7fe328861aa8, 8, 1;
L_0x600003909cc0 .part p0x7fe328861aa8, 9, 1;
L_0x600003909d60 .part p0x7fe328861aa8, 10, 1;
L_0x600003909e00 .part p0x7fe328861aa8, 11, 1;
L_0x600003909ea0 .part p0x7fe328861aa8, 12, 1;
L_0x600003909f40 .part p0x7fe328861aa8, 13, 1;
L_0x600003909fe0 .part p0x7fe328861aa8, 14, 1;
L_0x60000390a080 .part p0x7fe328861aa8, 15, 1;
p0x7fe328887258 .port I0x6000008f01e0, L_0x6000023f9a40;
 .tranvp 16 1 0, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328887258;
p0x7fe328887648 .port I0x6000008f01e0, L_0x6000023f9b20;
 .tranvp 16 1 1, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328887648;
p0x7fe3288879d8 .port I0x6000008f01e0, L_0x6000023f9c00;
 .tranvp 16 1 2, I0x6000008f01e0, p0x7fe328871e58 p0x7fe3288879d8;
p0x7fe328887d68 .port I0x6000008f01e0, L_0x6000023f9ce0;
 .tranvp 16 1 3, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328887d68;
p0x7fe3288880f8 .port I0x6000008f01e0, L_0x6000023f9dc0;
 .tranvp 16 1 4, I0x6000008f01e0, p0x7fe328871e58 p0x7fe3288880f8;
p0x7fe328888488 .port I0x6000008f01e0, L_0x6000023f9ea0;
 .tranvp 16 1 5, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328888488;
p0x7fe328888818 .port I0x6000008f01e0, L_0x6000023f9f80;
 .tranvp 16 1 6, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328888818;
p0x7fe328888ba8 .port I0x6000008f01e0, L_0x6000023fa060;
 .tranvp 16 1 7, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328888ba8;
p0x7fe328888f38 .port I0x6000008f01e0, L_0x6000023fa140;
 .tranvp 16 1 8, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328888f38;
p0x7fe3288892c8 .port I0x6000008f01e0, L_0x6000023fa220;
 .tranvp 16 1 9, I0x6000008f01e0, p0x7fe328871e58 p0x7fe3288892c8;
p0x7fe328889658 .port I0x6000008f01e0, L_0x6000023fa300;
 .tranvp 16 1 10, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328889658;
p0x7fe3288899e8 .port I0x6000008f01e0, L_0x6000023fa3e0;
 .tranvp 16 1 11, I0x6000008f01e0, p0x7fe328871e58 p0x7fe3288899e8;
p0x7fe328889d78 .port I0x6000008f01e0, L_0x6000023fa4c0;
 .tranvp 16 1 12, I0x6000008f01e0, p0x7fe328871e58 p0x7fe328889d78;
p0x7fe32888a108 .port I0x6000008f01e0, L_0x6000023fa5a0;
 .tranvp 16 1 13, I0x6000008f01e0, p0x7fe328871e58 p0x7fe32888a108;
p0x7fe32888a498 .port I0x6000008f01e0, L_0x6000023fa680;
 .tranvp 16 1 14, I0x6000008f01e0, p0x7fe328871e58 p0x7fe32888a498;
p0x7fe32888a828 .port I0x6000008f01e0, L_0x6000023fa760;
 .tranvp 16 1 15, I0x6000008f01e0, p0x7fe328871e58 p0x7fe32888a828;
p0x7fe328887288 .port I0x6000008f03a0, L_0x6000023f9ab0;
 .tranvp 16 1 0, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328887288;
p0x7fe328887678 .port I0x6000008f03a0, L_0x6000023f9b90;
 .tranvp 16 1 1, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328887678;
p0x7fe328887a08 .port I0x6000008f03a0, L_0x6000023f9c70;
 .tranvp 16 1 2, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328887a08;
p0x7fe328887d98 .port I0x6000008f03a0, L_0x6000023f9d50;
 .tranvp 16 1 3, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328887d98;
p0x7fe328888128 .port I0x6000008f03a0, L_0x6000023f9e30;
 .tranvp 16 1 4, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328888128;
p0x7fe3288884b8 .port I0x6000008f03a0, L_0x6000023f9f10;
 .tranvp 16 1 5, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe3288884b8;
p0x7fe328888848 .port I0x6000008f03a0, L_0x6000023f9ff0;
 .tranvp 16 1 6, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328888848;
p0x7fe328888bd8 .port I0x6000008f03a0, L_0x6000023fa0d0;
 .tranvp 16 1 7, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328888bd8;
p0x7fe328888f68 .port I0x6000008f03a0, L_0x6000023fa1b0;
 .tranvp 16 1 8, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328888f68;
p0x7fe3288892f8 .port I0x6000008f03a0, L_0x6000023fa290;
 .tranvp 16 1 9, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe3288892f8;
p0x7fe328889688 .port I0x6000008f03a0, L_0x6000023fa370;
 .tranvp 16 1 10, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328889688;
p0x7fe328889a18 .port I0x6000008f03a0, L_0x6000023fa450;
 .tranvp 16 1 11, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328889a18;
p0x7fe328889da8 .port I0x6000008f03a0, L_0x6000023fa530;
 .tranvp 16 1 12, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe328889da8;
p0x7fe32888a138 .port I0x6000008f03a0, L_0x6000023fa610;
 .tranvp 16 1 13, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe32888a138;
p0x7fe32888a4c8 .port I0x6000008f03a0, L_0x6000023fa6f0;
 .tranvp 16 1 14, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe32888a4c8;
p0x7fe32888a858 .port I0x6000008f03a0, L_0x6000023fa7d0;
 .tranvp 16 1 15, I0x6000008f03a0, p0x7fe32888aa38 p0x7fe32888a858;
S_0x7fe32a222bc0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9a40 .functor BUFT 1, v0x600003b1c1b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328887318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9ab0 .functor BUFT 1, o0x7fe328887318, C4<0>, C4<0>, C4<0>;
v0x600003b1c2d0_0 .net8 "Bitline1", 0 0, p0x7fe328887258;  1 drivers, strength-aware
v0x600003b1c360_0 .net8 "Bitline2", 0 0, p0x7fe328887288;  1 drivers, strength-aware
v0x600003b1c3f0_0 .net "D", 0 0, L_0x600003909720;  1 drivers
v0x600003b1c480_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1c510_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1c5a0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1c630_0 name=_ivl_4
v0x600003b1c6c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1c750_0 .net "dffOut", 0 0, v0x600003b1c1b0_0;  1 drivers
v0x600003b1c7e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a222500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a222bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b03f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1c000_0 .net "d", 0 0, L_0x600003909720;  alias, 1 drivers
v0x600003b1c090_0 .net "q", 0 0, v0x600003b1c1b0_0;  alias, 1 drivers
v0x600003b1c120_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1c1b0_0 .var "state", 0 0;
v0x600003b1c240_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a222670 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9b20 .functor BUFT 1, v0x600003b1cab0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288876a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9b90 .functor BUFT 1, o0x7fe3288876a8, C4<0>, C4<0>, C4<0>;
v0x600003b1cbd0_0 .net8 "Bitline1", 0 0, p0x7fe328887648;  1 drivers, strength-aware
v0x600003b1cc60_0 .net8 "Bitline2", 0 0, p0x7fe328887678;  1 drivers, strength-aware
v0x600003b1ccf0_0 .net "D", 0 0, L_0x6000039097c0;  1 drivers
v0x600003b1cd80_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1ce10_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1cea0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1cf30_0 name=_ivl_4
v0x600003b1cfc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1d050_0 .net "dffOut", 0 0, v0x600003b1cab0_0;  1 drivers
v0x600003b1d0e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a221fb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a222670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1c870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1c900_0 .net "d", 0 0, L_0x6000039097c0;  alias, 1 drivers
v0x600003b1c990_0 .net "q", 0 0, v0x600003b1cab0_0;  alias, 1 drivers
v0x600003b1ca20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1cab0_0 .var "state", 0 0;
v0x600003b1cb40_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a222120 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9c00 .functor BUFT 1, v0x600003b1d3b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328887a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9c70 .functor BUFT 1, o0x7fe328887a38, C4<0>, C4<0>, C4<0>;
v0x600003b1d4d0_0 .net8 "Bitline1", 0 0, p0x7fe3288879d8;  1 drivers, strength-aware
v0x600003b1d560_0 .net8 "Bitline2", 0 0, p0x7fe328887a08;  1 drivers, strength-aware
v0x600003b1d5f0_0 .net "D", 0 0, L_0x600003909860;  1 drivers
v0x600003b1d680_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1d710_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1d7a0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1d830_0 name=_ivl_4
v0x600003b1d8c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1d950_0 .net "dffOut", 0 0, v0x600003b1d3b0_0;  1 drivers
v0x600003b1d9e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a221a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a222120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1d170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1d200_0 .net "d", 0 0, L_0x600003909860;  alias, 1 drivers
v0x600003b1d290_0 .net "q", 0 0, v0x600003b1d3b0_0;  alias, 1 drivers
v0x600003b1d320_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1d3b0_0 .var "state", 0 0;
v0x600003b1d440_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a221bd0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9ce0 .functor BUFT 1, v0x600003b1dcb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328887dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9d50 .functor BUFT 1, o0x7fe328887dc8, C4<0>, C4<0>, C4<0>;
v0x600003b1ddd0_0 .net8 "Bitline1", 0 0, p0x7fe328887d68;  1 drivers, strength-aware
v0x600003b1de60_0 .net8 "Bitline2", 0 0, p0x7fe328887d98;  1 drivers, strength-aware
v0x600003b1def0_0 .net "D", 0 0, L_0x600003909900;  1 drivers
v0x600003b1df80_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1e010_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1e0a0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1e130_0 name=_ivl_4
v0x600003b1e1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1e250_0 .net "dffOut", 0 0, v0x600003b1dcb0_0;  1 drivers
v0x600003b1e2e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a221510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a221bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1da70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1db00_0 .net "d", 0 0, L_0x600003909900;  alias, 1 drivers
v0x600003b1db90_0 .net "q", 0 0, v0x600003b1dcb0_0;  alias, 1 drivers
v0x600003b1dc20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1dcb0_0 .var "state", 0 0;
v0x600003b1dd40_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a221680 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9dc0 .functor BUFT 1, v0x600003b1e5b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328888158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9e30 .functor BUFT 1, o0x7fe328888158, C4<0>, C4<0>, C4<0>;
v0x600003b1e6d0_0 .net8 "Bitline1", 0 0, p0x7fe3288880f8;  1 drivers, strength-aware
v0x600003b1e760_0 .net8 "Bitline2", 0 0, p0x7fe328888128;  1 drivers, strength-aware
v0x600003b1e7f0_0 .net "D", 0 0, L_0x6000039099a0;  1 drivers
v0x600003b1e880_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1e910_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1e9a0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1ea30_0 name=_ivl_4
v0x600003b1eac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1eb50_0 .net "dffOut", 0 0, v0x600003b1e5b0_0;  1 drivers
v0x600003b1ebe0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a220fc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a221680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1e370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1e400_0 .net "d", 0 0, L_0x6000039099a0;  alias, 1 drivers
v0x600003b1e490_0 .net "q", 0 0, v0x600003b1e5b0_0;  alias, 1 drivers
v0x600003b1e520_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1e5b0_0 .var "state", 0 0;
v0x600003b1e640_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a221130 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9ea0 .functor BUFT 1, v0x600003b1eeb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288884e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9f10 .functor BUFT 1, o0x7fe3288884e8, C4<0>, C4<0>, C4<0>;
v0x600003b1efd0_0 .net8 "Bitline1", 0 0, p0x7fe328888488;  1 drivers, strength-aware
v0x600003b1f060_0 .net8 "Bitline2", 0 0, p0x7fe3288884b8;  1 drivers, strength-aware
v0x600003b1f0f0_0 .net "D", 0 0, L_0x600003909a40;  1 drivers
v0x600003b1f180_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1f210_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1f2a0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1f330_0 name=_ivl_4
v0x600003b1f3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1f450_0 .net "dffOut", 0 0, v0x600003b1eeb0_0;  1 drivers
v0x600003b1f4e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a220a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a221130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1ec70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1ed00_0 .net "d", 0 0, L_0x600003909a40;  alias, 1 drivers
v0x600003b1ed90_0 .net "q", 0 0, v0x600003b1eeb0_0;  alias, 1 drivers
v0x600003b1ee20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1eeb0_0 .var "state", 0 0;
v0x600003b1ef40_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a220be0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f9f80 .functor BUFT 1, v0x600003b1f7b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328888878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f9ff0 .functor BUFT 1, o0x7fe328888878, C4<0>, C4<0>, C4<0>;
v0x600003b1f8d0_0 .net8 "Bitline1", 0 0, p0x7fe328888818;  1 drivers, strength-aware
v0x600003b1f960_0 .net8 "Bitline2", 0 0, p0x7fe328888848;  1 drivers, strength-aware
v0x600003b1f9f0_0 .net "D", 0 0, L_0x600003909ae0;  1 drivers
v0x600003b1fa80_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1fb10_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1fba0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1fc30_0 name=_ivl_4
v0x600003b1fcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1fd50_0 .net "dffOut", 0 0, v0x600003b1f7b0_0;  1 drivers
v0x600003b1fde0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a220520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a220be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1f570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1f600_0 .net "d", 0 0, L_0x600003909ae0;  alias, 1 drivers
v0x600003b1f690_0 .net "q", 0 0, v0x600003b1f7b0_0;  alias, 1 drivers
v0x600003b1f720_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1f7b0_0 .var "state", 0 0;
v0x600003b1f840_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a220690 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa060 .functor BUFT 1, v0x600003b18120_0, C4<0>, C4<0>, C4<0>;
o0x7fe328888c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa0d0 .functor BUFT 1, o0x7fe328888c08, C4<0>, C4<0>, C4<0>;
v0x600003b18240_0 .net8 "Bitline1", 0 0, p0x7fe328888ba8;  1 drivers, strength-aware
v0x600003b182d0_0 .net8 "Bitline2", 0 0, p0x7fe328888bd8;  1 drivers, strength-aware
v0x600003b18360_0 .net "D", 0 0, L_0x600003909b80;  1 drivers
v0x600003b183f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b18480_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b18510_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b185a0_0 name=_ivl_4
v0x600003b18630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b186c0_0 .net "dffOut", 0 0, v0x600003b18120_0;  1 drivers
v0x600003b18750_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a22a150 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a220690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1fe70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1ff00_0 .net "d", 0 0, L_0x600003909b80;  alias, 1 drivers
v0x600003b18000_0 .net "q", 0 0, v0x600003b18120_0;  alias, 1 drivers
v0x600003b18090_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b18120_0 .var "state", 0 0;
v0x600003b181b0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a22a2c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa140 .functor BUFT 1, v0x600003b18a20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328888f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa1b0 .functor BUFT 1, o0x7fe328888f98, C4<0>, C4<0>, C4<0>;
v0x600003b18b40_0 .net8 "Bitline1", 0 0, p0x7fe328888f38;  1 drivers, strength-aware
v0x600003b18bd0_0 .net8 "Bitline2", 0 0, p0x7fe328888f68;  1 drivers, strength-aware
v0x600003b18c60_0 .net "D", 0 0, L_0x600003909c20;  1 drivers
v0x600003b18cf0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b18d80_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b18e10_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b18ea0_0 name=_ivl_4
v0x600003b18f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b18fc0_0 .net "dffOut", 0 0, v0x600003b18a20_0;  1 drivers
v0x600003b19050_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a229c00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a22a2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b187e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b18870_0 .net "d", 0 0, L_0x600003909c20;  alias, 1 drivers
v0x600003b18900_0 .net "q", 0 0, v0x600003b18a20_0;  alias, 1 drivers
v0x600003b18990_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b18a20_0 .var "state", 0 0;
v0x600003b18ab0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a229d70 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa220 .functor BUFT 1, v0x600003b19320_0, C4<0>, C4<0>, C4<0>;
o0x7fe328889328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa290 .functor BUFT 1, o0x7fe328889328, C4<0>, C4<0>, C4<0>;
v0x600003b19440_0 .net8 "Bitline1", 0 0, p0x7fe3288892c8;  1 drivers, strength-aware
v0x600003b194d0_0 .net8 "Bitline2", 0 0, p0x7fe3288892f8;  1 drivers, strength-aware
v0x600003b19560_0 .net "D", 0 0, L_0x600003909cc0;  1 drivers
v0x600003b195f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b19680_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b19710_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b197a0_0 name=_ivl_4
v0x600003b19830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b198c0_0 .net "dffOut", 0 0, v0x600003b19320_0;  1 drivers
v0x600003b19950_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2296b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a229d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b190e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b19170_0 .net "d", 0 0, L_0x600003909cc0;  alias, 1 drivers
v0x600003b19200_0 .net "q", 0 0, v0x600003b19320_0;  alias, 1 drivers
v0x600003b19290_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b19320_0 .var "state", 0 0;
v0x600003b193b0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a229820 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa300 .functor BUFT 1, v0x600003b19c20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288896b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa370 .functor BUFT 1, o0x7fe3288896b8, C4<0>, C4<0>, C4<0>;
v0x600003b19d40_0 .net8 "Bitline1", 0 0, p0x7fe328889658;  1 drivers, strength-aware
v0x600003b19dd0_0 .net8 "Bitline2", 0 0, p0x7fe328889688;  1 drivers, strength-aware
v0x600003b19e60_0 .net "D", 0 0, L_0x600003909d60;  1 drivers
v0x600003b19ef0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b19f80_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1a010_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1a0a0_0 name=_ivl_4
v0x600003b1a130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1a1c0_0 .net "dffOut", 0 0, v0x600003b19c20_0;  1 drivers
v0x600003b1a250_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a229160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a229820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b199e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b19a70_0 .net "d", 0 0, L_0x600003909d60;  alias, 1 drivers
v0x600003b19b00_0 .net "q", 0 0, v0x600003b19c20_0;  alias, 1 drivers
v0x600003b19b90_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b19c20_0 .var "state", 0 0;
v0x600003b19cb0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2292d0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa3e0 .functor BUFT 1, v0x600003b1a520_0, C4<0>, C4<0>, C4<0>;
o0x7fe328889a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa450 .functor BUFT 1, o0x7fe328889a48, C4<0>, C4<0>, C4<0>;
v0x600003b1a640_0 .net8 "Bitline1", 0 0, p0x7fe3288899e8;  1 drivers, strength-aware
v0x600003b1a6d0_0 .net8 "Bitline2", 0 0, p0x7fe328889a18;  1 drivers, strength-aware
v0x600003b1a760_0 .net "D", 0 0, L_0x600003909e00;  1 drivers
v0x600003b1a7f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1a880_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1a910_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1a9a0_0 name=_ivl_4
v0x600003b1aa30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1aac0_0 .net "dffOut", 0 0, v0x600003b1a520_0;  1 drivers
v0x600003b1ab50_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a228c10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2292d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1a2e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1a370_0 .net "d", 0 0, L_0x600003909e00;  alias, 1 drivers
v0x600003b1a400_0 .net "q", 0 0, v0x600003b1a520_0;  alias, 1 drivers
v0x600003b1a490_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1a520_0 .var "state", 0 0;
v0x600003b1a5b0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a228d80 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa4c0 .functor BUFT 1, v0x600003b1ae20_0, C4<0>, C4<0>, C4<0>;
o0x7fe328889dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa530 .functor BUFT 1, o0x7fe328889dd8, C4<0>, C4<0>, C4<0>;
v0x600003b1af40_0 .net8 "Bitline1", 0 0, p0x7fe328889d78;  1 drivers, strength-aware
v0x600003b1afd0_0 .net8 "Bitline2", 0 0, p0x7fe328889da8;  1 drivers, strength-aware
v0x600003b1b060_0 .net "D", 0 0, L_0x600003909ea0;  1 drivers
v0x600003b1b0f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1b180_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1b210_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1b2a0_0 name=_ivl_4
v0x600003b1b330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1b3c0_0 .net "dffOut", 0 0, v0x600003b1ae20_0;  1 drivers
v0x600003b1b450_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2286c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a228d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1abe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1ac70_0 .net "d", 0 0, L_0x600003909ea0;  alias, 1 drivers
v0x600003b1ad00_0 .net "q", 0 0, v0x600003b1ae20_0;  alias, 1 drivers
v0x600003b1ad90_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1ae20_0 .var "state", 0 0;
v0x600003b1aeb0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a228830 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa5a0 .functor BUFT 1, v0x600003b1b720_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888a168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa610 .functor BUFT 1, o0x7fe32888a168, C4<0>, C4<0>, C4<0>;
v0x600003b1b840_0 .net8 "Bitline1", 0 0, p0x7fe32888a108;  1 drivers, strength-aware
v0x600003b1b8d0_0 .net8 "Bitline2", 0 0, p0x7fe32888a138;  1 drivers, strength-aware
v0x600003b1b960_0 .net "D", 0 0, L_0x600003909f40;  1 drivers
v0x600003b1b9f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b1ba80_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b1bb10_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b1bba0_0 name=_ivl_4
v0x600003b1bc30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1bcc0_0 .net "dffOut", 0 0, v0x600003b1b720_0;  1 drivers
v0x600003b1bd50_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a228170 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a228830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1b4e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1b570_0 .net "d", 0 0, L_0x600003909f40;  alias, 1 drivers
v0x600003b1b600_0 .net "q", 0 0, v0x600003b1b720_0;  alias, 1 drivers
v0x600003b1b690_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b1b720_0 .var "state", 0 0;
v0x600003b1b7b0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2282e0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa680 .functor BUFT 1, v0x600003b14090_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888a4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa6f0 .functor BUFT 1, o0x7fe32888a4f8, C4<0>, C4<0>, C4<0>;
v0x600003b141b0_0 .net8 "Bitline1", 0 0, p0x7fe32888a498;  1 drivers, strength-aware
v0x600003b14240_0 .net8 "Bitline2", 0 0, p0x7fe32888a4c8;  1 drivers, strength-aware
v0x600003b142d0_0 .net "D", 0 0, L_0x600003909fe0;  1 drivers
v0x600003b14360_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b143f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b14480_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b14510_0 name=_ivl_4
v0x600003b145a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b14630_0 .net "dffOut", 0 0, v0x600003b14090_0;  1 drivers
v0x600003b146c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a227c20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2282e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b1bde0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b1be70_0 .net "d", 0 0, L_0x600003909fe0;  alias, 1 drivers
v0x600003b1bf00_0 .net "q", 0 0, v0x600003b14090_0;  alias, 1 drivers
v0x600003b14000_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b14090_0 .var "state", 0 0;
v0x600003b14120_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a227d90 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a222a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fa760 .functor BUFT 1, v0x600003b14990_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888a888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fa7d0 .functor BUFT 1, o0x7fe32888a888, C4<0>, C4<0>, C4<0>;
v0x600003b14ab0_0 .net8 "Bitline1", 0 0, p0x7fe32888a828;  1 drivers, strength-aware
v0x600003b14b40_0 .net8 "Bitline2", 0 0, p0x7fe32888a858;  1 drivers, strength-aware
v0x600003b14bd0_0 .net "D", 0 0, L_0x60000390a080;  1 drivers
v0x600003b14c60_0 .net "ReadEnable1", 0 0, L_0x7fe32a332ac0;  alias, 1 drivers
v0x600003b14cf0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332b08;  alias, 1 drivers
v0x600003b14d80_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b14e10_0 name=_ivl_4
v0x600003b14ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b14f30_0 .net "dffOut", 0 0, v0x600003b14990_0;  1 drivers
v0x600003b14fc0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2276d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a227d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b14750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b147e0_0 .net "d", 0 0, L_0x60000390a080;  alias, 1 drivers
v0x600003b14870_0 .net "q", 0 0, v0x600003b14990_0;  alias, 1 drivers
v0x600003b14900_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b14990_0 .var "state", 0 0;
v0x600003b14a20_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a227380 .scope module, "newPC_reg" "Register" 16 60, 14 100 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b2e5b0_0 .net8 "Bitline1", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
o0x7fe32888e548 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0c60 .island tran;
p0x7fe32888e548 .port I0x6000008f0c60, o0x7fe32888e548;
v0x600003b2e640_0 .net8 "Bitline2", 15 0, p0x7fe32888e548;  0 drivers, strength-aware
v0x600003b2e6d0_0 .net8 "D", 15 0, p0x7fe328865618;  alias, 0 drivers, strength-aware
L_0x7fe32a332d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b2e760_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  1 drivers
L_0x7fe32a332d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b2e7f0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  1 drivers
v0x600003b2e880_0 .net "WriteReg", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
v0x600003b2e910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2e9a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
L_0x6000039b1400 .part p0x7fe328865618, 0, 1;
L_0x6000039b14a0 .part p0x7fe328865618, 1, 1;
L_0x6000039b1540 .part p0x7fe328865618, 2, 1;
L_0x6000039b15e0 .part p0x7fe328865618, 3, 1;
L_0x6000039b1680 .part p0x7fe328865618, 4, 1;
L_0x6000039b1720 .part p0x7fe328865618, 5, 1;
L_0x6000039b17c0 .part p0x7fe328865618, 6, 1;
L_0x6000039b1860 .part p0x7fe328865618, 7, 1;
L_0x6000039b1900 .part p0x7fe328865618, 8, 1;
L_0x6000039b19a0 .part p0x7fe328865618, 9, 1;
L_0x6000039b1a40 .part p0x7fe328865618, 10, 1;
L_0x6000039b1ae0 .part p0x7fe328865618, 11, 1;
L_0x6000039b1b80 .part p0x7fe328865618, 12, 1;
L_0x6000039b1c20 .part p0x7fe328865618, 13, 1;
L_0x6000039b1cc0 .part p0x7fe328865618, 14, 1;
L_0x6000039b1d60 .part p0x7fe328865618, 15, 1;
p0x7fe32888ad68 .port I0x6000008ca400, L_0x6000023f5260;
 .tranvp 16 1 0, I0x6000008ca400, p0x7fe328865618 p0x7fe32888ad68;
p0x7fe32888b158 .port I0x6000008ca400, L_0x6000023f5340;
 .tranvp 16 1 1, I0x6000008ca400, p0x7fe328865618 p0x7fe32888b158;
p0x7fe32888b4e8 .port I0x6000008ca400, L_0x6000023f5420;
 .tranvp 16 1 2, I0x6000008ca400, p0x7fe328865618 p0x7fe32888b4e8;
p0x7fe32888b878 .port I0x6000008ca400, L_0x6000023f5500;
 .tranvp 16 1 3, I0x6000008ca400, p0x7fe328865618 p0x7fe32888b878;
p0x7fe32888bc08 .port I0x6000008ca400, L_0x6000023f55e0;
 .tranvp 16 1 4, I0x6000008ca400, p0x7fe328865618 p0x7fe32888bc08;
p0x7fe32888bf98 .port I0x6000008ca400, L_0x6000023f56c0;
 .tranvp 16 1 5, I0x6000008ca400, p0x7fe328865618 p0x7fe32888bf98;
p0x7fe32888c328 .port I0x6000008ca400, L_0x6000023f57a0;
 .tranvp 16 1 6, I0x6000008ca400, p0x7fe328865618 p0x7fe32888c328;
p0x7fe32888c6b8 .port I0x6000008ca400, L_0x6000023f5880;
 .tranvp 16 1 7, I0x6000008ca400, p0x7fe328865618 p0x7fe32888c6b8;
p0x7fe32888ca48 .port I0x6000008ca400, L_0x6000023f5960;
 .tranvp 16 1 8, I0x6000008ca400, p0x7fe328865618 p0x7fe32888ca48;
p0x7fe32888cdd8 .port I0x6000008ca400, L_0x6000023f5a40;
 .tranvp 16 1 9, I0x6000008ca400, p0x7fe328865618 p0x7fe32888cdd8;
p0x7fe32888d168 .port I0x6000008ca400, L_0x6000023f5b20;
 .tranvp 16 1 10, I0x6000008ca400, p0x7fe328865618 p0x7fe32888d168;
p0x7fe32888d4f8 .port I0x6000008ca400, L_0x6000023f5c00;
 .tranvp 16 1 11, I0x6000008ca400, p0x7fe328865618 p0x7fe32888d4f8;
p0x7fe32888d888 .port I0x6000008ca400, L_0x6000023f5ce0;
 .tranvp 16 1 12, I0x6000008ca400, p0x7fe328865618 p0x7fe32888d888;
p0x7fe32888dc18 .port I0x6000008ca400, L_0x6000023f5dc0;
 .tranvp 16 1 13, I0x6000008ca400, p0x7fe328865618 p0x7fe32888dc18;
p0x7fe32888dfa8 .port I0x6000008ca400, L_0x6000023f5ea0;
 .tranvp 16 1 14, I0x6000008ca400, p0x7fe328865618 p0x7fe32888dfa8;
p0x7fe32888e338 .port I0x6000008ca400, L_0x6000023f5f80;
 .tranvp 16 1 15, I0x6000008ca400, p0x7fe328865618 p0x7fe32888e338;
p0x7fe32888ad98 .port I0x6000008f0c60, L_0x6000023f52d0;
 .tranvp 16 1 0, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888ad98;
p0x7fe32888b188 .port I0x6000008f0c60, L_0x6000023f53b0;
 .tranvp 16 1 1, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888b188;
p0x7fe32888b518 .port I0x6000008f0c60, L_0x6000023f5490;
 .tranvp 16 1 2, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888b518;
p0x7fe32888b8a8 .port I0x6000008f0c60, L_0x6000023f5570;
 .tranvp 16 1 3, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888b8a8;
p0x7fe32888bc38 .port I0x6000008f0c60, L_0x6000023f5650;
 .tranvp 16 1 4, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888bc38;
p0x7fe32888bfc8 .port I0x6000008f0c60, L_0x6000023f5730;
 .tranvp 16 1 5, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888bfc8;
p0x7fe32888c358 .port I0x6000008f0c60, L_0x6000023f5810;
 .tranvp 16 1 6, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888c358;
p0x7fe32888c6e8 .port I0x6000008f0c60, L_0x6000023f58f0;
 .tranvp 16 1 7, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888c6e8;
p0x7fe32888ca78 .port I0x6000008f0c60, L_0x6000023f59d0;
 .tranvp 16 1 8, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888ca78;
p0x7fe32888ce08 .port I0x6000008f0c60, L_0x6000023f5ab0;
 .tranvp 16 1 9, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888ce08;
p0x7fe32888d198 .port I0x6000008f0c60, L_0x6000023f5b90;
 .tranvp 16 1 10, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888d198;
p0x7fe32888d528 .port I0x6000008f0c60, L_0x6000023f5c70;
 .tranvp 16 1 11, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888d528;
p0x7fe32888d8b8 .port I0x6000008f0c60, L_0x6000023f5d50;
 .tranvp 16 1 12, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888d8b8;
p0x7fe32888dc48 .port I0x6000008f0c60, L_0x6000023f5e30;
 .tranvp 16 1 13, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888dc48;
p0x7fe32888dfd8 .port I0x6000008f0c60, L_0x6000023f5f10;
 .tranvp 16 1 14, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888dfd8;
p0x7fe32888e368 .port I0x6000008f0c60, L_0x6000023f5ff0;
 .tranvp 16 1 15, I0x6000008f0c60, p0x7fe32888e548 p0x7fe32888e368;
S_0x7fe32a226c30 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5260 .functor BUFT 1, v0x600003b15710_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888ae28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f52d0 .functor BUFT 1, o0x7fe32888ae28, C4<0>, C4<0>, C4<0>;
v0x600003b15830_0 .net8 "Bitline1", 0 0, p0x7fe32888ad68;  1 drivers, strength-aware
v0x600003b158c0_0 .net8 "Bitline2", 0 0, p0x7fe32888ad98;  1 drivers, strength-aware
v0x600003b15950_0 .net "D", 0 0, L_0x6000039b1400;  1 drivers
v0x600003b159e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b15a70_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b15b00_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b15b90_0 name=_ivl_4
v0x600003b15c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b15cb0_0 .net "dffOut", 0 0, v0x600003b15710_0;  1 drivers
v0x600003b15d40_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a226da0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a226c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b154d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b15560_0 .net "d", 0 0, L_0x6000039b1400;  alias, 1 drivers
v0x600003b155f0_0 .net "q", 0 0, v0x600003b15710_0;  alias, 1 drivers
v0x600003b15680_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b15710_0 .var "state", 0 0;
v0x600003b157a0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2266e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5340 .functor BUFT 1, v0x600003b16010_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888b1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f53b0 .functor BUFT 1, o0x7fe32888b1b8, C4<0>, C4<0>, C4<0>;
v0x600003b16130_0 .net8 "Bitline1", 0 0, p0x7fe32888b158;  1 drivers, strength-aware
v0x600003b161c0_0 .net8 "Bitline2", 0 0, p0x7fe32888b188;  1 drivers, strength-aware
v0x600003b16250_0 .net "D", 0 0, L_0x6000039b14a0;  1 drivers
v0x600003b162e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b16370_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b16400_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b16490_0 name=_ivl_4
v0x600003b16520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b165b0_0 .net "dffOut", 0 0, v0x600003b16010_0;  1 drivers
v0x600003b16640_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a226850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2266e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b15dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b15e60_0 .net "d", 0 0, L_0x6000039b14a0;  alias, 1 drivers
v0x600003b15ef0_0 .net "q", 0 0, v0x600003b16010_0;  alias, 1 drivers
v0x600003b15f80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b16010_0 .var "state", 0 0;
v0x600003b160a0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a226190 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5420 .functor BUFT 1, v0x600003b16910_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888b548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5490 .functor BUFT 1, o0x7fe32888b548, C4<0>, C4<0>, C4<0>;
v0x600003b16a30_0 .net8 "Bitline1", 0 0, p0x7fe32888b4e8;  1 drivers, strength-aware
v0x600003b16ac0_0 .net8 "Bitline2", 0 0, p0x7fe32888b518;  1 drivers, strength-aware
v0x600003b16b50_0 .net "D", 0 0, L_0x6000039b1540;  1 drivers
v0x600003b16be0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b16c70_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b16d00_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b16d90_0 name=_ivl_4
v0x600003b16e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b16eb0_0 .net "dffOut", 0 0, v0x600003b16910_0;  1 drivers
v0x600003b16f40_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a226300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a226190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b166d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b16760_0 .net "d", 0 0, L_0x6000039b1540;  alias, 1 drivers
v0x600003b167f0_0 .net "q", 0 0, v0x600003b16910_0;  alias, 1 drivers
v0x600003b16880_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b16910_0 .var "state", 0 0;
v0x600003b169a0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a225c40 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5500 .functor BUFT 1, v0x600003b17210_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888b8d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5570 .functor BUFT 1, o0x7fe32888b8d8, C4<0>, C4<0>, C4<0>;
v0x600003b17330_0 .net8 "Bitline1", 0 0, p0x7fe32888b878;  1 drivers, strength-aware
v0x600003b173c0_0 .net8 "Bitline2", 0 0, p0x7fe32888b8a8;  1 drivers, strength-aware
v0x600003b17450_0 .net "D", 0 0, L_0x6000039b15e0;  1 drivers
v0x600003b174e0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b17570_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b17600_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b17690_0 name=_ivl_4
v0x600003b17720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b177b0_0 .net "dffOut", 0 0, v0x600003b17210_0;  1 drivers
v0x600003b17840_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a225db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a225c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b16fd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b17060_0 .net "d", 0 0, L_0x6000039b15e0;  alias, 1 drivers
v0x600003b170f0_0 .net "q", 0 0, v0x600003b17210_0;  alias, 1 drivers
v0x600003b17180_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b17210_0 .var "state", 0 0;
v0x600003b172a0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2256f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f55e0 .functor BUFT 1, v0x600003b17b10_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888bc68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5650 .functor BUFT 1, o0x7fe32888bc68, C4<0>, C4<0>, C4<0>;
v0x600003b17c30_0 .net8 "Bitline1", 0 0, p0x7fe32888bc08;  1 drivers, strength-aware
v0x600003b17cc0_0 .net8 "Bitline2", 0 0, p0x7fe32888bc38;  1 drivers, strength-aware
v0x600003b17d50_0 .net "D", 0 0, L_0x6000039b1680;  1 drivers
v0x600003b17de0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b17e70_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b17f00_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b10000_0 name=_ivl_4
v0x600003b10090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b10120_0 .net "dffOut", 0 0, v0x600003b17b10_0;  1 drivers
v0x600003b101b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a225860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2256f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b178d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b17960_0 .net "d", 0 0, L_0x6000039b1680;  alias, 1 drivers
v0x600003b179f0_0 .net "q", 0 0, v0x600003b17b10_0;  alias, 1 drivers
v0x600003b17a80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b17b10_0 .var "state", 0 0;
v0x600003b17ba0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a21dbb0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f56c0 .functor BUFT 1, v0x600003b10480_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888bff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5730 .functor BUFT 1, o0x7fe32888bff8, C4<0>, C4<0>, C4<0>;
v0x600003b105a0_0 .net8 "Bitline1", 0 0, p0x7fe32888bf98;  1 drivers, strength-aware
v0x600003b10630_0 .net8 "Bitline2", 0 0, p0x7fe32888bfc8;  1 drivers, strength-aware
v0x600003b106c0_0 .net "D", 0 0, L_0x6000039b1720;  1 drivers
v0x600003b10750_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b107e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b10870_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b10900_0 name=_ivl_4
v0x600003b10990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b10a20_0 .net "dffOut", 0 0, v0x600003b10480_0;  1 drivers
v0x600003b10ab0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a21dd20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b10240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b102d0_0 .net "d", 0 0, L_0x6000039b1720;  alias, 1 drivers
v0x600003b10360_0 .net "q", 0 0, v0x600003b10480_0;  alias, 1 drivers
v0x600003b103f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b10480_0 .var "state", 0 0;
v0x600003b10510_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a21de90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f57a0 .functor BUFT 1, v0x600003b10d80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888c388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5810 .functor BUFT 1, o0x7fe32888c388, C4<0>, C4<0>, C4<0>;
v0x600003b10ea0_0 .net8 "Bitline1", 0 0, p0x7fe32888c328;  1 drivers, strength-aware
v0x600003b10f30_0 .net8 "Bitline2", 0 0, p0x7fe32888c358;  1 drivers, strength-aware
v0x600003b10fc0_0 .net "D", 0 0, L_0x6000039b17c0;  1 drivers
v0x600003b11050_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b110e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b11170_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b11200_0 name=_ivl_4
v0x600003b11290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b11320_0 .net "dffOut", 0 0, v0x600003b10d80_0;  1 drivers
v0x600003b113b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a21d110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21de90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b10b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b10bd0_0 .net "d", 0 0, L_0x6000039b17c0;  alias, 1 drivers
v0x600003b10c60_0 .net "q", 0 0, v0x600003b10d80_0;  alias, 1 drivers
v0x600003b10cf0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b10d80_0 .var "state", 0 0;
v0x600003b10e10_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a21d280 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5880 .functor BUFT 1, v0x600003b11680_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888c718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f58f0 .functor BUFT 1, o0x7fe32888c718, C4<0>, C4<0>, C4<0>;
v0x600003b117a0_0 .net8 "Bitline1", 0 0, p0x7fe32888c6b8;  1 drivers, strength-aware
v0x600003b11830_0 .net8 "Bitline2", 0 0, p0x7fe32888c6e8;  1 drivers, strength-aware
v0x600003b118c0_0 .net "D", 0 0, L_0x6000039b1860;  1 drivers
v0x600003b11950_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b119e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b11a70_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b11b00_0 name=_ivl_4
v0x600003b11b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b11c20_0 .net "dffOut", 0 0, v0x600003b11680_0;  1 drivers
v0x600003b11cb0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a21d3f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21d280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b11440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b114d0_0 .net "d", 0 0, L_0x6000039b1860;  alias, 1 drivers
v0x600003b11560_0 .net "q", 0 0, v0x600003b11680_0;  alias, 1 drivers
v0x600003b115f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b11680_0 .var "state", 0 0;
v0x600003b11710_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a21d560 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5960 .functor BUFT 1, v0x600003b11f80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888caa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f59d0 .functor BUFT 1, o0x7fe32888caa8, C4<0>, C4<0>, C4<0>;
v0x600003b120a0_0 .net8 "Bitline1", 0 0, p0x7fe32888ca48;  1 drivers, strength-aware
v0x600003b12130_0 .net8 "Bitline2", 0 0, p0x7fe32888ca78;  1 drivers, strength-aware
v0x600003b121c0_0 .net "D", 0 0, L_0x6000039b1900;  1 drivers
v0x600003b12250_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b122e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b12370_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b12400_0 name=_ivl_4
v0x600003b12490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b12520_0 .net "dffOut", 0 0, v0x600003b11f80_0;  1 drivers
v0x600003b125b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a236f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a21d560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b11d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b11dd0_0 .net "d", 0 0, L_0x6000039b1900;  alias, 1 drivers
v0x600003b11e60_0 .net "q", 0 0, v0x600003b11f80_0;  alias, 1 drivers
v0x600003b11ef0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b11f80_0 .var "state", 0 0;
v0x600003b12010_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237080 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5a40 .functor BUFT 1, v0x600003b12880_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888ce38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5ab0 .functor BUFT 1, o0x7fe32888ce38, C4<0>, C4<0>, C4<0>;
v0x600003b129a0_0 .net8 "Bitline1", 0 0, p0x7fe32888cdd8;  1 drivers, strength-aware
v0x600003b12a30_0 .net8 "Bitline2", 0 0, p0x7fe32888ce08;  1 drivers, strength-aware
v0x600003b12ac0_0 .net "D", 0 0, L_0x6000039b19a0;  1 drivers
v0x600003b12b50_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b12be0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b12c70_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b12d00_0 name=_ivl_4
v0x600003b12d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b12e20_0 .net "dffOut", 0 0, v0x600003b12880_0;  1 drivers
v0x600003b12eb0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2371f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b12640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b126d0_0 .net "d", 0 0, L_0x6000039b19a0;  alias, 1 drivers
v0x600003b12760_0 .net "q", 0 0, v0x600003b12880_0;  alias, 1 drivers
v0x600003b127f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b12880_0 .var "state", 0 0;
v0x600003b12910_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237360 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5b20 .functor BUFT 1, v0x600003b13180_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888d1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5b90 .functor BUFT 1, o0x7fe32888d1c8, C4<0>, C4<0>, C4<0>;
v0x600003b132a0_0 .net8 "Bitline1", 0 0, p0x7fe32888d168;  1 drivers, strength-aware
v0x600003b13330_0 .net8 "Bitline2", 0 0, p0x7fe32888d198;  1 drivers, strength-aware
v0x600003b133c0_0 .net "D", 0 0, L_0x6000039b1a40;  1 drivers
v0x600003b13450_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b134e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b13570_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b13600_0 name=_ivl_4
v0x600003b13690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b13720_0 .net "dffOut", 0 0, v0x600003b13180_0;  1 drivers
v0x600003b137b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2374d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b12f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b12fd0_0 .net "d", 0 0, L_0x6000039b1a40;  alias, 1 drivers
v0x600003b13060_0 .net "q", 0 0, v0x600003b13180_0;  alias, 1 drivers
v0x600003b130f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b13180_0 .var "state", 0 0;
v0x600003b13210_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237640 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5c00 .functor BUFT 1, v0x600003b13a80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888d558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5c70 .functor BUFT 1, o0x7fe32888d558, C4<0>, C4<0>, C4<0>;
v0x600003b13ba0_0 .net8 "Bitline1", 0 0, p0x7fe32888d4f8;  1 drivers, strength-aware
v0x600003b13c30_0 .net8 "Bitline2", 0 0, p0x7fe32888d528;  1 drivers, strength-aware
v0x600003b13cc0_0 .net "D", 0 0, L_0x6000039b1ae0;  1 drivers
v0x600003b13d50_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b13de0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b13e70_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b13f00_0 name=_ivl_4
v0x600003b2c000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2c090_0 .net "dffOut", 0 0, v0x600003b13a80_0;  1 drivers
v0x600003b2c120_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2377b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b13840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b138d0_0 .net "d", 0 0, L_0x6000039b1ae0;  alias, 1 drivers
v0x600003b13960_0 .net "q", 0 0, v0x600003b13a80_0;  alias, 1 drivers
v0x600003b139f0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b13a80_0 .var "state", 0 0;
v0x600003b13b10_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237920 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5ce0 .functor BUFT 1, v0x600003b2c3f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888d8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5d50 .functor BUFT 1, o0x7fe32888d8e8, C4<0>, C4<0>, C4<0>;
v0x600003b2c510_0 .net8 "Bitline1", 0 0, p0x7fe32888d888;  1 drivers, strength-aware
v0x600003b2c5a0_0 .net8 "Bitline2", 0 0, p0x7fe32888d8b8;  1 drivers, strength-aware
v0x600003b2c630_0 .net "D", 0 0, L_0x6000039b1b80;  1 drivers
v0x600003b2c6c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b2c750_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b2c7e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2c870_0 name=_ivl_4
v0x600003b2c900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2c990_0 .net "dffOut", 0 0, v0x600003b2c3f0_0;  1 drivers
v0x600003b2ca20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a237a90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2c1b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2c240_0 .net "d", 0 0, L_0x6000039b1b80;  alias, 1 drivers
v0x600003b2c2d0_0 .net "q", 0 0, v0x600003b2c3f0_0;  alias, 1 drivers
v0x600003b2c360_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2c3f0_0 .var "state", 0 0;
v0x600003b2c480_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237c00 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5dc0 .functor BUFT 1, v0x600003b2ccf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888dc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5e30 .functor BUFT 1, o0x7fe32888dc78, C4<0>, C4<0>, C4<0>;
v0x600003b2ce10_0 .net8 "Bitline1", 0 0, p0x7fe32888dc18;  1 drivers, strength-aware
v0x600003b2cea0_0 .net8 "Bitline2", 0 0, p0x7fe32888dc48;  1 drivers, strength-aware
v0x600003b2cf30_0 .net "D", 0 0, L_0x6000039b1c20;  1 drivers
v0x600003b2cfc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b2d050_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b2d0e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2d170_0 name=_ivl_4
v0x600003b2d200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2d290_0 .net "dffOut", 0 0, v0x600003b2ccf0_0;  1 drivers
v0x600003b2d320_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a237d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2cab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2cb40_0 .net "d", 0 0, L_0x6000039b1c20;  alias, 1 drivers
v0x600003b2cbd0_0 .net "q", 0 0, v0x600003b2ccf0_0;  alias, 1 drivers
v0x600003b2cc60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2ccf0_0 .var "state", 0 0;
v0x600003b2cd80_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a237ee0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5ea0 .functor BUFT 1, v0x600003b2d5f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888e008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5f10 .functor BUFT 1, o0x7fe32888e008, C4<0>, C4<0>, C4<0>;
v0x600003b2d710_0 .net8 "Bitline1", 0 0, p0x7fe32888dfa8;  1 drivers, strength-aware
v0x600003b2d7a0_0 .net8 "Bitline2", 0 0, p0x7fe32888dfd8;  1 drivers, strength-aware
v0x600003b2d830_0 .net "D", 0 0, L_0x6000039b1cc0;  1 drivers
v0x600003b2d8c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b2d950_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b2d9e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2da70_0 name=_ivl_4
v0x600003b2db00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2db90_0 .net "dffOut", 0 0, v0x600003b2d5f0_0;  1 drivers
v0x600003b2dc20_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a238050 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a237ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2d3b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2d440_0 .net "d", 0 0, L_0x6000039b1cc0;  alias, 1 drivers
v0x600003b2d4d0_0 .net "q", 0 0, v0x600003b2d5f0_0;  alias, 1 drivers
v0x600003b2d560_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2d5f0_0 .var "state", 0 0;
v0x600003b2d680_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2381c0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a227380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5f80 .functor BUFT 1, v0x600003b2def0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888e398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5ff0 .functor BUFT 1, o0x7fe32888e398, C4<0>, C4<0>, C4<0>;
v0x600003b2e010_0 .net8 "Bitline1", 0 0, p0x7fe32888e338;  1 drivers, strength-aware
v0x600003b2e0a0_0 .net8 "Bitline2", 0 0, p0x7fe32888e368;  1 drivers, strength-aware
v0x600003b2e130_0 .net "D", 0 0, L_0x6000039b1d60;  1 drivers
v0x600003b2e1c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332d00;  alias, 1 drivers
v0x600003b2e250_0 .net "ReadEnable2", 0 0, L_0x7fe32a332d48;  alias, 1 drivers
v0x600003b2e2e0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2e370_0 name=_ivl_4
v0x600003b2e400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2e490_0 .net "dffOut", 0 0, v0x600003b2def0_0;  1 drivers
v0x600003b2e520_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a238330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2381c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2dcb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2dd40_0 .net "d", 0 0, L_0x6000039b1d60;  alias, 1 drivers
v0x600003b2ddd0_0 .net "q", 0 0, v0x600003b2def0_0;  alias, 1 drivers
v0x600003b2de60_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2def0_0 .var "state", 0 0;
v0x600003b2df80_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2388a0 .scope module, "oldPC_reg" "Register" 16 57, 14 100 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b27b10_0 .net8 "Bitline1", 15 0, p0x7fe32887e0a8;  alias, 0 drivers, strength-aware
o0x7fe328892058 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008f0b80 .island tran;
p0x7fe328892058 .port I0x6000008f0b80, o0x7fe328892058;
v0x600003b27ba0_0 .net8 "Bitline2", 15 0, p0x7fe328892058;  0 drivers, strength-aware
v0x600003b27c30_0 .net8 "D", 15 0, p0x7fe328869188;  alias, 0 drivers, strength-aware
L_0x7fe32a332c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b27cc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  1 drivers
L_0x7fe32a332cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b27d50_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  1 drivers
v0x600003b27de0_0 .net "WriteReg", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
v0x600003b27e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b27f00_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
L_0x6000039b0a00 .part p0x7fe328869188, 0, 1;
L_0x6000039b0aa0 .part p0x7fe328869188, 1, 1;
L_0x6000039b0b40 .part p0x7fe328869188, 2, 1;
L_0x6000039b0be0 .part p0x7fe328869188, 3, 1;
L_0x6000039b0c80 .part p0x7fe328869188, 4, 1;
L_0x6000039b0d20 .part p0x7fe328869188, 5, 1;
L_0x6000039b0dc0 .part p0x7fe328869188, 6, 1;
L_0x6000039b0e60 .part p0x7fe328869188, 7, 1;
L_0x6000039b0f00 .part p0x7fe328869188, 8, 1;
L_0x6000039b0fa0 .part p0x7fe328869188, 9, 1;
L_0x6000039b1040 .part p0x7fe328869188, 10, 1;
L_0x6000039b10e0 .part p0x7fe328869188, 11, 1;
L_0x6000039b1180 .part p0x7fe328869188, 12, 1;
L_0x6000039b1220 .part p0x7fe328869188, 13, 1;
L_0x6000039b12c0 .part p0x7fe328869188, 14, 1;
L_0x6000039b1360 .part p0x7fe328869188, 15, 1;
p0x7fe32888e878 .port I0x6000008f0a80, L_0x6000023f4460;
 .tranvp 16 1 0, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888e878;
p0x7fe32888ec68 .port I0x6000008f0a80, L_0x6000023f4540;
 .tranvp 16 1 1, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888ec68;
p0x7fe32888eff8 .port I0x6000008f0a80, L_0x6000023f4620;
 .tranvp 16 1 2, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888eff8;
p0x7fe32888f388 .port I0x6000008f0a80, L_0x6000023f4700;
 .tranvp 16 1 3, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888f388;
p0x7fe32888f718 .port I0x6000008f0a80, L_0x6000023f47e0;
 .tranvp 16 1 4, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888f718;
p0x7fe32888faa8 .port I0x6000008f0a80, L_0x6000023f48c0;
 .tranvp 16 1 5, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888faa8;
p0x7fe32888fe38 .port I0x6000008f0a80, L_0x6000023f49a0;
 .tranvp 16 1 6, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe32888fe38;
p0x7fe3288901c8 .port I0x6000008f0a80, L_0x6000023f4a80;
 .tranvp 16 1 7, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe3288901c8;
p0x7fe328890558 .port I0x6000008f0a80, L_0x6000023f4b60;
 .tranvp 16 1 8, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328890558;
p0x7fe3288908e8 .port I0x6000008f0a80, L_0x6000023f4c40;
 .tranvp 16 1 9, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe3288908e8;
p0x7fe328890c78 .port I0x6000008f0a80, L_0x6000023f4d20;
 .tranvp 16 1 10, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328890c78;
p0x7fe328891008 .port I0x6000008f0a80, L_0x6000023f4e00;
 .tranvp 16 1 11, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328891008;
p0x7fe328891398 .port I0x6000008f0a80, L_0x6000023f4ee0;
 .tranvp 16 1 12, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328891398;
p0x7fe328891728 .port I0x6000008f0a80, L_0x6000023f4fc0;
 .tranvp 16 1 13, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328891728;
p0x7fe328891ab8 .port I0x6000008f0a80, L_0x6000023f50a0;
 .tranvp 16 1 14, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328891ab8;
p0x7fe328891e48 .port I0x6000008f0a80, L_0x6000023f5180;
 .tranvp 16 1 15, I0x6000008f0a80, p0x7fe32887e0a8 p0x7fe328891e48;
p0x7fe32888e8a8 .port I0x6000008f0b80, L_0x6000023f44d0;
 .tranvp 16 1 0, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888e8a8;
p0x7fe32888ec98 .port I0x6000008f0b80, L_0x6000023f45b0;
 .tranvp 16 1 1, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888ec98;
p0x7fe32888f028 .port I0x6000008f0b80, L_0x6000023f4690;
 .tranvp 16 1 2, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888f028;
p0x7fe32888f3b8 .port I0x6000008f0b80, L_0x6000023f4770;
 .tranvp 16 1 3, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888f3b8;
p0x7fe32888f748 .port I0x6000008f0b80, L_0x6000023f4850;
 .tranvp 16 1 4, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888f748;
p0x7fe32888fad8 .port I0x6000008f0b80, L_0x6000023f4930;
 .tranvp 16 1 5, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888fad8;
p0x7fe32888fe68 .port I0x6000008f0b80, L_0x6000023f4a10;
 .tranvp 16 1 6, I0x6000008f0b80, p0x7fe328892058 p0x7fe32888fe68;
p0x7fe3288901f8 .port I0x6000008f0b80, L_0x6000023f4af0;
 .tranvp 16 1 7, I0x6000008f0b80, p0x7fe328892058 p0x7fe3288901f8;
p0x7fe328890588 .port I0x6000008f0b80, L_0x6000023f4bd0;
 .tranvp 16 1 8, I0x6000008f0b80, p0x7fe328892058 p0x7fe328890588;
p0x7fe328890918 .port I0x6000008f0b80, L_0x6000023f4cb0;
 .tranvp 16 1 9, I0x6000008f0b80, p0x7fe328892058 p0x7fe328890918;
p0x7fe328890ca8 .port I0x6000008f0b80, L_0x6000023f4d90;
 .tranvp 16 1 10, I0x6000008f0b80, p0x7fe328892058 p0x7fe328890ca8;
p0x7fe328891038 .port I0x6000008f0b80, L_0x6000023f4e70;
 .tranvp 16 1 11, I0x6000008f0b80, p0x7fe328892058 p0x7fe328891038;
p0x7fe3288913c8 .port I0x6000008f0b80, L_0x6000023f4f50;
 .tranvp 16 1 12, I0x6000008f0b80, p0x7fe328892058 p0x7fe3288913c8;
p0x7fe328891758 .port I0x6000008f0b80, L_0x6000023f5030;
 .tranvp 16 1 13, I0x6000008f0b80, p0x7fe328892058 p0x7fe328891758;
p0x7fe328891ae8 .port I0x6000008f0b80, L_0x6000023f5110;
 .tranvp 16 1 14, I0x6000008f0b80, p0x7fe328892058 p0x7fe328891ae8;
p0x7fe328891e78 .port I0x6000008f0b80, L_0x6000023f51f0;
 .tranvp 16 1 15, I0x6000008f0b80, p0x7fe328892058 p0x7fe328891e78;
S_0x7fe32a238a10 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4460 .functor BUFT 1, v0x600003b2ec70_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888e938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f44d0 .functor BUFT 1, o0x7fe32888e938, C4<0>, C4<0>, C4<0>;
v0x600003b2ed90_0 .net8 "Bitline1", 0 0, p0x7fe32888e878;  1 drivers, strength-aware
v0x600003b2ee20_0 .net8 "Bitline2", 0 0, p0x7fe32888e8a8;  1 drivers, strength-aware
v0x600003b2eeb0_0 .net "D", 0 0, L_0x6000039b0a00;  1 drivers
v0x600003b2ef40_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b2efd0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b2f060_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2f0f0_0 name=_ivl_4
v0x600003b2f180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2f210_0 .net "dffOut", 0 0, v0x600003b2ec70_0;  1 drivers
v0x600003b2f2a0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a238b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a238a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2ea30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2eac0_0 .net "d", 0 0, L_0x6000039b0a00;  alias, 1 drivers
v0x600003b2eb50_0 .net "q", 0 0, v0x600003b2ec70_0;  alias, 1 drivers
v0x600003b2ebe0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2ec70_0 .var "state", 0 0;
v0x600003b2ed00_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a238cf0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4540 .functor BUFT 1, v0x600003b2f570_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888ecc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f45b0 .functor BUFT 1, o0x7fe32888ecc8, C4<0>, C4<0>, C4<0>;
v0x600003b2f690_0 .net8 "Bitline1", 0 0, p0x7fe32888ec68;  1 drivers, strength-aware
v0x600003b2f720_0 .net8 "Bitline2", 0 0, p0x7fe32888ec98;  1 drivers, strength-aware
v0x600003b2f7b0_0 .net "D", 0 0, L_0x6000039b0aa0;  1 drivers
v0x600003b2f840_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b2f8d0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b2f960_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2f9f0_0 name=_ivl_4
v0x600003b2fa80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2fb10_0 .net "dffOut", 0 0, v0x600003b2f570_0;  1 drivers
v0x600003b2fba0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a238e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a238cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2f330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2f3c0_0 .net "d", 0 0, L_0x6000039b0aa0;  alias, 1 drivers
v0x600003b2f450_0 .net "q", 0 0, v0x600003b2f570_0;  alias, 1 drivers
v0x600003b2f4e0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2f570_0 .var "state", 0 0;
v0x600003b2f600_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a238fd0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4620 .functor BUFT 1, v0x600003b2fe70_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888f058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4690 .functor BUFT 1, o0x7fe32888f058, C4<0>, C4<0>, C4<0>;
v0x600003b28000_0 .net8 "Bitline1", 0 0, p0x7fe32888eff8;  1 drivers, strength-aware
v0x600003b28090_0 .net8 "Bitline2", 0 0, p0x7fe32888f028;  1 drivers, strength-aware
v0x600003b28120_0 .net "D", 0 0, L_0x6000039b0b40;  1 drivers
v0x600003b281b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b28240_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b282d0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b28360_0 name=_ivl_4
v0x600003b283f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b28480_0 .net "dffOut", 0 0, v0x600003b2fe70_0;  1 drivers
v0x600003b28510_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a239140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a238fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2fc30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2fcc0_0 .net "d", 0 0, L_0x6000039b0b40;  alias, 1 drivers
v0x600003b2fd50_0 .net "q", 0 0, v0x600003b2fe70_0;  alias, 1 drivers
v0x600003b2fde0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2fe70_0 .var "state", 0 0;
v0x600003b2ff00_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a2392b0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4700 .functor BUFT 1, v0x600003b287e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888f3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4770 .functor BUFT 1, o0x7fe32888f3e8, C4<0>, C4<0>, C4<0>;
v0x600003b28900_0 .net8 "Bitline1", 0 0, p0x7fe32888f388;  1 drivers, strength-aware
v0x600003b28990_0 .net8 "Bitline2", 0 0, p0x7fe32888f3b8;  1 drivers, strength-aware
v0x600003b28a20_0 .net "D", 0 0, L_0x6000039b0be0;  1 drivers
v0x600003b28ab0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b28b40_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b28bd0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b28c60_0 name=_ivl_4
v0x600003b28cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b28d80_0 .net "dffOut", 0 0, v0x600003b287e0_0;  1 drivers
v0x600003b28e10_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a239420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2392b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b285a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b28630_0 .net "d", 0 0, L_0x6000039b0be0;  alias, 1 drivers
v0x600003b286c0_0 .net "q", 0 0, v0x600003b287e0_0;  alias, 1 drivers
v0x600003b28750_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b287e0_0 .var "state", 0 0;
v0x600003b28870_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a239590 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f47e0 .functor BUFT 1, v0x600003b290e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888f778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4850 .functor BUFT 1, o0x7fe32888f778, C4<0>, C4<0>, C4<0>;
v0x600003b29200_0 .net8 "Bitline1", 0 0, p0x7fe32888f718;  1 drivers, strength-aware
v0x600003b29290_0 .net8 "Bitline2", 0 0, p0x7fe32888f748;  1 drivers, strength-aware
v0x600003b29320_0 .net "D", 0 0, L_0x6000039b0c80;  1 drivers
v0x600003b293b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b29440_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b294d0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b29560_0 name=_ivl_4
v0x600003b295f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b29680_0 .net "dffOut", 0 0, v0x600003b290e0_0;  1 drivers
v0x600003b29710_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a239700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a239590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b28ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b28f30_0 .net "d", 0 0, L_0x6000039b0c80;  alias, 1 drivers
v0x600003b28fc0_0 .net "q", 0 0, v0x600003b290e0_0;  alias, 1 drivers
v0x600003b29050_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b290e0_0 .var "state", 0 0;
v0x600003b29170_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a239870 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f48c0 .functor BUFT 1, v0x600003b299e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888fb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4930 .functor BUFT 1, o0x7fe32888fb08, C4<0>, C4<0>, C4<0>;
v0x600003b29b00_0 .net8 "Bitline1", 0 0, p0x7fe32888faa8;  1 drivers, strength-aware
v0x600003b29b90_0 .net8 "Bitline2", 0 0, p0x7fe32888fad8;  1 drivers, strength-aware
v0x600003b29c20_0 .net "D", 0 0, L_0x6000039b0d20;  1 drivers
v0x600003b29cb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b29d40_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b29dd0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b29e60_0 name=_ivl_4
v0x600003b29ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b29f80_0 .net "dffOut", 0 0, v0x600003b299e0_0;  1 drivers
v0x600003b2a010_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a2399e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a239870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b297a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b29830_0 .net "d", 0 0, L_0x6000039b0d20;  alias, 1 drivers
v0x600003b298c0_0 .net "q", 0 0, v0x600003b299e0_0;  alias, 1 drivers
v0x600003b29950_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b299e0_0 .var "state", 0 0;
v0x600003b29a70_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a239b50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f49a0 .functor BUFT 1, v0x600003b2a2e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32888fe98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4a10 .functor BUFT 1, o0x7fe32888fe98, C4<0>, C4<0>, C4<0>;
v0x600003b2a400_0 .net8 "Bitline1", 0 0, p0x7fe32888fe38;  1 drivers, strength-aware
v0x600003b2a490_0 .net8 "Bitline2", 0 0, p0x7fe32888fe68;  1 drivers, strength-aware
v0x600003b2a520_0 .net "D", 0 0, L_0x6000039b0dc0;  1 drivers
v0x600003b2a5b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b2a640_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b2a6d0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2a760_0 name=_ivl_4
v0x600003b2a7f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2a880_0 .net "dffOut", 0 0, v0x600003b2a2e0_0;  1 drivers
v0x600003b2a910_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a239cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a239b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2a0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2a130_0 .net "d", 0 0, L_0x6000039b0dc0;  alias, 1 drivers
v0x600003b2a1c0_0 .net "q", 0 0, v0x600003b2a2e0_0;  alias, 1 drivers
v0x600003b2a250_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2a2e0_0 .var "state", 0 0;
v0x600003b2a370_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a239e30 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4a80 .functor BUFT 1, v0x600003b2abe0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328890228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4af0 .functor BUFT 1, o0x7fe328890228, C4<0>, C4<0>, C4<0>;
v0x600003b2ad00_0 .net8 "Bitline1", 0 0, p0x7fe3288901c8;  1 drivers, strength-aware
v0x600003b2ad90_0 .net8 "Bitline2", 0 0, p0x7fe3288901f8;  1 drivers, strength-aware
v0x600003b2ae20_0 .net "D", 0 0, L_0x6000039b0e60;  1 drivers
v0x600003b2aeb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b2af40_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b2afd0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2b060_0 name=_ivl_4
v0x600003b2b0f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2b180_0 .net "dffOut", 0 0, v0x600003b2abe0_0;  1 drivers
v0x600003b2b210_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a239fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a239e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2a9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2aa30_0 .net "d", 0 0, L_0x6000039b0e60;  alias, 1 drivers
v0x600003b2aac0_0 .net "q", 0 0, v0x600003b2abe0_0;  alias, 1 drivers
v0x600003b2ab50_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2abe0_0 .var "state", 0 0;
v0x600003b2ac70_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23a110 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4b60 .functor BUFT 1, v0x600003b2b4e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288905b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4bd0 .functor BUFT 1, o0x7fe3288905b8, C4<0>, C4<0>, C4<0>;
v0x600003b2b600_0 .net8 "Bitline1", 0 0, p0x7fe328890558;  1 drivers, strength-aware
v0x600003b2b690_0 .net8 "Bitline2", 0 0, p0x7fe328890588;  1 drivers, strength-aware
v0x600003b2b720_0 .net "D", 0 0, L_0x6000039b0f00;  1 drivers
v0x600003b2b7b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b2b840_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b2b8d0_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b2b960_0 name=_ivl_4
v0x600003b2b9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2ba80_0 .net "dffOut", 0 0, v0x600003b2b4e0_0;  1 drivers
v0x600003b2bb10_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23a280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2b2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2b330_0 .net "d", 0 0, L_0x6000039b0f00;  alias, 1 drivers
v0x600003b2b3c0_0 .net "q", 0 0, v0x600003b2b4e0_0;  alias, 1 drivers
v0x600003b2b450_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2b4e0_0 .var "state", 0 0;
v0x600003b2b570_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23a3f0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4c40 .functor BUFT 1, v0x600003b2bde0_0, C4<0>, C4<0>, C4<0>;
o0x7fe328890948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4cb0 .functor BUFT 1, o0x7fe328890948, C4<0>, C4<0>, C4<0>;
v0x600003b2bf00_0 .net8 "Bitline1", 0 0, p0x7fe3288908e8;  1 drivers, strength-aware
v0x600003b24000_0 .net8 "Bitline2", 0 0, p0x7fe328890918;  1 drivers, strength-aware
v0x600003b24090_0 .net "D", 0 0, L_0x6000039b0fa0;  1 drivers
v0x600003b24120_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b241b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b24240_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b242d0_0 name=_ivl_4
v0x600003b24360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b243f0_0 .net "dffOut", 0 0, v0x600003b2bde0_0;  1 drivers
v0x600003b24480_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23a560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23a3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b2bba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b2bc30_0 .net "d", 0 0, L_0x6000039b0fa0;  alias, 1 drivers
v0x600003b2bcc0_0 .net "q", 0 0, v0x600003b2bde0_0;  alias, 1 drivers
v0x600003b2bd50_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b2bde0_0 .var "state", 0 0;
v0x600003b2be70_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23a6d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4d20 .functor BUFT 1, v0x600003b24750_0, C4<0>, C4<0>, C4<0>;
o0x7fe328890cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4d90 .functor BUFT 1, o0x7fe328890cd8, C4<0>, C4<0>, C4<0>;
v0x600003b24870_0 .net8 "Bitline1", 0 0, p0x7fe328890c78;  1 drivers, strength-aware
v0x600003b24900_0 .net8 "Bitline2", 0 0, p0x7fe328890ca8;  1 drivers, strength-aware
v0x600003b24990_0 .net "D", 0 0, L_0x6000039b1040;  1 drivers
v0x600003b24a20_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b24ab0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b24b40_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b24bd0_0 name=_ivl_4
v0x600003b24c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b24cf0_0 .net "dffOut", 0 0, v0x600003b24750_0;  1 drivers
v0x600003b24d80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23a840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23a6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b24510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b245a0_0 .net "d", 0 0, L_0x6000039b1040;  alias, 1 drivers
v0x600003b24630_0 .net "q", 0 0, v0x600003b24750_0;  alias, 1 drivers
v0x600003b246c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b24750_0 .var "state", 0 0;
v0x600003b247e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23a9b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4e00 .functor BUFT 1, v0x600003b25050_0, C4<0>, C4<0>, C4<0>;
o0x7fe328891068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4e70 .functor BUFT 1, o0x7fe328891068, C4<0>, C4<0>, C4<0>;
v0x600003b25170_0 .net8 "Bitline1", 0 0, p0x7fe328891008;  1 drivers, strength-aware
v0x600003b25200_0 .net8 "Bitline2", 0 0, p0x7fe328891038;  1 drivers, strength-aware
v0x600003b25290_0 .net "D", 0 0, L_0x6000039b10e0;  1 drivers
v0x600003b25320_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b253b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b25440_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b254d0_0 name=_ivl_4
v0x600003b25560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b255f0_0 .net "dffOut", 0 0, v0x600003b25050_0;  1 drivers
v0x600003b25680_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23ab20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23a9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b24e10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b24ea0_0 .net "d", 0 0, L_0x6000039b10e0;  alias, 1 drivers
v0x600003b24f30_0 .net "q", 0 0, v0x600003b25050_0;  alias, 1 drivers
v0x600003b24fc0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b25050_0 .var "state", 0 0;
v0x600003b250e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23ac90 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4ee0 .functor BUFT 1, v0x600003b25950_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288913f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f4f50 .functor BUFT 1, o0x7fe3288913f8, C4<0>, C4<0>, C4<0>;
v0x600003b25a70_0 .net8 "Bitline1", 0 0, p0x7fe328891398;  1 drivers, strength-aware
v0x600003b25b00_0 .net8 "Bitline2", 0 0, p0x7fe3288913c8;  1 drivers, strength-aware
v0x600003b25b90_0 .net "D", 0 0, L_0x6000039b1180;  1 drivers
v0x600003b25c20_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b25cb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b25d40_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b25dd0_0 name=_ivl_4
v0x600003b25e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b25ef0_0 .net "dffOut", 0 0, v0x600003b25950_0;  1 drivers
v0x600003b25f80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23ae00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b25710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b257a0_0 .net "d", 0 0, L_0x6000039b1180;  alias, 1 drivers
v0x600003b25830_0 .net "q", 0 0, v0x600003b25950_0;  alias, 1 drivers
v0x600003b258c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b25950_0 .var "state", 0 0;
v0x600003b259e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23af70 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f4fc0 .functor BUFT 1, v0x600003b26250_0, C4<0>, C4<0>, C4<0>;
o0x7fe328891788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5030 .functor BUFT 1, o0x7fe328891788, C4<0>, C4<0>, C4<0>;
v0x600003b26370_0 .net8 "Bitline1", 0 0, p0x7fe328891728;  1 drivers, strength-aware
v0x600003b26400_0 .net8 "Bitline2", 0 0, p0x7fe328891758;  1 drivers, strength-aware
v0x600003b26490_0 .net "D", 0 0, L_0x6000039b1220;  1 drivers
v0x600003b26520_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b265b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b26640_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b266d0_0 name=_ivl_4
v0x600003b26760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b267f0_0 .net "dffOut", 0 0, v0x600003b26250_0;  1 drivers
v0x600003b26880_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23b0e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23af70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b26010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b260a0_0 .net "d", 0 0, L_0x6000039b1220;  alias, 1 drivers
v0x600003b26130_0 .net "q", 0 0, v0x600003b26250_0;  alias, 1 drivers
v0x600003b261c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b26250_0 .var "state", 0 0;
v0x600003b262e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23b250 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f50a0 .functor BUFT 1, v0x600003b26b50_0, C4<0>, C4<0>, C4<0>;
o0x7fe328891b18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f5110 .functor BUFT 1, o0x7fe328891b18, C4<0>, C4<0>, C4<0>;
v0x600003b26c70_0 .net8 "Bitline1", 0 0, p0x7fe328891ab8;  1 drivers, strength-aware
v0x600003b26d00_0 .net8 "Bitline2", 0 0, p0x7fe328891ae8;  1 drivers, strength-aware
v0x600003b26d90_0 .net "D", 0 0, L_0x6000039b12c0;  1 drivers
v0x600003b26e20_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b26eb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b26f40_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b26fd0_0 name=_ivl_4
v0x600003b27060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b270f0_0 .net "dffOut", 0 0, v0x600003b26b50_0;  1 drivers
v0x600003b27180_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23b3c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b26910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b269a0_0 .net "d", 0 0, L_0x6000039b12c0;  alias, 1 drivers
v0x600003b26a30_0 .net "q", 0 0, v0x600003b26b50_0;  alias, 1 drivers
v0x600003b26ac0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b26b50_0 .var "state", 0 0;
v0x600003b26be0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23b530 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2388a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023f5180 .functor BUFT 1, v0x600003b27450_0, C4<0>, C4<0>, C4<0>;
o0x7fe328891ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023f51f0 .functor BUFT 1, o0x7fe328891ea8, C4<0>, C4<0>, C4<0>;
v0x600003b27570_0 .net8 "Bitline1", 0 0, p0x7fe328891e48;  1 drivers, strength-aware
v0x600003b27600_0 .net8 "Bitline2", 0 0, p0x7fe328891e78;  1 drivers, strength-aware
v0x600003b27690_0 .net "D", 0 0, L_0x6000039b1360;  1 drivers
v0x600003b27720_0 .net "ReadEnable1", 0 0, L_0x7fe32a332c70;  alias, 1 drivers
v0x600003b277b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a332cb8;  alias, 1 drivers
v0x600003b27840_0 .net "WriteEnable", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b278d0_0 name=_ivl_4
v0x600003b27960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b279f0_0 .net "dffOut", 0 0, v0x600003b27450_0;  1 drivers
v0x600003b27a80_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
S_0x7fe32a23b6a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b27210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b272a0_0 .net "d", 0 0, L_0x6000039b1360;  alias, 1 drivers
v0x600003b27330_0 .net "q", 0 0, v0x600003b27450_0;  alias, 1 drivers
v0x600003b273c0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b27450_0 .var "state", 0 0;
v0x600003b274e0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23bc10 .scope module, "reg_dest_dff[0]" "dff" 16 44, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b20000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b20090_0 .net "d", 0 0, L_0x600003909180;  1 drivers
v0x600003b20120_0 .net "q", 0 0, v0x600003b20240_0;  1 drivers
v0x600003b201b0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b20240_0 .var "state", 0 0;
v0x600003b202d0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23bd80 .scope module, "reg_dest_dff[1]" "dff" 16 44, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b20360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b203f0_0 .net "d", 0 0, L_0x600003909220;  1 drivers
v0x600003b20480_0 .net "q", 0 0, v0x600003b205a0_0;  1 drivers
v0x600003b20510_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b205a0_0 .var "state", 0 0;
v0x600003b20630_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23bef0 .scope module, "reg_dest_dff[2]" "dff" 16 44, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b206c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b20750_0 .net "d", 0 0, L_0x6000039092c0;  1 drivers
v0x600003b207e0_0 .net "q", 0 0, v0x600003b20900_0;  1 drivers
v0x600003b20870_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b20900_0 .var "state", 0 0;
v0x600003b20990_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23c060 .scope module, "reg_dest_dff[3]" "dff" 16 44, 14 2 0, S_0x7fe32a22ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b20a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b20ab0_0 .net "d", 0 0, L_0x600003909360;  1 drivers
v0x600003b20b40_0 .net "q", 0 0, v0x600003b20c60_0;  1 drivers
v0x600003b20bd0_0 .net "rst", 0 0, L_0x6000023bd340;  alias, 1 drivers
v0x600003b20c60_0 .var "state", 0 0;
v0x600003b20cf0_0 .net "wen", 0 0, L_0x7fe32a332d90;  alias, 1 drivers
S_0x7fe32a23c1d0 .scope module, "branch0" "Branch" 4 134, 17 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst";
    .port_info 1 /INPUT 3 "cond";
    .port_info 2 /INPUT 3 "NVZflag";
    .port_info 3 /OUTPUT 1 "do_branch";
L_0x60000238a140 .functor NOT 1, L_0x6000039bec60, C4<0>, C4<0>, C4<0>;
L_0x60000238adf0 .functor AND 1, L_0x6000039bed00, L_0x60000238a140, C4<1>, C4<1>;
L_0x60000238ad80 .functor AND 1, L_0x6000039bebc0, L_0x6000039beb20, C4<1>, C4<1>;
L_0x60000238ad10 .functor OR 1, L_0x60000238adf0, L_0x60000238ad80, C4<0>, C4<0>;
L_0x60000238aca0 .functor NOT 1, L_0x6000039be9e0, C4<0>, C4<0>, C4<0>;
L_0x60000238ac30 .functor AND 1, L_0x6000039bea80, L_0x60000238aca0, C4<1>, C4<1>;
L_0x60000238abc0 .functor NOT 1, L_0x6000039be940, C4<0>, C4<0>, C4<0>;
L_0x60000238ab50 .functor AND 1, L_0x60000238ac30, L_0x60000238abc0, C4<1>, C4<1>;
L_0x60000238aae0 .functor OR 1, L_0x60000238ad10, L_0x60000238ab50, C4<0>, C4<0>;
L_0x60000238aa70 .functor AND 1, L_0x6000039be8a0, L_0x6000039be800, C4<1>, C4<1>;
L_0x60000238aa00 .functor OR 1, L_0x60000238aae0, L_0x60000238aa70, C4<0>, C4<0>;
L_0x60000238a990 .functor NOT 1, L_0x6000039bd220, C4<0>, C4<0>, C4<0>;
L_0x60000238a8b0 .functor NOT 1, L_0x6000039bd180, C4<0>, C4<0>, C4<0>;
L_0x60000238a0d0 .functor AND 1, L_0x60000238a990, L_0x60000238a8b0, C4<1>, C4<1>;
L_0x60000238a060 .functor OR 1, L_0x6000039bd2c0, L_0x60000238a0d0, C4<0>, C4<0>;
L_0x60000238a840 .functor AND 1, L_0x6000039bd360, L_0x60000238a060, C4<1>, C4<1>;
L_0x600002389ff0 .functor OR 1, L_0x60000238aa00, L_0x60000238a840, C4<0>, C4<0>;
L_0x60000238a920 .functor OR 1, L_0x6000039bd040, L_0x6000039bcfa0, C4<0>, C4<0>;
L_0x600002389f80 .functor AND 1, L_0x6000039bd0e0, L_0x60000238a920, C4<1>, C4<1>;
L_0x600002389f10 .functor OR 1, L_0x600002389ff0, L_0x600002389f80, C4<0>, C4<0>;
L_0x600002389ea0 .functor AND 1, L_0x6000039bce60, L_0x6000039bcdc0, C4<1>, C4<1>;
L_0x600002389e30 .functor OR 1, L_0x600002389f10, L_0x600002389ea0, C4<0>, C4<0>;
L_0x600002389dc0 .functor OR 1, L_0x600002389e30, L_0x6000039bcf00, C4<0>, C4<0>;
L_0x600002389d50 .functor AND 1, o0x7fe3288936d8, L_0x600002389dc0, C4<1>, C4<1>;
v0x600003b21dd0_0 .net "NVZflag", 2 0, L_0x60000390ef80;  alias, 1 drivers
v0x600003b21e60_0 .net *"_ivl_1", 0 0, L_0x6000039bed00;  1 drivers
v0x600003b21ef0_0 .net *"_ivl_10", 0 0, L_0x6000039bebc0;  1 drivers
v0x600003b21f80_0 .net *"_ivl_13", 0 0, L_0x6000039beb20;  1 drivers
v0x600003b22010_0 .net *"_ivl_14", 0 0, L_0x60000238ad80;  1 drivers
v0x600003b220a0_0 .net *"_ivl_16", 0 0, L_0x60000238ad10;  1 drivers
L_0x7fe32a331710 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003b22130_0 .net/2u *"_ivl_18", 2 0, L_0x7fe32a331710;  1 drivers
v0x600003b221c0_0 .net *"_ivl_20", 0 0, L_0x6000039bea80;  1 drivers
v0x600003b22250_0 .net *"_ivl_23", 0 0, L_0x6000039be9e0;  1 drivers
v0x600003b222e0_0 .net *"_ivl_24", 0 0, L_0x60000238aca0;  1 drivers
v0x600003b22370_0 .net *"_ivl_26", 0 0, L_0x60000238ac30;  1 drivers
v0x600003b22400_0 .net *"_ivl_29", 0 0, L_0x6000039be940;  1 drivers
v0x600003b22490_0 .net *"_ivl_3", 0 0, L_0x6000039bec60;  1 drivers
v0x600003b22520_0 .net *"_ivl_30", 0 0, L_0x60000238abc0;  1 drivers
v0x600003b225b0_0 .net *"_ivl_32", 0 0, L_0x60000238ab50;  1 drivers
v0x600003b22640_0 .net *"_ivl_34", 0 0, L_0x60000238aae0;  1 drivers
L_0x7fe32a331758 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003b226d0_0 .net/2u *"_ivl_36", 2 0, L_0x7fe32a331758;  1 drivers
v0x600003b22760_0 .net *"_ivl_38", 0 0, L_0x6000039be8a0;  1 drivers
v0x600003b227f0_0 .net *"_ivl_4", 0 0, L_0x60000238a140;  1 drivers
v0x600003b22880_0 .net *"_ivl_41", 0 0, L_0x6000039be800;  1 drivers
v0x600003b22910_0 .net *"_ivl_42", 0 0, L_0x60000238aa70;  1 drivers
v0x600003b229a0_0 .net *"_ivl_44", 0 0, L_0x60000238aa00;  1 drivers
L_0x7fe32a3317a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003b22a30_0 .net/2u *"_ivl_46", 2 0, L_0x7fe32a3317a0;  1 drivers
v0x600003b22ac0_0 .net *"_ivl_48", 0 0, L_0x6000039bd360;  1 drivers
v0x600003b22b50_0 .net *"_ivl_51", 0 0, L_0x6000039bd2c0;  1 drivers
v0x600003b22be0_0 .net *"_ivl_53", 0 0, L_0x6000039bd220;  1 drivers
v0x600003b22c70_0 .net *"_ivl_54", 0 0, L_0x60000238a990;  1 drivers
v0x600003b22d00_0 .net *"_ivl_57", 0 0, L_0x6000039bd180;  1 drivers
v0x600003b22d90_0 .net *"_ivl_58", 0 0, L_0x60000238a8b0;  1 drivers
v0x600003b22e20_0 .net *"_ivl_6", 0 0, L_0x60000238adf0;  1 drivers
v0x600003b22eb0_0 .net *"_ivl_60", 0 0, L_0x60000238a0d0;  1 drivers
v0x600003b22f40_0 .net *"_ivl_62", 0 0, L_0x60000238a060;  1 drivers
v0x600003b22fd0_0 .net *"_ivl_64", 0 0, L_0x60000238a840;  1 drivers
v0x600003b23060_0 .net *"_ivl_66", 0 0, L_0x600002389ff0;  1 drivers
L_0x7fe32a3317e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600003b230f0_0 .net/2u *"_ivl_68", 2 0, L_0x7fe32a3317e8;  1 drivers
v0x600003b23180_0 .net *"_ivl_70", 0 0, L_0x6000039bd0e0;  1 drivers
v0x600003b23210_0 .net *"_ivl_73", 0 0, L_0x6000039bd040;  1 drivers
v0x600003b232a0_0 .net *"_ivl_75", 0 0, L_0x6000039bcfa0;  1 drivers
v0x600003b23330_0 .net *"_ivl_76", 0 0, L_0x60000238a920;  1 drivers
v0x600003b233c0_0 .net *"_ivl_78", 0 0, L_0x600002389f80;  1 drivers
L_0x7fe32a3316c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003b23450_0 .net/2u *"_ivl_8", 2 0, L_0x7fe32a3316c8;  1 drivers
v0x600003b234e0_0 .net *"_ivl_80", 0 0, L_0x600002389f10;  1 drivers
L_0x7fe32a331830 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x600003b23570_0 .net/2u *"_ivl_82", 2 0, L_0x7fe32a331830;  1 drivers
v0x600003b23600_0 .net *"_ivl_84", 0 0, L_0x6000039bce60;  1 drivers
v0x600003b23690_0 .net *"_ivl_87", 0 0, L_0x6000039bcdc0;  1 drivers
v0x600003b23720_0 .net *"_ivl_88", 0 0, L_0x600002389ea0;  1 drivers
v0x600003b237b0_0 .net *"_ivl_90", 0 0, L_0x600002389e30;  1 drivers
v0x600003b23840_0 .net *"_ivl_93", 0 0, L_0x6000039bcf00;  1 drivers
v0x600003b238d0_0 .net *"_ivl_94", 0 0, L_0x600002389dc0;  1 drivers
v0x600003b23960_0 .net "branch_inst", 0 0, o0x7fe3288936d8;  alias, 0 drivers
v0x600003b239f0_0 .net "cond", 2 0, L_0x60000390f020;  alias, 1 drivers
v0x600003b23a80_0 .net "do_branch", 0 0, L_0x600002389d50;  alias, 1 drivers
L_0x6000039bed00 .reduce/nor L_0x60000390f020;
L_0x6000039bec60 .part L_0x60000390ef80, 0, 1;
L_0x6000039bebc0 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a3316c8;
L_0x6000039beb20 .part L_0x60000390ef80, 0, 1;
L_0x6000039bea80 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a331710;
L_0x6000039be9e0 .part L_0x60000390ef80, 2, 1;
L_0x6000039be940 .part L_0x60000390ef80, 0, 1;
L_0x6000039be8a0 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a331758;
L_0x6000039be800 .part L_0x60000390ef80, 2, 1;
L_0x6000039bd360 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a3317a0;
L_0x6000039bd2c0 .part L_0x60000390ef80, 0, 1;
L_0x6000039bd220 .part L_0x60000390ef80, 2, 1;
L_0x6000039bd180 .part L_0x60000390ef80, 0, 1;
L_0x6000039bd0e0 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a3317e8;
L_0x6000039bd040 .part L_0x60000390ef80, 2, 1;
L_0x6000039bcfa0 .part L_0x60000390ef80, 0, 1;
L_0x6000039bce60 .cmp/eq 3, L_0x60000390f020, L_0x7fe32a331830;
L_0x6000039bcdc0 .part L_0x60000390ef80, 1, 1;
L_0x6000039bcf00 .reduce/and L_0x60000390f020;
S_0x7fe32a23c540 .scope module, "cla_br" "CLA_16bit" 4 131, 18 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b350e0_0 .net "A", 15 0, L_0x6000039ccaa0;  alias, 1 drivers
v0x600003b35170_0 .net "B", 15 0, L_0x6000039cc820;  alias, 1 drivers
v0x600003b35200_0 .net "C0", 0 0, L_0x600002386b50;  1 drivers
L_0x7fe32a331680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b35290_0 .net "Cin", 0 0, L_0x7fe32a331680;  1 drivers
v0x600003b35320_0 .net "Cout", 0 0, L_0x60000238a370;  1 drivers
v0x600003b353b0_0 .net "Sum", 15 0, L_0x6000039beda0;  alias, 1 drivers
L_0x6000039b4500 .part L_0x6000039ccaa0, 0, 8;
L_0x6000039b4460 .part L_0x6000039cc820, 0, 8;
L_0x6000039beee0 .part L_0x6000039ccaa0, 8, 8;
L_0x6000039bee40 .part L_0x6000039cc820, 8, 8;
L_0x6000039beda0 .concat8 [ 8 8 0 0], L_0x6000039b45a0, L_0x6000039bef80;
S_0x7fe32a23c6b0 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7fe32a23c540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b382d0_0 .net "A", 7 0, L_0x6000039b4500;  1 drivers
v0x600003b38360_0 .net "B", 7 0, L_0x6000039b4460;  1 drivers
v0x600003b383f0_0 .net "C0", 0 0, L_0x600002383720;  1 drivers
v0x600003b38480_0 .net "Cin", 0 0, L_0x7fe32a331680;  alias, 1 drivers
v0x600003b38510_0 .net "Cout", 0 0, L_0x600002386b50;  alias, 1 drivers
v0x600003b385a0_0 .net "Sum", 7 0, L_0x6000039b45a0;  1 drivers
L_0x6000039b66c0 .part L_0x6000039b4500, 0, 4;
L_0x6000039b6620 .part L_0x6000039b4460, 0, 4;
L_0x6000039b46e0 .part L_0x6000039b4500, 4, 4;
L_0x6000039b4640 .part L_0x6000039b4460, 4, 4;
L_0x6000039b45a0 .concat8 [ 4 4 0 0], L_0x6000039b6760, L_0x6000039b4780;
S_0x7fe32a23c820 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe32a23c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023944d0 .functor XOR 1, L_0x6000039cf520, L_0x6000039cf480, C4<0>, C4<0>;
L_0x600002394460 .functor XOR 1, L_0x6000039cf3e0, L_0x6000039cf340, C4<0>, C4<0>;
L_0x6000023943f0 .functor XOR 1, L_0x6000039cf2a0, L_0x6000039cf200, C4<0>, C4<0>;
L_0x600002394380 .functor XOR 1, L_0x6000039cf160, L_0x6000039cf0c0, C4<0>, C4<0>;
L_0x600002394310 .functor AND 1, L_0x6000039cf020, L_0x6000039cef80, C4<1>, C4<1>;
L_0x6000023942a0 .functor AND 1, L_0x6000039b7f20, L_0x6000039b7e80, C4<1>, C4<1>;
L_0x6000023941c0 .functor AND 1, L_0x6000039b69e0, L_0x6000039b6940, C4<1>, C4<1>;
L_0x600002394230 .functor AND 1, L_0x6000039b68a0, L_0x6000039b6800, C4<1>, C4<1>;
L_0x600002394150 .functor AND 1, L_0x7fe32a331680, L_0x6000023944d0, C4<1>, C4<1>;
L_0x6000023940e0 .functor OR 1, L_0x600002394310, L_0x600002394150, C4<0>, C4<0>;
L_0x600002394070 .functor AND 1, L_0x600002394310, L_0x600002394460, C4<1>, C4<1>;
L_0x600002394000 .functor OR 1, L_0x6000023942a0, L_0x600002394070, C4<0>, C4<0>;
L_0x600002383410 .functor AND 1, L_0x7fe32a331680, L_0x6000023944d0, C4<1>, C4<1>;
L_0x600002383330 .functor AND 1, L_0x600002383410, L_0x600002394460, C4<1>, C4<1>;
L_0x6000023832c0 .functor OR 1, L_0x600002394000, L_0x600002383330, C4<0>, C4<0>;
L_0x6000023833a0 .functor AND 1, L_0x6000023942a0, L_0x6000023943f0, C4<1>, C4<1>;
L_0x600002383e90 .functor OR 1, L_0x6000023941c0, L_0x6000023833a0, C4<0>, C4<0>;
L_0x600002383e20 .functor AND 1, L_0x600002394310, L_0x600002394460, C4<1>, C4<1>;
L_0x600002383db0 .functor AND 1, L_0x600002383e20, L_0x6000023943f0, C4<1>, C4<1>;
L_0x600002383d40 .functor OR 1, L_0x600002383e90, L_0x600002383db0, C4<0>, C4<0>;
L_0x600002383cd0 .functor AND 1, L_0x7fe32a331680, L_0x6000023944d0, C4<1>, C4<1>;
L_0x600002383c60 .functor AND 1, L_0x600002383cd0, L_0x600002394460, C4<1>, C4<1>;
L_0x600002383bf0 .functor AND 1, L_0x600002383c60, L_0x6000023943f0, C4<1>, C4<1>;
L_0x600002383b80 .functor OR 1, L_0x600002383d40, L_0x600002383bf0, C4<0>, C4<0>;
L_0x600002383b10 .functor AND 1, L_0x6000023941c0, L_0x600002394380, C4<1>, C4<1>;
L_0x600002383aa0 .functor OR 1, L_0x600002394230, L_0x600002383b10, C4<0>, C4<0>;
L_0x600002383a30 .functor AND 1, L_0x6000023942a0, L_0x6000023943f0, C4<1>, C4<1>;
L_0x6000023839c0 .functor AND 1, L_0x600002383a30, L_0x600002394380, C4<1>, C4<1>;
L_0x600002383950 .functor OR 1, L_0x600002383aa0, L_0x6000023839c0, C4<0>, C4<0>;
L_0x6000023838e0 .functor AND 1, L_0x600002394310, L_0x600002394460, C4<1>, C4<1>;
L_0x600002383870 .functor AND 1, L_0x6000023838e0, L_0x6000023943f0, C4<1>, C4<1>;
L_0x600002383800 .functor AND 1, L_0x600002383870, L_0x600002394380, C4<1>, C4<1>;
L_0x6000023831e0 .functor OR 1, L_0x600002383950, L_0x600002383800, C4<0>, C4<0>;
L_0x600002383090 .functor AND 1, L_0x7fe32a331680, L_0x6000023944d0, C4<1>, C4<1>;
L_0x600002383020 .functor AND 1, L_0x600002383090, L_0x600002394460, C4<1>, C4<1>;
L_0x600002383f70 .functor AND 1, L_0x600002383020, L_0x6000023943f0, C4<1>, C4<1>;
L_0x600002383f00 .functor AND 1, L_0x600002383f70, L_0x600002394380, C4<1>, C4<1>;
L_0x600002383790 .functor OR 1, L_0x6000023831e0, L_0x600002383f00, C4<0>, C4<0>;
L_0x600002383720 .functor BUFZ 1, L_0x600002383790, C4<0>, C4<0>, C4<0>;
L_0x6000023836b0 .functor XOR 1, L_0x6000023944d0, L_0x7fe32a331680, C4<0>, C4<0>;
L_0x600002383640 .functor XOR 1, L_0x600002394460, L_0x6000023940e0, C4<0>, C4<0>;
L_0x6000023835d0 .functor XOR 1, L_0x6000023943f0, L_0x6000023832c0, C4<0>, C4<0>;
L_0x600002383560 .functor XOR 1, L_0x600002394380, L_0x600002383b80, C4<0>, C4<0>;
v0x600003b23b10_0 .net "A", 3 0, L_0x6000039b66c0;  1 drivers
v0x600003b23ba0_0 .net "B", 3 0, L_0x6000039b6620;  1 drivers
v0x600003b23c30_0 .net "C0", 0 0, L_0x6000023940e0;  1 drivers
v0x600003b23cc0_0 .net "C1", 0 0, L_0x6000023832c0;  1 drivers
v0x600003b23d50_0 .net "C2", 0 0, L_0x600002383b80;  1 drivers
v0x600003b23de0_0 .net "C3", 0 0, L_0x600002383790;  1 drivers
v0x600003b23e70_0 .net "Cin", 0 0, L_0x7fe32a331680;  alias, 1 drivers
v0x600003b23f00_0 .net "Cout", 0 0, L_0x600002383720;  alias, 1 drivers
v0x600003b3c000_0 .net "G0", 0 0, L_0x600002394310;  1 drivers
v0x600003b3c090_0 .net "G1", 0 0, L_0x6000023942a0;  1 drivers
v0x600003b3c120_0 .net "G2", 0 0, L_0x6000023941c0;  1 drivers
v0x600003b3c1b0_0 .net "G3", 0 0, L_0x600002394230;  1 drivers
v0x600003b3c240_0 .net "P0", 0 0, L_0x6000023944d0;  1 drivers
v0x600003b3c2d0_0 .net "P1", 0 0, L_0x600002394460;  1 drivers
v0x600003b3c360_0 .net "P2", 0 0, L_0x6000023943f0;  1 drivers
v0x600003b3c3f0_0 .net "P3", 0 0, L_0x600002394380;  1 drivers
v0x600003b3c480_0 .net "Sum", 3 0, L_0x6000039b6760;  1 drivers
v0x600003b3c510_0 .net *"_ivl_1", 0 0, L_0x6000039cf520;  1 drivers
v0x600003b3c5a0_0 .net *"_ivl_100", 0 0, L_0x600002383020;  1 drivers
v0x600003b3c630_0 .net *"_ivl_102", 0 0, L_0x600002383f70;  1 drivers
v0x600003b3c6c0_0 .net *"_ivl_104", 0 0, L_0x600002383f00;  1 drivers
v0x600003b3c750_0 .net *"_ivl_112", 0 0, L_0x6000023836b0;  1 drivers
v0x600003b3c7e0_0 .net *"_ivl_116", 0 0, L_0x600002383640;  1 drivers
v0x600003b3c870_0 .net *"_ivl_120", 0 0, L_0x6000023835d0;  1 drivers
v0x600003b3c900_0 .net *"_ivl_125", 0 0, L_0x600002383560;  1 drivers
v0x600003b3c990_0 .net *"_ivl_13", 0 0, L_0x6000039cf2a0;  1 drivers
v0x600003b3ca20_0 .net *"_ivl_15", 0 0, L_0x6000039cf200;  1 drivers
v0x600003b3cab0_0 .net *"_ivl_19", 0 0, L_0x6000039cf160;  1 drivers
v0x600003b3cb40_0 .net *"_ivl_21", 0 0, L_0x6000039cf0c0;  1 drivers
v0x600003b3cbd0_0 .net *"_ivl_25", 0 0, L_0x6000039cf020;  1 drivers
v0x600003b3cc60_0 .net *"_ivl_27", 0 0, L_0x6000039cef80;  1 drivers
v0x600003b3ccf0_0 .net *"_ivl_3", 0 0, L_0x6000039cf480;  1 drivers
v0x600003b3cd80_0 .net *"_ivl_31", 0 0, L_0x6000039b7f20;  1 drivers
v0x600003b3ce10_0 .net *"_ivl_33", 0 0, L_0x6000039b7e80;  1 drivers
v0x600003b3cea0_0 .net *"_ivl_37", 0 0, L_0x6000039b69e0;  1 drivers
v0x600003b3cf30_0 .net *"_ivl_39", 0 0, L_0x6000039b6940;  1 drivers
v0x600003b3cfc0_0 .net *"_ivl_43", 0 0, L_0x6000039b68a0;  1 drivers
v0x600003b3d050_0 .net *"_ivl_45", 0 0, L_0x6000039b6800;  1 drivers
v0x600003b3d0e0_0 .net *"_ivl_48", 0 0, L_0x600002394150;  1 drivers
v0x600003b3d170_0 .net *"_ivl_52", 0 0, L_0x600002394070;  1 drivers
v0x600003b3d200_0 .net *"_ivl_54", 0 0, L_0x600002394000;  1 drivers
v0x600003b3d290_0 .net *"_ivl_56", 0 0, L_0x600002383410;  1 drivers
v0x600003b3d320_0 .net *"_ivl_58", 0 0, L_0x600002383330;  1 drivers
v0x600003b3d3b0_0 .net *"_ivl_62", 0 0, L_0x6000023833a0;  1 drivers
v0x600003b3d440_0 .net *"_ivl_64", 0 0, L_0x600002383e90;  1 drivers
v0x600003b3d4d0_0 .net *"_ivl_66", 0 0, L_0x600002383e20;  1 drivers
v0x600003b3d560_0 .net *"_ivl_68", 0 0, L_0x600002383db0;  1 drivers
v0x600003b3d5f0_0 .net *"_ivl_7", 0 0, L_0x6000039cf3e0;  1 drivers
v0x600003b3d680_0 .net *"_ivl_70", 0 0, L_0x600002383d40;  1 drivers
v0x600003b3d710_0 .net *"_ivl_72", 0 0, L_0x600002383cd0;  1 drivers
v0x600003b3d7a0_0 .net *"_ivl_74", 0 0, L_0x600002383c60;  1 drivers
v0x600003b3d830_0 .net *"_ivl_76", 0 0, L_0x600002383bf0;  1 drivers
v0x600003b3d8c0_0 .net *"_ivl_80", 0 0, L_0x600002383b10;  1 drivers
v0x600003b3d950_0 .net *"_ivl_82", 0 0, L_0x600002383aa0;  1 drivers
v0x600003b3d9e0_0 .net *"_ivl_84", 0 0, L_0x600002383a30;  1 drivers
v0x600003b3da70_0 .net *"_ivl_86", 0 0, L_0x6000023839c0;  1 drivers
v0x600003b3db00_0 .net *"_ivl_88", 0 0, L_0x600002383950;  1 drivers
v0x600003b3db90_0 .net *"_ivl_9", 0 0, L_0x6000039cf340;  1 drivers
v0x600003b3dc20_0 .net *"_ivl_90", 0 0, L_0x6000023838e0;  1 drivers
v0x600003b3dcb0_0 .net *"_ivl_92", 0 0, L_0x600002383870;  1 drivers
v0x600003b3dd40_0 .net *"_ivl_94", 0 0, L_0x600002383800;  1 drivers
v0x600003b3ddd0_0 .net *"_ivl_96", 0 0, L_0x6000023831e0;  1 drivers
v0x600003b3de60_0 .net *"_ivl_98", 0 0, L_0x600002383090;  1 drivers
L_0x6000039cf520 .part L_0x6000039b66c0, 0, 1;
L_0x6000039cf480 .part L_0x6000039b6620, 0, 1;
L_0x6000039cf3e0 .part L_0x6000039b66c0, 1, 1;
L_0x6000039cf340 .part L_0x6000039b6620, 1, 1;
L_0x6000039cf2a0 .part L_0x6000039b66c0, 2, 1;
L_0x6000039cf200 .part L_0x6000039b6620, 2, 1;
L_0x6000039cf160 .part L_0x6000039b66c0, 3, 1;
L_0x6000039cf0c0 .part L_0x6000039b6620, 3, 1;
L_0x6000039cf020 .part L_0x6000039b66c0, 0, 1;
L_0x6000039cef80 .part L_0x6000039b6620, 0, 1;
L_0x6000039b7f20 .part L_0x6000039b66c0, 1, 1;
L_0x6000039b7e80 .part L_0x6000039b6620, 1, 1;
L_0x6000039b69e0 .part L_0x6000039b66c0, 2, 1;
L_0x6000039b6940 .part L_0x6000039b6620, 2, 1;
L_0x6000039b68a0 .part L_0x6000039b66c0, 3, 1;
L_0x6000039b6800 .part L_0x6000039b6620, 3, 1;
L_0x6000039b6760 .concat8 [ 1 1 1 1], L_0x6000023836b0, L_0x600002383640, L_0x6000023835d0, L_0x600002383560;
S_0x7fe32a23cb90 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe32a23c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023834f0 .functor XOR 1, L_0x6000039b6580, L_0x6000039b64e0, C4<0>, C4<0>;
L_0x600002383480 .functor XOR 1, L_0x6000039b6440, L_0x6000039b63a0, C4<0>, C4<0>;
L_0x600002383170 .functor XOR 1, L_0x6000039b6300, L_0x6000039b6260, C4<0>, C4<0>;
L_0x600002382ed0 .functor XOR 1, L_0x6000039b61c0, L_0x6000039b6120, C4<0>, C4<0>;
L_0x600002383100 .functor AND 1, L_0x6000039b6080, L_0x6000039b4be0, C4<1>, C4<1>;
L_0x600002382e60 .functor AND 1, L_0x6000039b4b40, L_0x6000039b4aa0, C4<1>, C4<1>;
L_0x600002382f40 .functor AND 1, L_0x6000039b4a00, L_0x6000039b4960, C4<1>, C4<1>;
L_0x600002382fb0 .functor AND 1, L_0x6000039b48c0, L_0x6000039b4820, C4<1>, C4<1>;
L_0x600002383250 .functor AND 1, L_0x600002383720, L_0x6000023834f0, C4<1>, C4<1>;
L_0x600002385730 .functor OR 1, L_0x600002383100, L_0x600002383250, C4<0>, C4<0>;
L_0x6000023856c0 .functor AND 1, L_0x600002383100, L_0x600002383480, C4<1>, C4<1>;
L_0x600002385650 .functor OR 1, L_0x600002382e60, L_0x6000023856c0, C4<0>, C4<0>;
L_0x6000023855e0 .functor AND 1, L_0x600002383720, L_0x6000023834f0, C4<1>, C4<1>;
L_0x600002385500 .functor AND 1, L_0x6000023855e0, L_0x600002383480, C4<1>, C4<1>;
L_0x600002385490 .functor OR 1, L_0x600002385650, L_0x600002385500, C4<0>, C4<0>;
L_0x600002385570 .functor AND 1, L_0x600002382e60, L_0x600002383170, C4<1>, C4<1>;
L_0x600002385420 .functor OR 1, L_0x600002382f40, L_0x600002385570, C4<0>, C4<0>;
L_0x6000023853b0 .functor AND 1, L_0x600002383100, L_0x600002383480, C4<1>, C4<1>;
L_0x600002385340 .functor AND 1, L_0x6000023853b0, L_0x600002383170, C4<1>, C4<1>;
L_0x6000023852d0 .functor OR 1, L_0x600002385420, L_0x600002385340, C4<0>, C4<0>;
L_0x600002386290 .functor AND 1, L_0x600002383720, L_0x6000023834f0, C4<1>, C4<1>;
L_0x600002386220 .functor AND 1, L_0x600002386290, L_0x600002383480, C4<1>, C4<1>;
L_0x6000023861b0 .functor AND 1, L_0x600002386220, L_0x600002383170, C4<1>, C4<1>;
L_0x600002386140 .functor OR 1, L_0x6000023852d0, L_0x6000023861b0, C4<0>, C4<0>;
L_0x600002387f70 .functor AND 1, L_0x600002382f40, L_0x600002382ed0, C4<1>, C4<1>;
L_0x600002387f00 .functor OR 1, L_0x600002382fb0, L_0x600002387f70, C4<0>, C4<0>;
L_0x600002387e90 .functor AND 1, L_0x600002382e60, L_0x600002383170, C4<1>, C4<1>;
L_0x600002387e20 .functor AND 1, L_0x600002387e90, L_0x600002382ed0, C4<1>, C4<1>;
L_0x600002387db0 .functor OR 1, L_0x600002387f00, L_0x600002387e20, C4<0>, C4<0>;
L_0x600002387d40 .functor AND 1, L_0x600002383100, L_0x600002383480, C4<1>, C4<1>;
L_0x600002387cd0 .functor AND 1, L_0x600002387d40, L_0x600002383170, C4<1>, C4<1>;
L_0x600002387c60 .functor AND 1, L_0x600002387cd0, L_0x600002382ed0, C4<1>, C4<1>;
L_0x600002387bf0 .functor OR 1, L_0x600002387db0, L_0x600002387c60, C4<0>, C4<0>;
L_0x600002387b80 .functor AND 1, L_0x600002383720, L_0x6000023834f0, C4<1>, C4<1>;
L_0x600002387b10 .functor AND 1, L_0x600002387b80, L_0x600002383480, C4<1>, C4<1>;
L_0x600002387aa0 .functor AND 1, L_0x600002387b10, L_0x600002383170, C4<1>, C4<1>;
L_0x600002387a30 .functor AND 1, L_0x600002387aa0, L_0x600002382ed0, C4<1>, C4<1>;
L_0x6000023879c0 .functor OR 1, L_0x600002387bf0, L_0x600002387a30, C4<0>, C4<0>;
L_0x600002386b50 .functor BUFZ 1, L_0x6000023879c0, C4<0>, C4<0>, C4<0>;
L_0x600002386ae0 .functor XOR 1, L_0x6000023834f0, L_0x600002383720, C4<0>, C4<0>;
L_0x600002386a70 .functor XOR 1, L_0x600002383480, L_0x600002385730, C4<0>, C4<0>;
L_0x600002386a00 .functor XOR 1, L_0x600002383170, L_0x600002385490, C4<0>, C4<0>;
L_0x600002386990 .functor XOR 1, L_0x600002382ed0, L_0x600002386140, C4<0>, C4<0>;
v0x600003b3def0_0 .net "A", 3 0, L_0x6000039b46e0;  1 drivers
v0x600003b3df80_0 .net "B", 3 0, L_0x6000039b4640;  1 drivers
v0x600003b3e010_0 .net "C0", 0 0, L_0x600002385730;  1 drivers
v0x600003b3e0a0_0 .net "C1", 0 0, L_0x600002385490;  1 drivers
v0x600003b3e130_0 .net "C2", 0 0, L_0x600002386140;  1 drivers
v0x600003b3e1c0_0 .net "C3", 0 0, L_0x6000023879c0;  1 drivers
v0x600003b3e250_0 .net "Cin", 0 0, L_0x600002383720;  alias, 1 drivers
v0x600003b3e2e0_0 .net "Cout", 0 0, L_0x600002386b50;  alias, 1 drivers
v0x600003b3e370_0 .net "G0", 0 0, L_0x600002383100;  1 drivers
v0x600003b3e400_0 .net "G1", 0 0, L_0x600002382e60;  1 drivers
v0x600003b3e490_0 .net "G2", 0 0, L_0x600002382f40;  1 drivers
v0x600003b3e520_0 .net "G3", 0 0, L_0x600002382fb0;  1 drivers
v0x600003b3e5b0_0 .net "P0", 0 0, L_0x6000023834f0;  1 drivers
v0x600003b3e640_0 .net "P1", 0 0, L_0x600002383480;  1 drivers
v0x600003b3e6d0_0 .net "P2", 0 0, L_0x600002383170;  1 drivers
v0x600003b3e760_0 .net "P3", 0 0, L_0x600002382ed0;  1 drivers
v0x600003b3e7f0_0 .net "Sum", 3 0, L_0x6000039b4780;  1 drivers
v0x600003b3e880_0 .net *"_ivl_1", 0 0, L_0x6000039b6580;  1 drivers
v0x600003b3e910_0 .net *"_ivl_100", 0 0, L_0x600002387b10;  1 drivers
v0x600003b3e9a0_0 .net *"_ivl_102", 0 0, L_0x600002387aa0;  1 drivers
v0x600003b3ea30_0 .net *"_ivl_104", 0 0, L_0x600002387a30;  1 drivers
v0x600003b3eac0_0 .net *"_ivl_112", 0 0, L_0x600002386ae0;  1 drivers
v0x600003b3eb50_0 .net *"_ivl_116", 0 0, L_0x600002386a70;  1 drivers
v0x600003b3ebe0_0 .net *"_ivl_120", 0 0, L_0x600002386a00;  1 drivers
v0x600003b3ec70_0 .net *"_ivl_125", 0 0, L_0x600002386990;  1 drivers
v0x600003b3ed00_0 .net *"_ivl_13", 0 0, L_0x6000039b6300;  1 drivers
v0x600003b3ed90_0 .net *"_ivl_15", 0 0, L_0x6000039b6260;  1 drivers
v0x600003b3ee20_0 .net *"_ivl_19", 0 0, L_0x6000039b61c0;  1 drivers
v0x600003b3eeb0_0 .net *"_ivl_21", 0 0, L_0x6000039b6120;  1 drivers
v0x600003b3ef40_0 .net *"_ivl_25", 0 0, L_0x6000039b6080;  1 drivers
v0x600003b3efd0_0 .net *"_ivl_27", 0 0, L_0x6000039b4be0;  1 drivers
v0x600003b3f060_0 .net *"_ivl_3", 0 0, L_0x6000039b64e0;  1 drivers
v0x600003b3f0f0_0 .net *"_ivl_31", 0 0, L_0x6000039b4b40;  1 drivers
v0x600003b3f180_0 .net *"_ivl_33", 0 0, L_0x6000039b4aa0;  1 drivers
v0x600003b3f210_0 .net *"_ivl_37", 0 0, L_0x6000039b4a00;  1 drivers
v0x600003b3f2a0_0 .net *"_ivl_39", 0 0, L_0x6000039b4960;  1 drivers
v0x600003b3f330_0 .net *"_ivl_43", 0 0, L_0x6000039b48c0;  1 drivers
v0x600003b3f3c0_0 .net *"_ivl_45", 0 0, L_0x6000039b4820;  1 drivers
v0x600003b3f450_0 .net *"_ivl_48", 0 0, L_0x600002383250;  1 drivers
v0x600003b3f4e0_0 .net *"_ivl_52", 0 0, L_0x6000023856c0;  1 drivers
v0x600003b3f570_0 .net *"_ivl_54", 0 0, L_0x600002385650;  1 drivers
v0x600003b3f600_0 .net *"_ivl_56", 0 0, L_0x6000023855e0;  1 drivers
v0x600003b3f690_0 .net *"_ivl_58", 0 0, L_0x600002385500;  1 drivers
v0x600003b3f720_0 .net *"_ivl_62", 0 0, L_0x600002385570;  1 drivers
v0x600003b3f7b0_0 .net *"_ivl_64", 0 0, L_0x600002385420;  1 drivers
v0x600003b3f840_0 .net *"_ivl_66", 0 0, L_0x6000023853b0;  1 drivers
v0x600003b3f8d0_0 .net *"_ivl_68", 0 0, L_0x600002385340;  1 drivers
v0x600003b3f960_0 .net *"_ivl_7", 0 0, L_0x6000039b6440;  1 drivers
v0x600003b3f9f0_0 .net *"_ivl_70", 0 0, L_0x6000023852d0;  1 drivers
v0x600003b3fa80_0 .net *"_ivl_72", 0 0, L_0x600002386290;  1 drivers
v0x600003b3fb10_0 .net *"_ivl_74", 0 0, L_0x600002386220;  1 drivers
v0x600003b3fba0_0 .net *"_ivl_76", 0 0, L_0x6000023861b0;  1 drivers
v0x600003b3fc30_0 .net *"_ivl_80", 0 0, L_0x600002387f70;  1 drivers
v0x600003b3fcc0_0 .net *"_ivl_82", 0 0, L_0x600002387f00;  1 drivers
v0x600003b3fd50_0 .net *"_ivl_84", 0 0, L_0x600002387e90;  1 drivers
v0x600003b3fde0_0 .net *"_ivl_86", 0 0, L_0x600002387e20;  1 drivers
v0x600003b3fe70_0 .net *"_ivl_88", 0 0, L_0x600002387db0;  1 drivers
v0x600003b3ff00_0 .net *"_ivl_9", 0 0, L_0x6000039b63a0;  1 drivers
v0x600003b38000_0 .net *"_ivl_90", 0 0, L_0x600002387d40;  1 drivers
v0x600003b38090_0 .net *"_ivl_92", 0 0, L_0x600002387cd0;  1 drivers
v0x600003b38120_0 .net *"_ivl_94", 0 0, L_0x600002387c60;  1 drivers
v0x600003b381b0_0 .net *"_ivl_96", 0 0, L_0x600002387bf0;  1 drivers
v0x600003b38240_0 .net *"_ivl_98", 0 0, L_0x600002387b80;  1 drivers
L_0x6000039b6580 .part L_0x6000039b46e0, 0, 1;
L_0x6000039b64e0 .part L_0x6000039b4640, 0, 1;
L_0x6000039b6440 .part L_0x6000039b46e0, 1, 1;
L_0x6000039b63a0 .part L_0x6000039b4640, 1, 1;
L_0x6000039b6300 .part L_0x6000039b46e0, 2, 1;
L_0x6000039b6260 .part L_0x6000039b4640, 2, 1;
L_0x6000039b61c0 .part L_0x6000039b46e0, 3, 1;
L_0x6000039b6120 .part L_0x6000039b4640, 3, 1;
L_0x6000039b6080 .part L_0x6000039b46e0, 0, 1;
L_0x6000039b4be0 .part L_0x6000039b4640, 0, 1;
L_0x6000039b4b40 .part L_0x6000039b46e0, 1, 1;
L_0x6000039b4aa0 .part L_0x6000039b4640, 1, 1;
L_0x6000039b4a00 .part L_0x6000039b46e0, 2, 1;
L_0x6000039b4960 .part L_0x6000039b4640, 2, 1;
L_0x6000039b48c0 .part L_0x6000039b46e0, 3, 1;
L_0x6000039b4820 .part L_0x6000039b4640, 3, 1;
L_0x6000039b4780 .concat8 [ 1 1 1 1], L_0x600002386ae0, L_0x600002386a70, L_0x600002386a00, L_0x600002386990;
S_0x7fe32a23cf00 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7fe32a23c540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b34d80_0 .net "A", 7 0, L_0x6000039beee0;  1 drivers
v0x600003b34e10_0 .net "B", 7 0, L_0x6000039bee40;  1 drivers
v0x600003b34ea0_0 .net "C0", 0 0, L_0x6000023878e0;  1 drivers
v0x600003b34f30_0 .net "Cin", 0 0, L_0x600002386b50;  alias, 1 drivers
v0x600003b34fc0_0 .net "Cout", 0 0, L_0x60000238a370;  alias, 1 drivers
v0x600003b35050_0 .net "Sum", 7 0, L_0x6000039bef80;  1 drivers
L_0x6000039ba4e0 .part L_0x6000039beee0, 0, 4;
L_0x6000039ba440 .part L_0x6000039bee40, 0, 4;
L_0x6000039bf0c0 .part L_0x6000039beee0, 4, 4;
L_0x6000039bf020 .part L_0x6000039bee40, 4, 4;
L_0x6000039bef80 .concat8 [ 4 4 0 0], L_0x6000039ba580, L_0x6000039bf160;
S_0x7fe32a23d070 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe32a23cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600002386920 .functor XOR 1, L_0x6000039b43c0, L_0x6000039b4320, C4<0>, C4<0>;
L_0x6000023868b0 .functor XOR 1, L_0x6000039b4280, L_0x6000039bada0, C4<0>, C4<0>;
L_0x600002386840 .functor XOR 1, L_0x6000039bad00, L_0x6000039bac60, C4<0>, C4<0>;
L_0x6000023867d0 .functor XOR 1, L_0x6000039babc0, L_0x6000039bab20, C4<0>, C4<0>;
L_0x600002386760 .functor AND 1, L_0x6000039baa80, L_0x6000039ba9e0, C4<1>, C4<1>;
L_0x6000023866f0 .functor AND 1, L_0x6000039ba940, L_0x6000039ba8a0, C4<1>, C4<1>;
L_0x600002386610 .functor AND 1, L_0x6000039ba800, L_0x6000039ba760, C4<1>, C4<1>;
L_0x600002386680 .functor AND 1, L_0x6000039ba6c0, L_0x6000039ba620, C4<1>, C4<1>;
L_0x6000023865a0 .functor AND 1, L_0x600002386b50, L_0x600002386920, C4<1>, C4<1>;
L_0x600002386530 .functor OR 1, L_0x600002386760, L_0x6000023865a0, C4<0>, C4<0>;
L_0x6000023864c0 .functor AND 1, L_0x600002386760, L_0x6000023868b0, C4<1>, C4<1>;
L_0x6000023860d0 .functor OR 1, L_0x6000023866f0, L_0x6000023864c0, C4<0>, C4<0>;
L_0x600002387250 .functor AND 1, L_0x600002386b50, L_0x600002386920, C4<1>, C4<1>;
L_0x600002387170 .functor AND 1, L_0x600002387250, L_0x6000023868b0, C4<1>, C4<1>;
L_0x600002387100 .functor OR 1, L_0x6000023860d0, L_0x600002387170, C4<0>, C4<0>;
L_0x6000023871e0 .functor AND 1, L_0x6000023866f0, L_0x600002386840, C4<1>, C4<1>;
L_0x600002387090 .functor OR 1, L_0x600002386610, L_0x6000023871e0, C4<0>, C4<0>;
L_0x600002387020 .functor AND 1, L_0x600002386760, L_0x6000023868b0, C4<1>, C4<1>;
L_0x600002386fb0 .functor AND 1, L_0x600002387020, L_0x600002386840, C4<1>, C4<1>;
L_0x600002386f40 .functor OR 1, L_0x600002387090, L_0x600002386fb0, C4<0>, C4<0>;
L_0x600002386ed0 .functor AND 1, L_0x600002386b50, L_0x600002386920, C4<1>, C4<1>;
L_0x600002386e60 .functor AND 1, L_0x600002386ed0, L_0x6000023868b0, C4<1>, C4<1>;
L_0x600002386df0 .functor AND 1, L_0x600002386e60, L_0x600002386840, C4<1>, C4<1>;
L_0x600002386d80 .functor OR 1, L_0x600002386f40, L_0x600002386df0, C4<0>, C4<0>;
L_0x600002386d10 .functor AND 1, L_0x600002386610, L_0x6000023867d0, C4<1>, C4<1>;
L_0x600002386ca0 .functor OR 1, L_0x600002386680, L_0x600002386d10, C4<0>, C4<0>;
L_0x600002386c30 .functor AND 1, L_0x6000023866f0, L_0x600002386840, C4<1>, C4<1>;
L_0x600002386bc0 .functor AND 1, L_0x600002386c30, L_0x6000023867d0, C4<1>, C4<1>;
L_0x600002386450 .functor OR 1, L_0x600002386ca0, L_0x600002386bc0, C4<0>, C4<0>;
L_0x6000023863e0 .functor AND 1, L_0x600002386760, L_0x6000023868b0, C4<1>, C4<1>;
L_0x600002386370 .functor AND 1, L_0x6000023863e0, L_0x600002386840, C4<1>, C4<1>;
L_0x600002386300 .functor AND 1, L_0x600002386370, L_0x6000023867d0, C4<1>, C4<1>;
L_0x600002386060 .functor OR 1, L_0x600002386450, L_0x600002386300, C4<0>, C4<0>;
L_0x600002385ea0 .functor AND 1, L_0x600002386b50, L_0x600002386920, C4<1>, C4<1>;
L_0x600002385ff0 .functor AND 1, L_0x600002385ea0, L_0x6000023868b0, C4<1>, C4<1>;
L_0x600002385f80 .functor AND 1, L_0x600002385ff0, L_0x600002386840, C4<1>, C4<1>;
L_0x600002385f10 .functor AND 1, L_0x600002385f80, L_0x6000023867d0, C4<1>, C4<1>;
L_0x600002387950 .functor OR 1, L_0x600002386060, L_0x600002385f10, C4<0>, C4<0>;
L_0x6000023878e0 .functor BUFZ 1, L_0x600002387950, C4<0>, C4<0>, C4<0>;
L_0x600002387870 .functor XOR 1, L_0x600002386920, L_0x600002386b50, C4<0>, C4<0>;
L_0x600002387800 .functor XOR 1, L_0x6000023868b0, L_0x600002386530, C4<0>, C4<0>;
L_0x600002387790 .functor XOR 1, L_0x600002386840, L_0x600002387100, C4<0>, C4<0>;
L_0x600002387720 .functor XOR 1, L_0x6000023867d0, L_0x600002386d80, C4<0>, C4<0>;
v0x600003b38630_0 .net "A", 3 0, L_0x6000039ba4e0;  1 drivers
v0x600003b386c0_0 .net "B", 3 0, L_0x6000039ba440;  1 drivers
v0x600003b38750_0 .net "C0", 0 0, L_0x600002386530;  1 drivers
v0x600003b387e0_0 .net "C1", 0 0, L_0x600002387100;  1 drivers
v0x600003b38870_0 .net "C2", 0 0, L_0x600002386d80;  1 drivers
v0x600003b38900_0 .net "C3", 0 0, L_0x600002387950;  1 drivers
v0x600003b38990_0 .net "Cin", 0 0, L_0x600002386b50;  alias, 1 drivers
v0x600003b38a20_0 .net "Cout", 0 0, L_0x6000023878e0;  alias, 1 drivers
v0x600003b38ab0_0 .net "G0", 0 0, L_0x600002386760;  1 drivers
v0x600003b38b40_0 .net "G1", 0 0, L_0x6000023866f0;  1 drivers
v0x600003b38bd0_0 .net "G2", 0 0, L_0x600002386610;  1 drivers
v0x600003b38c60_0 .net "G3", 0 0, L_0x600002386680;  1 drivers
v0x600003b38cf0_0 .net "P0", 0 0, L_0x600002386920;  1 drivers
v0x600003b38d80_0 .net "P1", 0 0, L_0x6000023868b0;  1 drivers
v0x600003b38e10_0 .net "P2", 0 0, L_0x600002386840;  1 drivers
v0x600003b38ea0_0 .net "P3", 0 0, L_0x6000023867d0;  1 drivers
v0x600003b38f30_0 .net "Sum", 3 0, L_0x6000039ba580;  1 drivers
v0x600003b38fc0_0 .net *"_ivl_1", 0 0, L_0x6000039b43c0;  1 drivers
v0x600003b39050_0 .net *"_ivl_100", 0 0, L_0x600002385ff0;  1 drivers
v0x600003b390e0_0 .net *"_ivl_102", 0 0, L_0x600002385f80;  1 drivers
v0x600003b39170_0 .net *"_ivl_104", 0 0, L_0x600002385f10;  1 drivers
v0x600003b39200_0 .net *"_ivl_112", 0 0, L_0x600002387870;  1 drivers
v0x600003b39290_0 .net *"_ivl_116", 0 0, L_0x600002387800;  1 drivers
v0x600003b39320_0 .net *"_ivl_120", 0 0, L_0x600002387790;  1 drivers
v0x600003b393b0_0 .net *"_ivl_125", 0 0, L_0x600002387720;  1 drivers
v0x600003b39440_0 .net *"_ivl_13", 0 0, L_0x6000039bad00;  1 drivers
v0x600003b394d0_0 .net *"_ivl_15", 0 0, L_0x6000039bac60;  1 drivers
v0x600003b39560_0 .net *"_ivl_19", 0 0, L_0x6000039babc0;  1 drivers
v0x600003b395f0_0 .net *"_ivl_21", 0 0, L_0x6000039bab20;  1 drivers
v0x600003b39680_0 .net *"_ivl_25", 0 0, L_0x6000039baa80;  1 drivers
v0x600003b39710_0 .net *"_ivl_27", 0 0, L_0x6000039ba9e0;  1 drivers
v0x600003b397a0_0 .net *"_ivl_3", 0 0, L_0x6000039b4320;  1 drivers
v0x600003b39830_0 .net *"_ivl_31", 0 0, L_0x6000039ba940;  1 drivers
v0x600003b398c0_0 .net *"_ivl_33", 0 0, L_0x6000039ba8a0;  1 drivers
v0x600003b39950_0 .net *"_ivl_37", 0 0, L_0x6000039ba800;  1 drivers
v0x600003b399e0_0 .net *"_ivl_39", 0 0, L_0x6000039ba760;  1 drivers
v0x600003b39a70_0 .net *"_ivl_43", 0 0, L_0x6000039ba6c0;  1 drivers
v0x600003b39b00_0 .net *"_ivl_45", 0 0, L_0x6000039ba620;  1 drivers
v0x600003b39b90_0 .net *"_ivl_48", 0 0, L_0x6000023865a0;  1 drivers
v0x600003b39c20_0 .net *"_ivl_52", 0 0, L_0x6000023864c0;  1 drivers
v0x600003b39cb0_0 .net *"_ivl_54", 0 0, L_0x6000023860d0;  1 drivers
v0x600003b39d40_0 .net *"_ivl_56", 0 0, L_0x600002387250;  1 drivers
v0x600003b39dd0_0 .net *"_ivl_58", 0 0, L_0x600002387170;  1 drivers
v0x600003b39e60_0 .net *"_ivl_62", 0 0, L_0x6000023871e0;  1 drivers
v0x600003b39ef0_0 .net *"_ivl_64", 0 0, L_0x600002387090;  1 drivers
v0x600003b39f80_0 .net *"_ivl_66", 0 0, L_0x600002387020;  1 drivers
v0x600003b3a010_0 .net *"_ivl_68", 0 0, L_0x600002386fb0;  1 drivers
v0x600003b3a0a0_0 .net *"_ivl_7", 0 0, L_0x6000039b4280;  1 drivers
v0x600003b3a130_0 .net *"_ivl_70", 0 0, L_0x600002386f40;  1 drivers
v0x600003b3a1c0_0 .net *"_ivl_72", 0 0, L_0x600002386ed0;  1 drivers
v0x600003b3a250_0 .net *"_ivl_74", 0 0, L_0x600002386e60;  1 drivers
v0x600003b3a2e0_0 .net *"_ivl_76", 0 0, L_0x600002386df0;  1 drivers
v0x600003b3a370_0 .net *"_ivl_80", 0 0, L_0x600002386d10;  1 drivers
v0x600003b3a400_0 .net *"_ivl_82", 0 0, L_0x600002386ca0;  1 drivers
v0x600003b3a490_0 .net *"_ivl_84", 0 0, L_0x600002386c30;  1 drivers
v0x600003b3a520_0 .net *"_ivl_86", 0 0, L_0x600002386bc0;  1 drivers
v0x600003b3a5b0_0 .net *"_ivl_88", 0 0, L_0x600002386450;  1 drivers
v0x600003b3a640_0 .net *"_ivl_9", 0 0, L_0x6000039bada0;  1 drivers
v0x600003b3a6d0_0 .net *"_ivl_90", 0 0, L_0x6000023863e0;  1 drivers
v0x600003b3a760_0 .net *"_ivl_92", 0 0, L_0x600002386370;  1 drivers
v0x600003b3a7f0_0 .net *"_ivl_94", 0 0, L_0x600002386300;  1 drivers
v0x600003b3a880_0 .net *"_ivl_96", 0 0, L_0x600002386060;  1 drivers
v0x600003b3a910_0 .net *"_ivl_98", 0 0, L_0x600002385ea0;  1 drivers
L_0x6000039b43c0 .part L_0x6000039ba4e0, 0, 1;
L_0x6000039b4320 .part L_0x6000039ba440, 0, 1;
L_0x6000039b4280 .part L_0x6000039ba4e0, 1, 1;
L_0x6000039bada0 .part L_0x6000039ba440, 1, 1;
L_0x6000039bad00 .part L_0x6000039ba4e0, 2, 1;
L_0x6000039bac60 .part L_0x6000039ba440, 2, 1;
L_0x6000039babc0 .part L_0x6000039ba4e0, 3, 1;
L_0x6000039bab20 .part L_0x6000039ba440, 3, 1;
L_0x6000039baa80 .part L_0x6000039ba4e0, 0, 1;
L_0x6000039ba9e0 .part L_0x6000039ba440, 0, 1;
L_0x6000039ba940 .part L_0x6000039ba4e0, 1, 1;
L_0x6000039ba8a0 .part L_0x6000039ba440, 1, 1;
L_0x6000039ba800 .part L_0x6000039ba4e0, 2, 1;
L_0x6000039ba760 .part L_0x6000039ba440, 2, 1;
L_0x6000039ba6c0 .part L_0x6000039ba4e0, 3, 1;
L_0x6000039ba620 .part L_0x6000039ba440, 3, 1;
L_0x6000039ba580 .concat8 [ 1 1 1 1], L_0x600002387870, L_0x600002387800, L_0x600002387790, L_0x600002387720;
S_0x7fe32a23d3e0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe32a23cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023876b0 .functor XOR 1, L_0x6000039b8fa0, L_0x6000039b8f00, C4<0>, C4<0>;
L_0x600002387640 .functor XOR 1, L_0x6000039b8e60, L_0x6000039b8dc0, C4<0>, C4<0>;
L_0x6000023875d0 .functor XOR 1, L_0x6000039b8d20, L_0x6000039b8c80, C4<0>, C4<0>;
L_0x600002387560 .functor XOR 1, L_0x6000039b8be0, L_0x6000039b8b40, C4<0>, C4<0>;
L_0x6000023874f0 .functor AND 1, L_0x6000039b8aa0, L_0x6000039b8a00, C4<1>, C4<1>;
L_0x600002387480 .functor AND 1, L_0x6000039b8960, L_0x6000039b88c0, C4<1>, C4<1>;
L_0x6000023873a0 .functor AND 1, L_0x6000039b8820, L_0x6000039b8780, C4<1>, C4<1>;
L_0x600002387410 .functor AND 1, L_0x6000039b86e0, L_0x6000039b8640, C4<1>, C4<1>;
L_0x600002387330 .functor AND 1, L_0x6000023878e0, L_0x6000023876b0, C4<1>, C4<1>;
L_0x6000023872c0 .functor OR 1, L_0x6000023874f0, L_0x600002387330, C4<0>, C4<0>;
L_0x600002385110 .functor AND 1, L_0x6000023874f0, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238b560 .functor OR 1, L_0x600002387480, L_0x600002385110, C4<0>, C4<0>;
L_0x60000238b4f0 .functor AND 1, L_0x6000023878e0, L_0x6000023876b0, C4<1>, C4<1>;
L_0x60000238b410 .functor AND 1, L_0x60000238b4f0, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238b3a0 .functor OR 1, L_0x60000238b560, L_0x60000238b410, C4<0>, C4<0>;
L_0x60000238b480 .functor AND 1, L_0x600002387480, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238b330 .functor OR 1, L_0x6000023873a0, L_0x60000238b480, C4<0>, C4<0>;
L_0x60000238b2c0 .functor AND 1, L_0x6000023874f0, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238b250 .functor AND 1, L_0x60000238b2c0, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238b1e0 .functor OR 1, L_0x60000238b330, L_0x60000238b250, C4<0>, C4<0>;
L_0x60000238b170 .functor AND 1, L_0x6000023878e0, L_0x6000023876b0, C4<1>, C4<1>;
L_0x60000238b100 .functor AND 1, L_0x60000238b170, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238b090 .functor AND 1, L_0x60000238b100, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238b020 .functor OR 1, L_0x60000238b1e0, L_0x60000238b090, C4<0>, C4<0>;
L_0x60000238afb0 .functor AND 1, L_0x6000023873a0, L_0x600002387560, C4<1>, C4<1>;
L_0x60000238af40 .functor OR 1, L_0x600002387410, L_0x60000238afb0, C4<0>, C4<0>;
L_0x60000238aed0 .functor AND 1, L_0x600002387480, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238b790 .functor AND 1, L_0x60000238aed0, L_0x600002387560, C4<1>, C4<1>;
L_0x60000238a7d0 .functor OR 1, L_0x60000238af40, L_0x60000238b790, C4<0>, C4<0>;
L_0x60000238a760 .functor AND 1, L_0x6000023874f0, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238a6f0 .functor AND 1, L_0x60000238a760, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238a680 .functor AND 1, L_0x60000238a6f0, L_0x600002387560, C4<1>, C4<1>;
L_0x60000238a610 .functor OR 1, L_0x60000238a7d0, L_0x60000238a680, C4<0>, C4<0>;
L_0x60000238a5a0 .functor AND 1, L_0x6000023878e0, L_0x6000023876b0, C4<1>, C4<1>;
L_0x60000238a530 .functor AND 1, L_0x60000238a5a0, L_0x600002387640, C4<1>, C4<1>;
L_0x60000238a4c0 .functor AND 1, L_0x60000238a530, L_0x6000023875d0, C4<1>, C4<1>;
L_0x60000238a450 .functor AND 1, L_0x60000238a4c0, L_0x600002387560, C4<1>, C4<1>;
L_0x60000238a3e0 .functor OR 1, L_0x60000238a610, L_0x60000238a450, C4<0>, C4<0>;
L_0x60000238a370 .functor BUFZ 1, L_0x60000238a3e0, C4<0>, C4<0>, C4<0>;
L_0x60000238a300 .functor XOR 1, L_0x6000023876b0, L_0x6000023878e0, C4<0>, C4<0>;
L_0x60000238a290 .functor XOR 1, L_0x600002387640, L_0x6000023872c0, C4<0>, C4<0>;
L_0x60000238a220 .functor XOR 1, L_0x6000023875d0, L_0x60000238b3a0, C4<0>, C4<0>;
L_0x60000238a1b0 .functor XOR 1, L_0x600002387560, L_0x60000238b020, C4<0>, C4<0>;
v0x600003b3a9a0_0 .net "A", 3 0, L_0x6000039bf0c0;  1 drivers
v0x600003b3aa30_0 .net "B", 3 0, L_0x6000039bf020;  1 drivers
v0x600003b3aac0_0 .net "C0", 0 0, L_0x6000023872c0;  1 drivers
v0x600003b3ab50_0 .net "C1", 0 0, L_0x60000238b3a0;  1 drivers
v0x600003b3abe0_0 .net "C2", 0 0, L_0x60000238b020;  1 drivers
v0x600003b3ac70_0 .net "C3", 0 0, L_0x60000238a3e0;  1 drivers
v0x600003b3ad00_0 .net "Cin", 0 0, L_0x6000023878e0;  alias, 1 drivers
v0x600003b3ad90_0 .net "Cout", 0 0, L_0x60000238a370;  alias, 1 drivers
v0x600003b3ae20_0 .net "G0", 0 0, L_0x6000023874f0;  1 drivers
v0x600003b3aeb0_0 .net "G1", 0 0, L_0x600002387480;  1 drivers
v0x600003b3af40_0 .net "G2", 0 0, L_0x6000023873a0;  1 drivers
v0x600003b3afd0_0 .net "G3", 0 0, L_0x600002387410;  1 drivers
v0x600003b3b060_0 .net "P0", 0 0, L_0x6000023876b0;  1 drivers
v0x600003b3b0f0_0 .net "P1", 0 0, L_0x600002387640;  1 drivers
v0x600003b3b180_0 .net "P2", 0 0, L_0x6000023875d0;  1 drivers
v0x600003b3b210_0 .net "P3", 0 0, L_0x600002387560;  1 drivers
v0x600003b3b2a0_0 .net "Sum", 3 0, L_0x6000039bf160;  1 drivers
v0x600003b3b330_0 .net *"_ivl_1", 0 0, L_0x6000039b8fa0;  1 drivers
v0x600003b3b3c0_0 .net *"_ivl_100", 0 0, L_0x60000238a530;  1 drivers
v0x600003b3b450_0 .net *"_ivl_102", 0 0, L_0x60000238a4c0;  1 drivers
v0x600003b3b4e0_0 .net *"_ivl_104", 0 0, L_0x60000238a450;  1 drivers
v0x600003b3b570_0 .net *"_ivl_112", 0 0, L_0x60000238a300;  1 drivers
v0x600003b3b600_0 .net *"_ivl_116", 0 0, L_0x60000238a290;  1 drivers
v0x600003b3b690_0 .net *"_ivl_120", 0 0, L_0x60000238a220;  1 drivers
v0x600003b3b720_0 .net *"_ivl_125", 0 0, L_0x60000238a1b0;  1 drivers
v0x600003b3b7b0_0 .net *"_ivl_13", 0 0, L_0x6000039b8d20;  1 drivers
v0x600003b3b840_0 .net *"_ivl_15", 0 0, L_0x6000039b8c80;  1 drivers
v0x600003b3b8d0_0 .net *"_ivl_19", 0 0, L_0x6000039b8be0;  1 drivers
v0x600003b3b960_0 .net *"_ivl_21", 0 0, L_0x6000039b8b40;  1 drivers
v0x600003b3b9f0_0 .net *"_ivl_25", 0 0, L_0x6000039b8aa0;  1 drivers
v0x600003b3ba80_0 .net *"_ivl_27", 0 0, L_0x6000039b8a00;  1 drivers
v0x600003b3bb10_0 .net *"_ivl_3", 0 0, L_0x6000039b8f00;  1 drivers
v0x600003b3bba0_0 .net *"_ivl_31", 0 0, L_0x6000039b8960;  1 drivers
v0x600003b3bc30_0 .net *"_ivl_33", 0 0, L_0x6000039b88c0;  1 drivers
v0x600003b3bcc0_0 .net *"_ivl_37", 0 0, L_0x6000039b8820;  1 drivers
v0x600003b3bd50_0 .net *"_ivl_39", 0 0, L_0x6000039b8780;  1 drivers
v0x600003b3bde0_0 .net *"_ivl_43", 0 0, L_0x6000039b86e0;  1 drivers
v0x600003b3be70_0 .net *"_ivl_45", 0 0, L_0x6000039b8640;  1 drivers
v0x600003b3bf00_0 .net *"_ivl_48", 0 0, L_0x600002387330;  1 drivers
v0x600003b34000_0 .net *"_ivl_52", 0 0, L_0x600002385110;  1 drivers
v0x600003b34090_0 .net *"_ivl_54", 0 0, L_0x60000238b560;  1 drivers
v0x600003b34120_0 .net *"_ivl_56", 0 0, L_0x60000238b4f0;  1 drivers
v0x600003b341b0_0 .net *"_ivl_58", 0 0, L_0x60000238b410;  1 drivers
v0x600003b34240_0 .net *"_ivl_62", 0 0, L_0x60000238b480;  1 drivers
v0x600003b342d0_0 .net *"_ivl_64", 0 0, L_0x60000238b330;  1 drivers
v0x600003b34360_0 .net *"_ivl_66", 0 0, L_0x60000238b2c0;  1 drivers
v0x600003b343f0_0 .net *"_ivl_68", 0 0, L_0x60000238b250;  1 drivers
v0x600003b34480_0 .net *"_ivl_7", 0 0, L_0x6000039b8e60;  1 drivers
v0x600003b34510_0 .net *"_ivl_70", 0 0, L_0x60000238b1e0;  1 drivers
v0x600003b345a0_0 .net *"_ivl_72", 0 0, L_0x60000238b170;  1 drivers
v0x600003b34630_0 .net *"_ivl_74", 0 0, L_0x60000238b100;  1 drivers
v0x600003b346c0_0 .net *"_ivl_76", 0 0, L_0x60000238b090;  1 drivers
v0x600003b34750_0 .net *"_ivl_80", 0 0, L_0x60000238afb0;  1 drivers
v0x600003b347e0_0 .net *"_ivl_82", 0 0, L_0x60000238af40;  1 drivers
v0x600003b34870_0 .net *"_ivl_84", 0 0, L_0x60000238aed0;  1 drivers
v0x600003b34900_0 .net *"_ivl_86", 0 0, L_0x60000238b790;  1 drivers
v0x600003b34990_0 .net *"_ivl_88", 0 0, L_0x60000238a7d0;  1 drivers
v0x600003b34a20_0 .net *"_ivl_9", 0 0, L_0x6000039b8dc0;  1 drivers
v0x600003b34ab0_0 .net *"_ivl_90", 0 0, L_0x60000238a760;  1 drivers
v0x600003b34b40_0 .net *"_ivl_92", 0 0, L_0x60000238a6f0;  1 drivers
v0x600003b34bd0_0 .net *"_ivl_94", 0 0, L_0x60000238a680;  1 drivers
v0x600003b34c60_0 .net *"_ivl_96", 0 0, L_0x60000238a610;  1 drivers
v0x600003b34cf0_0 .net *"_ivl_98", 0 0, L_0x60000238a5a0;  1 drivers
L_0x6000039b8fa0 .part L_0x6000039bf0c0, 0, 1;
L_0x6000039b8f00 .part L_0x6000039bf020, 0, 1;
L_0x6000039b8e60 .part L_0x6000039bf0c0, 1, 1;
L_0x6000039b8dc0 .part L_0x6000039bf020, 1, 1;
L_0x6000039b8d20 .part L_0x6000039bf0c0, 2, 1;
L_0x6000039b8c80 .part L_0x6000039bf020, 2, 1;
L_0x6000039b8be0 .part L_0x6000039bf0c0, 3, 1;
L_0x6000039b8b40 .part L_0x6000039bf020, 3, 1;
L_0x6000039b8aa0 .part L_0x6000039bf0c0, 0, 1;
L_0x6000039b8a00 .part L_0x6000039bf020, 0, 1;
L_0x6000039b8960 .part L_0x6000039bf0c0, 1, 1;
L_0x6000039b88c0 .part L_0x6000039bf020, 1, 1;
L_0x6000039b8820 .part L_0x6000039bf0c0, 2, 1;
L_0x6000039b8780 .part L_0x6000039bf020, 2, 1;
L_0x6000039b86e0 .part L_0x6000039bf0c0, 3, 1;
L_0x6000039b8640 .part L_0x6000039bf020, 3, 1;
L_0x6000039bf160 .concat8 [ 1 1 1 1], L_0x60000238a300, L_0x60000238a290, L_0x60000238a220, L_0x60000238a1b0;
S_0x7fe32a23d750 .scope module, "cla_inc" "CLA_16bit" 4 128, 18 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b4e9a0_0 .net "A", 15 0, L_0x6000039dbe80;  alias, 1 drivers
L_0x7fe32a3315a8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003b4ea30_0 .net "B", 15 0, L_0x7fe32a3315a8;  1 drivers
v0x600003b4eac0_0 .net "C0", 0 0, L_0x6000023ae300;  1 drivers
L_0x7fe32a3315f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4eb50_0 .net "Cin", 0 0, L_0x7fe32a3315f0;  1 drivers
v0x600003b4ebe0_0 .net "Cout", 0 0, L_0x600002394700;  1 drivers
v0x600003b4ec70_0 .net "Sum", 15 0, L_0x6000039ccaa0;  alias, 1 drivers
L_0x6000039c6d00 .part L_0x6000039dbe80, 0, 8;
L_0x6000039c5860 .part L_0x7fe32a3315a8, 0, 8;
L_0x6000039ccbe0 .part L_0x6000039dbe80, 8, 8;
L_0x6000039ccb40 .part L_0x7fe32a3315a8, 8, 8;
L_0x6000039ccaa0 .concat8 [ 8 8 0 0], L_0x6000039c6da0, L_0x6000039ccc80;
S_0x7fe32a23d8c0 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7fe32a23d750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b31b90_0 .net "A", 7 0, L_0x6000039c6d00;  1 drivers
v0x600003b31c20_0 .net "B", 7 0, L_0x6000039c5860;  1 drivers
v0x600003b31cb0_0 .net "C0", 0 0, L_0x6000023af5d0;  1 drivers
v0x600003b31d40_0 .net "Cin", 0 0, L_0x7fe32a3315f0;  alias, 1 drivers
v0x600003b31dd0_0 .net "Cout", 0 0, L_0x6000023ae300;  alias, 1 drivers
v0x600003b31e60_0 .net "Sum", 7 0, L_0x6000039c6da0;  1 drivers
L_0x6000039dea80 .part L_0x6000039c6d00, 0, 4;
L_0x6000039de9e0 .part L_0x6000039c5860, 0, 4;
L_0x6000039c6ee0 .part L_0x6000039c6d00, 4, 4;
L_0x6000039c6e40 .part L_0x6000039c5860, 4, 4;
L_0x6000039c6da0 .concat8 [ 4 4 0 0], L_0x6000039deb20, L_0x6000039c6f80;
S_0x7fe32a23da30 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe32a23d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023a38e0 .functor XOR 1, L_0x6000039dce60, L_0x6000039dcdc0, C4<0>, C4<0>;
L_0x6000023a3950 .functor XOR 1, L_0x6000039dcd20, L_0x6000039dcc80, C4<0>, C4<0>;
L_0x6000023a39c0 .functor XOR 1, L_0x6000039dcbe0, L_0x6000039dcb40, C4<0>, C4<0>;
L_0x6000023a3a30 .functor XOR 1, L_0x6000039dcaa0, L_0x6000039dca00, C4<0>, C4<0>;
L_0x6000023a3aa0 .functor AND 1, L_0x6000039df020, L_0x6000039def80, C4<1>, C4<1>;
L_0x6000023a3b10 .functor AND 1, L_0x6000039deee0, L_0x6000039dee40, C4<1>, C4<1>;
L_0x6000023a3bf0 .functor AND 1, L_0x6000039deda0, L_0x6000039ded00, C4<1>, C4<1>;
L_0x6000023a3b80 .functor AND 1, L_0x6000039dec60, L_0x6000039debc0, C4<1>, C4<1>;
L_0x6000023a3c60 .functor AND 1, L_0x7fe32a3315f0, L_0x6000023a38e0, C4<1>, C4<1>;
L_0x6000023a3cd0 .functor OR 1, L_0x6000023a3aa0, L_0x6000023a3c60, C4<0>, C4<0>;
L_0x6000023a3d40 .functor AND 1, L_0x6000023a3aa0, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023a3db0 .functor OR 1, L_0x6000023a3b10, L_0x6000023a3d40, C4<0>, C4<0>;
L_0x6000023a3e20 .functor AND 1, L_0x7fe32a3315f0, L_0x6000023a38e0, C4<1>, C4<1>;
L_0x6000023a3f00 .functor AND 1, L_0x6000023a3e20, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023a3f70 .functor OR 1, L_0x6000023a3db0, L_0x6000023a3f00, C4<0>, C4<0>;
L_0x6000023a3e90 .functor AND 1, L_0x6000023a3b10, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023aff70 .functor OR 1, L_0x6000023a3bf0, L_0x6000023a3e90, C4<0>, C4<0>;
L_0x6000023aff00 .functor AND 1, L_0x6000023a3aa0, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023afe90 .functor AND 1, L_0x6000023aff00, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023afe20 .functor OR 1, L_0x6000023aff70, L_0x6000023afe90, C4<0>, C4<0>;
L_0x6000023afdb0 .functor AND 1, L_0x7fe32a3315f0, L_0x6000023a38e0, C4<1>, C4<1>;
L_0x6000023afd40 .functor AND 1, L_0x6000023afdb0, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023afcd0 .functor AND 1, L_0x6000023afd40, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023afc60 .functor OR 1, L_0x6000023afe20, L_0x6000023afcd0, C4<0>, C4<0>;
L_0x6000023afbf0 .functor AND 1, L_0x6000023a3bf0, L_0x6000023a3a30, C4<1>, C4<1>;
L_0x6000023afb80 .functor OR 1, L_0x6000023a3b80, L_0x6000023afbf0, C4<0>, C4<0>;
L_0x6000023afb10 .functor AND 1, L_0x6000023a3b10, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023afaa0 .functor AND 1, L_0x6000023afb10, L_0x6000023a3a30, C4<1>, C4<1>;
L_0x6000023afa30 .functor OR 1, L_0x6000023afb80, L_0x6000023afaa0, C4<0>, C4<0>;
L_0x6000023af9c0 .functor AND 1, L_0x6000023a3aa0, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023af950 .functor AND 1, L_0x6000023af9c0, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023af8e0 .functor AND 1, L_0x6000023af950, L_0x6000023a3a30, C4<1>, C4<1>;
L_0x6000023af870 .functor OR 1, L_0x6000023afa30, L_0x6000023af8e0, C4<0>, C4<0>;
L_0x6000023af800 .functor AND 1, L_0x7fe32a3315f0, L_0x6000023a38e0, C4<1>, C4<1>;
L_0x6000023af790 .functor AND 1, L_0x6000023af800, L_0x6000023a3950, C4<1>, C4<1>;
L_0x6000023af720 .functor AND 1, L_0x6000023af790, L_0x6000023a39c0, C4<1>, C4<1>;
L_0x6000023af6b0 .functor AND 1, L_0x6000023af720, L_0x6000023a3a30, C4<1>, C4<1>;
L_0x6000023af640 .functor OR 1, L_0x6000023af870, L_0x6000023af6b0, C4<0>, C4<0>;
L_0x6000023af5d0 .functor BUFZ 1, L_0x6000023af640, C4<0>, C4<0>, C4<0>;
L_0x6000023af560 .functor XOR 1, L_0x6000023a38e0, L_0x7fe32a3315f0, C4<0>, C4<0>;
L_0x6000023af4f0 .functor XOR 1, L_0x6000023a3950, L_0x6000023a3cd0, C4<0>, C4<0>;
L_0x6000023af480 .functor XOR 1, L_0x6000023a39c0, L_0x6000023a3f70, C4<0>, C4<0>;
L_0x6000023af410 .functor XOR 1, L_0x6000023a3a30, L_0x6000023afc60, C4<0>, C4<0>;
v0x600003b35440_0 .net "A", 3 0, L_0x6000039dea80;  1 drivers
v0x600003b354d0_0 .net "B", 3 0, L_0x6000039de9e0;  1 drivers
v0x600003b35560_0 .net "C0", 0 0, L_0x6000023a3cd0;  1 drivers
v0x600003b355f0_0 .net "C1", 0 0, L_0x6000023a3f70;  1 drivers
v0x600003b35680_0 .net "C2", 0 0, L_0x6000023afc60;  1 drivers
v0x600003b35710_0 .net "C3", 0 0, L_0x6000023af640;  1 drivers
v0x600003b357a0_0 .net "Cin", 0 0, L_0x7fe32a3315f0;  alias, 1 drivers
v0x600003b35830_0 .net "Cout", 0 0, L_0x6000023af5d0;  alias, 1 drivers
v0x600003b358c0_0 .net "G0", 0 0, L_0x6000023a3aa0;  1 drivers
v0x600003b35950_0 .net "G1", 0 0, L_0x6000023a3b10;  1 drivers
v0x600003b359e0_0 .net "G2", 0 0, L_0x6000023a3bf0;  1 drivers
v0x600003b35a70_0 .net "G3", 0 0, L_0x6000023a3b80;  1 drivers
v0x600003b35b00_0 .net "P0", 0 0, L_0x6000023a38e0;  1 drivers
v0x600003b35b90_0 .net "P1", 0 0, L_0x6000023a3950;  1 drivers
v0x600003b35c20_0 .net "P2", 0 0, L_0x6000023a39c0;  1 drivers
v0x600003b35cb0_0 .net "P3", 0 0, L_0x6000023a3a30;  1 drivers
v0x600003b35d40_0 .net "Sum", 3 0, L_0x6000039deb20;  1 drivers
v0x600003b35dd0_0 .net *"_ivl_1", 0 0, L_0x6000039dce60;  1 drivers
v0x600003b35e60_0 .net *"_ivl_100", 0 0, L_0x6000023af790;  1 drivers
v0x600003b35ef0_0 .net *"_ivl_102", 0 0, L_0x6000023af720;  1 drivers
v0x600003b35f80_0 .net *"_ivl_104", 0 0, L_0x6000023af6b0;  1 drivers
v0x600003b36010_0 .net *"_ivl_112", 0 0, L_0x6000023af560;  1 drivers
v0x600003b360a0_0 .net *"_ivl_116", 0 0, L_0x6000023af4f0;  1 drivers
v0x600003b36130_0 .net *"_ivl_120", 0 0, L_0x6000023af480;  1 drivers
v0x600003b361c0_0 .net *"_ivl_125", 0 0, L_0x6000023af410;  1 drivers
v0x600003b36250_0 .net *"_ivl_13", 0 0, L_0x6000039dcbe0;  1 drivers
v0x600003b362e0_0 .net *"_ivl_15", 0 0, L_0x6000039dcb40;  1 drivers
v0x600003b36370_0 .net *"_ivl_19", 0 0, L_0x6000039dcaa0;  1 drivers
v0x600003b36400_0 .net *"_ivl_21", 0 0, L_0x6000039dca00;  1 drivers
v0x600003b36490_0 .net *"_ivl_25", 0 0, L_0x6000039df020;  1 drivers
v0x600003b36520_0 .net *"_ivl_27", 0 0, L_0x6000039def80;  1 drivers
v0x600003b365b0_0 .net *"_ivl_3", 0 0, L_0x6000039dcdc0;  1 drivers
v0x600003b36640_0 .net *"_ivl_31", 0 0, L_0x6000039deee0;  1 drivers
v0x600003b366d0_0 .net *"_ivl_33", 0 0, L_0x6000039dee40;  1 drivers
v0x600003b36760_0 .net *"_ivl_37", 0 0, L_0x6000039deda0;  1 drivers
v0x600003b367f0_0 .net *"_ivl_39", 0 0, L_0x6000039ded00;  1 drivers
v0x600003b36880_0 .net *"_ivl_43", 0 0, L_0x6000039dec60;  1 drivers
v0x600003b36910_0 .net *"_ivl_45", 0 0, L_0x6000039debc0;  1 drivers
v0x600003b369a0_0 .net *"_ivl_48", 0 0, L_0x6000023a3c60;  1 drivers
v0x600003b36a30_0 .net *"_ivl_52", 0 0, L_0x6000023a3d40;  1 drivers
v0x600003b36ac0_0 .net *"_ivl_54", 0 0, L_0x6000023a3db0;  1 drivers
v0x600003b36b50_0 .net *"_ivl_56", 0 0, L_0x6000023a3e20;  1 drivers
v0x600003b36be0_0 .net *"_ivl_58", 0 0, L_0x6000023a3f00;  1 drivers
v0x600003b36c70_0 .net *"_ivl_62", 0 0, L_0x6000023a3e90;  1 drivers
v0x600003b36d00_0 .net *"_ivl_64", 0 0, L_0x6000023aff70;  1 drivers
v0x600003b36d90_0 .net *"_ivl_66", 0 0, L_0x6000023aff00;  1 drivers
v0x600003b36e20_0 .net *"_ivl_68", 0 0, L_0x6000023afe90;  1 drivers
v0x600003b36eb0_0 .net *"_ivl_7", 0 0, L_0x6000039dcd20;  1 drivers
v0x600003b36f40_0 .net *"_ivl_70", 0 0, L_0x6000023afe20;  1 drivers
v0x600003b36fd0_0 .net *"_ivl_72", 0 0, L_0x6000023afdb0;  1 drivers
v0x600003b37060_0 .net *"_ivl_74", 0 0, L_0x6000023afd40;  1 drivers
v0x600003b370f0_0 .net *"_ivl_76", 0 0, L_0x6000023afcd0;  1 drivers
v0x600003b37180_0 .net *"_ivl_80", 0 0, L_0x6000023afbf0;  1 drivers
v0x600003b37210_0 .net *"_ivl_82", 0 0, L_0x6000023afb80;  1 drivers
v0x600003b372a0_0 .net *"_ivl_84", 0 0, L_0x6000023afb10;  1 drivers
v0x600003b37330_0 .net *"_ivl_86", 0 0, L_0x6000023afaa0;  1 drivers
v0x600003b373c0_0 .net *"_ivl_88", 0 0, L_0x6000023afa30;  1 drivers
v0x600003b37450_0 .net *"_ivl_9", 0 0, L_0x6000039dcc80;  1 drivers
v0x600003b374e0_0 .net *"_ivl_90", 0 0, L_0x6000023af9c0;  1 drivers
v0x600003b37570_0 .net *"_ivl_92", 0 0, L_0x6000023af950;  1 drivers
v0x600003b37600_0 .net *"_ivl_94", 0 0, L_0x6000023af8e0;  1 drivers
v0x600003b37690_0 .net *"_ivl_96", 0 0, L_0x6000023af870;  1 drivers
v0x600003b37720_0 .net *"_ivl_98", 0 0, L_0x6000023af800;  1 drivers
L_0x6000039dce60 .part L_0x6000039dea80, 0, 1;
L_0x6000039dcdc0 .part L_0x6000039de9e0, 0, 1;
L_0x6000039dcd20 .part L_0x6000039dea80, 1, 1;
L_0x6000039dcc80 .part L_0x6000039de9e0, 1, 1;
L_0x6000039dcbe0 .part L_0x6000039dea80, 2, 1;
L_0x6000039dcb40 .part L_0x6000039de9e0, 2, 1;
L_0x6000039dcaa0 .part L_0x6000039dea80, 3, 1;
L_0x6000039dca00 .part L_0x6000039de9e0, 3, 1;
L_0x6000039df020 .part L_0x6000039dea80, 0, 1;
L_0x6000039def80 .part L_0x6000039de9e0, 0, 1;
L_0x6000039deee0 .part L_0x6000039dea80, 1, 1;
L_0x6000039dee40 .part L_0x6000039de9e0, 1, 1;
L_0x6000039deda0 .part L_0x6000039dea80, 2, 1;
L_0x6000039ded00 .part L_0x6000039de9e0, 2, 1;
L_0x6000039dec60 .part L_0x6000039dea80, 3, 1;
L_0x6000039debc0 .part L_0x6000039de9e0, 3, 1;
L_0x6000039deb20 .concat8 [ 1 1 1 1], L_0x6000023af560, L_0x6000023af4f0, L_0x6000023af480, L_0x6000023af410;
S_0x7fe32a23dda0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe32a23d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023af3a0 .functor XOR 1, L_0x6000039de940, L_0x6000039de8a0, C4<0>, C4<0>;
L_0x6000023af330 .functor XOR 1, L_0x6000039de800, L_0x6000039de760, C4<0>, C4<0>;
L_0x6000023af2c0 .functor XOR 1, L_0x6000039de6c0, L_0x6000039c7660, C4<0>, C4<0>;
L_0x6000023af250 .functor XOR 1, L_0x6000039c75c0, L_0x6000039c7520, C4<0>, C4<0>;
L_0x6000023af1e0 .functor AND 1, L_0x6000039c7480, L_0x6000039c73e0, C4<1>, C4<1>;
L_0x6000023af170 .functor AND 1, L_0x6000039c7340, L_0x6000039c72a0, C4<1>, C4<1>;
L_0x6000023af090 .functor AND 1, L_0x6000039c7200, L_0x6000039c7160, C4<1>, C4<1>;
L_0x6000023af100 .functor AND 1, L_0x6000039c70c0, L_0x6000039c7020, C4<1>, C4<1>;
L_0x6000023af020 .functor AND 1, L_0x6000023af5d0, L_0x6000023af3a0, C4<1>, C4<1>;
L_0x6000023aefb0 .functor OR 1, L_0x6000023af1e0, L_0x6000023af020, C4<0>, C4<0>;
L_0x6000023aef40 .functor AND 1, L_0x6000023af1e0, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023aeed0 .functor OR 1, L_0x6000023af170, L_0x6000023aef40, C4<0>, C4<0>;
L_0x6000023aee60 .functor AND 1, L_0x6000023af5d0, L_0x6000023af3a0, C4<1>, C4<1>;
L_0x6000023aed80 .functor AND 1, L_0x6000023aee60, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023aed10 .functor OR 1, L_0x6000023aeed0, L_0x6000023aed80, C4<0>, C4<0>;
L_0x6000023aedf0 .functor AND 1, L_0x6000023af170, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023aeca0 .functor OR 1, L_0x6000023af090, L_0x6000023aedf0, C4<0>, C4<0>;
L_0x6000023aec30 .functor AND 1, L_0x6000023af1e0, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023aebc0 .functor AND 1, L_0x6000023aec30, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023aeb50 .functor OR 1, L_0x6000023aeca0, L_0x6000023aebc0, C4<0>, C4<0>;
L_0x6000023aeae0 .functor AND 1, L_0x6000023af5d0, L_0x6000023af3a0, C4<1>, C4<1>;
L_0x6000023aea70 .functor AND 1, L_0x6000023aeae0, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023aea00 .functor AND 1, L_0x6000023aea70, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023ae990 .functor OR 1, L_0x6000023aeb50, L_0x6000023aea00, C4<0>, C4<0>;
L_0x6000023ae920 .functor AND 1, L_0x6000023af090, L_0x6000023af250, C4<1>, C4<1>;
L_0x6000023ae8b0 .functor OR 1, L_0x6000023af100, L_0x6000023ae920, C4<0>, C4<0>;
L_0x6000023ae840 .functor AND 1, L_0x6000023af170, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023ae7d0 .functor AND 1, L_0x6000023ae840, L_0x6000023af250, C4<1>, C4<1>;
L_0x6000023ae760 .functor OR 1, L_0x6000023ae8b0, L_0x6000023ae7d0, C4<0>, C4<0>;
L_0x6000023ae6f0 .functor AND 1, L_0x6000023af1e0, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023ae680 .functor AND 1, L_0x6000023ae6f0, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023ae610 .functor AND 1, L_0x6000023ae680, L_0x6000023af250, C4<1>, C4<1>;
L_0x6000023ae5a0 .functor OR 1, L_0x6000023ae760, L_0x6000023ae610, C4<0>, C4<0>;
L_0x6000023ae530 .functor AND 1, L_0x6000023af5d0, L_0x6000023af3a0, C4<1>, C4<1>;
L_0x6000023ae4c0 .functor AND 1, L_0x6000023ae530, L_0x6000023af330, C4<1>, C4<1>;
L_0x6000023ae450 .functor AND 1, L_0x6000023ae4c0, L_0x6000023af2c0, C4<1>, C4<1>;
L_0x6000023ae3e0 .functor AND 1, L_0x6000023ae450, L_0x6000023af250, C4<1>, C4<1>;
L_0x6000023ae370 .functor OR 1, L_0x6000023ae5a0, L_0x6000023ae3e0, C4<0>, C4<0>;
L_0x6000023ae300 .functor BUFZ 1, L_0x6000023ae370, C4<0>, C4<0>, C4<0>;
L_0x6000023ae290 .functor XOR 1, L_0x6000023af3a0, L_0x6000023af5d0, C4<0>, C4<0>;
L_0x6000023ae220 .functor XOR 1, L_0x6000023af330, L_0x6000023aefb0, C4<0>, C4<0>;
L_0x6000023ac070 .functor XOR 1, L_0x6000023af2c0, L_0x6000023aed10, C4<0>, C4<0>;
L_0x6000023ac000 .functor XOR 1, L_0x6000023af250, L_0x6000023ae990, C4<0>, C4<0>;
v0x600003b377b0_0 .net "A", 3 0, L_0x6000039c6ee0;  1 drivers
v0x600003b37840_0 .net "B", 3 0, L_0x6000039c6e40;  1 drivers
v0x600003b378d0_0 .net "C0", 0 0, L_0x6000023aefb0;  1 drivers
v0x600003b37960_0 .net "C1", 0 0, L_0x6000023aed10;  1 drivers
v0x600003b379f0_0 .net "C2", 0 0, L_0x6000023ae990;  1 drivers
v0x600003b37a80_0 .net "C3", 0 0, L_0x6000023ae370;  1 drivers
v0x600003b37b10_0 .net "Cin", 0 0, L_0x6000023af5d0;  alias, 1 drivers
v0x600003b37ba0_0 .net "Cout", 0 0, L_0x6000023ae300;  alias, 1 drivers
v0x600003b37c30_0 .net "G0", 0 0, L_0x6000023af1e0;  1 drivers
v0x600003b37cc0_0 .net "G1", 0 0, L_0x6000023af170;  1 drivers
v0x600003b37d50_0 .net "G2", 0 0, L_0x6000023af090;  1 drivers
v0x600003b37de0_0 .net "G3", 0 0, L_0x6000023af100;  1 drivers
v0x600003b37e70_0 .net "P0", 0 0, L_0x6000023af3a0;  1 drivers
v0x600003b37f00_0 .net "P1", 0 0, L_0x6000023af330;  1 drivers
v0x600003b30000_0 .net "P2", 0 0, L_0x6000023af2c0;  1 drivers
v0x600003b30090_0 .net "P3", 0 0, L_0x6000023af250;  1 drivers
v0x600003b30120_0 .net "Sum", 3 0, L_0x6000039c6f80;  1 drivers
v0x600003b301b0_0 .net *"_ivl_1", 0 0, L_0x6000039de940;  1 drivers
v0x600003b30240_0 .net *"_ivl_100", 0 0, L_0x6000023ae4c0;  1 drivers
v0x600003b302d0_0 .net *"_ivl_102", 0 0, L_0x6000023ae450;  1 drivers
v0x600003b30360_0 .net *"_ivl_104", 0 0, L_0x6000023ae3e0;  1 drivers
v0x600003b303f0_0 .net *"_ivl_112", 0 0, L_0x6000023ae290;  1 drivers
v0x600003b30480_0 .net *"_ivl_116", 0 0, L_0x6000023ae220;  1 drivers
v0x600003b30510_0 .net *"_ivl_120", 0 0, L_0x6000023ac070;  1 drivers
v0x600003b305a0_0 .net *"_ivl_125", 0 0, L_0x6000023ac000;  1 drivers
v0x600003b30630_0 .net *"_ivl_13", 0 0, L_0x6000039de6c0;  1 drivers
v0x600003b306c0_0 .net *"_ivl_15", 0 0, L_0x6000039c7660;  1 drivers
v0x600003b30750_0 .net *"_ivl_19", 0 0, L_0x6000039c75c0;  1 drivers
v0x600003b307e0_0 .net *"_ivl_21", 0 0, L_0x6000039c7520;  1 drivers
v0x600003b30870_0 .net *"_ivl_25", 0 0, L_0x6000039c7480;  1 drivers
v0x600003b30900_0 .net *"_ivl_27", 0 0, L_0x6000039c73e0;  1 drivers
v0x600003b30990_0 .net *"_ivl_3", 0 0, L_0x6000039de8a0;  1 drivers
v0x600003b30a20_0 .net *"_ivl_31", 0 0, L_0x6000039c7340;  1 drivers
v0x600003b30ab0_0 .net *"_ivl_33", 0 0, L_0x6000039c72a0;  1 drivers
v0x600003b30b40_0 .net *"_ivl_37", 0 0, L_0x6000039c7200;  1 drivers
v0x600003b30bd0_0 .net *"_ivl_39", 0 0, L_0x6000039c7160;  1 drivers
v0x600003b30c60_0 .net *"_ivl_43", 0 0, L_0x6000039c70c0;  1 drivers
v0x600003b30cf0_0 .net *"_ivl_45", 0 0, L_0x6000039c7020;  1 drivers
v0x600003b30d80_0 .net *"_ivl_48", 0 0, L_0x6000023af020;  1 drivers
v0x600003b30e10_0 .net *"_ivl_52", 0 0, L_0x6000023aef40;  1 drivers
v0x600003b30ea0_0 .net *"_ivl_54", 0 0, L_0x6000023aeed0;  1 drivers
v0x600003b30f30_0 .net *"_ivl_56", 0 0, L_0x6000023aee60;  1 drivers
v0x600003b30fc0_0 .net *"_ivl_58", 0 0, L_0x6000023aed80;  1 drivers
v0x600003b31050_0 .net *"_ivl_62", 0 0, L_0x6000023aedf0;  1 drivers
v0x600003b310e0_0 .net *"_ivl_64", 0 0, L_0x6000023aeca0;  1 drivers
v0x600003b31170_0 .net *"_ivl_66", 0 0, L_0x6000023aec30;  1 drivers
v0x600003b31200_0 .net *"_ivl_68", 0 0, L_0x6000023aebc0;  1 drivers
v0x600003b31290_0 .net *"_ivl_7", 0 0, L_0x6000039de800;  1 drivers
v0x600003b31320_0 .net *"_ivl_70", 0 0, L_0x6000023aeb50;  1 drivers
v0x600003b313b0_0 .net *"_ivl_72", 0 0, L_0x6000023aeae0;  1 drivers
v0x600003b31440_0 .net *"_ivl_74", 0 0, L_0x6000023aea70;  1 drivers
v0x600003b314d0_0 .net *"_ivl_76", 0 0, L_0x6000023aea00;  1 drivers
v0x600003b31560_0 .net *"_ivl_80", 0 0, L_0x6000023ae920;  1 drivers
v0x600003b315f0_0 .net *"_ivl_82", 0 0, L_0x6000023ae8b0;  1 drivers
v0x600003b31680_0 .net *"_ivl_84", 0 0, L_0x6000023ae840;  1 drivers
v0x600003b31710_0 .net *"_ivl_86", 0 0, L_0x6000023ae7d0;  1 drivers
v0x600003b317a0_0 .net *"_ivl_88", 0 0, L_0x6000023ae760;  1 drivers
v0x600003b31830_0 .net *"_ivl_9", 0 0, L_0x6000039de760;  1 drivers
v0x600003b318c0_0 .net *"_ivl_90", 0 0, L_0x6000023ae6f0;  1 drivers
v0x600003b31950_0 .net *"_ivl_92", 0 0, L_0x6000023ae680;  1 drivers
v0x600003b319e0_0 .net *"_ivl_94", 0 0, L_0x6000023ae610;  1 drivers
v0x600003b31a70_0 .net *"_ivl_96", 0 0, L_0x6000023ae5a0;  1 drivers
v0x600003b31b00_0 .net *"_ivl_98", 0 0, L_0x6000023ae530;  1 drivers
L_0x6000039de940 .part L_0x6000039c6ee0, 0, 1;
L_0x6000039de8a0 .part L_0x6000039c6e40, 0, 1;
L_0x6000039de800 .part L_0x6000039c6ee0, 1, 1;
L_0x6000039de760 .part L_0x6000039c6e40, 1, 1;
L_0x6000039de6c0 .part L_0x6000039c6ee0, 2, 1;
L_0x6000039c7660 .part L_0x6000039c6e40, 2, 1;
L_0x6000039c75c0 .part L_0x6000039c6ee0, 3, 1;
L_0x6000039c7520 .part L_0x6000039c6e40, 3, 1;
L_0x6000039c7480 .part L_0x6000039c6ee0, 0, 1;
L_0x6000039c73e0 .part L_0x6000039c6e40, 0, 1;
L_0x6000039c7340 .part L_0x6000039c6ee0, 1, 1;
L_0x6000039c72a0 .part L_0x6000039c6e40, 1, 1;
L_0x6000039c7200 .part L_0x6000039c6ee0, 2, 1;
L_0x6000039c7160 .part L_0x6000039c6e40, 2, 1;
L_0x6000039c70c0 .part L_0x6000039c6ee0, 3, 1;
L_0x6000039c7020 .part L_0x6000039c6e40, 3, 1;
L_0x6000039c6f80 .concat8 [ 1 1 1 1], L_0x6000023ae290, L_0x6000023ae220, L_0x6000023ac070, L_0x6000023ac000;
S_0x7fe32a23e110 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7fe32a23d750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600003b4e640_0 .net "A", 7 0, L_0x6000039ccbe0;  1 drivers
v0x600003b4e6d0_0 .net "B", 7 0, L_0x6000039ccb40;  1 drivers
v0x600003b4e760_0 .net "C0", 0 0, L_0x600002395650;  1 drivers
v0x600003b4e7f0_0 .net "Cin", 0 0, L_0x6000023ae300;  alias, 1 drivers
v0x600003b4e880_0 .net "Cout", 0 0, L_0x600002394700;  alias, 1 drivers
v0x600003b4e910_0 .net "Sum", 7 0, L_0x6000039ccc80;  1 drivers
L_0x6000039ceda0 .part L_0x6000039ccbe0, 0, 4;
L_0x6000039ced00 .part L_0x6000039ccb40, 0, 4;
L_0x6000039ccdc0 .part L_0x6000039ccbe0, 4, 4;
L_0x6000039ccd20 .part L_0x6000039ccb40, 4, 4;
L_0x6000039ccc80 .concat8 [ 4 4 0 0], L_0x6000039cee40, L_0x6000039cce60;
S_0x7fe32a23e280 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fe32a23e110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000023966f0 .functor XOR 1, L_0x6000039c57c0, L_0x6000039c5720, C4<0>, C4<0>;
L_0x600002396680 .functor XOR 1, L_0x6000039c5680, L_0x6000039c55e0, C4<0>, C4<0>;
L_0x600002396610 .functor XOR 1, L_0x6000039c5540, L_0x6000039c54a0, C4<0>, C4<0>;
L_0x6000023965a0 .functor XOR 1, L_0x6000039c5400, L_0x6000039c5360, C4<0>, C4<0>;
L_0x600002396530 .functor AND 1, L_0x6000039c52c0, L_0x6000039c5220, C4<1>, C4<1>;
L_0x6000023964c0 .functor AND 1, L_0x6000039c5180, L_0x6000039c50e0, C4<1>, C4<1>;
L_0x6000023963e0 .functor AND 1, L_0x6000039c5040, L_0x6000039c4fa0, C4<1>, C4<1>;
L_0x600002396450 .functor AND 1, L_0x6000039c4f00, L_0x6000039ceee0, C4<1>, C4<1>;
L_0x600002396370 .functor AND 1, L_0x6000023ae300, L_0x6000023966f0, C4<1>, C4<1>;
L_0x600002396300 .functor OR 1, L_0x600002396530, L_0x600002396370, C4<0>, C4<0>;
L_0x600002396290 .functor AND 1, L_0x600002396530, L_0x600002396680, C4<1>, C4<1>;
L_0x600002396220 .functor OR 1, L_0x6000023964c0, L_0x600002396290, C4<0>, C4<0>;
L_0x6000023961b0 .functor AND 1, L_0x6000023ae300, L_0x6000023966f0, C4<1>, C4<1>;
L_0x6000023960d0 .functor AND 1, L_0x6000023961b0, L_0x600002396680, C4<1>, C4<1>;
L_0x600002396060 .functor OR 1, L_0x600002396220, L_0x6000023960d0, C4<0>, C4<0>;
L_0x600002396140 .functor AND 1, L_0x6000023964c0, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395ff0 .functor OR 1, L_0x6000023963e0, L_0x600002396140, C4<0>, C4<0>;
L_0x600002395f80 .functor AND 1, L_0x600002396530, L_0x600002396680, C4<1>, C4<1>;
L_0x600002395f10 .functor AND 1, L_0x600002395f80, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395ea0 .functor OR 1, L_0x600002395ff0, L_0x600002395f10, C4<0>, C4<0>;
L_0x600002395e30 .functor AND 1, L_0x6000023ae300, L_0x6000023966f0, C4<1>, C4<1>;
L_0x600002395dc0 .functor AND 1, L_0x600002395e30, L_0x600002396680, C4<1>, C4<1>;
L_0x600002395d50 .functor AND 1, L_0x600002395dc0, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395ce0 .functor OR 1, L_0x600002395ea0, L_0x600002395d50, C4<0>, C4<0>;
L_0x600002395c70 .functor AND 1, L_0x6000023963e0, L_0x6000023965a0, C4<1>, C4<1>;
L_0x600002395c00 .functor OR 1, L_0x600002396450, L_0x600002395c70, C4<0>, C4<0>;
L_0x600002395b90 .functor AND 1, L_0x6000023964c0, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395b20 .functor AND 1, L_0x600002395b90, L_0x6000023965a0, C4<1>, C4<1>;
L_0x600002395ab0 .functor OR 1, L_0x600002395c00, L_0x600002395b20, C4<0>, C4<0>;
L_0x600002395a40 .functor AND 1, L_0x600002396530, L_0x600002396680, C4<1>, C4<1>;
L_0x6000023959d0 .functor AND 1, L_0x600002395a40, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395960 .functor AND 1, L_0x6000023959d0, L_0x6000023965a0, C4<1>, C4<1>;
L_0x6000023958f0 .functor OR 1, L_0x600002395ab0, L_0x600002395960, C4<0>, C4<0>;
L_0x600002395880 .functor AND 1, L_0x6000023ae300, L_0x6000023966f0, C4<1>, C4<1>;
L_0x600002395810 .functor AND 1, L_0x600002395880, L_0x600002396680, C4<1>, C4<1>;
L_0x6000023957a0 .functor AND 1, L_0x600002395810, L_0x600002396610, C4<1>, C4<1>;
L_0x600002395730 .functor AND 1, L_0x6000023957a0, L_0x6000023965a0, C4<1>, C4<1>;
L_0x6000023956c0 .functor OR 1, L_0x6000023958f0, L_0x600002395730, C4<0>, C4<0>;
L_0x600002395650 .functor BUFZ 1, L_0x6000023956c0, C4<0>, C4<0>, C4<0>;
L_0x6000023955e0 .functor XOR 1, L_0x6000023966f0, L_0x6000023ae300, C4<0>, C4<0>;
L_0x600002395570 .functor XOR 1, L_0x600002396680, L_0x600002396300, C4<0>, C4<0>;
L_0x600002395500 .functor XOR 1, L_0x600002396610, L_0x600002396060, C4<0>, C4<0>;
L_0x600002395490 .functor XOR 1, L_0x6000023965a0, L_0x600002395ce0, C4<0>, C4<0>;
v0x600003b31ef0_0 .net "A", 3 0, L_0x6000039ceda0;  1 drivers
v0x600003b31f80_0 .net "B", 3 0, L_0x6000039ced00;  1 drivers
v0x600003b32010_0 .net "C0", 0 0, L_0x600002396300;  1 drivers
v0x600003b320a0_0 .net "C1", 0 0, L_0x600002396060;  1 drivers
v0x600003b32130_0 .net "C2", 0 0, L_0x600002395ce0;  1 drivers
v0x600003b321c0_0 .net "C3", 0 0, L_0x6000023956c0;  1 drivers
v0x600003b32250_0 .net "Cin", 0 0, L_0x6000023ae300;  alias, 1 drivers
v0x600003b322e0_0 .net "Cout", 0 0, L_0x600002395650;  alias, 1 drivers
v0x600003b32370_0 .net "G0", 0 0, L_0x600002396530;  1 drivers
v0x600003b32400_0 .net "G1", 0 0, L_0x6000023964c0;  1 drivers
v0x600003b32490_0 .net "G2", 0 0, L_0x6000023963e0;  1 drivers
v0x600003b32520_0 .net "G3", 0 0, L_0x600002396450;  1 drivers
v0x600003b325b0_0 .net "P0", 0 0, L_0x6000023966f0;  1 drivers
v0x600003b32640_0 .net "P1", 0 0, L_0x600002396680;  1 drivers
v0x600003b326d0_0 .net "P2", 0 0, L_0x600002396610;  1 drivers
v0x600003b32760_0 .net "P3", 0 0, L_0x6000023965a0;  1 drivers
v0x600003b327f0_0 .net "Sum", 3 0, L_0x6000039cee40;  1 drivers
v0x600003b32880_0 .net *"_ivl_1", 0 0, L_0x6000039c57c0;  1 drivers
v0x600003b32910_0 .net *"_ivl_100", 0 0, L_0x600002395810;  1 drivers
v0x600003b329a0_0 .net *"_ivl_102", 0 0, L_0x6000023957a0;  1 drivers
v0x600003b32a30_0 .net *"_ivl_104", 0 0, L_0x600002395730;  1 drivers
v0x600003b32ac0_0 .net *"_ivl_112", 0 0, L_0x6000023955e0;  1 drivers
v0x600003b32b50_0 .net *"_ivl_116", 0 0, L_0x600002395570;  1 drivers
v0x600003b32be0_0 .net *"_ivl_120", 0 0, L_0x600002395500;  1 drivers
v0x600003b32c70_0 .net *"_ivl_125", 0 0, L_0x600002395490;  1 drivers
v0x600003b32d00_0 .net *"_ivl_13", 0 0, L_0x6000039c5540;  1 drivers
v0x600003b32d90_0 .net *"_ivl_15", 0 0, L_0x6000039c54a0;  1 drivers
v0x600003b32e20_0 .net *"_ivl_19", 0 0, L_0x6000039c5400;  1 drivers
v0x600003b32eb0_0 .net *"_ivl_21", 0 0, L_0x6000039c5360;  1 drivers
v0x600003b32f40_0 .net *"_ivl_25", 0 0, L_0x6000039c52c0;  1 drivers
v0x600003b32fd0_0 .net *"_ivl_27", 0 0, L_0x6000039c5220;  1 drivers
v0x600003b33060_0 .net *"_ivl_3", 0 0, L_0x6000039c5720;  1 drivers
v0x600003b330f0_0 .net *"_ivl_31", 0 0, L_0x6000039c5180;  1 drivers
v0x600003b33180_0 .net *"_ivl_33", 0 0, L_0x6000039c50e0;  1 drivers
v0x600003b33210_0 .net *"_ivl_37", 0 0, L_0x6000039c5040;  1 drivers
v0x600003b332a0_0 .net *"_ivl_39", 0 0, L_0x6000039c4fa0;  1 drivers
v0x600003b33330_0 .net *"_ivl_43", 0 0, L_0x6000039c4f00;  1 drivers
v0x600003b333c0_0 .net *"_ivl_45", 0 0, L_0x6000039ceee0;  1 drivers
v0x600003b33450_0 .net *"_ivl_48", 0 0, L_0x600002396370;  1 drivers
v0x600003b334e0_0 .net *"_ivl_52", 0 0, L_0x600002396290;  1 drivers
v0x600003b33570_0 .net *"_ivl_54", 0 0, L_0x600002396220;  1 drivers
v0x600003b33600_0 .net *"_ivl_56", 0 0, L_0x6000023961b0;  1 drivers
v0x600003b33690_0 .net *"_ivl_58", 0 0, L_0x6000023960d0;  1 drivers
v0x600003b33720_0 .net *"_ivl_62", 0 0, L_0x600002396140;  1 drivers
v0x600003b337b0_0 .net *"_ivl_64", 0 0, L_0x600002395ff0;  1 drivers
v0x600003b33840_0 .net *"_ivl_66", 0 0, L_0x600002395f80;  1 drivers
v0x600003b338d0_0 .net *"_ivl_68", 0 0, L_0x600002395f10;  1 drivers
v0x600003b33960_0 .net *"_ivl_7", 0 0, L_0x6000039c5680;  1 drivers
v0x600003b339f0_0 .net *"_ivl_70", 0 0, L_0x600002395ea0;  1 drivers
v0x600003b33a80_0 .net *"_ivl_72", 0 0, L_0x600002395e30;  1 drivers
v0x600003b33b10_0 .net *"_ivl_74", 0 0, L_0x600002395dc0;  1 drivers
v0x600003b33ba0_0 .net *"_ivl_76", 0 0, L_0x600002395d50;  1 drivers
v0x600003b33c30_0 .net *"_ivl_80", 0 0, L_0x600002395c70;  1 drivers
v0x600003b33cc0_0 .net *"_ivl_82", 0 0, L_0x600002395c00;  1 drivers
v0x600003b33d50_0 .net *"_ivl_84", 0 0, L_0x600002395b90;  1 drivers
v0x600003b33de0_0 .net *"_ivl_86", 0 0, L_0x600002395b20;  1 drivers
v0x600003b33e70_0 .net *"_ivl_88", 0 0, L_0x600002395ab0;  1 drivers
v0x600003b33f00_0 .net *"_ivl_9", 0 0, L_0x6000039c55e0;  1 drivers
v0x600003b4c000_0 .net *"_ivl_90", 0 0, L_0x600002395a40;  1 drivers
v0x600003b4c090_0 .net *"_ivl_92", 0 0, L_0x6000023959d0;  1 drivers
v0x600003b4c120_0 .net *"_ivl_94", 0 0, L_0x600002395960;  1 drivers
v0x600003b4c1b0_0 .net *"_ivl_96", 0 0, L_0x6000023958f0;  1 drivers
v0x600003b4c240_0 .net *"_ivl_98", 0 0, L_0x600002395880;  1 drivers
L_0x6000039c57c0 .part L_0x6000039ceda0, 0, 1;
L_0x6000039c5720 .part L_0x6000039ced00, 0, 1;
L_0x6000039c5680 .part L_0x6000039ceda0, 1, 1;
L_0x6000039c55e0 .part L_0x6000039ced00, 1, 1;
L_0x6000039c5540 .part L_0x6000039ceda0, 2, 1;
L_0x6000039c54a0 .part L_0x6000039ced00, 2, 1;
L_0x6000039c5400 .part L_0x6000039ceda0, 3, 1;
L_0x6000039c5360 .part L_0x6000039ced00, 3, 1;
L_0x6000039c52c0 .part L_0x6000039ceda0, 0, 1;
L_0x6000039c5220 .part L_0x6000039ced00, 0, 1;
L_0x6000039c5180 .part L_0x6000039ceda0, 1, 1;
L_0x6000039c50e0 .part L_0x6000039ced00, 1, 1;
L_0x6000039c5040 .part L_0x6000039ceda0, 2, 1;
L_0x6000039c4fa0 .part L_0x6000039ced00, 2, 1;
L_0x6000039c4f00 .part L_0x6000039ceda0, 3, 1;
L_0x6000039ceee0 .part L_0x6000039ced00, 3, 1;
L_0x6000039cee40 .concat8 [ 1 1 1 1], L_0x6000023955e0, L_0x600002395570, L_0x600002395500, L_0x600002395490;
S_0x7fe32a23e5f0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fe32a23e110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600002395420 .functor XOR 1, L_0x6000039cec60, L_0x6000039cebc0, C4<0>, C4<0>;
L_0x6000023953b0 .functor XOR 1, L_0x6000039ceb20, L_0x6000039cea80, C4<0>, C4<0>;
L_0x600002395340 .functor XOR 1, L_0x6000039ce9e0, L_0x6000039ce940, C4<0>, C4<0>;
L_0x6000023952d0 .functor XOR 1, L_0x6000039ce8a0, L_0x6000039ce800, C4<0>, C4<0>;
L_0x600002395260 .functor AND 1, L_0x6000039ce760, L_0x6000039ce6c0, C4<1>, C4<1>;
L_0x6000023951f0 .functor AND 1, L_0x6000039ce620, L_0x6000039cd180, C4<1>, C4<1>;
L_0x600002395110 .functor AND 1, L_0x6000039cd0e0, L_0x6000039cd040, C4<1>, C4<1>;
L_0x600002395180 .functor AND 1, L_0x6000039ccfa0, L_0x6000039ccf00, C4<1>, C4<1>;
L_0x6000023950a0 .functor AND 1, L_0x600002395650, L_0x600002395420, C4<1>, C4<1>;
L_0x600002395030 .functor OR 1, L_0x600002395260, L_0x6000023950a0, C4<0>, C4<0>;
L_0x600002394fc0 .functor AND 1, L_0x600002395260, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002394f50 .functor OR 1, L_0x6000023951f0, L_0x600002394fc0, C4<0>, C4<0>;
L_0x600002394ee0 .functor AND 1, L_0x600002395650, L_0x600002395420, C4<1>, C4<1>;
L_0x600002394e00 .functor AND 1, L_0x600002394ee0, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002394d90 .functor OR 1, L_0x600002394f50, L_0x600002394e00, C4<0>, C4<0>;
L_0x600002394e70 .functor AND 1, L_0x6000023951f0, L_0x600002395340, C4<1>, C4<1>;
L_0x600002394d20 .functor OR 1, L_0x600002395110, L_0x600002394e70, C4<0>, C4<0>;
L_0x600002394cb0 .functor AND 1, L_0x600002395260, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002394c40 .functor AND 1, L_0x600002394cb0, L_0x600002395340, C4<1>, C4<1>;
L_0x600002394bd0 .functor OR 1, L_0x600002394d20, L_0x600002394c40, C4<0>, C4<0>;
L_0x600002396b50 .functor AND 1, L_0x600002395650, L_0x600002395420, C4<1>, C4<1>;
L_0x600002396ae0 .functor AND 1, L_0x600002396b50, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002396a70 .functor AND 1, L_0x600002396ae0, L_0x600002395340, C4<1>, C4<1>;
L_0x600002396a00 .functor OR 1, L_0x600002394bd0, L_0x600002396a70, C4<0>, C4<0>;
L_0x600002396990 .functor AND 1, L_0x600002395110, L_0x6000023952d0, C4<1>, C4<1>;
L_0x600002396920 .functor OR 1, L_0x600002395180, L_0x600002396990, C4<0>, C4<0>;
L_0x6000023968b0 .functor AND 1, L_0x6000023951f0, L_0x600002395340, C4<1>, C4<1>;
L_0x600002396840 .functor AND 1, L_0x6000023968b0, L_0x6000023952d0, C4<1>, C4<1>;
L_0x6000023967d0 .functor OR 1, L_0x600002396920, L_0x600002396840, C4<0>, C4<0>;
L_0x600002396760 .functor AND 1, L_0x600002395260, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002394a80 .functor AND 1, L_0x600002396760, L_0x600002395340, C4<1>, C4<1>;
L_0x600002394a10 .functor AND 1, L_0x600002394a80, L_0x6000023952d0, C4<1>, C4<1>;
L_0x6000023949a0 .functor OR 1, L_0x6000023967d0, L_0x600002394a10, C4<0>, C4<0>;
L_0x600002394930 .functor AND 1, L_0x600002395650, L_0x600002395420, C4<1>, C4<1>;
L_0x6000023948c0 .functor AND 1, L_0x600002394930, L_0x6000023953b0, C4<1>, C4<1>;
L_0x600002394850 .functor AND 1, L_0x6000023948c0, L_0x600002395340, C4<1>, C4<1>;
L_0x6000023947e0 .functor AND 1, L_0x600002394850, L_0x6000023952d0, C4<1>, C4<1>;
L_0x600002394770 .functor OR 1, L_0x6000023949a0, L_0x6000023947e0, C4<0>, C4<0>;
L_0x600002394700 .functor BUFZ 1, L_0x600002394770, C4<0>, C4<0>, C4<0>;
L_0x600002394690 .functor XOR 1, L_0x600002395420, L_0x600002395650, C4<0>, C4<0>;
L_0x600002394620 .functor XOR 1, L_0x6000023953b0, L_0x600002395030, C4<0>, C4<0>;
L_0x6000023945b0 .functor XOR 1, L_0x600002395340, L_0x600002394d90, C4<0>, C4<0>;
L_0x600002394540 .functor XOR 1, L_0x6000023952d0, L_0x600002396a00, C4<0>, C4<0>;
v0x600003b4c2d0_0 .net "A", 3 0, L_0x6000039ccdc0;  1 drivers
v0x600003b4c360_0 .net "B", 3 0, L_0x6000039ccd20;  1 drivers
v0x600003b4c3f0_0 .net "C0", 0 0, L_0x600002395030;  1 drivers
v0x600003b4c480_0 .net "C1", 0 0, L_0x600002394d90;  1 drivers
v0x600003b4c510_0 .net "C2", 0 0, L_0x600002396a00;  1 drivers
v0x600003b4c5a0_0 .net "C3", 0 0, L_0x600002394770;  1 drivers
v0x600003b4c630_0 .net "Cin", 0 0, L_0x600002395650;  alias, 1 drivers
v0x600003b4c6c0_0 .net "Cout", 0 0, L_0x600002394700;  alias, 1 drivers
v0x600003b4c750_0 .net "G0", 0 0, L_0x600002395260;  1 drivers
v0x600003b4c7e0_0 .net "G1", 0 0, L_0x6000023951f0;  1 drivers
v0x600003b4c870_0 .net "G2", 0 0, L_0x600002395110;  1 drivers
v0x600003b4c900_0 .net "G3", 0 0, L_0x600002395180;  1 drivers
v0x600003b4c990_0 .net "P0", 0 0, L_0x600002395420;  1 drivers
v0x600003b4ca20_0 .net "P1", 0 0, L_0x6000023953b0;  1 drivers
v0x600003b4cab0_0 .net "P2", 0 0, L_0x600002395340;  1 drivers
v0x600003b4cb40_0 .net "P3", 0 0, L_0x6000023952d0;  1 drivers
v0x600003b4cbd0_0 .net "Sum", 3 0, L_0x6000039cce60;  1 drivers
v0x600003b4cc60_0 .net *"_ivl_1", 0 0, L_0x6000039cec60;  1 drivers
v0x600003b4ccf0_0 .net *"_ivl_100", 0 0, L_0x6000023948c0;  1 drivers
v0x600003b4cd80_0 .net *"_ivl_102", 0 0, L_0x600002394850;  1 drivers
v0x600003b4ce10_0 .net *"_ivl_104", 0 0, L_0x6000023947e0;  1 drivers
v0x600003b4cea0_0 .net *"_ivl_112", 0 0, L_0x600002394690;  1 drivers
v0x600003b4cf30_0 .net *"_ivl_116", 0 0, L_0x600002394620;  1 drivers
v0x600003b4cfc0_0 .net *"_ivl_120", 0 0, L_0x6000023945b0;  1 drivers
v0x600003b4d050_0 .net *"_ivl_125", 0 0, L_0x600002394540;  1 drivers
v0x600003b4d0e0_0 .net *"_ivl_13", 0 0, L_0x6000039ce9e0;  1 drivers
v0x600003b4d170_0 .net *"_ivl_15", 0 0, L_0x6000039ce940;  1 drivers
v0x600003b4d200_0 .net *"_ivl_19", 0 0, L_0x6000039ce8a0;  1 drivers
v0x600003b4d290_0 .net *"_ivl_21", 0 0, L_0x6000039ce800;  1 drivers
v0x600003b4d320_0 .net *"_ivl_25", 0 0, L_0x6000039ce760;  1 drivers
v0x600003b4d3b0_0 .net *"_ivl_27", 0 0, L_0x6000039ce6c0;  1 drivers
v0x600003b4d440_0 .net *"_ivl_3", 0 0, L_0x6000039cebc0;  1 drivers
v0x600003b4d4d0_0 .net *"_ivl_31", 0 0, L_0x6000039ce620;  1 drivers
v0x600003b4d560_0 .net *"_ivl_33", 0 0, L_0x6000039cd180;  1 drivers
v0x600003b4d5f0_0 .net *"_ivl_37", 0 0, L_0x6000039cd0e0;  1 drivers
v0x600003b4d680_0 .net *"_ivl_39", 0 0, L_0x6000039cd040;  1 drivers
v0x600003b4d710_0 .net *"_ivl_43", 0 0, L_0x6000039ccfa0;  1 drivers
v0x600003b4d7a0_0 .net *"_ivl_45", 0 0, L_0x6000039ccf00;  1 drivers
v0x600003b4d830_0 .net *"_ivl_48", 0 0, L_0x6000023950a0;  1 drivers
v0x600003b4d8c0_0 .net *"_ivl_52", 0 0, L_0x600002394fc0;  1 drivers
v0x600003b4d950_0 .net *"_ivl_54", 0 0, L_0x600002394f50;  1 drivers
v0x600003b4d9e0_0 .net *"_ivl_56", 0 0, L_0x600002394ee0;  1 drivers
v0x600003b4da70_0 .net *"_ivl_58", 0 0, L_0x600002394e00;  1 drivers
v0x600003b4db00_0 .net *"_ivl_62", 0 0, L_0x600002394e70;  1 drivers
v0x600003b4db90_0 .net *"_ivl_64", 0 0, L_0x600002394d20;  1 drivers
v0x600003b4dc20_0 .net *"_ivl_66", 0 0, L_0x600002394cb0;  1 drivers
v0x600003b4dcb0_0 .net *"_ivl_68", 0 0, L_0x600002394c40;  1 drivers
v0x600003b4dd40_0 .net *"_ivl_7", 0 0, L_0x6000039ceb20;  1 drivers
v0x600003b4ddd0_0 .net *"_ivl_70", 0 0, L_0x600002394bd0;  1 drivers
v0x600003b4de60_0 .net *"_ivl_72", 0 0, L_0x600002396b50;  1 drivers
v0x600003b4def0_0 .net *"_ivl_74", 0 0, L_0x600002396ae0;  1 drivers
v0x600003b4df80_0 .net *"_ivl_76", 0 0, L_0x600002396a70;  1 drivers
v0x600003b4e010_0 .net *"_ivl_80", 0 0, L_0x600002396990;  1 drivers
v0x600003b4e0a0_0 .net *"_ivl_82", 0 0, L_0x600002396920;  1 drivers
v0x600003b4e130_0 .net *"_ivl_84", 0 0, L_0x6000023968b0;  1 drivers
v0x600003b4e1c0_0 .net *"_ivl_86", 0 0, L_0x600002396840;  1 drivers
v0x600003b4e250_0 .net *"_ivl_88", 0 0, L_0x6000023967d0;  1 drivers
v0x600003b4e2e0_0 .net *"_ivl_9", 0 0, L_0x6000039cea80;  1 drivers
v0x600003b4e370_0 .net *"_ivl_90", 0 0, L_0x600002396760;  1 drivers
v0x600003b4e400_0 .net *"_ivl_92", 0 0, L_0x600002394a80;  1 drivers
v0x600003b4e490_0 .net *"_ivl_94", 0 0, L_0x600002394a10;  1 drivers
v0x600003b4e520_0 .net *"_ivl_96", 0 0, L_0x6000023949a0;  1 drivers
v0x600003b4e5b0_0 .net *"_ivl_98", 0 0, L_0x600002394930;  1 drivers
L_0x6000039cec60 .part L_0x6000039ccdc0, 0, 1;
L_0x6000039cebc0 .part L_0x6000039ccd20, 0, 1;
L_0x6000039ceb20 .part L_0x6000039ccdc0, 1, 1;
L_0x6000039cea80 .part L_0x6000039ccd20, 1, 1;
L_0x6000039ce9e0 .part L_0x6000039ccdc0, 2, 1;
L_0x6000039ce940 .part L_0x6000039ccd20, 2, 1;
L_0x6000039ce8a0 .part L_0x6000039ccdc0, 3, 1;
L_0x6000039ce800 .part L_0x6000039ccd20, 3, 1;
L_0x6000039ce760 .part L_0x6000039ccdc0, 0, 1;
L_0x6000039ce6c0 .part L_0x6000039ccd20, 0, 1;
L_0x6000039ce620 .part L_0x6000039ccdc0, 1, 1;
L_0x6000039cd180 .part L_0x6000039ccd20, 1, 1;
L_0x6000039cd0e0 .part L_0x6000039ccdc0, 2, 1;
L_0x6000039cd040 .part L_0x6000039ccd20, 2, 1;
L_0x6000039ccfa0 .part L_0x6000039ccdc0, 3, 1;
L_0x6000039ccf00 .part L_0x6000039ccd20, 3, 1;
L_0x6000039cce60 .concat8 [ 1 1 1 1], L_0x600002394690, L_0x600002394620, L_0x6000023945b0, L_0x600002394540;
S_0x7fe32a23e960 .scope module, "control0" "Control" 4 246, 19 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "branch_inst";
    .port_info 8 /OUTPUT 1 "branch_src";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "PCs";
    .port_info 11 /OUTPUT 1 "LoadPartial";
    .port_info 12 /OUTPUT 1 "SavePC";
    .port_info 13 /OUTPUT 1 "Hlt";
    .port_info 14 /OUTPUT 1 "flagNV";
    .port_info 15 /OUTPUT 1 "flagZ";
L_0x6000023d5e30 .functor NOT 1, L_0x60000390f700, C4<0>, C4<0>, C4<0>;
L_0x6000023d5ea0 .functor AND 1, L_0x60000390f7a0, L_0x60000390f8e0, C4<1>, C4<1>;
L_0x6000023d5f10 .functor OR 1, L_0x6000023d5e30, L_0x6000023d5ea0, C4<0>, C4<0>;
L_0x6000023d5f80 .functor OR 1, L_0x6000023d5f10, L_0x60000390f980, C4<0>, C4<0>;
L_0x6000023d6060 .functor OR 1, L_0x6000023d5f80, L_0x60000390fa20, C4<0>, C4<0>;
L_0x6000023d5ff0 .functor NOT 1, L_0x60000390fc00, C4<0>, C4<0>, C4<0>;
L_0x6000023d60d0 .functor AND 1, L_0x60000390fb60, L_0x6000023d5ff0, C4<1>, C4<1>;
L_0x6000023d6140 .functor OR 1, L_0x6000023d6060, L_0x6000023d60d0, C4<0>, C4<0>;
L_0x6000023d61b0 .functor NOT 1, L_0x60000390fca0, C4<0>, C4<0>, C4<0>;
L_0x6000023d6220 .functor OR 1, L_0x6000023d61b0, L_0x60000390fd40, C4<0>, C4<0>;
L_0x7fe32a332880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023d6290 .functor XNOR 1, L_0x600003908820, L_0x7fe32a332880, C4<0>, C4<0>;
L_0x6000023d6300 .functor AND 1, L_0x6000023d6290, L_0x600003908960, C4<1>, C4<1>;
L_0x6000023d6370 .functor NOT 1, L_0x600003908aa0, C4<0>, C4<0>, C4<0>;
L_0x6000023d6450 .functor NOT 1, L_0x600003908c80, C4<0>, C4<0>, C4<0>;
L_0x6000023d64c0 .functor AND 1, L_0x600003908d20, L_0x600003908e60, C4<1>, C4<1>;
v0x600003b4ed00_0 .net "ALUOp", 2 0, L_0x600003908be0;  1 drivers
v0x600003b4ed90_0 .net "ALUsrc", 0 0, L_0x600003908fa0;  alias, 1 drivers
v0x600003b4ee20_0 .net "Hlt", 0 0, L_0x60000390f2a0;  1 drivers
v0x600003b4eeb0_0 .net "LoadPartial", 0 0, L_0x600003908460;  alias, 1 drivers
v0x600003b4ef40_0 .net "MemRead", 0 0, L_0x600003908000;  alias, 1 drivers
v0x600003b4efd0_0 .net "MemWrite", 0 0, L_0x600003908280;  alias, 1 drivers
v0x600003b4f060_0 .net "MemtoReg", 0 0, L_0x600003908140;  alias, 1 drivers
v0x600003b4f0f0_0 .net "PCs", 0 0, L_0x60000390f3e0;  1 drivers
v0x600003b4f180_0 .net "RegDst", 0 0, L_0x60000390fde0;  alias, 1 drivers
v0x600003b4f210_0 .net "RegWrite", 0 0, L_0x6000023d6140;  alias, 1 drivers
v0x600003b4f2a0_0 .net "SavePC", 0 0, L_0x6000039085a0;  alias, 1 drivers
L_0x7fe32a332520 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003b4f330_0 .net/2u *"_ivl_100", 3 0, L_0x7fe32a332520;  1 drivers
v0x600003b4f3c0_0 .net *"_ivl_102", 0 0, L_0x6000039081e0;  1 drivers
L_0x7fe32a332568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b4f450_0 .net/2u *"_ivl_104", 0 0, L_0x7fe32a332568;  1 drivers
L_0x7fe32a3325b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4f4e0_0 .net/2u *"_ivl_106", 0 0, L_0x7fe32a3325b0;  1 drivers
v0x600003b4f570_0 .net *"_ivl_111", 2 0, L_0x600003908320;  1 drivers
L_0x7fe32a3325f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600003b4f600_0 .net/2u *"_ivl_112", 2 0, L_0x7fe32a3325f8;  1 drivers
v0x600003b4f690_0 .net *"_ivl_114", 0 0, L_0x6000039083c0;  1 drivers
L_0x7fe32a332640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b4f720_0 .net/2u *"_ivl_116", 0 0, L_0x7fe32a332640;  1 drivers
L_0x7fe32a332688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4f7b0_0 .net/2u *"_ivl_118", 0 0, L_0x7fe32a332688;  1 drivers
L_0x7fe32a3326d0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600003b4f840_0 .net/2u *"_ivl_122", 3 0, L_0x7fe32a3326d0;  1 drivers
v0x600003b4f8d0_0 .net *"_ivl_124", 0 0, L_0x600003908500;  1 drivers
L_0x7fe32a332718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b4f960_0 .net/2u *"_ivl_126", 0 0, L_0x7fe32a332718;  1 drivers
L_0x7fe32a332760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4f9f0_0 .net/2u *"_ivl_128", 0 0, L_0x7fe32a332760;  1 drivers
v0x600003b4fa80_0 .net *"_ivl_13", 2 0, L_0x60000390f480;  1 drivers
v0x600003b4fb10_0 .net *"_ivl_133", 2 0, L_0x600003908640;  1 drivers
L_0x7fe32a3327a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003b4fba0_0 .net/2u *"_ivl_134", 2 0, L_0x7fe32a3327a8;  1 drivers
v0x600003b4fc30_0 .net *"_ivl_136", 0 0, L_0x6000039086e0;  1 drivers
L_0x7fe32a3327f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b4fcc0_0 .net/2u *"_ivl_138", 0 0, L_0x7fe32a3327f0;  1 drivers
L_0x7fe32a332130 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x600003b4fd50_0 .net/2u *"_ivl_14", 2 0, L_0x7fe32a332130;  1 drivers
L_0x7fe32a332838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4fde0_0 .net/2u *"_ivl_140", 0 0, L_0x7fe32a332838;  1 drivers
v0x600003b4fe70_0 .net *"_ivl_145", 0 0, L_0x600003908820;  1 drivers
v0x600003b4ff00_0 .net/2u *"_ivl_146", 0 0, L_0x7fe32a332880;  1 drivers
v0x600003b48000_0 .net *"_ivl_148", 0 0, L_0x6000023d6290;  1 drivers
v0x600003b48090_0 .net *"_ivl_151", 1 0, L_0x6000039088c0;  1 drivers
L_0x7fe32a3328c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x600003b48120_0 .net/2u *"_ivl_152", 1 0, L_0x7fe32a3328c8;  1 drivers
v0x600003b481b0_0 .net *"_ivl_154", 0 0, L_0x600003908960;  1 drivers
v0x600003b48240_0 .net *"_ivl_156", 0 0, L_0x6000023d6300;  1 drivers
L_0x7fe32a332910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b482d0_0 .net/2u *"_ivl_158", 0 0, L_0x7fe32a332910;  1 drivers
v0x600003b48360_0 .net *"_ivl_16", 0 0, L_0x60000390f520;  1 drivers
L_0x7fe32a332958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b483f0_0 .net/2u *"_ivl_160", 0 0, L_0x7fe32a332958;  1 drivers
v0x600003b48480_0 .net *"_ivl_165", 0 0, L_0x600003908aa0;  1 drivers
v0x600003b48510_0 .net *"_ivl_166", 0 0, L_0x6000023d6370;  1 drivers
v0x600003b485a0_0 .net *"_ivl_169", 2 0, L_0x600003908b40;  1 drivers
L_0x7fe32a3329a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003b48630_0 .net/2u *"_ivl_170", 2 0, L_0x7fe32a3329a0;  1 drivers
v0x600003b486c0_0 .net *"_ivl_175", 0 0, L_0x600003908c80;  1 drivers
v0x600003b48750_0 .net *"_ivl_176", 0 0, L_0x6000023d6450;  1 drivers
v0x600003b487e0_0 .net *"_ivl_179", 0 0, L_0x600003908d20;  1 drivers
L_0x7fe32a332178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b48870_0 .net/2u *"_ivl_18", 0 0, L_0x7fe32a332178;  1 drivers
v0x600003b48900_0 .net *"_ivl_181", 1 0, L_0x600003908dc0;  1 drivers
v0x600003b48990_0 .net *"_ivl_183", 0 0, L_0x600003908e60;  1 drivers
v0x600003b48a20_0 .net *"_ivl_184", 0 0, L_0x6000023d64c0;  1 drivers
L_0x7fe32a3329e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b48ab0_0 .net/2u *"_ivl_186", 0 0, L_0x7fe32a3329e8;  1 drivers
L_0x7fe32a332a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b48b40_0 .net/2u *"_ivl_188", 0 0, L_0x7fe32a332a30;  1 drivers
v0x600003b48bd0_0 .net *"_ivl_190", 0 0, L_0x600003908f00;  1 drivers
L_0x7fe32a332a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b48c60_0 .net/2u *"_ivl_192", 0 0, L_0x7fe32a332a78;  1 drivers
L_0x7fe32a332058 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600003b48cf0_0 .net/2u *"_ivl_2", 3 0, L_0x7fe32a332058;  1 drivers
L_0x7fe32a3321c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b48d80_0 .net/2u *"_ivl_20", 0 0, L_0x7fe32a3321c0;  1 drivers
v0x600003b48e10_0 .net *"_ivl_27", 0 0, L_0x60000390f700;  1 drivers
v0x600003b48ea0_0 .net *"_ivl_28", 0 0, L_0x6000023d5e30;  1 drivers
v0x600003b48f30_0 .net *"_ivl_31", 0 0, L_0x60000390f7a0;  1 drivers
v0x600003b48fc0_0 .net *"_ivl_33", 2 0, L_0x60000390f840;  1 drivers
v0x600003b49050_0 .net *"_ivl_35", 0 0, L_0x60000390f8e0;  1 drivers
v0x600003b490e0_0 .net *"_ivl_36", 0 0, L_0x6000023d5ea0;  1 drivers
v0x600003b49170_0 .net *"_ivl_38", 0 0, L_0x6000023d5f10;  1 drivers
v0x600003b49200_0 .net *"_ivl_4", 0 0, L_0x60000390f340;  1 drivers
L_0x7fe32a332208 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600003b49290_0 .net/2u *"_ivl_40", 3 0, L_0x7fe32a332208;  1 drivers
v0x600003b49320_0 .net *"_ivl_42", 0 0, L_0x60000390f980;  1 drivers
v0x600003b493b0_0 .net *"_ivl_44", 0 0, L_0x6000023d5f80;  1 drivers
L_0x7fe32a332250 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600003b49440_0 .net/2u *"_ivl_46", 3 0, L_0x7fe32a332250;  1 drivers
v0x600003b494d0_0 .net *"_ivl_48", 0 0, L_0x60000390fa20;  1 drivers
v0x600003b49560_0 .net *"_ivl_50", 0 0, L_0x6000023d6060;  1 drivers
v0x600003b495f0_0 .net *"_ivl_53", 2 0, L_0x60000390fac0;  1 drivers
v0x600003b49680_0 .net *"_ivl_55", 0 0, L_0x60000390fb60;  1 drivers
v0x600003b49710_0 .net *"_ivl_57", 0 0, L_0x60000390fc00;  1 drivers
v0x600003b497a0_0 .net *"_ivl_58", 0 0, L_0x6000023d5ff0;  1 drivers
L_0x7fe32a3320a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b49830_0 .net/2u *"_ivl_6", 0 0, L_0x7fe32a3320a0;  1 drivers
v0x600003b498c0_0 .net *"_ivl_60", 0 0, L_0x6000023d60d0;  1 drivers
v0x600003b49950_0 .net *"_ivl_65", 0 0, L_0x60000390fca0;  1 drivers
v0x600003b499e0_0 .net *"_ivl_66", 0 0, L_0x6000023d61b0;  1 drivers
L_0x7fe32a332298 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600003b49a70_0 .net/2u *"_ivl_68", 3 0, L_0x7fe32a332298;  1 drivers
v0x600003b49b00_0 .net *"_ivl_70", 0 0, L_0x60000390fd40;  1 drivers
v0x600003b49b90_0 .net *"_ivl_72", 0 0, L_0x6000023d6220;  1 drivers
L_0x7fe32a3322e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b49c20_0 .net/2u *"_ivl_74", 0 0, L_0x7fe32a3322e0;  1 drivers
L_0x7fe32a332328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b49cb0_0 .net/2u *"_ivl_76", 0 0, L_0x7fe32a332328;  1 drivers
L_0x7fe32a3320e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b49d40_0 .net/2u *"_ivl_8", 0 0, L_0x7fe32a3320e8;  1 drivers
L_0x7fe32a332370 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003b49dd0_0 .net/2u *"_ivl_80", 3 0, L_0x7fe32a332370;  1 drivers
v0x600003b49e60_0 .net *"_ivl_82", 0 0, L_0x60000390ff20;  1 drivers
L_0x7fe32a3323b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b49ef0_0 .net/2u *"_ivl_84", 0 0, L_0x7fe32a3323b8;  1 drivers
L_0x7fe32a332400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b49f80_0 .net/2u *"_ivl_86", 0 0, L_0x7fe32a332400;  1 drivers
L_0x7fe32a332448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003b4a010_0 .net/2u *"_ivl_90", 3 0, L_0x7fe32a332448;  1 drivers
v0x600003b4a0a0_0 .net *"_ivl_92", 0 0, L_0x6000039080a0;  1 drivers
L_0x7fe32a332490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b4a130_0 .net/2u *"_ivl_94", 0 0, L_0x7fe32a332490;  1 drivers
L_0x7fe32a3324d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b4a1c0_0 .net/2u *"_ivl_96", 0 0, L_0x7fe32a3324d8;  1 drivers
v0x600003b4a250_0 .net "branch_inst", 0 0, L_0x60000390f5c0;  alias, 1 drivers
v0x600003b4a2e0_0 .net "branch_src", 0 0, L_0x60000390f660;  alias, 1 drivers
v0x600003b4a370_0 .net "flagNV", 0 0, L_0x600003908780;  alias, 1 drivers
v0x600003b4a400_0 .net "flagZ", 0 0, L_0x600003908a00;  alias, 1 drivers
v0x600003b4a490_0 .net "opcode", 3 0, L_0x600003909040;  1 drivers
L_0x60000390f2a0 .reduce/and L_0x600003909040;
L_0x60000390f340 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332058;
L_0x60000390f3e0 .functor MUXZ 1, L_0x7fe32a3320e8, L_0x7fe32a3320a0, L_0x60000390f340, C4<>;
L_0x60000390f480 .part L_0x600003909040, 1, 3;
L_0x60000390f520 .cmp/eq 3, L_0x60000390f480, L_0x7fe32a332130;
L_0x60000390f5c0 .functor MUXZ 1, L_0x7fe32a3321c0, L_0x7fe32a332178, L_0x60000390f520, C4<>;
L_0x60000390f660 .part L_0x600003909040, 0, 1;
L_0x60000390f700 .part L_0x600003909040, 3, 1;
L_0x60000390f7a0 .part L_0x600003909040, 3, 1;
L_0x60000390f840 .part L_0x600003909040, 0, 3;
L_0x60000390f8e0 .reduce/nor L_0x60000390f840;
L_0x60000390f980 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332208;
L_0x60000390fa20 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332250;
L_0x60000390fac0 .part L_0x600003909040, 1, 3;
L_0x60000390fb60 .reduce/and L_0x60000390fac0;
L_0x60000390fc00 .part L_0x600003909040, 0, 1;
L_0x60000390fca0 .part L_0x600003909040, 3, 1;
L_0x60000390fd40 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332298;
L_0x60000390fde0 .functor MUXZ 1, L_0x7fe32a332328, L_0x7fe32a3322e0, L_0x6000023d6220, C4<>;
L_0x60000390ff20 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332370;
L_0x600003908000 .functor MUXZ 1, L_0x7fe32a332400, L_0x7fe32a3323b8, L_0x60000390ff20, C4<>;
L_0x6000039080a0 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332448;
L_0x600003908140 .functor MUXZ 1, L_0x7fe32a3324d8, L_0x7fe32a332490, L_0x6000039080a0, C4<>;
L_0x6000039081e0 .cmp/eq 4, L_0x600003909040, L_0x7fe32a332520;
L_0x600003908280 .functor MUXZ 1, L_0x7fe32a3325b0, L_0x7fe32a332568, L_0x6000039081e0, C4<>;
L_0x600003908320 .part L_0x600003909040, 1, 3;
L_0x6000039083c0 .cmp/eq 3, L_0x600003908320, L_0x7fe32a3325f8;
L_0x600003908460 .functor MUXZ 1, L_0x7fe32a332688, L_0x7fe32a332640, L_0x6000039083c0, C4<>;
L_0x600003908500 .cmp/eq 4, L_0x600003909040, L_0x7fe32a3326d0;
L_0x6000039085a0 .functor MUXZ 1, L_0x7fe32a332760, L_0x7fe32a332718, L_0x600003908500, C4<>;
L_0x600003908640 .part L_0x600003909040, 1, 3;
L_0x6000039086e0 .cmp/eq 3, L_0x600003908640, L_0x7fe32a3327a8;
L_0x600003908780 .functor MUXZ 1, L_0x7fe32a332838, L_0x7fe32a3327f0, L_0x6000039086e0, C4<>;
L_0x600003908820 .part L_0x600003909040, 3, 1;
L_0x6000039088c0 .part L_0x600003909040, 0, 2;
L_0x600003908960 .cmp/ne 2, L_0x6000039088c0, L_0x7fe32a3328c8;
L_0x600003908a00 .functor MUXZ 1, L_0x7fe32a332958, L_0x7fe32a332910, L_0x6000023d6300, C4<>;
L_0x600003908aa0 .part L_0x600003909040, 3, 1;
L_0x600003908b40 .part L_0x600003909040, 0, 3;
L_0x600003908be0 .functor MUXZ 3, L_0x7fe32a3329a0, L_0x600003908b40, L_0x6000023d6370, C4<>;
L_0x600003908c80 .part L_0x600003909040, 3, 1;
L_0x600003908d20 .part L_0x600003909040, 2, 1;
L_0x600003908dc0 .part L_0x600003909040, 0, 2;
L_0x600003908e60 .reduce/nand L_0x600003908dc0;
L_0x600003908f00 .functor MUXZ 1, L_0x7fe32a332a30, L_0x7fe32a3329e8, L_0x6000023d64c0, C4<>;
L_0x600003908fa0 .functor MUXZ 1, L_0x7fe32a332a78, L_0x600003908f00, L_0x6000023d6450, C4<>;
S_0x7fe32a23ec50 .scope module, "data_memory" "memory1d" 4 339, 20 73 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000012b4940 .param/l "ADDR_WIDTH" 0 20 75, +C4<00000000000000000000000000010000>;
L_0x6000023e7aa0 .functor NOT 1, v0x600003b08d80_0, C4<0>, C4<0>, C4<0>;
L_0x6000023e7b10 .functor AND 1, L_0x6000023e7b80, L_0x6000023e7aa0, C4<1>, C4<1>;
v0x600003b4a520_0 .net *"_ivl_0", 0 0, L_0x6000023e7aa0;  1 drivers
L_0x7fe32a334068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003b4a5b0_0 .net *"_ivl_11", 2 0, L_0x7fe32a334068;  1 drivers
v0x600003b4a640_0 .net *"_ivl_12", 15 0, L_0x600003917160;  1 drivers
L_0x7fe32a3340b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b4a6d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fe32a3340b0;  1 drivers
v0x600003b4a760_0 .net *"_ivl_2", 0 0, L_0x6000023e7b10;  1 drivers
v0x600003b4a7f0_0 .net *"_ivl_4", 15 0, L_0x600003916f80;  1 drivers
v0x600003b4a880_0 .net *"_ivl_7", 14 0, L_0x600003917020;  1 drivers
v0x600003b4a910_0 .net *"_ivl_8", 17 0, L_0x6000039170c0;  1 drivers
v0x600003b4a9a0_0 .net "addr", 15 0, L_0x6000023e7a30;  alias, 1 drivers
v0x600003b4aa30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b4aac0_0 .net "data_in", 15 0, L_0x600003916ee0;  alias, 1 drivers
v0x600003b4ab50_0 .net "data_out", 15 0, L_0x600003917200;  alias, 1 drivers
v0x600003b4abe0_0 .net "enable", 0 0, L_0x6000023e7b80;  1 drivers
v0x600003b4ac70_0 .var "loaded", 0 0;
v0x600003b4ad00 .array "mem", 65535 0, 15 0;
v0x600003b4ad90_0 .net "rst", 0 0, L_0x6000023e7bf0;  1 drivers
v0x600003b4ae20_0 .net "wr", 0 0, v0x600003b08d80_0;  alias, 1 drivers
L_0x600003916f80 .array/port v0x600003b4ad00, L_0x6000039170c0;
L_0x600003917020 .part L_0x6000023e7a30, 1, 15;
L_0x6000039170c0 .concat [ 15 3 0 0], L_0x600003917020, L_0x7fe32a334068;
L_0x600003917160 .concat [ 16 0 0 0], L_0x600003916f80;
L_0x600003917200 .functor MUXZ 16, L_0x7fe32a3340b0, L_0x600003917160, L_0x6000023e7b10, C4<>;
S_0x7fe32a23ee50 .scope module, "fdFlop" "F_D_Flops" 4 99, 21 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 16 "instruction_in";
    .port_info 4 /INPUT 16 "oldPC_in";
    .port_info 5 /INPUT 16 "newPC_in";
    .port_info 6 /OUTPUT 16 "instruction_out";
    .port_info 7 /OUTPUT 16 "oldPC_out";
    .port_info 8 /OUTPUT 16 "newPC_out";
    .port_info 9 /OUTPUT 1 "stopPC";
v0x600003b6f960_0 .net *"_ivl_1", 3 0, L_0x6000039d8e60;  1 drivers
L_0x7fe32a331008 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600003b6f9f0_0 .net/2u *"_ivl_2", 3 0, L_0x7fe32a331008;  1 drivers
v0x600003b6fa80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6fb10_0 .net "currentHalt", 0 0, L_0x6000039d8dc0;  1 drivers
v0x600003b6fba0_0 .net "instruction_in", 15 0, L_0x6000039dd040;  alias, 1 drivers
v0x600003b6fc30_0 .net8 "instruction_out", 15 0, p0x7fe328861b08;  alias, 0 drivers, strength-aware
v0x600003b6fcc0_0 .net "newPC_in", 15 0, L_0x6000039ccaa0;  alias, 1 drivers
v0x600003b6fd50_0 .net8 "newPC_out", 15 0, p0x7fe328865678;  alias, 0 drivers, strength-aware
v0x600003b6fde0_0 .net "oldPC_in", 15 0, L_0x6000039dbe80;  alias, 1 drivers
v0x600003b6fe70_0 .net8 "oldPC_out", 15 0, p0x7fe3288691e8;  alias, 0 drivers, strength-aware
v0x600003b6ff00_0 .net "rst", 0 0, L_0x6000023a24c0;  1 drivers
v0x600003b68000_0 .net8 "stopPC", 0 0, RS_0x7fe32889bf28;  alias, 2 drivers
v0x600003b68090_0 .net "wen", 0 0, L_0x6000023a2530;  1 drivers
L_0x6000039d8e60 .part L_0x6000039dd040, 12, 4;
L_0x6000039d8dc0 .cmp/eq 4, L_0x6000039d8e60, L_0x7fe32a331008;
S_0x7fe32a23efc0 .scope module, "currentlyHalted" "BitReg" 21 24, 14 20 0, S_0x7fe32a23ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x6000023a1110 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a1030 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
v0x600003b4b570_0 .net "D", 0 0, L_0x6000039d8dc0;  alias, 1 drivers
v0x600003b4b600_0 .net8 "Q", 0 0, RS_0x7fe32889bf28;  alias, 2 drivers
v0x600003b4b690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b4b720_0 .net "interQ", 0 0, L_0x6000023a1180;  1 drivers
v0x600003b4b7b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b4b840_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a23f130 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fe32a23efc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023a1180 .functor BUFZ 1, v0x600003b4b0f0_0, C4<0>, C4<0>, C4<0>;
v0x600003b4aeb0_0 .net "clk", 0 0, L_0x6000023a1110;  1 drivers
v0x600003b4af40_0 .net "d", 0 0, L_0x6000039d8dc0;  alias, 1 drivers
v0x600003b4afd0_0 .net "q", 0 0, L_0x6000023a1180;  alias, 1 drivers
v0x600003b4b060_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b4b0f0_0 .var "state", 0 0;
v0x600003b4b180_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
E_0x6000012b6240 .event posedge, v0x600003b4aeb0_0;
S_0x7fe32a23f2a0 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fe32a23efc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b4b210_0 .net "clk", 0 0, L_0x6000023a1030;  1 drivers
v0x600003b4b2a0_0 .net "d", 0 0, L_0x6000023a1180;  alias, 1 drivers
v0x600003b4b330_0 .net8 "q", 0 0, RS_0x7fe32889bf28;  alias, 2 drivers
v0x600003b4b3c0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b4b450_0 .var "state", 0 0;
v0x600003b4b4e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
E_0x6000012b6380 .event posedge, v0x600003b4b210_0;
S_0x7fe32a23f410 .scope module, "reg_inst" "Register" 21 27, 14 100 0, S_0x7fe32a23ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b5ca20_0 .net8 "Bitline1", 15 0, p0x7fe328861b08;  alias, 0 drivers, strength-aware
o0x7fe32889fac8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca3c0 .island tran;
p0x7fe32889fac8 .port I0x6000008ca3c0, o0x7fe32889fac8;
v0x600003b5cab0_0 .net8 "Bitline2", 15 0, p0x7fe32889fac8;  0 drivers, strength-aware
v0x600003b5cb40_0 .net "D", 15 0, L_0x6000039dd040;  alias, 1 drivers
L_0x7fe32a331050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b5cbd0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  1 drivers
L_0x7fe32a331098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b5cc60_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  1 drivers
v0x600003b5ccf0_0 .net "WriteReg", 0 0, L_0x6000023a2530;  alias, 1 drivers
v0x600003b5cd80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5ce10_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
L_0x6000039d8d20 .part L_0x6000039dd040, 0, 1;
L_0x6000039d8c80 .part L_0x6000039dd040, 1, 1;
L_0x6000039d8be0 .part L_0x6000039dd040, 2, 1;
L_0x6000039d8b40 .part L_0x6000039dd040, 3, 1;
L_0x6000039d8aa0 .part L_0x6000039dd040, 4, 1;
L_0x6000039d8a00 .part L_0x6000039dd040, 5, 1;
L_0x6000039d8f00 .part L_0x6000039dd040, 6, 1;
L_0x6000039d8fa0 .part L_0x6000039dd040, 7, 1;
L_0x6000039d9040 .part L_0x6000039dd040, 8, 1;
L_0x6000039d90e0 .part L_0x6000039dd040, 9, 1;
L_0x6000039d9180 .part L_0x6000039dd040, 10, 1;
L_0x6000039d9220 .part L_0x6000039dd040, 11, 1;
L_0x6000039d92c0 .part L_0x6000039dd040, 12, 1;
L_0x6000039d9360 .part L_0x6000039dd040, 13, 1;
L_0x6000039d9400 .part L_0x6000039dd040, 14, 1;
L_0x6000039d94a0 .part L_0x6000039dd040, 15, 1;
p0x7fe32889c2e8 .port I0x6000008ca200, L_0x6000023e0000;
 .tranvp 16 1 0, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889c2e8;
p0x7fe32889c6d8 .port I0x6000008ca200, L_0x6000023e00e0;
 .tranvp 16 1 1, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889c6d8;
p0x7fe32889ca68 .port I0x6000008ca200, L_0x6000023e01c0;
 .tranvp 16 1 2, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889ca68;
p0x7fe32889cdf8 .port I0x6000008ca200, L_0x6000023e02a0;
 .tranvp 16 1 3, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889cdf8;
p0x7fe32889d188 .port I0x6000008ca200, L_0x6000023e0380;
 .tranvp 16 1 4, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889d188;
p0x7fe32889d518 .port I0x6000008ca200, L_0x6000023e0460;
 .tranvp 16 1 5, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889d518;
p0x7fe32889d8a8 .port I0x6000008ca200, L_0x6000023e0540;
 .tranvp 16 1 6, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889d8a8;
p0x7fe32889dc38 .port I0x6000008ca200, L_0x6000023e0620;
 .tranvp 16 1 7, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889dc38;
p0x7fe32889dfc8 .port I0x6000008ca200, L_0x6000023e0700;
 .tranvp 16 1 8, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889dfc8;
p0x7fe32889e358 .port I0x6000008ca200, L_0x6000023e07e0;
 .tranvp 16 1 9, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889e358;
p0x7fe32889e6e8 .port I0x6000008ca200, L_0x6000023e08c0;
 .tranvp 16 1 10, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889e6e8;
p0x7fe32889ea78 .port I0x6000008ca200, L_0x6000023e09a0;
 .tranvp 16 1 11, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889ea78;
p0x7fe32889ee08 .port I0x6000008ca200, L_0x6000023e0a80;
 .tranvp 16 1 12, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889ee08;
p0x7fe32889f198 .port I0x6000008ca200, L_0x6000023e0b60;
 .tranvp 16 1 13, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889f198;
p0x7fe32889f528 .port I0x6000008ca200, L_0x6000023e0c40;
 .tranvp 16 1 14, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889f528;
p0x7fe32889f8b8 .port I0x6000008ca200, L_0x6000023e0d20;
 .tranvp 16 1 15, I0x6000008ca200, p0x7fe328861b08 p0x7fe32889f8b8;
p0x7fe32889c318 .port I0x6000008ca3c0, L_0x6000023e0070;
 .tranvp 16 1 0, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889c318;
p0x7fe32889c708 .port I0x6000008ca3c0, L_0x6000023e0150;
 .tranvp 16 1 1, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889c708;
p0x7fe32889ca98 .port I0x6000008ca3c0, L_0x6000023e0230;
 .tranvp 16 1 2, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889ca98;
p0x7fe32889ce28 .port I0x6000008ca3c0, L_0x6000023e0310;
 .tranvp 16 1 3, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889ce28;
p0x7fe32889d1b8 .port I0x6000008ca3c0, L_0x6000023e03f0;
 .tranvp 16 1 4, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889d1b8;
p0x7fe32889d548 .port I0x6000008ca3c0, L_0x6000023e04d0;
 .tranvp 16 1 5, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889d548;
p0x7fe32889d8d8 .port I0x6000008ca3c0, L_0x6000023e05b0;
 .tranvp 16 1 6, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889d8d8;
p0x7fe32889dc68 .port I0x6000008ca3c0, L_0x6000023e0690;
 .tranvp 16 1 7, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889dc68;
p0x7fe32889dff8 .port I0x6000008ca3c0, L_0x6000023e0770;
 .tranvp 16 1 8, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889dff8;
p0x7fe32889e388 .port I0x6000008ca3c0, L_0x6000023e0850;
 .tranvp 16 1 9, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889e388;
p0x7fe32889e718 .port I0x6000008ca3c0, L_0x6000023e0930;
 .tranvp 16 1 10, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889e718;
p0x7fe32889eaa8 .port I0x6000008ca3c0, L_0x6000023e0a10;
 .tranvp 16 1 11, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889eaa8;
p0x7fe32889ee38 .port I0x6000008ca3c0, L_0x6000023e0af0;
 .tranvp 16 1 12, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889ee38;
p0x7fe32889f1c8 .port I0x6000008ca3c0, L_0x6000023e0bd0;
 .tranvp 16 1 13, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889f1c8;
p0x7fe32889f558 .port I0x6000008ca3c0, L_0x6000023e0cb0;
 .tranvp 16 1 14, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889f558;
p0x7fe32889f8e8 .port I0x6000008ca3c0, L_0x6000023e0d90;
 .tranvp 16 1 15, I0x6000008ca3c0, p0x7fe32889fac8 p0x7fe32889f8e8;
S_0x7fe32a23f580 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0000 .functor BUFT 1, v0x600003b4bb10_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889c3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0070 .functor BUFT 1, o0x7fe32889c3a8, C4<0>, C4<0>, C4<0>;
v0x600003b4bc30_0 .net8 "Bitline1", 0 0, p0x7fe32889c2e8;  1 drivers, strength-aware
v0x600003b4bcc0_0 .net8 "Bitline2", 0 0, p0x7fe32889c318;  1 drivers, strength-aware
v0x600003b4bd50_0 .net "D", 0 0, L_0x6000039d8d20;  1 drivers
v0x600003b4bde0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b4be70_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b4bf00_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b44000_0 name=_ivl_4
v0x600003b44090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b44120_0 .net "dffOut", 0 0, v0x600003b4bb10_0;  1 drivers
v0x600003b441b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a23f6f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23f580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b4b8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b4b960_0 .net "d", 0 0, L_0x6000039d8d20;  alias, 1 drivers
v0x600003b4b9f0_0 .net "q", 0 0, v0x600003b4bb10_0;  alias, 1 drivers
v0x600003b4ba80_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b4bb10_0 .var "state", 0 0;
v0x600003b4bba0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a23f860 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e00e0 .functor BUFT 1, v0x600003b44480_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889c738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0150 .functor BUFT 1, o0x7fe32889c738, C4<0>, C4<0>, C4<0>;
v0x600003b445a0_0 .net8 "Bitline1", 0 0, p0x7fe32889c6d8;  1 drivers, strength-aware
v0x600003b44630_0 .net8 "Bitline2", 0 0, p0x7fe32889c708;  1 drivers, strength-aware
v0x600003b446c0_0 .net "D", 0 0, L_0x6000039d8c80;  1 drivers
v0x600003b44750_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b447e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b44870_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b44900_0 name=_ivl_4
v0x600003b44990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b44a20_0 .net "dffOut", 0 0, v0x600003b44480_0;  1 drivers
v0x600003b44ab0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a23f9d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23f860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b44240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b442d0_0 .net "d", 0 0, L_0x6000039d8c80;  alias, 1 drivers
v0x600003b44360_0 .net "q", 0 0, v0x600003b44480_0;  alias, 1 drivers
v0x600003b443f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b44480_0 .var "state", 0 0;
v0x600003b44510_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a23fb40 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e01c0 .functor BUFT 1, v0x600003b44d80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889cac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0230 .functor BUFT 1, o0x7fe32889cac8, C4<0>, C4<0>, C4<0>;
v0x600003b44ea0_0 .net8 "Bitline1", 0 0, p0x7fe32889ca68;  1 drivers, strength-aware
v0x600003b44f30_0 .net8 "Bitline2", 0 0, p0x7fe32889ca98;  1 drivers, strength-aware
v0x600003b44fc0_0 .net "D", 0 0, L_0x6000039d8be0;  1 drivers
v0x600003b45050_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b450e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b45170_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b45200_0 name=_ivl_4
v0x600003b45290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b45320_0 .net "dffOut", 0 0, v0x600003b44d80_0;  1 drivers
v0x600003b453b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a23fcb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b44b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b44bd0_0 .net "d", 0 0, L_0x6000039d8be0;  alias, 1 drivers
v0x600003b44c60_0 .net "q", 0 0, v0x600003b44d80_0;  alias, 1 drivers
v0x600003b44cf0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b44d80_0 .var "state", 0 0;
v0x600003b44e10_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a23fe20 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e02a0 .functor BUFT 1, v0x600003b45680_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889ce58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0310 .functor BUFT 1, o0x7fe32889ce58, C4<0>, C4<0>, C4<0>;
v0x600003b457a0_0 .net8 "Bitline1", 0 0, p0x7fe32889cdf8;  1 drivers, strength-aware
v0x600003b45830_0 .net8 "Bitline2", 0 0, p0x7fe32889ce28;  1 drivers, strength-aware
v0x600003b458c0_0 .net "D", 0 0, L_0x6000039d8b40;  1 drivers
v0x600003b45950_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b459e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b45a70_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b45b00_0 name=_ivl_4
v0x600003b45b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b45c20_0 .net "dffOut", 0 0, v0x600003b45680_0;  1 drivers
v0x600003b45cb0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a23ff90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a23fe20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b45440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b454d0_0 .net "d", 0 0, L_0x6000039d8b40;  alias, 1 drivers
v0x600003b45560_0 .net "q", 0 0, v0x600003b45680_0;  alias, 1 drivers
v0x600003b455f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b45680_0 .var "state", 0 0;
v0x600003b45710_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a240100 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0380 .functor BUFT 1, v0x600003b45f80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889d1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e03f0 .functor BUFT 1, o0x7fe32889d1e8, C4<0>, C4<0>, C4<0>;
v0x600003b460a0_0 .net8 "Bitline1", 0 0, p0x7fe32889d188;  1 drivers, strength-aware
v0x600003b46130_0 .net8 "Bitline2", 0 0, p0x7fe32889d1b8;  1 drivers, strength-aware
v0x600003b461c0_0 .net "D", 0 0, L_0x6000039d8aa0;  1 drivers
v0x600003b46250_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b462e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b46370_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b46400_0 name=_ivl_4
v0x600003b46490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b46520_0 .net "dffOut", 0 0, v0x600003b45f80_0;  1 drivers
v0x600003b465b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a240270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a240100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b45d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b45dd0_0 .net "d", 0 0, L_0x6000039d8aa0;  alias, 1 drivers
v0x600003b45e60_0 .net "q", 0 0, v0x600003b45f80_0;  alias, 1 drivers
v0x600003b45ef0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b45f80_0 .var "state", 0 0;
v0x600003b46010_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2403e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0460 .functor BUFT 1, v0x600003b46880_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889d578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e04d0 .functor BUFT 1, o0x7fe32889d578, C4<0>, C4<0>, C4<0>;
v0x600003b469a0_0 .net8 "Bitline1", 0 0, p0x7fe32889d518;  1 drivers, strength-aware
v0x600003b46a30_0 .net8 "Bitline2", 0 0, p0x7fe32889d548;  1 drivers, strength-aware
v0x600003b46ac0_0 .net "D", 0 0, L_0x6000039d8a00;  1 drivers
v0x600003b46b50_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b46be0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b46c70_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b46d00_0 name=_ivl_4
v0x600003b46d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b46e20_0 .net "dffOut", 0 0, v0x600003b46880_0;  1 drivers
v0x600003b46eb0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a240550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2403e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b46640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b466d0_0 .net "d", 0 0, L_0x6000039d8a00;  alias, 1 drivers
v0x600003b46760_0 .net "q", 0 0, v0x600003b46880_0;  alias, 1 drivers
v0x600003b467f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b46880_0 .var "state", 0 0;
v0x600003b46910_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2406c0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0540 .functor BUFT 1, v0x600003b47180_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889d908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e05b0 .functor BUFT 1, o0x7fe32889d908, C4<0>, C4<0>, C4<0>;
v0x600003b472a0_0 .net8 "Bitline1", 0 0, p0x7fe32889d8a8;  1 drivers, strength-aware
v0x600003b47330_0 .net8 "Bitline2", 0 0, p0x7fe32889d8d8;  1 drivers, strength-aware
v0x600003b473c0_0 .net "D", 0 0, L_0x6000039d8f00;  1 drivers
v0x600003b47450_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b474e0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b47570_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b47600_0 name=_ivl_4
v0x600003b47690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b47720_0 .net "dffOut", 0 0, v0x600003b47180_0;  1 drivers
v0x600003b477b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a240830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2406c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b46f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b46fd0_0 .net "d", 0 0, L_0x6000039d8f00;  alias, 1 drivers
v0x600003b47060_0 .net "q", 0 0, v0x600003b47180_0;  alias, 1 drivers
v0x600003b470f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b47180_0 .var "state", 0 0;
v0x600003b47210_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a240da0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0620 .functor BUFT 1, v0x600003b47a80_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889dc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0690 .functor BUFT 1, o0x7fe32889dc98, C4<0>, C4<0>, C4<0>;
v0x600003b47ba0_0 .net8 "Bitline1", 0 0, p0x7fe32889dc38;  1 drivers, strength-aware
v0x600003b47c30_0 .net8 "Bitline2", 0 0, p0x7fe32889dc68;  1 drivers, strength-aware
v0x600003b47cc0_0 .net "D", 0 0, L_0x6000039d8fa0;  1 drivers
v0x600003b47d50_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b47de0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b47e70_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b47f00_0 name=_ivl_4
v0x600003b40000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b40090_0 .net "dffOut", 0 0, v0x600003b47a80_0;  1 drivers
v0x600003b40120_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a240f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a240da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b47840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b478d0_0 .net "d", 0 0, L_0x6000039d8fa0;  alias, 1 drivers
v0x600003b47960_0 .net "q", 0 0, v0x600003b47a80_0;  alias, 1 drivers
v0x600003b479f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b47a80_0 .var "state", 0 0;
v0x600003b47b10_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241080 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0700 .functor BUFT 1, v0x600003b403f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889e028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0770 .functor BUFT 1, o0x7fe32889e028, C4<0>, C4<0>, C4<0>;
v0x600003b40510_0 .net8 "Bitline1", 0 0, p0x7fe32889dfc8;  1 drivers, strength-aware
v0x600003b405a0_0 .net8 "Bitline2", 0 0, p0x7fe32889dff8;  1 drivers, strength-aware
v0x600003b40630_0 .net "D", 0 0, L_0x6000039d9040;  1 drivers
v0x600003b406c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b40750_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b407e0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b40870_0 name=_ivl_4
v0x600003b40900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b40990_0 .net "dffOut", 0 0, v0x600003b403f0_0;  1 drivers
v0x600003b40a20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2411f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b401b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b40240_0 .net "d", 0 0, L_0x6000039d9040;  alias, 1 drivers
v0x600003b402d0_0 .net "q", 0 0, v0x600003b403f0_0;  alias, 1 drivers
v0x600003b40360_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b403f0_0 .var "state", 0 0;
v0x600003b40480_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241360 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e07e0 .functor BUFT 1, v0x600003b40cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889e3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0850 .functor BUFT 1, o0x7fe32889e3b8, C4<0>, C4<0>, C4<0>;
v0x600003b40e10_0 .net8 "Bitline1", 0 0, p0x7fe32889e358;  1 drivers, strength-aware
v0x600003b40ea0_0 .net8 "Bitline2", 0 0, p0x7fe32889e388;  1 drivers, strength-aware
v0x600003b40f30_0 .net "D", 0 0, L_0x6000039d90e0;  1 drivers
v0x600003b40fc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b41050_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b410e0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b41170_0 name=_ivl_4
v0x600003b41200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b41290_0 .net "dffOut", 0 0, v0x600003b40cf0_0;  1 drivers
v0x600003b41320_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2414d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b40ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b40b40_0 .net "d", 0 0, L_0x6000039d90e0;  alias, 1 drivers
v0x600003b40bd0_0 .net "q", 0 0, v0x600003b40cf0_0;  alias, 1 drivers
v0x600003b40c60_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b40cf0_0 .var "state", 0 0;
v0x600003b40d80_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241640 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e08c0 .functor BUFT 1, v0x600003b415f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889e748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0930 .functor BUFT 1, o0x7fe32889e748, C4<0>, C4<0>, C4<0>;
v0x600003b41710_0 .net8 "Bitline1", 0 0, p0x7fe32889e6e8;  1 drivers, strength-aware
v0x600003b417a0_0 .net8 "Bitline2", 0 0, p0x7fe32889e718;  1 drivers, strength-aware
v0x600003b41830_0 .net "D", 0 0, L_0x6000039d9180;  1 drivers
v0x600003b418c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b41950_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b419e0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b41a70_0 name=_ivl_4
v0x600003b41b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b41b90_0 .net "dffOut", 0 0, v0x600003b415f0_0;  1 drivers
v0x600003b41c20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2417b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b413b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b41440_0 .net "d", 0 0, L_0x6000039d9180;  alias, 1 drivers
v0x600003b414d0_0 .net "q", 0 0, v0x600003b415f0_0;  alias, 1 drivers
v0x600003b41560_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b415f0_0 .var "state", 0 0;
v0x600003b41680_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241920 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e09a0 .functor BUFT 1, v0x600003b41ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889ead8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0a10 .functor BUFT 1, o0x7fe32889ead8, C4<0>, C4<0>, C4<0>;
v0x600003b42010_0 .net8 "Bitline1", 0 0, p0x7fe32889ea78;  1 drivers, strength-aware
v0x600003b420a0_0 .net8 "Bitline2", 0 0, p0x7fe32889eaa8;  1 drivers, strength-aware
v0x600003b42130_0 .net "D", 0 0, L_0x6000039d9220;  1 drivers
v0x600003b421c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b42250_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b422e0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b42370_0 name=_ivl_4
v0x600003b42400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b42490_0 .net "dffOut", 0 0, v0x600003b41ef0_0;  1 drivers
v0x600003b42520_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a241a90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b41cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b41d40_0 .net "d", 0 0, L_0x6000039d9220;  alias, 1 drivers
v0x600003b41dd0_0 .net "q", 0 0, v0x600003b41ef0_0;  alias, 1 drivers
v0x600003b41e60_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b41ef0_0 .var "state", 0 0;
v0x600003b41f80_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241c00 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0a80 .functor BUFT 1, v0x600003b427f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889ee68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0af0 .functor BUFT 1, o0x7fe32889ee68, C4<0>, C4<0>, C4<0>;
v0x600003b42910_0 .net8 "Bitline1", 0 0, p0x7fe32889ee08;  1 drivers, strength-aware
v0x600003b429a0_0 .net8 "Bitline2", 0 0, p0x7fe32889ee38;  1 drivers, strength-aware
v0x600003b42a30_0 .net "D", 0 0, L_0x6000039d92c0;  1 drivers
v0x600003b42ac0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b42b50_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b42be0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b42c70_0 name=_ivl_4
v0x600003b42d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b42d90_0 .net "dffOut", 0 0, v0x600003b427f0_0;  1 drivers
v0x600003b42e20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a241d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b425b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b42640_0 .net "d", 0 0, L_0x6000039d92c0;  alias, 1 drivers
v0x600003b426d0_0 .net "q", 0 0, v0x600003b427f0_0;  alias, 1 drivers
v0x600003b42760_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b427f0_0 .var "state", 0 0;
v0x600003b42880_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a241ee0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0b60 .functor BUFT 1, v0x600003b430f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889f1f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0bd0 .functor BUFT 1, o0x7fe32889f1f8, C4<0>, C4<0>, C4<0>;
v0x600003b43210_0 .net8 "Bitline1", 0 0, p0x7fe32889f198;  1 drivers, strength-aware
v0x600003b432a0_0 .net8 "Bitline2", 0 0, p0x7fe32889f1c8;  1 drivers, strength-aware
v0x600003b43330_0 .net "D", 0 0, L_0x6000039d9360;  1 drivers
v0x600003b433c0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b43450_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b434e0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b43570_0 name=_ivl_4
v0x600003b43600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b43690_0 .net "dffOut", 0 0, v0x600003b430f0_0;  1 drivers
v0x600003b43720_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a242050 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a241ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b42eb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b42f40_0 .net "d", 0 0, L_0x6000039d9360;  alias, 1 drivers
v0x600003b42fd0_0 .net "q", 0 0, v0x600003b430f0_0;  alias, 1 drivers
v0x600003b43060_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b430f0_0 .var "state", 0 0;
v0x600003b43180_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2421c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0c40 .functor BUFT 1, v0x600003b439f0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889f588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0cb0 .functor BUFT 1, o0x7fe32889f588, C4<0>, C4<0>, C4<0>;
v0x600003b43b10_0 .net8 "Bitline1", 0 0, p0x7fe32889f528;  1 drivers, strength-aware
v0x600003b43ba0_0 .net8 "Bitline2", 0 0, p0x7fe32889f558;  1 drivers, strength-aware
v0x600003b43c30_0 .net "D", 0 0, L_0x6000039d9400;  1 drivers
v0x600003b43cc0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b43d50_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b43de0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b43e70_0 name=_ivl_4
v0x600003b43f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5c000_0 .net "dffOut", 0 0, v0x600003b439f0_0;  1 drivers
v0x600003b5c090_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a242330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2421c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b437b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b43840_0 .net "d", 0 0, L_0x6000039d9400;  alias, 1 drivers
v0x600003b438d0_0 .net "q", 0 0, v0x600003b439f0_0;  alias, 1 drivers
v0x600003b43960_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b439f0_0 .var "state", 0 0;
v0x600003b43a80_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2409a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a23f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0d20 .functor BUFT 1, v0x600003b5c360_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889f918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0d90 .functor BUFT 1, o0x7fe32889f918, C4<0>, C4<0>, C4<0>;
v0x600003b5c480_0 .net8 "Bitline1", 0 0, p0x7fe32889f8b8;  1 drivers, strength-aware
v0x600003b5c510_0 .net8 "Bitline2", 0 0, p0x7fe32889f8e8;  1 drivers, strength-aware
v0x600003b5c5a0_0 .net "D", 0 0, L_0x6000039d94a0;  1 drivers
v0x600003b5c630_0 .net "ReadEnable1", 0 0, L_0x7fe32a331050;  alias, 1 drivers
v0x600003b5c6c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331098;  alias, 1 drivers
v0x600003b5c750_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5c7e0_0 name=_ivl_4
v0x600003b5c870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5c900_0 .net "dffOut", 0 0, v0x600003b5c360_0;  1 drivers
v0x600003b5c990_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a240b10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2409a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5c120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5c1b0_0 .net "d", 0 0, L_0x6000039d94a0;  alias, 1 drivers
v0x600003b5c240_0 .net "q", 0 0, v0x600003b5c360_0;  alias, 1 drivers
v0x600003b5c2d0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5c360_0 .var "state", 0 0;
v0x600003b5c3f0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2428a0 .scope module, "reg_newPC" "Register" 21 35, 14 100 0, S_0x7fe32a23ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b55f80_0 .net8 "Bitline1", 15 0, p0x7fe328865678;  alias, 0 drivers, strength-aware
o0x7fe3288a4608 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca980 .island tran;
p0x7fe3288a4608 .port I0x6000008ca980, o0x7fe3288a4608;
v0x600003b56010_0 .net8 "Bitline2", 15 0, p0x7fe3288a4608;  0 drivers, strength-aware
v0x600003b560a0_0 .net "D", 15 0, L_0x6000039ccaa0;  alias, 1 drivers
L_0x7fe32a331170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b56130_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  1 drivers
L_0x7fe32a3311b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b561c0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  1 drivers
v0x600003b56250_0 .net "WriteReg", 0 0, L_0x6000023a2530;  alias, 1 drivers
v0x600003b562e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b56370_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
L_0x6000039d9f40 .part L_0x6000039ccaa0, 0, 1;
L_0x6000039d9fe0 .part L_0x6000039ccaa0, 1, 1;
L_0x6000039da080 .part L_0x6000039ccaa0, 2, 1;
L_0x6000039da120 .part L_0x6000039ccaa0, 3, 1;
L_0x6000039da1c0 .part L_0x6000039ccaa0, 4, 1;
L_0x6000039da260 .part L_0x6000039ccaa0, 5, 1;
L_0x6000039da300 .part L_0x6000039ccaa0, 6, 1;
L_0x6000039da3a0 .part L_0x6000039ccaa0, 7, 1;
L_0x6000039da440 .part L_0x6000039ccaa0, 8, 1;
L_0x6000039da4e0 .part L_0x6000039ccaa0, 9, 1;
L_0x6000039da580 .part L_0x6000039ccaa0, 10, 1;
L_0x6000039da620 .part L_0x6000039ccaa0, 11, 1;
L_0x6000039da6c0 .part L_0x6000039ccaa0, 12, 1;
L_0x6000039da760 .part L_0x6000039ccaa0, 13, 1;
L_0x6000039da800 .part L_0x6000039ccaa0, 14, 1;
L_0x6000039da8a0 .part L_0x6000039ccaa0, 15, 1;
p0x7fe32889fe28 .port I0x6000008ca840, L_0x6000023e1c00;
 .tranvp 16 1 0, I0x6000008ca840, p0x7fe328865678 p0x7fe32889fe28;
p0x7fe3288a0218 .port I0x6000008ca840, L_0x6000023e1ce0;
 .tranvp 16 1 1, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a0218;
p0x7fe3288a05a8 .port I0x6000008ca840, L_0x6000023e1dc0;
 .tranvp 16 1 2, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a05a8;
p0x7fe3288a0938 .port I0x6000008ca840, L_0x6000023e1ea0;
 .tranvp 16 1 3, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a0938;
p0x7fe3288a0cc8 .port I0x6000008ca840, L_0x6000023e1f80;
 .tranvp 16 1 4, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a0cc8;
p0x7fe3288a1058 .port I0x6000008ca840, L_0x6000023e2060;
 .tranvp 16 1 5, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a1058;
p0x7fe3288a13e8 .port I0x6000008ca840, L_0x6000023e2140;
 .tranvp 16 1 6, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a13e8;
p0x7fe3288a1778 .port I0x6000008ca840, L_0x6000023e2220;
 .tranvp 16 1 7, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a1778;
p0x7fe3288a1b08 .port I0x6000008ca840, L_0x6000023e2300;
 .tranvp 16 1 8, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a1b08;
p0x7fe3288a1e98 .port I0x6000008ca840, L_0x6000023e23e0;
 .tranvp 16 1 9, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a1e98;
p0x7fe3288a2228 .port I0x6000008ca840, L_0x6000023e24c0;
 .tranvp 16 1 10, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a2228;
p0x7fe3288a25b8 .port I0x6000008ca840, L_0x6000023e25a0;
 .tranvp 16 1 11, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a25b8;
p0x7fe3288a2948 .port I0x6000008ca840, L_0x6000023e2680;
 .tranvp 16 1 12, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a2948;
p0x7fe3288a2cd8 .port I0x6000008ca840, L_0x6000023e2760;
 .tranvp 16 1 13, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a2cd8;
p0x7fe3288a4068 .port I0x6000008ca840, L_0x6000023e2840;
 .tranvp 16 1 14, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a4068;
p0x7fe3288a43f8 .port I0x6000008ca840, L_0x6000023e2920;
 .tranvp 16 1 15, I0x6000008ca840, p0x7fe328865678 p0x7fe3288a43f8;
p0x7fe32889fe58 .port I0x6000008ca980, L_0x6000023e1c70;
 .tranvp 16 1 0, I0x6000008ca980, p0x7fe3288a4608 p0x7fe32889fe58;
p0x7fe3288a0248 .port I0x6000008ca980, L_0x6000023e1d50;
 .tranvp 16 1 1, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a0248;
p0x7fe3288a05d8 .port I0x6000008ca980, L_0x6000023e1e30;
 .tranvp 16 1 2, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a05d8;
p0x7fe3288a0968 .port I0x6000008ca980, L_0x6000023e1f10;
 .tranvp 16 1 3, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a0968;
p0x7fe3288a0cf8 .port I0x6000008ca980, L_0x6000023e1ff0;
 .tranvp 16 1 4, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a0cf8;
p0x7fe3288a1088 .port I0x6000008ca980, L_0x6000023e20d0;
 .tranvp 16 1 5, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a1088;
p0x7fe3288a1418 .port I0x6000008ca980, L_0x6000023e21b0;
 .tranvp 16 1 6, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a1418;
p0x7fe3288a17a8 .port I0x6000008ca980, L_0x6000023e2290;
 .tranvp 16 1 7, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a17a8;
p0x7fe3288a1b38 .port I0x6000008ca980, L_0x6000023e2370;
 .tranvp 16 1 8, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a1b38;
p0x7fe3288a1ec8 .port I0x6000008ca980, L_0x6000023e2450;
 .tranvp 16 1 9, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a1ec8;
p0x7fe3288a2258 .port I0x6000008ca980, L_0x6000023e2530;
 .tranvp 16 1 10, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a2258;
p0x7fe3288a25e8 .port I0x6000008ca980, L_0x6000023e2610;
 .tranvp 16 1 11, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a25e8;
p0x7fe3288a2978 .port I0x6000008ca980, L_0x6000023e26f0;
 .tranvp 16 1 12, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a2978;
p0x7fe3288a2d08 .port I0x6000008ca980, L_0x6000023e27d0;
 .tranvp 16 1 13, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a2d08;
p0x7fe3288a4098 .port I0x6000008ca980, L_0x6000023e28b0;
 .tranvp 16 1 14, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a4098;
p0x7fe3288a4428 .port I0x6000008ca980, L_0x6000023e2990;
 .tranvp 16 1 15, I0x6000008ca980, p0x7fe3288a4608 p0x7fe3288a4428;
S_0x7fe32a242a10 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1c00 .functor BUFT 1, v0x600003b5d0e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe32889fee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1c70 .functor BUFT 1, o0x7fe32889fee8, C4<0>, C4<0>, C4<0>;
v0x600003b5d200_0 .net8 "Bitline1", 0 0, p0x7fe32889fe28;  1 drivers, strength-aware
v0x600003b5d290_0 .net8 "Bitline2", 0 0, p0x7fe32889fe58;  1 drivers, strength-aware
v0x600003b5d320_0 .net "D", 0 0, L_0x6000039d9f40;  1 drivers
v0x600003b5d3b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5d440_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5d4d0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5d560_0 name=_ivl_4
v0x600003b5d5f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5d680_0 .net "dffOut", 0 0, v0x600003b5d0e0_0;  1 drivers
v0x600003b5d710_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a242b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a242a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5cea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5cf30_0 .net "d", 0 0, L_0x6000039d9f40;  alias, 1 drivers
v0x600003b5cfc0_0 .net "q", 0 0, v0x600003b5d0e0_0;  alias, 1 drivers
v0x600003b5d050_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5d0e0_0 .var "state", 0 0;
v0x600003b5d170_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a242cf0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1ce0 .functor BUFT 1, v0x600003b5d9e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a0278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1d50 .functor BUFT 1, o0x7fe3288a0278, C4<0>, C4<0>, C4<0>;
v0x600003b5db00_0 .net8 "Bitline1", 0 0, p0x7fe3288a0218;  1 drivers, strength-aware
v0x600003b5db90_0 .net8 "Bitline2", 0 0, p0x7fe3288a0248;  1 drivers, strength-aware
v0x600003b5dc20_0 .net "D", 0 0, L_0x6000039d9fe0;  1 drivers
v0x600003b5dcb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5dd40_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5ddd0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5de60_0 name=_ivl_4
v0x600003b5def0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5df80_0 .net "dffOut", 0 0, v0x600003b5d9e0_0;  1 drivers
v0x600003b5e010_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a242e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a242cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5d7a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5d830_0 .net "d", 0 0, L_0x6000039d9fe0;  alias, 1 drivers
v0x600003b5d8c0_0 .net "q", 0 0, v0x600003b5d9e0_0;  alias, 1 drivers
v0x600003b5d950_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5d9e0_0 .var "state", 0 0;
v0x600003b5da70_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a242fd0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1dc0 .functor BUFT 1, v0x600003b5e2e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a0608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1e30 .functor BUFT 1, o0x7fe3288a0608, C4<0>, C4<0>, C4<0>;
v0x600003b5e400_0 .net8 "Bitline1", 0 0, p0x7fe3288a05a8;  1 drivers, strength-aware
v0x600003b5e490_0 .net8 "Bitline2", 0 0, p0x7fe3288a05d8;  1 drivers, strength-aware
v0x600003b5e520_0 .net "D", 0 0, L_0x6000039da080;  1 drivers
v0x600003b5e5b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5e640_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5e6d0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5e760_0 name=_ivl_4
v0x600003b5e7f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5e880_0 .net "dffOut", 0 0, v0x600003b5e2e0_0;  1 drivers
v0x600003b5e910_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a243140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a242fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5e0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5e130_0 .net "d", 0 0, L_0x6000039da080;  alias, 1 drivers
v0x600003b5e1c0_0 .net "q", 0 0, v0x600003b5e2e0_0;  alias, 1 drivers
v0x600003b5e250_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5e2e0_0 .var "state", 0 0;
v0x600003b5e370_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2432b0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1ea0 .functor BUFT 1, v0x600003b5ebe0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a0998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1f10 .functor BUFT 1, o0x7fe3288a0998, C4<0>, C4<0>, C4<0>;
v0x600003b5ed00_0 .net8 "Bitline1", 0 0, p0x7fe3288a0938;  1 drivers, strength-aware
v0x600003b5ed90_0 .net8 "Bitline2", 0 0, p0x7fe3288a0968;  1 drivers, strength-aware
v0x600003b5ee20_0 .net "D", 0 0, L_0x6000039da120;  1 drivers
v0x600003b5eeb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5ef40_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5efd0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5f060_0 name=_ivl_4
v0x600003b5f0f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5f180_0 .net "dffOut", 0 0, v0x600003b5ebe0_0;  1 drivers
v0x600003b5f210_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a243420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2432b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5e9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5ea30_0 .net "d", 0 0, L_0x6000039da120;  alias, 1 drivers
v0x600003b5eac0_0 .net "q", 0 0, v0x600003b5ebe0_0;  alias, 1 drivers
v0x600003b5eb50_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5ebe0_0 .var "state", 0 0;
v0x600003b5ec70_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a243590 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1f80 .functor BUFT 1, v0x600003b5f4e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a0d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1ff0 .functor BUFT 1, o0x7fe3288a0d28, C4<0>, C4<0>, C4<0>;
v0x600003b5f600_0 .net8 "Bitline1", 0 0, p0x7fe3288a0cc8;  1 drivers, strength-aware
v0x600003b5f690_0 .net8 "Bitline2", 0 0, p0x7fe3288a0cf8;  1 drivers, strength-aware
v0x600003b5f720_0 .net "D", 0 0, L_0x6000039da1c0;  1 drivers
v0x600003b5f7b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5f840_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5f8d0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5f960_0 name=_ivl_4
v0x600003b5f9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5fa80_0 .net "dffOut", 0 0, v0x600003b5f4e0_0;  1 drivers
v0x600003b5fb10_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a243700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a243590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5f2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5f330_0 .net "d", 0 0, L_0x6000039da1c0;  alias, 1 drivers
v0x600003b5f3c0_0 .net "q", 0 0, v0x600003b5f4e0_0;  alias, 1 drivers
v0x600003b5f450_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5f4e0_0 .var "state", 0 0;
v0x600003b5f570_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a243870 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2060 .functor BUFT 1, v0x600003b5fde0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a10b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e20d0 .functor BUFT 1, o0x7fe3288a10b8, C4<0>, C4<0>, C4<0>;
v0x600003b5ff00_0 .net8 "Bitline1", 0 0, p0x7fe3288a1058;  1 drivers, strength-aware
v0x600003b58000_0 .net8 "Bitline2", 0 0, p0x7fe3288a1088;  1 drivers, strength-aware
v0x600003b58090_0 .net "D", 0 0, L_0x6000039da260;  1 drivers
v0x600003b58120_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b581b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b58240_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b582d0_0 name=_ivl_4
v0x600003b58360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b583f0_0 .net "dffOut", 0 0, v0x600003b5fde0_0;  1 drivers
v0x600003b58480_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2439e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a243870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5fba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5fc30_0 .net "d", 0 0, L_0x6000039da260;  alias, 1 drivers
v0x600003b5fcc0_0 .net "q", 0 0, v0x600003b5fde0_0;  alias, 1 drivers
v0x600003b5fd50_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5fde0_0 .var "state", 0 0;
v0x600003b5fe70_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a243b50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2140 .functor BUFT 1, v0x600003b58750_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a1448 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e21b0 .functor BUFT 1, o0x7fe3288a1448, C4<0>, C4<0>, C4<0>;
v0x600003b58870_0 .net8 "Bitline1", 0 0, p0x7fe3288a13e8;  1 drivers, strength-aware
v0x600003b58900_0 .net8 "Bitline2", 0 0, p0x7fe3288a1418;  1 drivers, strength-aware
v0x600003b58990_0 .net "D", 0 0, L_0x6000039da300;  1 drivers
v0x600003b58a20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b58ab0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b58b40_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b58bd0_0 name=_ivl_4
v0x600003b58c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b58cf0_0 .net "dffOut", 0 0, v0x600003b58750_0;  1 drivers
v0x600003b58d80_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a243cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a243b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b58510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b585a0_0 .net "d", 0 0, L_0x6000039da300;  alias, 1 drivers
v0x600003b58630_0 .net "q", 0 0, v0x600003b58750_0;  alias, 1 drivers
v0x600003b586c0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b58750_0 .var "state", 0 0;
v0x600003b587e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a243e30 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2220 .functor BUFT 1, v0x600003b59050_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a17d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2290 .functor BUFT 1, o0x7fe3288a17d8, C4<0>, C4<0>, C4<0>;
v0x600003b59170_0 .net8 "Bitline1", 0 0, p0x7fe3288a1778;  1 drivers, strength-aware
v0x600003b59200_0 .net8 "Bitline2", 0 0, p0x7fe3288a17a8;  1 drivers, strength-aware
v0x600003b59290_0 .net "D", 0 0, L_0x6000039da3a0;  1 drivers
v0x600003b59320_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b593b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b59440_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b594d0_0 name=_ivl_4
v0x600003b59560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b595f0_0 .net "dffOut", 0 0, v0x600003b59050_0;  1 drivers
v0x600003b59680_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a243fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a243e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b58e10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b58ea0_0 .net "d", 0 0, L_0x6000039da3a0;  alias, 1 drivers
v0x600003b58f30_0 .net "q", 0 0, v0x600003b59050_0;  alias, 1 drivers
v0x600003b58fc0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b59050_0 .var "state", 0 0;
v0x600003b590e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a244110 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2300 .functor BUFT 1, v0x600003b59950_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a1b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2370 .functor BUFT 1, o0x7fe3288a1b68, C4<0>, C4<0>, C4<0>;
v0x600003b59a70_0 .net8 "Bitline1", 0 0, p0x7fe3288a1b08;  1 drivers, strength-aware
v0x600003b59b00_0 .net8 "Bitline2", 0 0, p0x7fe3288a1b38;  1 drivers, strength-aware
v0x600003b59b90_0 .net "D", 0 0, L_0x6000039da440;  1 drivers
v0x600003b59c20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b59cb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b59d40_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b59dd0_0 name=_ivl_4
v0x600003b59e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b59ef0_0 .net "dffOut", 0 0, v0x600003b59950_0;  1 drivers
v0x600003b59f80_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a244280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a244110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b59710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b597a0_0 .net "d", 0 0, L_0x6000039da440;  alias, 1 drivers
v0x600003b59830_0 .net "q", 0 0, v0x600003b59950_0;  alias, 1 drivers
v0x600003b598c0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b59950_0 .var "state", 0 0;
v0x600003b599e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2443f0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e23e0 .functor BUFT 1, v0x600003b5a250_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a1ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2450 .functor BUFT 1, o0x7fe3288a1ef8, C4<0>, C4<0>, C4<0>;
v0x600003b5a370_0 .net8 "Bitline1", 0 0, p0x7fe3288a1e98;  1 drivers, strength-aware
v0x600003b5a400_0 .net8 "Bitline2", 0 0, p0x7fe3288a1ec8;  1 drivers, strength-aware
v0x600003b5a490_0 .net "D", 0 0, L_0x6000039da4e0;  1 drivers
v0x600003b5a520_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5a5b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5a640_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5a6d0_0 name=_ivl_4
v0x600003b5a760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5a7f0_0 .net "dffOut", 0 0, v0x600003b5a250_0;  1 drivers
v0x600003b5a880_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a244560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2443f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5a010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5a0a0_0 .net "d", 0 0, L_0x6000039da4e0;  alias, 1 drivers
v0x600003b5a130_0 .net "q", 0 0, v0x600003b5a250_0;  alias, 1 drivers
v0x600003b5a1c0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5a250_0 .var "state", 0 0;
v0x600003b5a2e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2446d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e24c0 .functor BUFT 1, v0x600003b5ab50_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a2288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2530 .functor BUFT 1, o0x7fe3288a2288, C4<0>, C4<0>, C4<0>;
v0x600003b5ac70_0 .net8 "Bitline1", 0 0, p0x7fe3288a2228;  1 drivers, strength-aware
v0x600003b5ad00_0 .net8 "Bitline2", 0 0, p0x7fe3288a2258;  1 drivers, strength-aware
v0x600003b5ad90_0 .net "D", 0 0, L_0x6000039da580;  1 drivers
v0x600003b5ae20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5aeb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5af40_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5afd0_0 name=_ivl_4
v0x600003b5b060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5b0f0_0 .net "dffOut", 0 0, v0x600003b5ab50_0;  1 drivers
v0x600003b5b180_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a244840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2446d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5a910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5a9a0_0 .net "d", 0 0, L_0x6000039da580;  alias, 1 drivers
v0x600003b5aa30_0 .net "q", 0 0, v0x600003b5ab50_0;  alias, 1 drivers
v0x600003b5aac0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5ab50_0 .var "state", 0 0;
v0x600003b5abe0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2449b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e25a0 .functor BUFT 1, v0x600003b5b450_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a2618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2610 .functor BUFT 1, o0x7fe3288a2618, C4<0>, C4<0>, C4<0>;
v0x600003b5b570_0 .net8 "Bitline1", 0 0, p0x7fe3288a25b8;  1 drivers, strength-aware
v0x600003b5b600_0 .net8 "Bitline2", 0 0, p0x7fe3288a25e8;  1 drivers, strength-aware
v0x600003b5b690_0 .net "D", 0 0, L_0x6000039da620;  1 drivers
v0x600003b5b720_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b5b7b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b5b840_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b5b8d0_0 name=_ivl_4
v0x600003b5b960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5b9f0_0 .net "dffOut", 0 0, v0x600003b5b450_0;  1 drivers
v0x600003b5ba80_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a244b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2449b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5b210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5b2a0_0 .net "d", 0 0, L_0x6000039da620;  alias, 1 drivers
v0x600003b5b330_0 .net "q", 0 0, v0x600003b5b450_0;  alias, 1 drivers
v0x600003b5b3c0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5b450_0 .var "state", 0 0;
v0x600003b5b4e0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a244c90 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2680 .functor BUFT 1, v0x600003b5bd50_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a29a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e26f0 .functor BUFT 1, o0x7fe3288a29a8, C4<0>, C4<0>, C4<0>;
v0x600003b5be70_0 .net8 "Bitline1", 0 0, p0x7fe3288a2948;  1 drivers, strength-aware
v0x600003b5bf00_0 .net8 "Bitline2", 0 0, p0x7fe3288a2978;  1 drivers, strength-aware
v0x600003b54000_0 .net "D", 0 0, L_0x6000039da6c0;  1 drivers
v0x600003b54090_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b54120_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b541b0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b54240_0 name=_ivl_4
v0x600003b542d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b54360_0 .net "dffOut", 0 0, v0x600003b5bd50_0;  1 drivers
v0x600003b543f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a244e00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a244c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b5bb10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b5bba0_0 .net "d", 0 0, L_0x6000039da6c0;  alias, 1 drivers
v0x600003b5bc30_0 .net "q", 0 0, v0x600003b5bd50_0;  alias, 1 drivers
v0x600003b5bcc0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b5bd50_0 .var "state", 0 0;
v0x600003b5bde0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a244f70 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2760 .functor BUFT 1, v0x600003b546c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a2d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e27d0 .functor BUFT 1, o0x7fe3288a2d38, C4<0>, C4<0>, C4<0>;
v0x600003b547e0_0 .net8 "Bitline1", 0 0, p0x7fe3288a2cd8;  1 drivers, strength-aware
v0x600003b54870_0 .net8 "Bitline2", 0 0, p0x7fe3288a2d08;  1 drivers, strength-aware
v0x600003b54900_0 .net "D", 0 0, L_0x6000039da760;  1 drivers
v0x600003b54990_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b54a20_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b54ab0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b54b40_0 name=_ivl_4
v0x600003b54bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b54c60_0 .net "dffOut", 0 0, v0x600003b546c0_0;  1 drivers
v0x600003b54cf0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2450e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a244f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b54480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b54510_0 .net "d", 0 0, L_0x6000039da760;  alias, 1 drivers
v0x600003b545a0_0 .net "q", 0 0, v0x600003b546c0_0;  alias, 1 drivers
v0x600003b54630_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b546c0_0 .var "state", 0 0;
v0x600003b54750_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a245250 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2840 .functor BUFT 1, v0x600003b54fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a40c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e28b0 .functor BUFT 1, o0x7fe3288a40c8, C4<0>, C4<0>, C4<0>;
v0x600003b550e0_0 .net8 "Bitline1", 0 0, p0x7fe3288a4068;  1 drivers, strength-aware
v0x600003b55170_0 .net8 "Bitline2", 0 0, p0x7fe3288a4098;  1 drivers, strength-aware
v0x600003b55200_0 .net "D", 0 0, L_0x6000039da800;  1 drivers
v0x600003b55290_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b55320_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b553b0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b55440_0 name=_ivl_4
v0x600003b554d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b55560_0 .net "dffOut", 0 0, v0x600003b54fc0_0;  1 drivers
v0x600003b555f0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2453c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a245250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b54d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b54e10_0 .net "d", 0 0, L_0x6000039da800;  alias, 1 drivers
v0x600003b54ea0_0 .net "q", 0 0, v0x600003b54fc0_0;  alias, 1 drivers
v0x600003b54f30_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b54fc0_0 .var "state", 0 0;
v0x600003b55050_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a245530 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a2428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2920 .functor BUFT 1, v0x600003b558c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a4458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2990 .functor BUFT 1, o0x7fe3288a4458, C4<0>, C4<0>, C4<0>;
v0x600003b559e0_0 .net8 "Bitline1", 0 0, p0x7fe3288a43f8;  1 drivers, strength-aware
v0x600003b55a70_0 .net8 "Bitline2", 0 0, p0x7fe3288a4428;  1 drivers, strength-aware
v0x600003b55b00_0 .net "D", 0 0, L_0x6000039da8a0;  1 drivers
v0x600003b55b90_0 .net "ReadEnable1", 0 0, L_0x7fe32a331170;  alias, 1 drivers
v0x600003b55c20_0 .net "ReadEnable2", 0 0, L_0x7fe32a3311b8;  alias, 1 drivers
v0x600003b55cb0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b55d40_0 name=_ivl_4
v0x600003b55dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b55e60_0 .net "dffOut", 0 0, v0x600003b558c0_0;  1 drivers
v0x600003b55ef0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2456a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a245530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b55680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b55710_0 .net "d", 0 0, L_0x6000039da8a0;  alias, 1 drivers
v0x600003b557a0_0 .net "q", 0 0, v0x600003b558c0_0;  alias, 1 drivers
v0x600003b55830_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b558c0_0 .var "state", 0 0;
v0x600003b55950_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a245c10 .scope module, "reg_oldPC" "Register" 21 31, 14 100 0, S_0x7fe32a23ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b6f4e0_0 .net8 "Bitline1", 15 0, p0x7fe3288691e8;  alias, 0 drivers, strength-aware
o0x7fe3288a8118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008ca6e0 .island tran;
p0x7fe3288a8118 .port I0x6000008ca6e0, o0x7fe3288a8118;
v0x600003b6f570_0 .net8 "Bitline2", 15 0, p0x7fe3288a8118;  0 drivers, strength-aware
v0x600003b6f600_0 .net "D", 15 0, L_0x6000039dbe80;  alias, 1 drivers
L_0x7fe32a3310e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b6f690_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  1 drivers
L_0x7fe32a331128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b6f720_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  1 drivers
v0x600003b6f7b0_0 .net "WriteReg", 0 0, L_0x6000023a2530;  alias, 1 drivers
v0x600003b6f840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6f8d0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
L_0x6000039d9540 .part L_0x6000039dbe80, 0, 1;
L_0x6000039d95e0 .part L_0x6000039dbe80, 1, 1;
L_0x6000039d9680 .part L_0x6000039dbe80, 2, 1;
L_0x6000039d9720 .part L_0x6000039dbe80, 3, 1;
L_0x6000039d97c0 .part L_0x6000039dbe80, 4, 1;
L_0x6000039d9860 .part L_0x6000039dbe80, 5, 1;
L_0x6000039d9900 .part L_0x6000039dbe80, 6, 1;
L_0x6000039d99a0 .part L_0x6000039dbe80, 7, 1;
L_0x6000039d9a40 .part L_0x6000039dbe80, 8, 1;
L_0x6000039d9ae0 .part L_0x6000039dbe80, 9, 1;
L_0x6000039d9b80 .part L_0x6000039dbe80, 10, 1;
L_0x6000039d9c20 .part L_0x6000039dbe80, 11, 1;
L_0x6000039d9cc0 .part L_0x6000039dbe80, 12, 1;
L_0x6000039d9d60 .part L_0x6000039dbe80, 13, 1;
L_0x6000039d9e00 .part L_0x6000039dbe80, 14, 1;
L_0x6000039d9ea0 .part L_0x6000039dbe80, 15, 1;
p0x7fe3288a4938 .port I0x6000008ca560, L_0x6000023e0e00;
 .tranvp 16 1 0, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a4938;
p0x7fe3288a4d28 .port I0x6000008ca560, L_0x6000023e0ee0;
 .tranvp 16 1 1, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a4d28;
p0x7fe3288a50b8 .port I0x6000008ca560, L_0x6000023e0fc0;
 .tranvp 16 1 2, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a50b8;
p0x7fe3288a5448 .port I0x6000008ca560, L_0x6000023e10a0;
 .tranvp 16 1 3, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a5448;
p0x7fe3288a57d8 .port I0x6000008ca560, L_0x6000023e1180;
 .tranvp 16 1 4, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a57d8;
p0x7fe3288a5b68 .port I0x6000008ca560, L_0x6000023e1260;
 .tranvp 16 1 5, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a5b68;
p0x7fe3288a5ef8 .port I0x6000008ca560, L_0x6000023e1340;
 .tranvp 16 1 6, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a5ef8;
p0x7fe3288a6288 .port I0x6000008ca560, L_0x6000023e1420;
 .tranvp 16 1 7, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a6288;
p0x7fe3288a6618 .port I0x6000008ca560, L_0x6000023e1500;
 .tranvp 16 1 8, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a6618;
p0x7fe3288a69a8 .port I0x6000008ca560, L_0x6000023e15e0;
 .tranvp 16 1 9, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a69a8;
p0x7fe3288a6d38 .port I0x6000008ca560, L_0x6000023e16c0;
 .tranvp 16 1 10, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a6d38;
p0x7fe3288a70c8 .port I0x6000008ca560, L_0x6000023e17a0;
 .tranvp 16 1 11, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a70c8;
p0x7fe3288a7458 .port I0x6000008ca560, L_0x6000023e1880;
 .tranvp 16 1 12, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a7458;
p0x7fe3288a77e8 .port I0x6000008ca560, L_0x6000023e1960;
 .tranvp 16 1 13, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a77e8;
p0x7fe3288a7b78 .port I0x6000008ca560, L_0x6000023e1a40;
 .tranvp 16 1 14, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a7b78;
p0x7fe3288a7f08 .port I0x6000008ca560, L_0x6000023e1b20;
 .tranvp 16 1 15, I0x6000008ca560, p0x7fe3288691e8 p0x7fe3288a7f08;
p0x7fe3288a4968 .port I0x6000008ca6e0, L_0x6000023e0e70;
 .tranvp 16 1 0, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a4968;
p0x7fe3288a4d58 .port I0x6000008ca6e0, L_0x6000023e0f50;
 .tranvp 16 1 1, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a4d58;
p0x7fe3288a50e8 .port I0x6000008ca6e0, L_0x6000023e1030;
 .tranvp 16 1 2, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a50e8;
p0x7fe3288a5478 .port I0x6000008ca6e0, L_0x6000023e1110;
 .tranvp 16 1 3, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a5478;
p0x7fe3288a5808 .port I0x6000008ca6e0, L_0x6000023e11f0;
 .tranvp 16 1 4, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a5808;
p0x7fe3288a5b98 .port I0x6000008ca6e0, L_0x6000023e12d0;
 .tranvp 16 1 5, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a5b98;
p0x7fe3288a5f28 .port I0x6000008ca6e0, L_0x6000023e13b0;
 .tranvp 16 1 6, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a5f28;
p0x7fe3288a62b8 .port I0x6000008ca6e0, L_0x6000023e1490;
 .tranvp 16 1 7, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a62b8;
p0x7fe3288a6648 .port I0x6000008ca6e0, L_0x6000023e1570;
 .tranvp 16 1 8, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a6648;
p0x7fe3288a69d8 .port I0x6000008ca6e0, L_0x6000023e1650;
 .tranvp 16 1 9, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a69d8;
p0x7fe3288a6d68 .port I0x6000008ca6e0, L_0x6000023e1730;
 .tranvp 16 1 10, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a6d68;
p0x7fe3288a70f8 .port I0x6000008ca6e0, L_0x6000023e1810;
 .tranvp 16 1 11, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a70f8;
p0x7fe3288a7488 .port I0x6000008ca6e0, L_0x6000023e18f0;
 .tranvp 16 1 12, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a7488;
p0x7fe3288a7818 .port I0x6000008ca6e0, L_0x6000023e19d0;
 .tranvp 16 1 13, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a7818;
p0x7fe3288a7ba8 .port I0x6000008ca6e0, L_0x6000023e1ab0;
 .tranvp 16 1 14, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a7ba8;
p0x7fe3288a7f38 .port I0x6000008ca6e0, L_0x6000023e1b90;
 .tranvp 16 1 15, I0x6000008ca6e0, p0x7fe3288a8118 p0x7fe3288a7f38;
S_0x7fe32a245d80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0e00 .functor BUFT 1, v0x600003b56640_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a49f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0e70 .functor BUFT 1, o0x7fe3288a49f8, C4<0>, C4<0>, C4<0>;
v0x600003b56760_0 .net8 "Bitline1", 0 0, p0x7fe3288a4938;  1 drivers, strength-aware
v0x600003b567f0_0 .net8 "Bitline2", 0 0, p0x7fe3288a4968;  1 drivers, strength-aware
v0x600003b56880_0 .net "D", 0 0, L_0x6000039d9540;  1 drivers
v0x600003b56910_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b569a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b56a30_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b56ac0_0 name=_ivl_4
v0x600003b56b50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b56be0_0 .net "dffOut", 0 0, v0x600003b56640_0;  1 drivers
v0x600003b56c70_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a245ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a245d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b56400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b56490_0 .net "d", 0 0, L_0x6000039d9540;  alias, 1 drivers
v0x600003b56520_0 .net "q", 0 0, v0x600003b56640_0;  alias, 1 drivers
v0x600003b565b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b56640_0 .var "state", 0 0;
v0x600003b566d0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246060 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0ee0 .functor BUFT 1, v0x600003b56f40_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a4d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e0f50 .functor BUFT 1, o0x7fe3288a4d88, C4<0>, C4<0>, C4<0>;
v0x600003b57060_0 .net8 "Bitline1", 0 0, p0x7fe3288a4d28;  1 drivers, strength-aware
v0x600003b570f0_0 .net8 "Bitline2", 0 0, p0x7fe3288a4d58;  1 drivers, strength-aware
v0x600003b57180_0 .net "D", 0 0, L_0x6000039d95e0;  1 drivers
v0x600003b57210_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b572a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b57330_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b573c0_0 name=_ivl_4
v0x600003b57450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b574e0_0 .net "dffOut", 0 0, v0x600003b56f40_0;  1 drivers
v0x600003b57570_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2461d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b56d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b56d90_0 .net "d", 0 0, L_0x6000039d95e0;  alias, 1 drivers
v0x600003b56e20_0 .net "q", 0 0, v0x600003b56f40_0;  alias, 1 drivers
v0x600003b56eb0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b56f40_0 .var "state", 0 0;
v0x600003b56fd0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246340 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e0fc0 .functor BUFT 1, v0x600003b57840_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a5118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1030 .functor BUFT 1, o0x7fe3288a5118, C4<0>, C4<0>, C4<0>;
v0x600003b57960_0 .net8 "Bitline1", 0 0, p0x7fe3288a50b8;  1 drivers, strength-aware
v0x600003b579f0_0 .net8 "Bitline2", 0 0, p0x7fe3288a50e8;  1 drivers, strength-aware
v0x600003b57a80_0 .net "D", 0 0, L_0x6000039d9680;  1 drivers
v0x600003b57b10_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b57ba0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b57c30_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b57cc0_0 name=_ivl_4
v0x600003b57d50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b57de0_0 .net "dffOut", 0 0, v0x600003b57840_0;  1 drivers
v0x600003b57e70_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2464b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b57600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b57690_0 .net "d", 0 0, L_0x6000039d9680;  alias, 1 drivers
v0x600003b57720_0 .net "q", 0 0, v0x600003b57840_0;  alias, 1 drivers
v0x600003b577b0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b57840_0 .var "state", 0 0;
v0x600003b578d0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246620 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e10a0 .functor BUFT 1, v0x600003b501b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a54a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1110 .functor BUFT 1, o0x7fe3288a54a8, C4<0>, C4<0>, C4<0>;
v0x600003b502d0_0 .net8 "Bitline1", 0 0, p0x7fe3288a5448;  1 drivers, strength-aware
v0x600003b50360_0 .net8 "Bitline2", 0 0, p0x7fe3288a5478;  1 drivers, strength-aware
v0x600003b503f0_0 .net "D", 0 0, L_0x6000039d9720;  1 drivers
v0x600003b50480_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b50510_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b505a0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b50630_0 name=_ivl_4
v0x600003b506c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b50750_0 .net "dffOut", 0 0, v0x600003b501b0_0;  1 drivers
v0x600003b507e0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a246790 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b57f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b50000_0 .net "d", 0 0, L_0x6000039d9720;  alias, 1 drivers
v0x600003b50090_0 .net "q", 0 0, v0x600003b501b0_0;  alias, 1 drivers
v0x600003b50120_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b501b0_0 .var "state", 0 0;
v0x600003b50240_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246900 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1180 .functor BUFT 1, v0x600003b50ab0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a5838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e11f0 .functor BUFT 1, o0x7fe3288a5838, C4<0>, C4<0>, C4<0>;
v0x600003b50bd0_0 .net8 "Bitline1", 0 0, p0x7fe3288a57d8;  1 drivers, strength-aware
v0x600003b50c60_0 .net8 "Bitline2", 0 0, p0x7fe3288a5808;  1 drivers, strength-aware
v0x600003b50cf0_0 .net "D", 0 0, L_0x6000039d97c0;  1 drivers
v0x600003b50d80_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b50e10_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b50ea0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b50f30_0 name=_ivl_4
v0x600003b50fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b51050_0 .net "dffOut", 0 0, v0x600003b50ab0_0;  1 drivers
v0x600003b510e0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a246a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b50870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b50900_0 .net "d", 0 0, L_0x6000039d97c0;  alias, 1 drivers
v0x600003b50990_0 .net "q", 0 0, v0x600003b50ab0_0;  alias, 1 drivers
v0x600003b50a20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b50ab0_0 .var "state", 0 0;
v0x600003b50b40_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246be0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1260 .functor BUFT 1, v0x600003b513b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a5bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e12d0 .functor BUFT 1, o0x7fe3288a5bc8, C4<0>, C4<0>, C4<0>;
v0x600003b514d0_0 .net8 "Bitline1", 0 0, p0x7fe3288a5b68;  1 drivers, strength-aware
v0x600003b51560_0 .net8 "Bitline2", 0 0, p0x7fe3288a5b98;  1 drivers, strength-aware
v0x600003b515f0_0 .net "D", 0 0, L_0x6000039d9860;  1 drivers
v0x600003b51680_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b51710_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b517a0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b51830_0 name=_ivl_4
v0x600003b518c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b51950_0 .net "dffOut", 0 0, v0x600003b513b0_0;  1 drivers
v0x600003b519e0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a246d50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b51170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b51200_0 .net "d", 0 0, L_0x6000039d9860;  alias, 1 drivers
v0x600003b51290_0 .net "q", 0 0, v0x600003b513b0_0;  alias, 1 drivers
v0x600003b51320_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b513b0_0 .var "state", 0 0;
v0x600003b51440_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a246ec0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1340 .functor BUFT 1, v0x600003b51cb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a5f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e13b0 .functor BUFT 1, o0x7fe3288a5f58, C4<0>, C4<0>, C4<0>;
v0x600003b51dd0_0 .net8 "Bitline1", 0 0, p0x7fe3288a5ef8;  1 drivers, strength-aware
v0x600003b51e60_0 .net8 "Bitline2", 0 0, p0x7fe3288a5f28;  1 drivers, strength-aware
v0x600003b51ef0_0 .net "D", 0 0, L_0x6000039d9900;  1 drivers
v0x600003b51f80_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b52010_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b520a0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b52130_0 name=_ivl_4
v0x600003b521c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b52250_0 .net "dffOut", 0 0, v0x600003b51cb0_0;  1 drivers
v0x600003b522e0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a247030 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a246ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b51a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b51b00_0 .net "d", 0 0, L_0x6000039d9900;  alias, 1 drivers
v0x600003b51b90_0 .net "q", 0 0, v0x600003b51cb0_0;  alias, 1 drivers
v0x600003b51c20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b51cb0_0 .var "state", 0 0;
v0x600003b51d40_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2471a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1420 .functor BUFT 1, v0x600003b525b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a62e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1490 .functor BUFT 1, o0x7fe3288a62e8, C4<0>, C4<0>, C4<0>;
v0x600003b526d0_0 .net8 "Bitline1", 0 0, p0x7fe3288a6288;  1 drivers, strength-aware
v0x600003b52760_0 .net8 "Bitline2", 0 0, p0x7fe3288a62b8;  1 drivers, strength-aware
v0x600003b527f0_0 .net "D", 0 0, L_0x6000039d99a0;  1 drivers
v0x600003b52880_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b52910_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b529a0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b52a30_0 name=_ivl_4
v0x600003b52ac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b52b50_0 .net "dffOut", 0 0, v0x600003b525b0_0;  1 drivers
v0x600003b52be0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a247310 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2471a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b52370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b52400_0 .net "d", 0 0, L_0x6000039d99a0;  alias, 1 drivers
v0x600003b52490_0 .net "q", 0 0, v0x600003b525b0_0;  alias, 1 drivers
v0x600003b52520_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b525b0_0 .var "state", 0 0;
v0x600003b52640_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a247480 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1500 .functor BUFT 1, v0x600003b52eb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a6678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1570 .functor BUFT 1, o0x7fe3288a6678, C4<0>, C4<0>, C4<0>;
v0x600003b52fd0_0 .net8 "Bitline1", 0 0, p0x7fe3288a6618;  1 drivers, strength-aware
v0x600003b53060_0 .net8 "Bitline2", 0 0, p0x7fe3288a6648;  1 drivers, strength-aware
v0x600003b530f0_0 .net "D", 0 0, L_0x6000039d9a40;  1 drivers
v0x600003b53180_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b53210_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b532a0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b53330_0 name=_ivl_4
v0x600003b533c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b53450_0 .net "dffOut", 0 0, v0x600003b52eb0_0;  1 drivers
v0x600003b534e0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2475f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a247480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b52c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b52d00_0 .net "d", 0 0, L_0x6000039d9a40;  alias, 1 drivers
v0x600003b52d90_0 .net "q", 0 0, v0x600003b52eb0_0;  alias, 1 drivers
v0x600003b52e20_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b52eb0_0 .var "state", 0 0;
v0x600003b52f40_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a247760 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e15e0 .functor BUFT 1, v0x600003b537b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a6a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1650 .functor BUFT 1, o0x7fe3288a6a08, C4<0>, C4<0>, C4<0>;
v0x600003b538d0_0 .net8 "Bitline1", 0 0, p0x7fe3288a69a8;  1 drivers, strength-aware
v0x600003b53960_0 .net8 "Bitline2", 0 0, p0x7fe3288a69d8;  1 drivers, strength-aware
v0x600003b539f0_0 .net "D", 0 0, L_0x6000039d9ae0;  1 drivers
v0x600003b53a80_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b53b10_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b53ba0_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b53c30_0 name=_ivl_4
v0x600003b53cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b53d50_0 .net "dffOut", 0 0, v0x600003b537b0_0;  1 drivers
v0x600003b53de0_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a2478d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a247760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b53570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b53600_0 .net "d", 0 0, L_0x6000039d9ae0;  alias, 1 drivers
v0x600003b53690_0 .net "q", 0 0, v0x600003b537b0_0;  alias, 1 drivers
v0x600003b53720_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b537b0_0 .var "state", 0 0;
v0x600003b53840_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a247a40 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e16c0 .functor BUFT 1, v0x600003b6c120_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a6d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1730 .functor BUFT 1, o0x7fe3288a6d98, C4<0>, C4<0>, C4<0>;
v0x600003b6c240_0 .net8 "Bitline1", 0 0, p0x7fe3288a6d38;  1 drivers, strength-aware
v0x600003b6c2d0_0 .net8 "Bitline2", 0 0, p0x7fe3288a6d68;  1 drivers, strength-aware
v0x600003b6c360_0 .net "D", 0 0, L_0x6000039d9b80;  1 drivers
v0x600003b6c3f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6c480_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6c510_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6c5a0_0 name=_ivl_4
v0x600003b6c630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6c6c0_0 .net "dffOut", 0 0, v0x600003b6c120_0;  1 drivers
v0x600003b6c750_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a247bb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a247a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b53e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b53f00_0 .net "d", 0 0, L_0x6000039d9b80;  alias, 1 drivers
v0x600003b6c000_0 .net "q", 0 0, v0x600003b6c120_0;  alias, 1 drivers
v0x600003b6c090_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6c120_0 .var "state", 0 0;
v0x600003b6c1b0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a247d20 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e17a0 .functor BUFT 1, v0x600003b6ca20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a7128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1810 .functor BUFT 1, o0x7fe3288a7128, C4<0>, C4<0>, C4<0>;
v0x600003b6cb40_0 .net8 "Bitline1", 0 0, p0x7fe3288a70c8;  1 drivers, strength-aware
v0x600003b6cbd0_0 .net8 "Bitline2", 0 0, p0x7fe3288a70f8;  1 drivers, strength-aware
v0x600003b6cc60_0 .net "D", 0 0, L_0x6000039d9c20;  1 drivers
v0x600003b6ccf0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6cd80_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6ce10_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6cea0_0 name=_ivl_4
v0x600003b6cf30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6cfc0_0 .net "dffOut", 0 0, v0x600003b6ca20_0;  1 drivers
v0x600003b6d050_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a247e90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a247d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b6c7e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6c870_0 .net "d", 0 0, L_0x6000039d9c20;  alias, 1 drivers
v0x600003b6c900_0 .net "q", 0 0, v0x600003b6ca20_0;  alias, 1 drivers
v0x600003b6c990_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6ca20_0 .var "state", 0 0;
v0x600003b6cab0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a248000 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1880 .functor BUFT 1, v0x600003b6d320_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a74b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e18f0 .functor BUFT 1, o0x7fe3288a74b8, C4<0>, C4<0>, C4<0>;
v0x600003b6d440_0 .net8 "Bitline1", 0 0, p0x7fe3288a7458;  1 drivers, strength-aware
v0x600003b6d4d0_0 .net8 "Bitline2", 0 0, p0x7fe3288a7488;  1 drivers, strength-aware
v0x600003b6d560_0 .net "D", 0 0, L_0x6000039d9cc0;  1 drivers
v0x600003b6d5f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6d680_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6d710_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6d7a0_0 name=_ivl_4
v0x600003b6d830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6d8c0_0 .net "dffOut", 0 0, v0x600003b6d320_0;  1 drivers
v0x600003b6d950_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a248170 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a248000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b6d0e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6d170_0 .net "d", 0 0, L_0x6000039d9cc0;  alias, 1 drivers
v0x600003b6d200_0 .net "q", 0 0, v0x600003b6d320_0;  alias, 1 drivers
v0x600003b6d290_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6d320_0 .var "state", 0 0;
v0x600003b6d3b0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2482e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1960 .functor BUFT 1, v0x600003b6dc20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a7848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e19d0 .functor BUFT 1, o0x7fe3288a7848, C4<0>, C4<0>, C4<0>;
v0x600003b6dd40_0 .net8 "Bitline1", 0 0, p0x7fe3288a77e8;  1 drivers, strength-aware
v0x600003b6ddd0_0 .net8 "Bitline2", 0 0, p0x7fe3288a7818;  1 drivers, strength-aware
v0x600003b6de60_0 .net "D", 0 0, L_0x6000039d9d60;  1 drivers
v0x600003b6def0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6df80_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6e010_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6e0a0_0 name=_ivl_4
v0x600003b6e130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6e1c0_0 .net "dffOut", 0 0, v0x600003b6dc20_0;  1 drivers
v0x600003b6e250_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a248450 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2482e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b6d9e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6da70_0 .net "d", 0 0, L_0x6000039d9d60;  alias, 1 drivers
v0x600003b6db00_0 .net "q", 0 0, v0x600003b6dc20_0;  alias, 1 drivers
v0x600003b6db90_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6dc20_0 .var "state", 0 0;
v0x600003b6dcb0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2485c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1a40 .functor BUFT 1, v0x600003b6e520_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a7bd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1ab0 .functor BUFT 1, o0x7fe3288a7bd8, C4<0>, C4<0>, C4<0>;
v0x600003b6e640_0 .net8 "Bitline1", 0 0, p0x7fe3288a7b78;  1 drivers, strength-aware
v0x600003b6e6d0_0 .net8 "Bitline2", 0 0, p0x7fe3288a7ba8;  1 drivers, strength-aware
v0x600003b6e760_0 .net "D", 0 0, L_0x6000039d9e00;  1 drivers
v0x600003b6e7f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6e880_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6e910_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6e9a0_0 name=_ivl_4
v0x600003b6ea30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6eac0_0 .net "dffOut", 0 0, v0x600003b6e520_0;  1 drivers
v0x600003b6eb50_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a248730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2485c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b6e2e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6e370_0 .net "d", 0 0, L_0x6000039d9e00;  alias, 1 drivers
v0x600003b6e400_0 .net "q", 0 0, v0x600003b6e520_0;  alias, 1 drivers
v0x600003b6e490_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6e520_0 .var "state", 0 0;
v0x600003b6e5b0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a2488a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a245c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e1b20 .functor BUFT 1, v0x600003b6ee20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288a7f68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e1b90 .functor BUFT 1, o0x7fe3288a7f68, C4<0>, C4<0>, C4<0>;
v0x600003b6ef40_0 .net8 "Bitline1", 0 0, p0x7fe3288a7f08;  1 drivers, strength-aware
v0x600003b6efd0_0 .net8 "Bitline2", 0 0, p0x7fe3288a7f38;  1 drivers, strength-aware
v0x600003b6f060_0 .net "D", 0 0, L_0x6000039d9ea0;  1 drivers
v0x600003b6f0f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a3310e0;  alias, 1 drivers
v0x600003b6f180_0 .net "ReadEnable2", 0 0, L_0x7fe32a331128;  alias, 1 drivers
v0x600003b6f210_0 .net "WriteEnable", 0 0, L_0x6000023a2530;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b6f2a0_0 name=_ivl_4
v0x600003b6f330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6f3c0_0 .net "dffOut", 0 0, v0x600003b6ee20_0;  1 drivers
v0x600003b6f450_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
S_0x7fe32a248a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2488a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b6ebe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6ec70_0 .net "d", 0 0, L_0x6000039d9ea0;  alias, 1 drivers
v0x600003b6ed00_0 .net "q", 0 0, v0x600003b6ee20_0;  alias, 1 drivers
v0x600003b6ed90_0 .net "rst", 0 0, L_0x6000023a24c0;  alias, 1 drivers
v0x600003b6ee20_0 .var "state", 0 0;
v0x600003b6eeb0_0 .net "wen", 0 0, L_0x6000023a2530;  alias, 1 drivers
S_0x7fe32a248f80 .scope module, "flg_reg0" "FLAG_reg" 4 211, 22 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 3 "flags";
    .port_info 5 /OUTPUT 1 "N_flag";
    .port_info 6 /OUTPUT 1 "Z_flag";
    .port_info 7 /OUTPUT 1 "V_flag";
L_0x6000023d5500 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5570 .functor AND 1, L_0x6000023d5c70, L_0x60000390e620, C4<1>, C4<1>;
L_0x6000023d57a0 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5810 .functor AND 1, L_0x6000023d5c70, L_0x60000390e800, C4<1>, C4<1>;
L_0x6000023d5a40 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5ab0 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5b20 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5b90 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
v0x600003b69f80_0 .net "N_flag", 0 0, L_0x60000390eb20;  1 drivers
v0x600003b6a010_0 .net "V_flag", 0 0, L_0x60000390ec60;  1 drivers
v0x600003b6a0a0_0 .net "Z_flag", 0 0, L_0x60000390eda0;  1 drivers
v0x600003b6a130_0 .net *"_ivl_15", 1 0, L_0x60000390e760;  1 drivers
v0x600003b6a1c0_0 .net *"_ivl_17", 0 0, L_0x60000390e800;  1 drivers
v0x600003b6a250_0 .net *"_ivl_3", 1 0, L_0x60000390e580;  1 drivers
v0x600003b6a2e0_0 .net *"_ivl_31", 0 0, L_0x6000023d5ab0;  1 drivers
L_0x7fe32a331f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b6a370_0 .net/2u *"_ivl_33", 0 0, L_0x7fe32a331f38;  1 drivers
v0x600003b6a400_0 .net *"_ivl_36", 0 0, L_0x60000390ea80;  1 drivers
v0x600003b6a490_0 .net *"_ivl_39", 0 0, L_0x6000023d5b20;  1 drivers
L_0x7fe32a331f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b6a520_0 .net/2u *"_ivl_41", 0 0, L_0x7fe32a331f80;  1 drivers
v0x600003b6a5b0_0 .net *"_ivl_44", 0 0, L_0x60000390ebc0;  1 drivers
v0x600003b6a640_0 .net *"_ivl_47", 0 0, L_0x6000023d5b90;  1 drivers
L_0x7fe32a331fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b6a6d0_0 .net/2u *"_ivl_49", 0 0, L_0x7fe32a331fc8;  1 drivers
v0x600003b6a760_0 .net *"_ivl_5", 0 0, L_0x60000390e620;  1 drivers
v0x600003b6a7f0_0 .net *"_ivl_52", 0 0, L_0x60000390ed00;  1 drivers
v0x600003b6a880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b6a910_0 .net "en", 0 0, L_0x6000023d5c70;  1 drivers
v0x600003b6a9a0_0 .net "flagOuputs", 2 0, L_0x60000390e9e0;  1 drivers
v0x600003b6aa30_0 .net "flags", 2 0, L_0x60000391ad00;  alias, 1 drivers
v0x600003b6aac0_0 .net "opcode", 2 0, L_0x60000390eee0;  1 drivers
v0x600003b6ab50_0 .net "rst_n", 0 0, v0x600003821830_0;  alias, 1 drivers
L_0x60000390e580 .part L_0x60000390eee0, 1, 2;
L_0x60000390e620 .reduce/nor L_0x60000390e580;
L_0x60000390e6c0 .part L_0x60000391ad00, 2, 1;
L_0x60000390e760 .part L_0x60000390eee0, 1, 2;
L_0x60000390e800 .reduce/nor L_0x60000390e760;
L_0x60000390e8a0 .part L_0x60000391ad00, 1, 1;
L_0x60000390e940 .part L_0x60000391ad00, 0, 1;
L_0x60000390e9e0 .concat8 [ 1 1 1 0], v0x600003b69b00_0, v0x600003b690e0_0, v0x600003b686c0_0;
L_0x60000390ea80 .part L_0x60000390e9e0, 2, 1;
L_0x60000390eb20 .functor MUXZ 1, L_0x60000390ea80, L_0x7fe32a331f38, L_0x6000023d5ab0, C4<>;
L_0x60000390ebc0 .part L_0x60000390e9e0, 1, 1;
L_0x60000390ec60 .functor MUXZ 1, L_0x60000390ebc0, L_0x7fe32a331f80, L_0x6000023d5b20, C4<>;
L_0x60000390ed00 .part L_0x60000390e9e0, 0, 1;
L_0x60000390eda0 .functor MUXZ 1, L_0x60000390ed00, L_0x7fe32a331fc8, L_0x6000023d5b90, C4<>;
S_0x7fe32a2490f0 .scope module, "regn" "BitReg" 22 12, 14 20 0, S_0x7fe32a248f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x6000023d53b0 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5490 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
v0x600003b687e0_0 .net "D", 0 0, L_0x60000390e6c0;  1 drivers
v0x600003b68870_0 .net "Q", 0 0, v0x600003b686c0_0;  1 drivers
v0x600003b68900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b68990_0 .net "interQ", 0 0, L_0x6000023d5340;  1 drivers
v0x600003b68a20_0 .net "rst", 0 0, L_0x6000023d5500;  1 drivers
v0x600003b68ab0_0 .net "wen", 0 0, L_0x6000023d5570;  1 drivers
S_0x7fe32a249260 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fe32a2490f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d5340 .functor BUFZ 1, v0x600003b68360_0, C4<0>, C4<0>, C4<0>;
v0x600003b68120_0 .net "clk", 0 0, L_0x6000023d53b0;  1 drivers
v0x600003b681b0_0 .net "d", 0 0, L_0x60000390e6c0;  alias, 1 drivers
v0x600003b68240_0 .net "q", 0 0, L_0x6000023d5340;  alias, 1 drivers
v0x600003b682d0_0 .net "rst", 0 0, L_0x6000023d5500;  alias, 1 drivers
v0x600003b68360_0 .var "state", 0 0;
v0x600003b683f0_0 .net "wen", 0 0, L_0x6000023d5570;  alias, 1 drivers
E_0x6000012bb780 .event posedge, v0x600003b68120_0;
S_0x7fe32a2493d0 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fe32a2490f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b68480_0 .net "clk", 0 0, L_0x6000023d5490;  1 drivers
v0x600003b68510_0 .net "d", 0 0, L_0x6000023d5340;  alias, 1 drivers
v0x600003b685a0_0 .net "q", 0 0, v0x600003b686c0_0;  alias, 1 drivers
v0x600003b68630_0 .net "rst", 0 0, L_0x6000023d5500;  alias, 1 drivers
v0x600003b686c0_0 .var "state", 0 0;
v0x600003b68750_0 .net "wen", 0 0, L_0x6000023d5570;  alias, 1 drivers
E_0x600001d81d40 .event posedge, v0x600003b68480_0;
S_0x7fe32a249540 .scope module, "regv" "BitReg" 22 14, 14 20 0, S_0x7fe32a248f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x6000023d5650 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d5730 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
v0x600003b69200_0 .net "D", 0 0, L_0x60000390e8a0;  1 drivers
v0x600003b69290_0 .net "Q", 0 0, v0x600003b690e0_0;  1 drivers
v0x600003b69320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b693b0_0 .net "interQ", 0 0, L_0x6000023d55e0;  1 drivers
v0x600003b69440_0 .net "rst", 0 0, L_0x6000023d57a0;  1 drivers
v0x600003b694d0_0 .net "wen", 0 0, L_0x6000023d5810;  1 drivers
S_0x7fe32a2496b0 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fe32a249540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d55e0 .functor BUFZ 1, v0x600003b68d80_0, C4<0>, C4<0>, C4<0>;
v0x600003b68b40_0 .net "clk", 0 0, L_0x6000023d5650;  1 drivers
v0x600003b68bd0_0 .net "d", 0 0, L_0x60000390e8a0;  alias, 1 drivers
v0x600003b68c60_0 .net "q", 0 0, L_0x6000023d55e0;  alias, 1 drivers
v0x600003b68cf0_0 .net "rst", 0 0, L_0x6000023d57a0;  alias, 1 drivers
v0x600003b68d80_0 .var "state", 0 0;
v0x600003b68e10_0 .net "wen", 0 0, L_0x6000023d5810;  alias, 1 drivers
E_0x6000012b0140 .event posedge, v0x600003b68b40_0;
S_0x7fe32a249820 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fe32a249540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b68ea0_0 .net "clk", 0 0, L_0x6000023d5730;  1 drivers
v0x600003b68f30_0 .net "d", 0 0, L_0x6000023d55e0;  alias, 1 drivers
v0x600003b68fc0_0 .net "q", 0 0, v0x600003b690e0_0;  alias, 1 drivers
v0x600003b69050_0 .net "rst", 0 0, L_0x6000023d57a0;  alias, 1 drivers
v0x600003b690e0_0 .var "state", 0 0;
v0x600003b69170_0 .net "wen", 0 0, L_0x6000023d5810;  alias, 1 drivers
E_0x6000012b01c0 .event posedge, v0x600003b68ea0_0;
S_0x7fe32a249990 .scope module, "regz" "BitReg" 22 16, 14 20 0, S_0x7fe32a248f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x6000023d58f0 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023d59d0 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
v0x600003b69c20_0 .net "D", 0 0, L_0x60000390e940;  1 drivers
v0x600003b69cb0_0 .net "Q", 0 0, v0x600003b69b00_0;  1 drivers
v0x600003b69d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b69dd0_0 .net "interQ", 0 0, L_0x6000023d5880;  1 drivers
v0x600003b69e60_0 .net "rst", 0 0, L_0x6000023d5a40;  1 drivers
v0x600003b69ef0_0 .net "wen", 0 0, L_0x6000023d5c70;  alias, 1 drivers
S_0x7fe32a249b00 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fe32a249990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000023d5880 .functor BUFZ 1, v0x600003b697a0_0, C4<0>, C4<0>, C4<0>;
v0x600003b69560_0 .net "clk", 0 0, L_0x6000023d58f0;  1 drivers
v0x600003b695f0_0 .net "d", 0 0, L_0x60000390e940;  alias, 1 drivers
v0x600003b69680_0 .net "q", 0 0, L_0x6000023d5880;  alias, 1 drivers
v0x600003b69710_0 .net "rst", 0 0, L_0x6000023d5a40;  alias, 1 drivers
v0x600003b697a0_0 .var "state", 0 0;
v0x600003b69830_0 .net "wen", 0 0, L_0x6000023d5c70;  alias, 1 drivers
E_0x6000012b0340 .event posedge, v0x600003b69560_0;
S_0x7fe32a249c70 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fe32a249990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b698c0_0 .net "clk", 0 0, L_0x6000023d59d0;  1 drivers
v0x600003b69950_0 .net "d", 0 0, L_0x6000023d5880;  alias, 1 drivers
v0x600003b699e0_0 .net "q", 0 0, v0x600003b69b00_0;  alias, 1 drivers
v0x600003b69a70_0 .net "rst", 0 0, L_0x6000023d5a40;  alias, 1 drivers
v0x600003b69b00_0 .var "state", 0 0;
v0x600003b69b90_0 .net "wen", 0 0, L_0x6000023d5c70;  alias, 1 drivers
E_0x6000012b03c0 .event posedge, v0x600003b698c0_0;
S_0x7fe32a249de0 .scope module, "frwd_unit" "Forwarding_Unit" 4 299, 23 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X_M_RegWrite";
    .port_info 1 /INPUT 1 "X_M_MemWrite";
    .port_info 2 /INPUT 1 "M_W_RegWrite";
    .port_info 3 /INPUT 4 "X_M_reg_dest";
    .port_info 4 /INPUT 4 "M_W_reg_dest";
    .port_info 5 /INPUT 4 "D_X_reg_source1";
    .port_info 6 /INPUT 4 "D_X_reg_source2";
    .port_info 7 /INPUT 4 "X_M_reg_source2";
    .port_info 8 /OUTPUT 1 "EXtoEX_frwdA";
    .port_info 9 /OUTPUT 1 "EXtoEX_frwdB";
    .port_info 10 /OUTPUT 1 "MEMtoMEM_frwdB";
    .port_info 11 /OUTPUT 1 "MEMtoEX_frwdA";
    .port_info 12 /OUTPUT 1 "MEMtoEX_frwdB";
L_0x6000023e4850 .functor AND 1, v0x600003b09440_0, L_0x60000391ae40, C4<1>, C4<1>;
L_0x6000023e48c0 .functor NOT 1, L_0x60000391aee0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4930 .functor AND 1, L_0x6000023e4850, L_0x6000023e48c0, C4<1>, C4<1>;
L_0x6000023e49a0 .functor AND 1, v0x600003b09440_0, L_0x60000391af80, C4<1>, C4<1>;
L_0x6000023e4a10 .functor NOT 1, L_0x60000391b020, C4<0>, C4<0>, C4<0>;
L_0x6000023e4a80 .functor AND 1, L_0x6000023e49a0, L_0x6000023e4a10, C4<1>, C4<1>;
L_0x6000023e4af0 .functor AND 1, v0x600003b08d80_0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023e4b60 .functor AND 1, L_0x6000023e4af0, L_0x60000391b0c0, C4<1>, C4<1>;
L_0x6000023e4bd0 .functor NOT 1, L_0x60000391b160, C4<0>, C4<0>, C4<0>;
L_0x6000023e4c40 .functor AND 1, L_0x6000023e4b60, L_0x6000023e4bd0, C4<1>, C4<1>;
L_0x6000023e4cb0 .functor AND 1, v0x600003bdf960_0, L_0x60000391b200, C4<1>, C4<1>;
L_0x6000023e4d20 .functor AND 1, v0x600003b09440_0, L_0x60000391b2a0, C4<1>, C4<1>;
L_0x6000023e4d90 .functor AND 1, L_0x6000023e4d20, L_0x60000391b340, C4<1>, C4<1>;
L_0x6000023e4e70 .functor NOT 1, L_0x6000023e4d90, C4<0>, C4<0>, C4<0>;
L_0x6000023e4ee0 .functor AND 1, L_0x6000023e4cb0, L_0x6000023e4e70, C4<1>, C4<1>;
L_0x6000023e4e00 .functor NOT 1, L_0x60000391b3e0, C4<0>, C4<0>, C4<0>;
L_0x6000023e4f50 .functor AND 1, L_0x6000023e4ee0, L_0x6000023e4e00, C4<1>, C4<1>;
L_0x6000023e4fc0 .functor AND 1, v0x600003bdf960_0, L_0x60000391b480, C4<1>, C4<1>;
L_0x6000023e5030 .functor AND 1, v0x600003b09440_0, L_0x60000391b520, C4<1>, C4<1>;
L_0x6000023e5110 .functor AND 1, L_0x6000023e5030, L_0x60000391b660, C4<1>, C4<1>;
L_0x6000023e5180 .functor NOT 1, L_0x6000023e5110, C4<0>, C4<0>, C4<0>;
L_0x6000023e51f0 .functor AND 1, L_0x6000023e4fc0, L_0x6000023e5180, C4<1>, C4<1>;
L_0x6000023e5260 .functor NOT 1, L_0x60000391b5c0, C4<0>, C4<0>, C4<0>;
L_0x6000023e52d0 .functor AND 1, L_0x6000023e51f0, L_0x6000023e5260, C4<1>, C4<1>;
v0x600003b6abe0_0 .net "D_X_reg_source1", 3 0, L_0x6000039a46e0;  alias, 1 drivers
v0x600003b6ac70_0 .net "D_X_reg_source2", 3 0, L_0x6000039a43c0;  alias, 1 drivers
v0x600003b6ad00_0 .net "EXtoEX_frwdA", 0 0, L_0x6000023e4930;  alias, 1 drivers
v0x600003b6ad90_0 .net "EXtoEX_frwdB", 0 0, L_0x6000023e4a80;  alias, 1 drivers
v0x600003b6ae20_0 .net "MEMtoEX_frwdA", 0 0, L_0x6000023e4f50;  alias, 1 drivers
v0x600003b6aeb0_0 .net "MEMtoEX_frwdB", 0 0, L_0x6000023e52d0;  alias, 1 drivers
v0x600003b6af40_0 .net "MEMtoMEM_frwdB", 0 0, L_0x6000023e4c40;  alias, 1 drivers
v0x600003b6afd0_0 .net "M_W_RegWrite", 0 0, v0x600003bdf960_0;  alias, 1 drivers
v0x600003b6b060_0 .net "M_W_reg_dest", 3 0, L_0x60000391b980;  alias, 1 drivers
v0x600003b6b0f0_0 .net "X_M_MemWrite", 0 0, v0x600003b08d80_0;  alias, 1 drivers
v0x600003b6b180_0 .net "X_M_RegWrite", 0 0, v0x600003b09440_0;  alias, 1 drivers
v0x600003b6b210_0 .net "X_M_reg_dest", 3 0, L_0x6000039090e0;  alias, 1 drivers
v0x600003b6b2a0_0 .net "X_M_reg_source2", 3 0, L_0x600003909400;  alias, 1 drivers
v0x600003b6b330_0 .net *"_ivl_0", 0 0, L_0x60000391ae40;  1 drivers
v0x600003b6b3c0_0 .net *"_ivl_12", 0 0, L_0x60000391af80;  1 drivers
v0x600003b6b450_0 .net *"_ivl_14", 0 0, L_0x6000023e49a0;  1 drivers
L_0x7fe32a333ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b6b4e0_0 .net/2u *"_ivl_16", 3 0, L_0x7fe32a333ba0;  1 drivers
v0x600003b6b570_0 .net *"_ivl_18", 0 0, L_0x60000391b020;  1 drivers
v0x600003b6b600_0 .net *"_ivl_2", 0 0, L_0x6000023e4850;  1 drivers
v0x600003b6b690_0 .net *"_ivl_20", 0 0, L_0x6000023e4a10;  1 drivers
v0x600003b6b720_0 .net *"_ivl_24", 0 0, L_0x6000023e4af0;  1 drivers
v0x600003b6b7b0_0 .net *"_ivl_26", 0 0, L_0x60000391b0c0;  1 drivers
v0x600003b6b840_0 .net *"_ivl_28", 0 0, L_0x6000023e4b60;  1 drivers
L_0x7fe32a333be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b6b8d0_0 .net/2u *"_ivl_30", 3 0, L_0x7fe32a333be8;  1 drivers
v0x600003b6b960_0 .net *"_ivl_32", 0 0, L_0x60000391b160;  1 drivers
v0x600003b6b9f0_0 .net *"_ivl_34", 0 0, L_0x6000023e4bd0;  1 drivers
v0x600003b6ba80_0 .net *"_ivl_38", 0 0, L_0x60000391b200;  1 drivers
L_0x7fe32a333b58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b6bb10_0 .net/2u *"_ivl_4", 3 0, L_0x7fe32a333b58;  1 drivers
v0x600003b6bba0_0 .net *"_ivl_40", 0 0, L_0x6000023e4cb0;  1 drivers
v0x600003b6bc30_0 .net *"_ivl_42", 0 0, L_0x60000391b2a0;  1 drivers
v0x600003b6bcc0_0 .net *"_ivl_44", 0 0, L_0x6000023e4d20;  1 drivers
L_0x7fe32a333c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b6bd50_0 .net/2u *"_ivl_46", 3 0, L_0x7fe32a333c30;  1 drivers
v0x600003b6bde0_0 .net *"_ivl_48", 0 0, L_0x60000391b340;  1 drivers
v0x600003b6be70_0 .net *"_ivl_50", 0 0, L_0x6000023e4d90;  1 drivers
v0x600003b6bf00_0 .net *"_ivl_52", 0 0, L_0x6000023e4e70;  1 drivers
v0x600003b64000_0 .net *"_ivl_54", 0 0, L_0x6000023e4ee0;  1 drivers
L_0x7fe32a333c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b64090_0 .net/2u *"_ivl_56", 3 0, L_0x7fe32a333c78;  1 drivers
v0x600003b64120_0 .net *"_ivl_58", 0 0, L_0x60000391b3e0;  1 drivers
v0x600003b641b0_0 .net *"_ivl_6", 0 0, L_0x60000391aee0;  1 drivers
v0x600003b64240_0 .net *"_ivl_60", 0 0, L_0x6000023e4e00;  1 drivers
v0x600003b642d0_0 .net *"_ivl_64", 0 0, L_0x60000391b480;  1 drivers
v0x600003b64360_0 .net *"_ivl_66", 0 0, L_0x6000023e4fc0;  1 drivers
v0x600003b643f0_0 .net *"_ivl_68", 0 0, L_0x60000391b520;  1 drivers
v0x600003b64480_0 .net *"_ivl_70", 0 0, L_0x6000023e5030;  1 drivers
L_0x7fe32a333cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b64510_0 .net/2u *"_ivl_72", 3 0, L_0x7fe32a333cc0;  1 drivers
v0x600003b645a0_0 .net *"_ivl_74", 0 0, L_0x60000391b660;  1 drivers
v0x600003b64630_0 .net *"_ivl_76", 0 0, L_0x6000023e5110;  1 drivers
v0x600003b646c0_0 .net *"_ivl_78", 0 0, L_0x6000023e5180;  1 drivers
v0x600003b64750_0 .net *"_ivl_8", 0 0, L_0x6000023e48c0;  1 drivers
v0x600003b647e0_0 .net *"_ivl_80", 0 0, L_0x6000023e51f0;  1 drivers
L_0x7fe32a333d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b64870_0 .net/2u *"_ivl_82", 3 0, L_0x7fe32a333d08;  1 drivers
v0x600003b64900_0 .net *"_ivl_84", 0 0, L_0x60000391b5c0;  1 drivers
v0x600003b64990_0 .net *"_ivl_86", 0 0, L_0x6000023e5260;  1 drivers
L_0x60000391ae40 .cmp/eq 4, L_0x6000039090e0, L_0x6000039a46e0;
L_0x60000391aee0 .cmp/eq 4, L_0x6000039a46e0, L_0x7fe32a333b58;
L_0x60000391af80 .cmp/eq 4, L_0x6000039090e0, L_0x6000039a43c0;
L_0x60000391b020 .cmp/eq 4, L_0x6000039a43c0, L_0x7fe32a333ba0;
L_0x60000391b0c0 .cmp/eq 4, L_0x60000391b980, L_0x600003909400;
L_0x60000391b160 .cmp/eq 4, L_0x60000391b980, L_0x7fe32a333be8;
L_0x60000391b200 .cmp/eq 4, L_0x60000391b980, L_0x6000039a46e0;
L_0x60000391b2a0 .cmp/eq 4, L_0x6000039090e0, L_0x6000039a46e0;
L_0x60000391b340 .cmp/ne 4, L_0x6000039090e0, L_0x7fe32a333c30;
L_0x60000391b3e0 .cmp/eq 4, L_0x60000391b980, L_0x7fe32a333c78;
L_0x60000391b480 .cmp/eq 4, L_0x60000391b980, L_0x6000039a43c0;
L_0x60000391b520 .cmp/eq 4, L_0x6000039090e0, L_0x6000039a43c0;
L_0x60000391b660 .cmp/ne 4, L_0x6000039090e0, L_0x7fe32a333cc0;
L_0x60000391b5c0 .cmp/eq 4, L_0x60000391b980, L_0x7fe32a333d08;
S_0x7fe32a24a150 .scope module, "hazard_detect0" "Data_Hazard_Detect" 4 216, 24 6 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 4 "D_X_destination_reg";
    .port_info 2 /INPUT 4 "D_source_reg";
    .port_info 3 /OUTPUT 1 "stall";
L_0x6000023d5ce0 .functor AND 1, L_0x60000390f0c0, L_0x60000390f160, C4<1>, C4<1>;
v0x600003b64a20_0 .net "D_X_destination_reg", 3 0, L_0x6000039bcc80;  alias, 1 drivers
v0x600003b64ab0_0 .net "D_source_reg", 3 0, L_0x6000039919a0;  alias, 1 drivers
L_0x7fe32a332010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003b64b40_0 .net/2u *"_ivl_0", 3 0, L_0x7fe32a332010;  1 drivers
v0x600003b64bd0_0 .net *"_ivl_2", 0 0, L_0x60000390f0c0;  1 drivers
v0x600003b64c60_0 .net *"_ivl_4", 0 0, L_0x60000390f160;  1 drivers
v0x600003b64cf0_0 .net "opcode", 3 0, L_0x60000390f200;  1 drivers
v0x600003b64d80_0 .net "stall", 0 0, L_0x6000023d5ce0;  alias, 1 drivers
L_0x60000390f0c0 .cmp/eq 4, L_0x60000390f200, L_0x7fe32a332010;
L_0x60000390f160 .cmp/eq 4, L_0x6000039bcc80, L_0x6000039919a0;
S_0x7fe32a24a2c0 .scope module, "inst_memory" "memory1c" 4 121, 20 31 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000012b06c0 .param/l "ADDR_WIDTH" 0 20 33, +C4<00000000000000000000000000010000>;
L_0x7fe32a3314d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000023a3800 .functor NOT 1, L_0x7fe32a3314d0, C4<0>, C4<0>, C4<0>;
L_0x7fe32a331488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000023a3870 .functor AND 1, L_0x7fe32a331488, L_0x6000023a3800, C4<1>, C4<1>;
v0x600003b64e10_0 .net *"_ivl_0", 0 0, L_0x6000023a3800;  1 drivers
L_0x7fe32a3313b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003b64ea0_0 .net *"_ivl_11", 2 0, L_0x7fe32a3313b0;  1 drivers
v0x600003b64f30_0 .net *"_ivl_12", 15 0, L_0x6000039dd0e0;  1 drivers
L_0x7fe32a3313f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b64fc0_0 .net/2u *"_ivl_14", 15 0, L_0x7fe32a3313f8;  1 drivers
v0x600003b65050_0 .net *"_ivl_2", 0 0, L_0x6000023a3870;  1 drivers
v0x600003b650e0_0 .net *"_ivl_4", 15 0, L_0x6000039dbf20;  1 drivers
v0x600003b65170_0 .net *"_ivl_7", 14 0, L_0x6000039dd220;  1 drivers
v0x600003b65200_0 .net *"_ivl_8", 17 0, L_0x6000039dd180;  1 drivers
v0x600003b65290_0 .net "addr", 15 0, L_0x6000039dbe80;  alias, 1 drivers
v0x600003b65320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
L_0x7fe32a331440 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003b653b0_0 .net "data_in", 15 0, L_0x7fe32a331440;  1 drivers
v0x600003b65440_0 .net "data_out", 15 0, L_0x6000039dd040;  alias, 1 drivers
v0x600003b654d0_0 .net "enable", 0 0, L_0x7fe32a331488;  1 drivers
v0x600003b65560_0 .var "loaded", 0 0;
v0x600003b655f0 .array "mem", 65535 0, 15 0;
L_0x7fe32a331518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b65680_0 .net "rst", 0 0, L_0x7fe32a331518;  1 drivers
v0x600003b65710_0 .net "wr", 0 0, L_0x7fe32a3314d0;  1 drivers
L_0x6000039dbf20 .array/port v0x600003b655f0, L_0x6000039dd180;
L_0x6000039dd220 .part L_0x6000039dbe80, 1, 15;
L_0x6000039dd180 .concat [ 15 3 0 0], L_0x6000039dd220, L_0x7fe32a3313b0;
L_0x6000039dd0e0 .concat [ 16 0 0 0], L_0x6000039dbf20;
L_0x6000039dd040 .functor MUXZ 16, L_0x7fe32a3313f8, L_0x6000039dd0e0, L_0x6000023a3870, C4<>;
S_0x7fe32a24a430 .scope module, "pc0" "PC" 4 118, 25 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "next";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "PC";
L_0x6000023a2ca0 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a2d10 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a2d80 .functor NOT 1, v0x600003821680_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a2df0 .functor AND 1, L_0x6000023a3790, L_0x6000023a2d80, C4<1>, C4<1>;
L_0x6000023a3560 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
L_0x6000023a35d0 .functor AND 1, L_0x6000023a3790, v0x600003821680_0, C4<1>, C4<1>;
L_0x6000023a3640 .functor NOT 1, v0x600003821830_0, C4<0>, C4<0>, C4<0>;
v0x600003b702d0_0 .net "PC", 15 0, L_0x6000039dbe80;  alias, 1 drivers
v0x600003b70360_0 .net *"_ivl_20", 0 0, L_0x6000023a3640;  1 drivers
L_0x7fe32a331320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b703f0_0 .net/2u *"_ivl_22", 15 0, L_0x7fe32a331320;  1 drivers
v0x600003b70480_0 .net *"_ivl_25", 0 0, L_0x6000039dbd40;  1 drivers
L_0x7fe32a331368 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003b70510_0 .net/2u *"_ivl_26", 15 0, L_0x7fe32a331368;  1 drivers
v0x600003b705a0_0 .net *"_ivl_28", 15 0, L_0x6000039dbde0;  1 drivers
v0x600003b70630_0 .net *"_ivl_4", 0 0, L_0x6000023a2d80;  1 drivers
o0x7fe3288ae208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caba0 .island tran;
p0x7fe3288ae208 .port I0x6000008caba0, o0x7fe3288ae208;
v0x600003b706c0_0 .net8 "blank1", 15 0, p0x7fe3288ae208;  0 drivers, strength-aware
o0x7fe3288b1dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cad40 .island tran;
p0x7fe3288b1dd8 .port I0x6000008cad40, o0x7fe3288b1dd8;
v0x600003b70750_0 .net8 "blank2", 15 0, p0x7fe3288b1dd8;  0 drivers, strength-aware
v0x600003b707e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b70870_0 .net "en", 0 0, L_0x6000023a3790;  1 drivers
o0x7fe3288ae1d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008caaa0 .island tran;
p0x7fe3288ae1d8 .port I0x6000008caaa0, o0x7fe3288ae1d8;
v0x600003b70900_0 .net8 "internalPC1", 15 0, p0x7fe3288ae1d8;  0 drivers, strength-aware
o0x7fe3288b1da8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000008cac80 .island tran;
p0x7fe3288b1da8 .port I0x6000008cac80, o0x7fe3288b1da8;
v0x600003b70990_0 .net8 "internalPC2", 15 0, p0x7fe3288b1da8;  0 drivers, strength-aware
v0x600003b70a20_0 .net "next", 15 0, o0x7fe3288ae238;  alias, 0 drivers
v0x600003b70ab0_0 .net "rst_n", 0 0, v0x600003821830_0;  alias, 1 drivers
L_0x6000039dbd40 .reduce/and p0x7fe3288b1da8;
L_0x6000039dbde0 .functor MUXZ 16, p0x7fe3288b1da8, L_0x7fe32a331368, L_0x6000039dbd40, C4<>;
L_0x6000039dbe80 .functor MUXZ 16, L_0x6000039dbde0, L_0x7fe32a331320, L_0x6000023a3640, C4<>;
S_0x7fe32a24a5a0 .scope module, "reg0" "Register" 25 11, 14 100 0, S_0x7fe32a24a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b7e880_0 .net8 "Bitline1", 15 0, p0x7fe3288ae1d8;  alias, 0 drivers, strength-aware
v0x600003b7e910_0 .net8 "Bitline2", 15 0, p0x7fe3288ae208;  alias, 0 drivers, strength-aware
v0x600003b7e9a0_0 .net "D", 15 0, o0x7fe3288ae238;  alias, 0 drivers
L_0x7fe32a331200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b7ea30_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  1 drivers
L_0x7fe32a331248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b7eac0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  1 drivers
v0x600003b7eb50_0 .net "WriteReg", 0 0, L_0x6000023a2df0;  1 drivers
v0x600003b7ebe0_0 .net "clk", 0 0, L_0x6000023a2ca0;  1 drivers
v0x600003b7ec70_0 .net "rst", 0 0, L_0x6000023a2d10;  1 drivers
L_0x6000039da940 .part o0x7fe3288ae238, 0, 1;
L_0x6000039da9e0 .part o0x7fe3288ae238, 1, 1;
L_0x6000039daa80 .part o0x7fe3288ae238, 2, 1;
L_0x6000039dab20 .part o0x7fe3288ae238, 3, 1;
L_0x6000039dabc0 .part o0x7fe3288ae238, 4, 1;
L_0x6000039dac60 .part o0x7fe3288ae238, 5, 1;
L_0x6000039dad00 .part o0x7fe3288ae238, 6, 1;
L_0x6000039dada0 .part o0x7fe3288ae238, 7, 1;
L_0x6000039dae40 .part o0x7fe3288ae238, 8, 1;
L_0x6000039daee0 .part o0x7fe3288ae238, 9, 1;
L_0x6000039daf80 .part o0x7fe3288ae238, 10, 1;
L_0x6000039db020 .part o0x7fe3288ae238, 11, 1;
L_0x6000039db0c0 .part o0x7fe3288ae238, 12, 1;
L_0x6000039db160 .part o0x7fe3288ae238, 13, 1;
L_0x6000039db200 .part o0x7fe3288ae238, 14, 1;
L_0x6000039db2a0 .part o0x7fe3288ae238, 15, 1;
p0x7fe3288aa9f8 .port I0x6000008caaa0, L_0x6000023e2a00;
 .tranvp 16 1 0, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288aa9f8;
p0x7fe3288aade8 .port I0x6000008caaa0, L_0x6000023e2ae0;
 .tranvp 16 1 1, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288aade8;
p0x7fe3288ab178 .port I0x6000008caaa0, L_0x6000023e2bc0;
 .tranvp 16 1 2, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ab178;
p0x7fe3288ab508 .port I0x6000008caaa0, L_0x6000023e2ca0;
 .tranvp 16 1 3, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ab508;
p0x7fe3288ab898 .port I0x6000008caaa0, L_0x6000023e2d80;
 .tranvp 16 1 4, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ab898;
p0x7fe3288abc28 .port I0x6000008caaa0, L_0x6000023e2e60;
 .tranvp 16 1 5, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288abc28;
p0x7fe3288abfb8 .port I0x6000008caaa0, L_0x6000023e2f40;
 .tranvp 16 1 6, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288abfb8;
p0x7fe3288ac348 .port I0x6000008caaa0, L_0x6000023e3020;
 .tranvp 16 1 7, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ac348;
p0x7fe3288ac6d8 .port I0x6000008caaa0, L_0x6000023e3100;
 .tranvp 16 1 8, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ac6d8;
p0x7fe3288aca68 .port I0x6000008caaa0, L_0x6000023e31e0;
 .tranvp 16 1 9, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288aca68;
p0x7fe3288acdf8 .port I0x6000008caaa0, L_0x6000023e32c0;
 .tranvp 16 1 10, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288acdf8;
p0x7fe3288ad188 .port I0x6000008caaa0, L_0x6000023e33a0;
 .tranvp 16 1 11, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ad188;
p0x7fe3288ad518 .port I0x6000008caaa0, L_0x6000023e3480;
 .tranvp 16 1 12, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ad518;
p0x7fe3288ad8a8 .port I0x6000008caaa0, L_0x6000023e3560;
 .tranvp 16 1 13, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288ad8a8;
p0x7fe3288adc38 .port I0x6000008caaa0, L_0x6000023e3640;
 .tranvp 16 1 14, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288adc38;
p0x7fe3288adfc8 .port I0x6000008caaa0, L_0x6000023e3720;
 .tranvp 16 1 15, I0x6000008caaa0, p0x7fe3288ae1d8 p0x7fe3288adfc8;
p0x7fe3288aaa28 .port I0x6000008caba0, L_0x6000023e2a70;
 .tranvp 16 1 0, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288aaa28;
p0x7fe3288aae18 .port I0x6000008caba0, L_0x6000023e2b50;
 .tranvp 16 1 1, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288aae18;
p0x7fe3288ab1a8 .port I0x6000008caba0, L_0x6000023e2c30;
 .tranvp 16 1 2, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ab1a8;
p0x7fe3288ab538 .port I0x6000008caba0, L_0x6000023e2d10;
 .tranvp 16 1 3, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ab538;
p0x7fe3288ab8c8 .port I0x6000008caba0, L_0x6000023e2df0;
 .tranvp 16 1 4, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ab8c8;
p0x7fe3288abc58 .port I0x6000008caba0, L_0x6000023e2ed0;
 .tranvp 16 1 5, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288abc58;
p0x7fe3288abfe8 .port I0x6000008caba0, L_0x6000023e2fb0;
 .tranvp 16 1 6, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288abfe8;
p0x7fe3288ac378 .port I0x6000008caba0, L_0x6000023e3090;
 .tranvp 16 1 7, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ac378;
p0x7fe3288ac708 .port I0x6000008caba0, L_0x6000023e3170;
 .tranvp 16 1 8, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ac708;
p0x7fe3288aca98 .port I0x6000008caba0, L_0x6000023e3250;
 .tranvp 16 1 9, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288aca98;
p0x7fe3288ace28 .port I0x6000008caba0, L_0x6000023e3330;
 .tranvp 16 1 10, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ace28;
p0x7fe3288ad1b8 .port I0x6000008caba0, L_0x6000023e3410;
 .tranvp 16 1 11, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ad1b8;
p0x7fe3288ad548 .port I0x6000008caba0, L_0x6000023e34f0;
 .tranvp 16 1 12, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ad548;
p0x7fe3288ad8d8 .port I0x6000008caba0, L_0x6000023e35d0;
 .tranvp 16 1 13, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288ad8d8;
p0x7fe3288adc68 .port I0x6000008caba0, L_0x6000023e36b0;
 .tranvp 16 1 14, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288adc68;
p0x7fe3288adff8 .port I0x6000008caba0, L_0x6000023e3790;
 .tranvp 16 1 15, I0x6000008caba0, p0x7fe3288ae208 p0x7fe3288adff8;
S_0x7fe32a24a710 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2a00 .functor BUFT 1, v0x600003b659e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288aaab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2a70 .functor BUFT 1, o0x7fe3288aaab8, C4<0>, C4<0>, C4<0>;
v0x600003b65b00_0 .net8 "Bitline1", 0 0, p0x7fe3288aa9f8;  1 drivers, strength-aware
v0x600003b65b90_0 .net8 "Bitline2", 0 0, p0x7fe3288aaa28;  1 drivers, strength-aware
v0x600003b65c20_0 .net "D", 0 0, L_0x6000039da940;  1 drivers
v0x600003b65cb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b65d40_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b65dd0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b65e60_0 name=_ivl_4
v0x600003b65ef0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b65f80_0 .net "dffOut", 0 0, v0x600003b659e0_0;  1 drivers
v0x600003b66010_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24a880 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b657a0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b65830_0 .net "d", 0 0, L_0x6000039da940;  alias, 1 drivers
v0x600003b658c0_0 .net "q", 0 0, v0x600003b659e0_0;  alias, 1 drivers
v0x600003b65950_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b659e0_0 .var "state", 0 0;
v0x600003b65a70_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
E_0x6000012b0840 .event posedge, v0x600003b657a0_0;
S_0x7fe32a24a9f0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2ae0 .functor BUFT 1, v0x600003b662e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288aae48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2b50 .functor BUFT 1, o0x7fe3288aae48, C4<0>, C4<0>, C4<0>;
v0x600003b66400_0 .net8 "Bitline1", 0 0, p0x7fe3288aade8;  1 drivers, strength-aware
v0x600003b66490_0 .net8 "Bitline2", 0 0, p0x7fe3288aae18;  1 drivers, strength-aware
v0x600003b66520_0 .net "D", 0 0, L_0x6000039da9e0;  1 drivers
v0x600003b665b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b66640_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b666d0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b66760_0 name=_ivl_4
v0x600003b667f0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b66880_0 .net "dffOut", 0 0, v0x600003b662e0_0;  1 drivers
v0x600003b66910_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24ab60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b660a0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b66130_0 .net "d", 0 0, L_0x6000039da9e0;  alias, 1 drivers
v0x600003b661c0_0 .net "q", 0 0, v0x600003b662e0_0;  alias, 1 drivers
v0x600003b66250_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b662e0_0 .var "state", 0 0;
v0x600003b66370_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24acd0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2bc0 .functor BUFT 1, v0x600003b66be0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ab1d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2c30 .functor BUFT 1, o0x7fe3288ab1d8, C4<0>, C4<0>, C4<0>;
v0x600003b66d00_0 .net8 "Bitline1", 0 0, p0x7fe3288ab178;  1 drivers, strength-aware
v0x600003b66d90_0 .net8 "Bitline2", 0 0, p0x7fe3288ab1a8;  1 drivers, strength-aware
v0x600003b66e20_0 .net "D", 0 0, L_0x6000039daa80;  1 drivers
v0x600003b66eb0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b66f40_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b66fd0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b67060_0 name=_ivl_4
v0x600003b670f0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b67180_0 .net "dffOut", 0 0, v0x600003b66be0_0;  1 drivers
v0x600003b67210_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24ae40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24acd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b669a0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b66a30_0 .net "d", 0 0, L_0x6000039daa80;  alias, 1 drivers
v0x600003b66ac0_0 .net "q", 0 0, v0x600003b66be0_0;  alias, 1 drivers
v0x600003b66b50_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b66be0_0 .var "state", 0 0;
v0x600003b66c70_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24afb0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2ca0 .functor BUFT 1, v0x600003b674e0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ab568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2d10 .functor BUFT 1, o0x7fe3288ab568, C4<0>, C4<0>, C4<0>;
v0x600003b67600_0 .net8 "Bitline1", 0 0, p0x7fe3288ab508;  1 drivers, strength-aware
v0x600003b67690_0 .net8 "Bitline2", 0 0, p0x7fe3288ab538;  1 drivers, strength-aware
v0x600003b67720_0 .net "D", 0 0, L_0x6000039dab20;  1 drivers
v0x600003b677b0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b67840_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b678d0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b67960_0 name=_ivl_4
v0x600003b679f0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b67a80_0 .net "dffOut", 0 0, v0x600003b674e0_0;  1 drivers
v0x600003b67b10_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24b120 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24afb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b672a0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b67330_0 .net "d", 0 0, L_0x6000039dab20;  alias, 1 drivers
v0x600003b673c0_0 .net "q", 0 0, v0x600003b674e0_0;  alias, 1 drivers
v0x600003b67450_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b674e0_0 .var "state", 0 0;
v0x600003b67570_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24b290 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2d80 .functor BUFT 1, v0x600003b67de0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ab8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2df0 .functor BUFT 1, o0x7fe3288ab8f8, C4<0>, C4<0>, C4<0>;
v0x600003b67f00_0 .net8 "Bitline1", 0 0, p0x7fe3288ab898;  1 drivers, strength-aware
v0x600003b60000_0 .net8 "Bitline2", 0 0, p0x7fe3288ab8c8;  1 drivers, strength-aware
v0x600003b60090_0 .net "D", 0 0, L_0x6000039dabc0;  1 drivers
v0x600003b60120_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b601b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b60240_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b602d0_0 name=_ivl_4
v0x600003b60360_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b603f0_0 .net "dffOut", 0 0, v0x600003b67de0_0;  1 drivers
v0x600003b60480_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24b400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24b290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b67ba0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b67c30_0 .net "d", 0 0, L_0x6000039dabc0;  alias, 1 drivers
v0x600003b67cc0_0 .net "q", 0 0, v0x600003b67de0_0;  alias, 1 drivers
v0x600003b67d50_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b67de0_0 .var "state", 0 0;
v0x600003b67e70_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24b570 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2e60 .functor BUFT 1, v0x600003b60750_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288abc88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2ed0 .functor BUFT 1, o0x7fe3288abc88, C4<0>, C4<0>, C4<0>;
v0x600003b60870_0 .net8 "Bitline1", 0 0, p0x7fe3288abc28;  1 drivers, strength-aware
v0x600003b60900_0 .net8 "Bitline2", 0 0, p0x7fe3288abc58;  1 drivers, strength-aware
v0x600003b60990_0 .net "D", 0 0, L_0x6000039dac60;  1 drivers
v0x600003b60a20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b60ab0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b60b40_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b60bd0_0 name=_ivl_4
v0x600003b60c60_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b60cf0_0 .net "dffOut", 0 0, v0x600003b60750_0;  1 drivers
v0x600003b60d80_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24b6e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24b570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b60510_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b605a0_0 .net "d", 0 0, L_0x6000039dac60;  alias, 1 drivers
v0x600003b60630_0 .net "q", 0 0, v0x600003b60750_0;  alias, 1 drivers
v0x600003b606c0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b60750_0 .var "state", 0 0;
v0x600003b607e0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24b850 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e2f40 .functor BUFT 1, v0x600003b61050_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ac018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e2fb0 .functor BUFT 1, o0x7fe3288ac018, C4<0>, C4<0>, C4<0>;
v0x600003b61170_0 .net8 "Bitline1", 0 0, p0x7fe3288abfb8;  1 drivers, strength-aware
v0x600003b61200_0 .net8 "Bitline2", 0 0, p0x7fe3288abfe8;  1 drivers, strength-aware
v0x600003b61290_0 .net "D", 0 0, L_0x6000039dad00;  1 drivers
v0x600003b61320_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b613b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b61440_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b614d0_0 name=_ivl_4
v0x600003b61560_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b615f0_0 .net "dffOut", 0 0, v0x600003b61050_0;  1 drivers
v0x600003b61680_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24b9c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24b850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b60e10_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b60ea0_0 .net "d", 0 0, L_0x6000039dad00;  alias, 1 drivers
v0x600003b60f30_0 .net "q", 0 0, v0x600003b61050_0;  alias, 1 drivers
v0x600003b60fc0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b61050_0 .var "state", 0 0;
v0x600003b610e0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24bb30 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3020 .functor BUFT 1, v0x600003b61950_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ac3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3090 .functor BUFT 1, o0x7fe3288ac3a8, C4<0>, C4<0>, C4<0>;
v0x600003b61a70_0 .net8 "Bitline1", 0 0, p0x7fe3288ac348;  1 drivers, strength-aware
v0x600003b61b00_0 .net8 "Bitline2", 0 0, p0x7fe3288ac378;  1 drivers, strength-aware
v0x600003b61b90_0 .net "D", 0 0, L_0x6000039dada0;  1 drivers
v0x600003b61c20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b61cb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b61d40_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b61dd0_0 name=_ivl_4
v0x600003b61e60_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b61ef0_0 .net "dffOut", 0 0, v0x600003b61950_0;  1 drivers
v0x600003b61f80_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24bca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24bb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b61710_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b617a0_0 .net "d", 0 0, L_0x6000039dada0;  alias, 1 drivers
v0x600003b61830_0 .net "q", 0 0, v0x600003b61950_0;  alias, 1 drivers
v0x600003b618c0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b61950_0 .var "state", 0 0;
v0x600003b619e0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24be10 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3100 .functor BUFT 1, v0x600003b62250_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ac738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3170 .functor BUFT 1, o0x7fe3288ac738, C4<0>, C4<0>, C4<0>;
v0x600003b62370_0 .net8 "Bitline1", 0 0, p0x7fe3288ac6d8;  1 drivers, strength-aware
v0x600003b62400_0 .net8 "Bitline2", 0 0, p0x7fe3288ac708;  1 drivers, strength-aware
v0x600003b62490_0 .net "D", 0 0, L_0x6000039dae40;  1 drivers
v0x600003b62520_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b625b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b62640_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b626d0_0 name=_ivl_4
v0x600003b62760_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b627f0_0 .net "dffOut", 0 0, v0x600003b62250_0;  1 drivers
v0x600003b62880_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24bf80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b62010_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b620a0_0 .net "d", 0 0, L_0x6000039dae40;  alias, 1 drivers
v0x600003b62130_0 .net "q", 0 0, v0x600003b62250_0;  alias, 1 drivers
v0x600003b621c0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b62250_0 .var "state", 0 0;
v0x600003b622e0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24c6f0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e31e0 .functor BUFT 1, v0x600003b62b50_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288acac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3250 .functor BUFT 1, o0x7fe3288acac8, C4<0>, C4<0>, C4<0>;
v0x600003b62c70_0 .net8 "Bitline1", 0 0, p0x7fe3288aca68;  1 drivers, strength-aware
v0x600003b62d00_0 .net8 "Bitline2", 0 0, p0x7fe3288aca98;  1 drivers, strength-aware
v0x600003b62d90_0 .net "D", 0 0, L_0x6000039daee0;  1 drivers
v0x600003b62e20_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b62eb0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b62f40_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b62fd0_0 name=_ivl_4
v0x600003b63060_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b630f0_0 .net "dffOut", 0 0, v0x600003b62b50_0;  1 drivers
v0x600003b63180_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24c860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24c6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b62910_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b629a0_0 .net "d", 0 0, L_0x6000039daee0;  alias, 1 drivers
v0x600003b62a30_0 .net "q", 0 0, v0x600003b62b50_0;  alias, 1 drivers
v0x600003b62ac0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b62b50_0 .var "state", 0 0;
v0x600003b62be0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24c9d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e32c0 .functor BUFT 1, v0x600003b63450_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ace58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3330 .functor BUFT 1, o0x7fe3288ace58, C4<0>, C4<0>, C4<0>;
v0x600003b63570_0 .net8 "Bitline1", 0 0, p0x7fe3288acdf8;  1 drivers, strength-aware
v0x600003b63600_0 .net8 "Bitline2", 0 0, p0x7fe3288ace28;  1 drivers, strength-aware
v0x600003b63690_0 .net "D", 0 0, L_0x6000039daf80;  1 drivers
v0x600003b63720_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b637b0_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b63840_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b638d0_0 name=_ivl_4
v0x600003b63960_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b639f0_0 .net "dffOut", 0 0, v0x600003b63450_0;  1 drivers
v0x600003b63a80_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24cb40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24c9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b63210_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b632a0_0 .net "d", 0 0, L_0x6000039daf80;  alias, 1 drivers
v0x600003b63330_0 .net "q", 0 0, v0x600003b63450_0;  alias, 1 drivers
v0x600003b633c0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b63450_0 .var "state", 0 0;
v0x600003b634e0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24ccb0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e33a0 .functor BUFT 1, v0x600003b63d50_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ad1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3410 .functor BUFT 1, o0x7fe3288ad1e8, C4<0>, C4<0>, C4<0>;
v0x600003b63e70_0 .net8 "Bitline1", 0 0, p0x7fe3288ad188;  1 drivers, strength-aware
v0x600003b63f00_0 .net8 "Bitline2", 0 0, p0x7fe3288ad1b8;  1 drivers, strength-aware
v0x600003b7c000_0 .net "D", 0 0, L_0x6000039db020;  1 drivers
v0x600003b7c090_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b7c120_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b7c1b0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7c240_0 name=_ivl_4
v0x600003b7c2d0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7c360_0 .net "dffOut", 0 0, v0x600003b63d50_0;  1 drivers
v0x600003b7c3f0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24ce20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b63b10_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b63ba0_0 .net "d", 0 0, L_0x6000039db020;  alias, 1 drivers
v0x600003b63c30_0 .net "q", 0 0, v0x600003b63d50_0;  alias, 1 drivers
v0x600003b63cc0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b63d50_0 .var "state", 0 0;
v0x600003b63de0_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24cf90 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3480 .functor BUFT 1, v0x600003b7c6c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ad578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e34f0 .functor BUFT 1, o0x7fe3288ad578, C4<0>, C4<0>, C4<0>;
v0x600003b7c7e0_0 .net8 "Bitline1", 0 0, p0x7fe3288ad518;  1 drivers, strength-aware
v0x600003b7c870_0 .net8 "Bitline2", 0 0, p0x7fe3288ad548;  1 drivers, strength-aware
v0x600003b7c900_0 .net "D", 0 0, L_0x6000039db0c0;  1 drivers
v0x600003b7c990_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b7ca20_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b7cab0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7cb40_0 name=_ivl_4
v0x600003b7cbd0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7cc60_0 .net "dffOut", 0 0, v0x600003b7c6c0_0;  1 drivers
v0x600003b7ccf0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24d100 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7c480_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7c510_0 .net "d", 0 0, L_0x6000039db0c0;  alias, 1 drivers
v0x600003b7c5a0_0 .net "q", 0 0, v0x600003b7c6c0_0;  alias, 1 drivers
v0x600003b7c630_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b7c6c0_0 .var "state", 0 0;
v0x600003b7c750_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24d270 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3560 .functor BUFT 1, v0x600003b7cfc0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ad908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e35d0 .functor BUFT 1, o0x7fe3288ad908, C4<0>, C4<0>, C4<0>;
v0x600003b7d0e0_0 .net8 "Bitline1", 0 0, p0x7fe3288ad8a8;  1 drivers, strength-aware
v0x600003b7d170_0 .net8 "Bitline2", 0 0, p0x7fe3288ad8d8;  1 drivers, strength-aware
v0x600003b7d200_0 .net "D", 0 0, L_0x6000039db160;  1 drivers
v0x600003b7d290_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b7d320_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b7d3b0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7d440_0 name=_ivl_4
v0x600003b7d4d0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7d560_0 .net "dffOut", 0 0, v0x600003b7cfc0_0;  1 drivers
v0x600003b7d5f0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24d3e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24d270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7cd80_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7ce10_0 .net "d", 0 0, L_0x6000039db160;  alias, 1 drivers
v0x600003b7cea0_0 .net "q", 0 0, v0x600003b7cfc0_0;  alias, 1 drivers
v0x600003b7cf30_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b7cfc0_0 .var "state", 0 0;
v0x600003b7d050_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24d550 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3640 .functor BUFT 1, v0x600003b7d8c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288adc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e36b0 .functor BUFT 1, o0x7fe3288adc98, C4<0>, C4<0>, C4<0>;
v0x600003b7d9e0_0 .net8 "Bitline1", 0 0, p0x7fe3288adc38;  1 drivers, strength-aware
v0x600003b7da70_0 .net8 "Bitline2", 0 0, p0x7fe3288adc68;  1 drivers, strength-aware
v0x600003b7db00_0 .net "D", 0 0, L_0x6000039db200;  1 drivers
v0x600003b7db90_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b7dc20_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b7dcb0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7dd40_0 name=_ivl_4
v0x600003b7ddd0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7de60_0 .net "dffOut", 0 0, v0x600003b7d8c0_0;  1 drivers
v0x600003b7def0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24d6c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24d550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7d680_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7d710_0 .net "d", 0 0, L_0x6000039db200;  alias, 1 drivers
v0x600003b7d7a0_0 .net "q", 0 0, v0x600003b7d8c0_0;  alias, 1 drivers
v0x600003b7d830_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b7d8c0_0 .var "state", 0 0;
v0x600003b7d950_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24d830 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3720 .functor BUFT 1, v0x600003b7e1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ae028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3790 .functor BUFT 1, o0x7fe3288ae028, C4<0>, C4<0>, C4<0>;
v0x600003b7e2e0_0 .net8 "Bitline1", 0 0, p0x7fe3288adfc8;  1 drivers, strength-aware
v0x600003b7e370_0 .net8 "Bitline2", 0 0, p0x7fe3288adff8;  1 drivers, strength-aware
v0x600003b7e400_0 .net "D", 0 0, L_0x6000039db2a0;  1 drivers
v0x600003b7e490_0 .net "ReadEnable1", 0 0, L_0x7fe32a331200;  alias, 1 drivers
v0x600003b7e520_0 .net "ReadEnable2", 0 0, L_0x7fe32a331248;  alias, 1 drivers
v0x600003b7e5b0_0 .net "WriteEnable", 0 0, L_0x6000023a2df0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7e640_0 name=_ivl_4
v0x600003b7e6d0_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7e760_0 .net "dffOut", 0 0, v0x600003b7e1c0_0;  1 drivers
v0x600003b7e7f0_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
S_0x7fe32a24d9a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7df80_0 .net "clk", 0 0, L_0x6000023a2ca0;  alias, 1 drivers
v0x600003b7e010_0 .net "d", 0 0, L_0x6000039db2a0;  alias, 1 drivers
v0x600003b7e0a0_0 .net "q", 0 0, v0x600003b7e1c0_0;  alias, 1 drivers
v0x600003b7e130_0 .net "rst", 0 0, L_0x6000023a2d10;  alias, 1 drivers
v0x600003b7e1c0_0 .var "state", 0 0;
v0x600003b7e250_0 .net "wen", 0 0, L_0x6000023a2df0;  alias, 1 drivers
S_0x7fe32a24c0f0 .scope module, "reg1" "Register" 25 22, 14 100 0, S_0x7fe32a24a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003b77de0_0 .net8 "Bitline1", 15 0, p0x7fe3288b1da8;  alias, 0 drivers, strength-aware
v0x600003b77e70_0 .net8 "Bitline2", 15 0, p0x7fe3288b1dd8;  alias, 0 drivers, strength-aware
v0x600003b77f00_0 .net8 "D", 15 0, p0x7fe3288ae1d8;  alias, 0 drivers, strength-aware
L_0x7fe32a331290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b70000_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  1 drivers
L_0x7fe32a3312d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b70090_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  1 drivers
v0x600003b70120_0 .net "WriteReg", 0 0, L_0x6000023a35d0;  1 drivers
v0x600003b701b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b70240_0 .net "rst", 0 0, L_0x6000023a3560;  1 drivers
L_0x6000039db340 .part p0x7fe3288ae1d8, 0, 1;
L_0x6000039db3e0 .part p0x7fe3288ae1d8, 1, 1;
L_0x6000039db480 .part p0x7fe3288ae1d8, 2, 1;
L_0x6000039db520 .part p0x7fe3288ae1d8, 3, 1;
L_0x6000039db5c0 .part p0x7fe3288ae1d8, 4, 1;
L_0x6000039db660 .part p0x7fe3288ae1d8, 5, 1;
L_0x6000039db700 .part p0x7fe3288ae1d8, 6, 1;
L_0x6000039db7a0 .part p0x7fe3288ae1d8, 7, 1;
L_0x6000039db840 .part p0x7fe3288ae1d8, 8, 1;
L_0x6000039db8e0 .part p0x7fe3288ae1d8, 9, 1;
L_0x6000039db980 .part p0x7fe3288ae1d8, 10, 1;
L_0x6000039dba20 .part p0x7fe3288ae1d8, 11, 1;
L_0x6000039dbac0 .part p0x7fe3288ae1d8, 12, 1;
L_0x6000039dbb60 .part p0x7fe3288ae1d8, 13, 1;
L_0x6000039dbc00 .part p0x7fe3288ae1d8, 14, 1;
L_0x6000039dbca0 .part p0x7fe3288ae1d8, 15, 1;
p0x7fe3288ae5c8 .port I0x6000008cac80, L_0x6000023e3800;
 .tranvp 16 1 0, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288ae5c8;
p0x7fe3288ae9b8 .port I0x6000008cac80, L_0x6000023e38e0;
 .tranvp 16 1 1, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288ae9b8;
p0x7fe3288aed48 .port I0x6000008cac80, L_0x6000023e39c0;
 .tranvp 16 1 2, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288aed48;
p0x7fe3288af0d8 .port I0x6000008cac80, L_0x6000023e3aa0;
 .tranvp 16 1 3, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288af0d8;
p0x7fe3288af468 .port I0x6000008cac80, L_0x6000023e3b80;
 .tranvp 16 1 4, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288af468;
p0x7fe3288af7f8 .port I0x6000008cac80, L_0x6000023e3c60;
 .tranvp 16 1 5, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288af7f8;
p0x7fe3288afb88 .port I0x6000008cac80, L_0x6000023e3d40;
 .tranvp 16 1 6, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288afb88;
p0x7fe3288aff18 .port I0x6000008cac80, L_0x6000023e3e20;
 .tranvp 16 1 7, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288aff18;
p0x7fe3288b02a8 .port I0x6000008cac80, L_0x6000023e3f00;
 .tranvp 16 1 8, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b02a8;
p0x7fe3288b0638 .port I0x6000008cac80, L_0x6000023fc000;
 .tranvp 16 1 9, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b0638;
p0x7fe3288b09c8 .port I0x6000008cac80, L_0x6000023fc0e0;
 .tranvp 16 1 10, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b09c8;
p0x7fe3288b0d58 .port I0x6000008cac80, L_0x6000023fc1c0;
 .tranvp 16 1 11, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b0d58;
p0x7fe3288b10e8 .port I0x6000008cac80, L_0x6000023fc2a0;
 .tranvp 16 1 12, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b10e8;
p0x7fe3288b1478 .port I0x6000008cac80, L_0x6000023fc380;
 .tranvp 16 1 13, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b1478;
p0x7fe3288b1808 .port I0x6000008cac80, L_0x6000023fc460;
 .tranvp 16 1 14, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b1808;
p0x7fe3288b1b98 .port I0x6000008cac80, L_0x6000023fc540;
 .tranvp 16 1 15, I0x6000008cac80, p0x7fe3288b1da8 p0x7fe3288b1b98;
p0x7fe3288ae5f8 .port I0x6000008cad40, L_0x6000023e3870;
 .tranvp 16 1 0, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288ae5f8;
p0x7fe3288ae9e8 .port I0x6000008cad40, L_0x6000023e3950;
 .tranvp 16 1 1, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288ae9e8;
p0x7fe3288aed78 .port I0x6000008cad40, L_0x6000023e3a30;
 .tranvp 16 1 2, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288aed78;
p0x7fe3288af108 .port I0x6000008cad40, L_0x6000023e3b10;
 .tranvp 16 1 3, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288af108;
p0x7fe3288af498 .port I0x6000008cad40, L_0x6000023e3bf0;
 .tranvp 16 1 4, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288af498;
p0x7fe3288af828 .port I0x6000008cad40, L_0x6000023e3cd0;
 .tranvp 16 1 5, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288af828;
p0x7fe3288afbb8 .port I0x6000008cad40, L_0x6000023e3db0;
 .tranvp 16 1 6, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288afbb8;
p0x7fe3288aff48 .port I0x6000008cad40, L_0x6000023e3e90;
 .tranvp 16 1 7, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288aff48;
p0x7fe3288b02d8 .port I0x6000008cad40, L_0x6000023e3f70;
 .tranvp 16 1 8, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b02d8;
p0x7fe3288b0668 .port I0x6000008cad40, L_0x6000023fc070;
 .tranvp 16 1 9, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b0668;
p0x7fe3288b09f8 .port I0x6000008cad40, L_0x6000023fc150;
 .tranvp 16 1 10, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b09f8;
p0x7fe3288b0d88 .port I0x6000008cad40, L_0x6000023fc230;
 .tranvp 16 1 11, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b0d88;
p0x7fe3288b1118 .port I0x6000008cad40, L_0x6000023fc310;
 .tranvp 16 1 12, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b1118;
p0x7fe3288b14a8 .port I0x6000008cad40, L_0x6000023fc3f0;
 .tranvp 16 1 13, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b14a8;
p0x7fe3288b1838 .port I0x6000008cad40, L_0x6000023fc4d0;
 .tranvp 16 1 14, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b1838;
p0x7fe3288b1bc8 .port I0x6000008cad40, L_0x6000023fc5b0;
 .tranvp 16 1 15, I0x6000008cad40, p0x7fe3288b1dd8 p0x7fe3288b1bc8;
S_0x7fe32a24c260 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3800 .functor BUFT 1, v0x600003b7ef40_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288ae688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3870 .functor BUFT 1, o0x7fe3288ae688, C4<0>, C4<0>, C4<0>;
v0x600003b7f060_0 .net8 "Bitline1", 0 0, p0x7fe3288ae5c8;  1 drivers, strength-aware
v0x600003b7f0f0_0 .net8 "Bitline2", 0 0, p0x7fe3288ae5f8;  1 drivers, strength-aware
v0x600003b7f180_0 .net "D", 0 0, L_0x6000039db340;  1 drivers
v0x600003b7f210_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7f2a0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7f330_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7f3c0_0 name=_ivl_4
v0x600003b7f450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7f4e0_0 .net "dffOut", 0 0, v0x600003b7ef40_0;  1 drivers
v0x600003b7f570_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24c3d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24c260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7ed00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7ed90_0 .net "d", 0 0, L_0x6000039db340;  alias, 1 drivers
v0x600003b7ee20_0 .net "q", 0 0, v0x600003b7ef40_0;  alias, 1 drivers
v0x600003b7eeb0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b7ef40_0 .var "state", 0 0;
v0x600003b7efd0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24c540 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e38e0 .functor BUFT 1, v0x600003b7f840_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288aea18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3950 .functor BUFT 1, o0x7fe3288aea18, C4<0>, C4<0>, C4<0>;
v0x600003b7f960_0 .net8 "Bitline1", 0 0, p0x7fe3288ae9b8;  1 drivers, strength-aware
v0x600003b7f9f0_0 .net8 "Bitline2", 0 0, p0x7fe3288ae9e8;  1 drivers, strength-aware
v0x600003b7fa80_0 .net "D", 0 0, L_0x6000039db3e0;  1 drivers
v0x600003b7fb10_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7fba0_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7fc30_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7fcc0_0 name=_ivl_4
v0x600003b7fd50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7fde0_0 .net "dffOut", 0 0, v0x600003b7f840_0;  1 drivers
v0x600003b7fe70_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24df10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24c540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7f600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7f690_0 .net "d", 0 0, L_0x6000039db3e0;  alias, 1 drivers
v0x600003b7f720_0 .net "q", 0 0, v0x600003b7f840_0;  alias, 1 drivers
v0x600003b7f7b0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b7f840_0 .var "state", 0 0;
v0x600003b7f8d0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24e080 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e39c0 .functor BUFT 1, v0x600003b781b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288aeda8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3a30 .functor BUFT 1, o0x7fe3288aeda8, C4<0>, C4<0>, C4<0>;
v0x600003b782d0_0 .net8 "Bitline1", 0 0, p0x7fe3288aed48;  1 drivers, strength-aware
v0x600003b78360_0 .net8 "Bitline2", 0 0, p0x7fe3288aed78;  1 drivers, strength-aware
v0x600003b783f0_0 .net "D", 0 0, L_0x6000039db480;  1 drivers
v0x600003b78480_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b78510_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b785a0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b78630_0 name=_ivl_4
v0x600003b786c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b78750_0 .net "dffOut", 0 0, v0x600003b781b0_0;  1 drivers
v0x600003b787e0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24e1f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24e080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7ff00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b78000_0 .net "d", 0 0, L_0x6000039db480;  alias, 1 drivers
v0x600003b78090_0 .net "q", 0 0, v0x600003b781b0_0;  alias, 1 drivers
v0x600003b78120_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b781b0_0 .var "state", 0 0;
v0x600003b78240_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24e360 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3aa0 .functor BUFT 1, v0x600003b78ab0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288af138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3b10 .functor BUFT 1, o0x7fe3288af138, C4<0>, C4<0>, C4<0>;
v0x600003b78bd0_0 .net8 "Bitline1", 0 0, p0x7fe3288af0d8;  1 drivers, strength-aware
v0x600003b78c60_0 .net8 "Bitline2", 0 0, p0x7fe3288af108;  1 drivers, strength-aware
v0x600003b78cf0_0 .net "D", 0 0, L_0x6000039db520;  1 drivers
v0x600003b78d80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b78e10_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b78ea0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b78f30_0 name=_ivl_4
v0x600003b78fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b79050_0 .net "dffOut", 0 0, v0x600003b78ab0_0;  1 drivers
v0x600003b790e0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24e4d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24e360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b78870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b78900_0 .net "d", 0 0, L_0x6000039db520;  alias, 1 drivers
v0x600003b78990_0 .net "q", 0 0, v0x600003b78ab0_0;  alias, 1 drivers
v0x600003b78a20_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b78ab0_0 .var "state", 0 0;
v0x600003b78b40_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24e640 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3b80 .functor BUFT 1, v0x600003b793b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288af4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3bf0 .functor BUFT 1, o0x7fe3288af4c8, C4<0>, C4<0>, C4<0>;
v0x600003b794d0_0 .net8 "Bitline1", 0 0, p0x7fe3288af468;  1 drivers, strength-aware
v0x600003b79560_0 .net8 "Bitline2", 0 0, p0x7fe3288af498;  1 drivers, strength-aware
v0x600003b795f0_0 .net "D", 0 0, L_0x6000039db5c0;  1 drivers
v0x600003b79680_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b79710_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b797a0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b79830_0 name=_ivl_4
v0x600003b798c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b79950_0 .net "dffOut", 0 0, v0x600003b793b0_0;  1 drivers
v0x600003b799e0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24e7b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24e640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b79170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b79200_0 .net "d", 0 0, L_0x6000039db5c0;  alias, 1 drivers
v0x600003b79290_0 .net "q", 0 0, v0x600003b793b0_0;  alias, 1 drivers
v0x600003b79320_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b793b0_0 .var "state", 0 0;
v0x600003b79440_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24e920 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3c60 .functor BUFT 1, v0x600003b79cb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288af858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3cd0 .functor BUFT 1, o0x7fe3288af858, C4<0>, C4<0>, C4<0>;
v0x600003b79dd0_0 .net8 "Bitline1", 0 0, p0x7fe3288af7f8;  1 drivers, strength-aware
v0x600003b79e60_0 .net8 "Bitline2", 0 0, p0x7fe3288af828;  1 drivers, strength-aware
v0x600003b79ef0_0 .net "D", 0 0, L_0x6000039db660;  1 drivers
v0x600003b79f80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7a010_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7a0a0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7a130_0 name=_ivl_4
v0x600003b7a1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7a250_0 .net "dffOut", 0 0, v0x600003b79cb0_0;  1 drivers
v0x600003b7a2e0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24ea90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24e920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b79a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b79b00_0 .net "d", 0 0, L_0x6000039db660;  alias, 1 drivers
v0x600003b79b90_0 .net "q", 0 0, v0x600003b79cb0_0;  alias, 1 drivers
v0x600003b79c20_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b79cb0_0 .var "state", 0 0;
v0x600003b79d40_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24ec00 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3d40 .functor BUFT 1, v0x600003b7a5b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288afbe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3db0 .functor BUFT 1, o0x7fe3288afbe8, C4<0>, C4<0>, C4<0>;
v0x600003b7a6d0_0 .net8 "Bitline1", 0 0, p0x7fe3288afb88;  1 drivers, strength-aware
v0x600003b7a760_0 .net8 "Bitline2", 0 0, p0x7fe3288afbb8;  1 drivers, strength-aware
v0x600003b7a7f0_0 .net "D", 0 0, L_0x6000039db700;  1 drivers
v0x600003b7a880_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7a910_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7a9a0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7aa30_0 name=_ivl_4
v0x600003b7aac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7ab50_0 .net "dffOut", 0 0, v0x600003b7a5b0_0;  1 drivers
v0x600003b7abe0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24ed70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24ec00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7a370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7a400_0 .net "d", 0 0, L_0x6000039db700;  alias, 1 drivers
v0x600003b7a490_0 .net "q", 0 0, v0x600003b7a5b0_0;  alias, 1 drivers
v0x600003b7a520_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b7a5b0_0 .var "state", 0 0;
v0x600003b7a640_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24eee0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3e20 .functor BUFT 1, v0x600003b7aeb0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288aff78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3e90 .functor BUFT 1, o0x7fe3288aff78, C4<0>, C4<0>, C4<0>;
v0x600003b7afd0_0 .net8 "Bitline1", 0 0, p0x7fe3288aff18;  1 drivers, strength-aware
v0x600003b7b060_0 .net8 "Bitline2", 0 0, p0x7fe3288aff48;  1 drivers, strength-aware
v0x600003b7b0f0_0 .net "D", 0 0, L_0x6000039db7a0;  1 drivers
v0x600003b7b180_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7b210_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7b2a0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7b330_0 name=_ivl_4
v0x600003b7b3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7b450_0 .net "dffOut", 0 0, v0x600003b7aeb0_0;  1 drivers
v0x600003b7b4e0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24f050 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24eee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7ac70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7ad00_0 .net "d", 0 0, L_0x6000039db7a0;  alias, 1 drivers
v0x600003b7ad90_0 .net "q", 0 0, v0x600003b7aeb0_0;  alias, 1 drivers
v0x600003b7ae20_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b7aeb0_0 .var "state", 0 0;
v0x600003b7af40_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24f1c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023e3f00 .functor BUFT 1, v0x600003b7b7b0_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b0308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023e3f70 .functor BUFT 1, o0x7fe3288b0308, C4<0>, C4<0>, C4<0>;
v0x600003b7b8d0_0 .net8 "Bitline1", 0 0, p0x7fe3288b02a8;  1 drivers, strength-aware
v0x600003b7b960_0 .net8 "Bitline2", 0 0, p0x7fe3288b02d8;  1 drivers, strength-aware
v0x600003b7b9f0_0 .net "D", 0 0, L_0x6000039db840;  1 drivers
v0x600003b7ba80_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b7bb10_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b7bba0_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b7bc30_0 name=_ivl_4
v0x600003b7bcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7bd50_0 .net "dffOut", 0 0, v0x600003b7b7b0_0;  1 drivers
v0x600003b7bde0_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24f330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24f1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7b570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7b600_0 .net "d", 0 0, L_0x6000039db840;  alias, 1 drivers
v0x600003b7b690_0 .net "q", 0 0, v0x600003b7b7b0_0;  alias, 1 drivers
v0x600003b7b720_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b7b7b0_0 .var "state", 0 0;
v0x600003b7b840_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24f8a0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc000 .functor BUFT 1, v0x600003b74120_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b0698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc070 .functor BUFT 1, o0x7fe3288b0698, C4<0>, C4<0>, C4<0>;
v0x600003b74240_0 .net8 "Bitline1", 0 0, p0x7fe3288b0638;  1 drivers, strength-aware
v0x600003b742d0_0 .net8 "Bitline2", 0 0, p0x7fe3288b0668;  1 drivers, strength-aware
v0x600003b74360_0 .net "D", 0 0, L_0x6000039db8e0;  1 drivers
v0x600003b743f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b74480_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b74510_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b745a0_0 name=_ivl_4
v0x600003b74630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b746c0_0 .net "dffOut", 0 0, v0x600003b74120_0;  1 drivers
v0x600003b74750_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24fa10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b7be70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b7bf00_0 .net "d", 0 0, L_0x6000039db8e0;  alias, 1 drivers
v0x600003b74000_0 .net "q", 0 0, v0x600003b74120_0;  alias, 1 drivers
v0x600003b74090_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b74120_0 .var "state", 0 0;
v0x600003b741b0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24fb80 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc0e0 .functor BUFT 1, v0x600003b74a20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b0a28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc150 .functor BUFT 1, o0x7fe3288b0a28, C4<0>, C4<0>, C4<0>;
v0x600003b74b40_0 .net8 "Bitline1", 0 0, p0x7fe3288b09c8;  1 drivers, strength-aware
v0x600003b74bd0_0 .net8 "Bitline2", 0 0, p0x7fe3288b09f8;  1 drivers, strength-aware
v0x600003b74c60_0 .net "D", 0 0, L_0x6000039db980;  1 drivers
v0x600003b74cf0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b74d80_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b74e10_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b74ea0_0 name=_ivl_4
v0x600003b74f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b74fc0_0 .net "dffOut", 0 0, v0x600003b74a20_0;  1 drivers
v0x600003b75050_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24fcf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b747e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b74870_0 .net "d", 0 0, L_0x6000039db980;  alias, 1 drivers
v0x600003b74900_0 .net "q", 0 0, v0x600003b74a20_0;  alias, 1 drivers
v0x600003b74990_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b74a20_0 .var "state", 0 0;
v0x600003b74ab0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24fe60 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc1c0 .functor BUFT 1, v0x600003b75320_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b0db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc230 .functor BUFT 1, o0x7fe3288b0db8, C4<0>, C4<0>, C4<0>;
v0x600003b75440_0 .net8 "Bitline1", 0 0, p0x7fe3288b0d58;  1 drivers, strength-aware
v0x600003b754d0_0 .net8 "Bitline2", 0 0, p0x7fe3288b0d88;  1 drivers, strength-aware
v0x600003b75560_0 .net "D", 0 0, L_0x6000039dba20;  1 drivers
v0x600003b755f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b75680_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b75710_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b757a0_0 name=_ivl_4
v0x600003b75830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b758c0_0 .net "dffOut", 0 0, v0x600003b75320_0;  1 drivers
v0x600003b75950_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a24ffd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a24fe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b750e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b75170_0 .net "d", 0 0, L_0x6000039dba20;  alias, 1 drivers
v0x600003b75200_0 .net "q", 0 0, v0x600003b75320_0;  alias, 1 drivers
v0x600003b75290_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b75320_0 .var "state", 0 0;
v0x600003b753b0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a250140 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc2a0 .functor BUFT 1, v0x600003b75c20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b1148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc310 .functor BUFT 1, o0x7fe3288b1148, C4<0>, C4<0>, C4<0>;
v0x600003b75d40_0 .net8 "Bitline1", 0 0, p0x7fe3288b10e8;  1 drivers, strength-aware
v0x600003b75dd0_0 .net8 "Bitline2", 0 0, p0x7fe3288b1118;  1 drivers, strength-aware
v0x600003b75e60_0 .net "D", 0 0, L_0x6000039dbac0;  1 drivers
v0x600003b75ef0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b75f80_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b76010_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b760a0_0 name=_ivl_4
v0x600003b76130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b761c0_0 .net "dffOut", 0 0, v0x600003b75c20_0;  1 drivers
v0x600003b76250_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a2502b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a250140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b759e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b75a70_0 .net "d", 0 0, L_0x6000039dbac0;  alias, 1 drivers
v0x600003b75b00_0 .net "q", 0 0, v0x600003b75c20_0;  alias, 1 drivers
v0x600003b75b90_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b75c20_0 .var "state", 0 0;
v0x600003b75cb0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a250420 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc380 .functor BUFT 1, v0x600003b76520_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b14d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc3f0 .functor BUFT 1, o0x7fe3288b14d8, C4<0>, C4<0>, C4<0>;
v0x600003b76640_0 .net8 "Bitline1", 0 0, p0x7fe3288b1478;  1 drivers, strength-aware
v0x600003b766d0_0 .net8 "Bitline2", 0 0, p0x7fe3288b14a8;  1 drivers, strength-aware
v0x600003b76760_0 .net "D", 0 0, L_0x6000039dbb60;  1 drivers
v0x600003b767f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b76880_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b76910_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b769a0_0 name=_ivl_4
v0x600003b76a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b76ac0_0 .net "dffOut", 0 0, v0x600003b76520_0;  1 drivers
v0x600003b76b50_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a250590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a250420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b762e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b76370_0 .net "d", 0 0, L_0x6000039dbb60;  alias, 1 drivers
v0x600003b76400_0 .net "q", 0 0, v0x600003b76520_0;  alias, 1 drivers
v0x600003b76490_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b76520_0 .var "state", 0 0;
v0x600003b765b0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a250700 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc460 .functor BUFT 1, v0x600003b76e20_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b1868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc4d0 .functor BUFT 1, o0x7fe3288b1868, C4<0>, C4<0>, C4<0>;
v0x600003b76f40_0 .net8 "Bitline1", 0 0, p0x7fe3288b1808;  1 drivers, strength-aware
v0x600003b76fd0_0 .net8 "Bitline2", 0 0, p0x7fe3288b1838;  1 drivers, strength-aware
v0x600003b77060_0 .net "D", 0 0, L_0x6000039dbc00;  1 drivers
v0x600003b770f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b77180_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b77210_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b772a0_0 name=_ivl_4
v0x600003b77330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b773c0_0 .net "dffOut", 0 0, v0x600003b76e20_0;  1 drivers
v0x600003b77450_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a250870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a250700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b76be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b76c70_0 .net "d", 0 0, L_0x6000039dbc00;  alias, 1 drivers
v0x600003b76d00_0 .net "q", 0 0, v0x600003b76e20_0;  alias, 1 drivers
v0x600003b76d90_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b76e20_0 .var "state", 0 0;
v0x600003b76eb0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a2509e0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a24c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000023fc540 .functor BUFT 1, v0x600003b77720_0, C4<0>, C4<0>, C4<0>;
o0x7fe3288b1bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000023fc5b0 .functor BUFT 1, o0x7fe3288b1bf8, C4<0>, C4<0>, C4<0>;
v0x600003b77840_0 .net8 "Bitline1", 0 0, p0x7fe3288b1b98;  1 drivers, strength-aware
v0x600003b778d0_0 .net8 "Bitline2", 0 0, p0x7fe3288b1bc8;  1 drivers, strength-aware
v0x600003b77960_0 .net "D", 0 0, L_0x6000039dbca0;  1 drivers
v0x600003b779f0_0 .net "ReadEnable1", 0 0, L_0x7fe32a331290;  alias, 1 drivers
v0x600003b77a80_0 .net "ReadEnable2", 0 0, L_0x7fe32a3312d8;  alias, 1 drivers
v0x600003b77b10_0 .net "WriteEnable", 0 0, L_0x6000023a35d0;  alias, 1 drivers
; Elide local net with no drivers, v0x600003b77ba0_0 name=_ivl_4
v0x600003b77c30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b77cc0_0 .net "dffOut", 0 0, v0x600003b77720_0;  1 drivers
v0x600003b77d50_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
S_0x7fe32a250b50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2509e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b774e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b77570_0 .net "d", 0 0, L_0x6000039dbca0;  alias, 1 drivers
v0x600003b77600_0 .net "q", 0 0, v0x600003b77720_0;  alias, 1 drivers
v0x600003b77690_0 .net "rst", 0 0, L_0x6000023a3560;  alias, 1 drivers
v0x600003b77720_0 .var "state", 0 0;
v0x600003b777b0_0 .net "wen", 0 0, L_0x6000023a35d0;  alias, 1 drivers
S_0x7fe32a24f4a0 .scope module, "rf_0" "RegisterFile" 4 206, 26 1 0, S_0x7fe3289d3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x60000382ac70_0 .net "DstData", 15 0, L_0x600003917340;  alias, 1 drivers
v0x60000382ad00_0 .net "DstReg", 3 0, L_0x60000391b980;  alias, 1 drivers
v0x60000382ad90_0 .net "ReadLine1", 15 0, L_0x6000039841e0;  1 drivers
v0x60000382ae20_0 .net "ReadLine2", 15 0, L_0x6000039d4d20;  1 drivers
v0x60000382aeb0_0 .net "SrcData1", 15 0, L_0x60000390e3a0;  alias, 1 drivers
v0x60000382af40_0 .net "SrcData2", 15 0, L_0x60000390e4e0;  alias, 1 drivers
v0x60000382afd0_0 .net "SrcReg1", 3 0, L_0x6000039919a0;  alias, 1 drivers
v0x60000382b060_0 .net "SrcReg2", 3 0, L_0x6000039917c0;  alias, 1 drivers
v0x60000382b0f0_0 .net "WriteLine", 15 0, L_0x6000039edd60;  1 drivers
v0x60000382b180_0 .net "WriteReg", 0 0, v0x600003bdf960_0;  alias, 1 drivers
v0x60000382b210_0 .net *"_ivl_49", 0 0, L_0x60000390e300;  1 drivers
L_0x7fe32a331ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000382b2a0_0 .net/2u *"_ivl_50", 15 0, L_0x7fe32a331ea8;  1 drivers
v0x60000382b330_0 .net *"_ivl_55", 0 0, L_0x60000390e440;  1 drivers
L_0x7fe32a331ef0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000382b3c0_0 .net/2u *"_ivl_56", 15 0, L_0x7fe32a331ef0;  1 drivers
v0x60000382b450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
o0x7fe3288b95a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600000894740 .island tran;
p0x7fe3288b95a8 .port I0x600000894740, o0x7fe3288b95a8;
v0x60000382b4e0_0 .net8 "imm1", 15 0, p0x7fe3288b95a8;  0 drivers, strength-aware
o0x7fe3288b95d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000009d9fe0 .island tran;
p0x7fe3288b95d8 .port I0x6000009d9fe0, o0x7fe3288b95d8;
v0x60000382b570_0 .net8 "imm2", 15 0, p0x7fe3288b95d8;  0 drivers, strength-aware
v0x60000382b600_0 .net "rst", 0 0, L_0x6000023d5260;  1 drivers
L_0x60000390c500 .part L_0x6000039edd60, 0, 1;
L_0x60000390c5a0 .part L_0x6000039edd60, 1, 1;
L_0x60000390c640 .part L_0x6000039edd60, 2, 1;
L_0x60000390c6e0 .part L_0x6000039edd60, 3, 1;
L_0x60000390c780 .part L_0x6000039edd60, 4, 1;
L_0x60000390c820 .part L_0x6000039edd60, 5, 1;
L_0x60000390c8c0 .part L_0x6000039edd60, 6, 1;
L_0x60000390c960 .part L_0x6000039edd60, 7, 1;
L_0x60000390ca00 .part L_0x6000039edd60, 8, 1;
L_0x60000390caa0 .part L_0x6000039edd60, 9, 1;
L_0x60000390cb40 .part L_0x6000039edd60, 10, 1;
L_0x60000390cbe0 .part L_0x6000039edd60, 11, 1;
L_0x60000390cc80 .part L_0x6000039edd60, 12, 1;
L_0x60000390cd20 .part L_0x6000039edd60, 13, 1;
L_0x60000390cdc0 .part L_0x6000039edd60, 14, 1;
L_0x60000390ce60 .part L_0x6000039edd60, 15, 1;
L_0x60000390cf00 .part L_0x6000039841e0, 0, 1;
L_0x60000390cfa0 .part L_0x6000039841e0, 1, 1;
L_0x60000390d040 .part L_0x6000039841e0, 2, 1;
L_0x60000390d180 .part L_0x6000039841e0, 3, 1;
L_0x60000390d220 .part L_0x6000039841e0, 4, 1;
L_0x60000390d0e0 .part L_0x6000039841e0, 5, 1;
L_0x60000390d2c0 .part L_0x6000039841e0, 6, 1;
L_0x60000390d360 .part L_0x6000039841e0, 7, 1;
L_0x60000390d400 .part L_0x6000039841e0, 8, 1;
L_0x60000390d4a0 .part L_0x6000039841e0, 9, 1;
L_0x60000390d540 .part L_0x6000039841e0, 10, 1;
L_0x60000390d5e0 .part L_0x6000039841e0, 11, 1;
L_0x60000390d680 .part L_0x6000039841e0, 12, 1;
L_0x60000390d720 .part L_0x6000039841e0, 13, 1;
L_0x60000390d7c0 .part L_0x6000039841e0, 14, 1;
L_0x60000390d860 .part L_0x6000039841e0, 15, 1;
L_0x60000390d900 .part L_0x6000039d4d20, 0, 1;
L_0x60000390d9a0 .part L_0x6000039d4d20, 1, 1;
L_0x60000390da40 .part L_0x6000039d4d20, 2, 1;
L_0x60000390dae0 .part L_0x6000039d4d20, 3, 1;
L_0x60000390db80 .part L_0x6000039d4d20, 4, 1;
L_0x60000390dc20 .part L_0x6000039d4d20, 5, 1;
L_0x60000390dcc0 .part L_0x6000039d4d20, 6, 1;
L_0x60000390dd60 .part L_0x6000039d4d20, 7, 1;
L_0x60000390de00 .part L_0x6000039d4d20, 8, 1;
L_0x60000390dea0 .part L_0x6000039d4d20, 9, 1;
L_0x60000390df40 .part L_0x6000039d4d20, 10, 1;
L_0x60000390dfe0 .part L_0x6000039d4d20, 11, 1;
L_0x60000390e080 .part L_0x6000039d4d20, 12, 1;
L_0x60000390e120 .part L_0x6000039d4d20, 13, 1;
L_0x60000390e1c0 .part L_0x6000039d4d20, 14, 1;
L_0x60000390e260 .part L_0x6000039d4d20, 15, 1;
L_0x60000390e300 .reduce/nor L_0x6000039919a0;
L_0x60000390e3a0 .functor MUXZ 16, p0x7fe3288b95a8, L_0x7fe32a331ea8, L_0x60000390e300, C4<>;
L_0x60000390e440 .reduce/nor L_0x6000039917c0;
L_0x60000390e4e0 .functor MUXZ 16, p0x7fe3288b95d8, L_0x7fe32a331ef0, L_0x60000390e440, C4<>;
S_0x7fe32a24f610 .scope module, "readDecoder1" "ReadDecoder_4_16" 26 18, 14 53 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x6000023c1c00 .functor AND 1, L_0x6000039995e0, L_0x600003999540, C4<1>, C4<1>;
L_0x6000023c1c70 .functor AND 1, L_0x6000023c1c00, L_0x6000039994a0, C4<1>, C4<1>;
L_0x6000023c1ce0 .functor AND 1, L_0x6000023c1c70, L_0x600003999400, C4<1>, C4<1>;
L_0x6000023c1d50 .functor AND 1, L_0x600003999360, L_0x6000039992c0, C4<1>, C4<1>;
L_0x6000023c1dc0 .functor AND 1, L_0x6000023c1d50, L_0x600003999220, C4<1>, C4<1>;
L_0x6000023c1e30 .functor AND 1, L_0x6000023c1dc0, L_0x6000039990e0, C4<1>, C4<1>;
L_0x6000023c1ea0 .functor AND 1, L_0x600003999040, L_0x600003998fa0, C4<1>, C4<1>;
L_0x6000023c1f80 .functor AND 1, L_0x6000023c1ea0, L_0x600003998e60, C4<1>, C4<1>;
L_0x6000023c1ff0 .functor AND 1, L_0x6000023c1f80, L_0x600003998dc0, C4<1>, C4<1>;
L_0x6000023c1f10 .functor AND 1, L_0x600003998d20, L_0x600003998c80, C4<1>, C4<1>;
L_0x6000023c2060 .functor AND 1, L_0x6000023c1f10, L_0x600003998b40, C4<1>, C4<1>;
L_0x6000023c20d0 .functor AND 1, L_0x6000023c2060, L_0x600003998960, C4<1>, C4<1>;
L_0x6000023c2140 .functor AND 1, L_0x6000039988c0, L_0x600003998820, C4<1>, C4<1>;
L_0x6000023c2220 .functor AND 1, L_0x6000023c2140, L_0x600003998780, C4<1>, C4<1>;
L_0x6000023c2290 .functor AND 1, L_0x6000023c2220, L_0x6000039986e0, C4<1>, C4<1>;
L_0x6000023c21b0 .functor AND 1, L_0x600003998640, L_0x600003998500, C4<1>, C4<1>;
L_0x6000023c2300 .functor AND 1, L_0x6000023c21b0, L_0x600003998460, C4<1>, C4<1>;
L_0x6000023c2370 .functor AND 1, L_0x6000023c2300, L_0x60000399c1e0, C4<1>, C4<1>;
L_0x6000023c23e0 .functor AND 1, L_0x60000399c140, L_0x60000399d180, C4<1>, C4<1>;
L_0x6000023c2450 .functor AND 1, L_0x6000023c23e0, L_0x60000399cfa0, C4<1>, C4<1>;
L_0x6000023c24c0 .functor AND 1, L_0x6000023c2450, L_0x60000399cf00, C4<1>, C4<1>;
L_0x6000023c2530 .functor AND 1, L_0x60000399d0e0, L_0x60000399cdc0, C4<1>, C4<1>;
L_0x6000023c25a0 .functor AND 1, L_0x6000023c2530, L_0x60000399cc80, C4<1>, C4<1>;
L_0x6000023c2610 .functor AND 1, L_0x6000023c25a0, L_0x60000399cb40, C4<1>, C4<1>;
L_0x6000023c2680 .functor AND 1, L_0x60000399ca00, L_0x60000399c960, C4<1>, C4<1>;
L_0x6000023c26f0 .functor AND 1, L_0x6000023c2680, L_0x60000399c8c0, C4<1>, C4<1>;
L_0x6000023c2760 .functor AND 1, L_0x6000023c26f0, L_0x60000399c820, C4<1>, C4<1>;
L_0x6000023c27d0 .functor AND 1, L_0x60000399eee0, L_0x60000399ee40, C4<1>, C4<1>;
L_0x6000023c2840 .functor AND 1, L_0x6000023c27d0, L_0x60000399eda0, C4<1>, C4<1>;
L_0x6000023c28b0 .functor AND 1, L_0x6000023c2840, L_0x60000399ec60, C4<1>, C4<1>;
L_0x6000023c2920 .functor AND 1, L_0x60000399eb20, L_0x60000399ea80, C4<1>, C4<1>;
L_0x6000023c2990 .functor AND 1, L_0x6000023c2920, L_0x60000399e940, C4<1>, C4<1>;
L_0x6000023c2a00 .functor AND 1, L_0x6000023c2990, L_0x60000399e8a0, C4<1>, C4<1>;
L_0x6000023c2a70 .functor AND 1, L_0x60000399e760, L_0x60000399e6c0, C4<1>, C4<1>;
L_0x6000023c2ae0 .functor AND 1, L_0x6000023c2a70, L_0x60000399c780, C4<1>, C4<1>;
L_0x6000023c2b50 .functor AND 1, L_0x6000023c2ae0, L_0x60000399c640, C4<1>, C4<1>;
L_0x6000023c2bc0 .functor AND 1, L_0x60000399c500, L_0x60000399c3c0, C4<1>, C4<1>;
L_0x6000023c2c30 .functor AND 1, L_0x6000023c2bc0, L_0x60000399c320, C4<1>, C4<1>;
L_0x6000023c2ca0 .functor AND 1, L_0x6000023c2c30, L_0x60000399c000, C4<1>, C4<1>;
L_0x6000023c2d10 .functor AND 1, L_0x600003984a00, L_0x6000039848c0, C4<1>, C4<1>;
L_0x6000023c2d80 .functor AND 1, L_0x6000023c2d10, L_0x600003984820, C4<1>, C4<1>;
L_0x6000023c2df0 .functor AND 1, L_0x6000023c2d80, L_0x6000039846e0, C4<1>, C4<1>;
L_0x6000023c2e60 .functor AND 1, L_0x6000039845a0, L_0x600003984460, C4<1>, C4<1>;
L_0x6000023c2ed0 .functor AND 1, L_0x6000023c2e60, L_0x600003984320, C4<1>, C4<1>;
L_0x6000023c2f40 .functor AND 1, L_0x6000023c2ed0, L_0x600003984280, C4<1>, C4<1>;
L_0x6000023c2fb0 .functor AND 1, L_0x600003984000, L_0x600003986800, C4<1>, C4<1>;
L_0x6000023c3020 .functor AND 1, L_0x6000023c2fb0, L_0x6000039866c0, C4<1>, C4<1>;
L_0x6000023c3090 .functor AND 1, L_0x6000023c3020, L_0x600003986580, C4<1>, C4<1>;
v0x600003b70b40_0 .net "RegId", 3 0, L_0x6000039919a0;  alias, 1 drivers
v0x600003b70bd0_0 .net "Wordline", 15 0, L_0x6000039841e0;  alias, 1 drivers
v0x600003b70c60_0 .net *"_ivl_101", 0 0, L_0x600003998460;  1 drivers
v0x600003b70cf0_0 .net *"_ivl_103", 0 0, L_0x6000023c2300;  1 drivers
v0x600003b70d80_0 .net *"_ivl_105", 0 0, L_0x60000399c280;  1 drivers
v0x600003b70e10_0 .net *"_ivl_107", 0 0, L_0x60000399c1e0;  1 drivers
v0x600003b70ea0_0 .net *"_ivl_109", 0 0, L_0x6000023c2370;  1 drivers
v0x600003b70f30_0 .net *"_ivl_11", 0 0, L_0x6000023c1c70;  1 drivers
v0x600003b70fc0_0 .net *"_ivl_113", 0 0, L_0x60000399c140;  1 drivers
v0x600003b71050_0 .net *"_ivl_115", 0 0, L_0x60000399c0a0;  1 drivers
v0x600003b710e0_0 .net *"_ivl_117", 0 0, L_0x60000399d180;  1 drivers
v0x600003b71170_0 .net *"_ivl_119", 0 0, L_0x6000023c23e0;  1 drivers
v0x600003b71200_0 .net *"_ivl_121", 0 0, L_0x60000399d040;  1 drivers
v0x600003b71290_0 .net *"_ivl_123", 0 0, L_0x60000399cfa0;  1 drivers
v0x600003b71320_0 .net *"_ivl_125", 0 0, L_0x6000023c2450;  1 drivers
v0x600003b713b0_0 .net *"_ivl_127", 0 0, L_0x60000399cf00;  1 drivers
v0x600003b71440_0 .net *"_ivl_129", 0 0, L_0x6000023c24c0;  1 drivers
v0x600003b714d0_0 .net *"_ivl_13", 0 0, L_0x600003999400;  1 drivers
v0x600003b71560_0 .net *"_ivl_133", 0 0, L_0x60000399d0e0;  1 drivers
v0x600003b715f0_0 .net *"_ivl_135", 0 0, L_0x60000399ce60;  1 drivers
v0x600003b71680_0 .net *"_ivl_137", 0 0, L_0x60000399cdc0;  1 drivers
v0x600003b71710_0 .net *"_ivl_139", 0 0, L_0x6000023c2530;  1 drivers
v0x600003b717a0_0 .net *"_ivl_141", 0 0, L_0x60000399cd20;  1 drivers
v0x600003b71830_0 .net *"_ivl_143", 0 0, L_0x60000399cc80;  1 drivers
v0x600003b718c0_0 .net *"_ivl_145", 0 0, L_0x6000023c25a0;  1 drivers
v0x600003b71950_0 .net *"_ivl_147", 0 0, L_0x60000399cbe0;  1 drivers
v0x600003b719e0_0 .net *"_ivl_149", 0 0, L_0x60000399cb40;  1 drivers
v0x600003b71a70_0 .net *"_ivl_15", 0 0, L_0x6000023c1ce0;  1 drivers
v0x600003b71b00_0 .net *"_ivl_151", 0 0, L_0x6000023c2610;  1 drivers
v0x600003b71b90_0 .net *"_ivl_155", 0 0, L_0x60000399caa0;  1 drivers
v0x600003b71c20_0 .net *"_ivl_157", 0 0, L_0x60000399ca00;  1 drivers
v0x600003b71cb0_0 .net *"_ivl_159", 0 0, L_0x60000399c960;  1 drivers
v0x600003b71d40_0 .net *"_ivl_161", 0 0, L_0x6000023c2680;  1 drivers
v0x600003b71dd0_0 .net *"_ivl_163", 0 0, L_0x60000399c8c0;  1 drivers
v0x600003b71e60_0 .net *"_ivl_165", 0 0, L_0x6000023c26f0;  1 drivers
v0x600003b71ef0_0 .net *"_ivl_167", 0 0, L_0x60000399c820;  1 drivers
v0x600003b71f80_0 .net *"_ivl_169", 0 0, L_0x6000023c2760;  1 drivers
v0x600003b72010_0 .net *"_ivl_173", 0 0, L_0x60000399ef80;  1 drivers
v0x600003b720a0_0 .net *"_ivl_175", 0 0, L_0x60000399eee0;  1 drivers
v0x600003b72130_0 .net *"_ivl_177", 0 0, L_0x60000399ee40;  1 drivers
v0x600003b721c0_0 .net *"_ivl_179", 0 0, L_0x6000023c27d0;  1 drivers
v0x600003b72250_0 .net *"_ivl_181", 0 0, L_0x60000399eda0;  1 drivers
v0x600003b722e0_0 .net *"_ivl_183", 0 0, L_0x6000023c2840;  1 drivers
v0x600003b72370_0 .net *"_ivl_185", 0 0, L_0x60000399ed00;  1 drivers
v0x600003b72400_0 .net *"_ivl_187", 0 0, L_0x60000399ec60;  1 drivers
v0x600003b72490_0 .net *"_ivl_189", 0 0, L_0x6000023c28b0;  1 drivers
v0x600003b72520_0 .net *"_ivl_19", 0 0, L_0x600003999360;  1 drivers
v0x600003b725b0_0 .net *"_ivl_193", 0 0, L_0x60000399ebc0;  1 drivers
v0x600003b72640_0 .net *"_ivl_195", 0 0, L_0x60000399eb20;  1 drivers
v0x600003b726d0_0 .net *"_ivl_197", 0 0, L_0x60000399ea80;  1 drivers
v0x600003b72760_0 .net *"_ivl_199", 0 0, L_0x6000023c2920;  1 drivers
v0x600003b727f0_0 .net *"_ivl_201", 0 0, L_0x60000399e9e0;  1 drivers
v0x600003b72880_0 .net *"_ivl_203", 0 0, L_0x60000399e940;  1 drivers
v0x600003b72910_0 .net *"_ivl_205", 0 0, L_0x6000023c2990;  1 drivers
v0x600003b729a0_0 .net *"_ivl_207", 0 0, L_0x60000399e8a0;  1 drivers
v0x600003b72a30_0 .net *"_ivl_209", 0 0, L_0x6000023c2a00;  1 drivers
v0x600003b72ac0_0 .net *"_ivl_21", 0 0, L_0x6000039992c0;  1 drivers
v0x600003b72b50_0 .net *"_ivl_213", 0 0, L_0x60000399e800;  1 drivers
v0x600003b72be0_0 .net *"_ivl_215", 0 0, L_0x60000399e760;  1 drivers
v0x600003b72c70_0 .net *"_ivl_217", 0 0, L_0x60000399e6c0;  1 drivers
v0x600003b72d00_0 .net *"_ivl_219", 0 0, L_0x6000023c2a70;  1 drivers
v0x600003b72d90_0 .net *"_ivl_221", 0 0, L_0x60000399e620;  1 drivers
v0x600003b72e20_0 .net *"_ivl_223", 0 0, L_0x60000399c780;  1 drivers
v0x600003b72eb0_0 .net *"_ivl_225", 0 0, L_0x6000023c2ae0;  1 drivers
v0x600003b72f40_0 .net *"_ivl_227", 0 0, L_0x60000399c6e0;  1 drivers
v0x600003b72fd0_0 .net *"_ivl_229", 0 0, L_0x60000399c640;  1 drivers
v0x600003b73060_0 .net *"_ivl_23", 0 0, L_0x6000023c1d50;  1 drivers
v0x600003b730f0_0 .net *"_ivl_231", 0 0, L_0x6000023c2b50;  1 drivers
v0x600003b73180_0 .net *"_ivl_235", 0 0, L_0x60000399c5a0;  1 drivers
v0x600003b73210_0 .net *"_ivl_237", 0 0, L_0x60000399c500;  1 drivers
v0x600003b732a0_0 .net *"_ivl_239", 0 0, L_0x60000399c460;  1 drivers
v0x600003b73330_0 .net *"_ivl_241", 0 0, L_0x60000399c3c0;  1 drivers
v0x600003b733c0_0 .net *"_ivl_243", 0 0, L_0x6000023c2bc0;  1 drivers
v0x600003b73450_0 .net *"_ivl_245", 0 0, L_0x60000399c320;  1 drivers
v0x600003b734e0_0 .net *"_ivl_247", 0 0, L_0x6000023c2c30;  1 drivers
v0x600003b73570_0 .net *"_ivl_249", 0 0, L_0x60000399c000;  1 drivers
v0x600003b73600_0 .net *"_ivl_25", 0 0, L_0x600003999220;  1 drivers
v0x600003b73690_0 .net *"_ivl_251", 0 0, L_0x6000023c2ca0;  1 drivers
v0x600003b73720_0 .net *"_ivl_255", 0 0, L_0x600003984aa0;  1 drivers
v0x600003b737b0_0 .net *"_ivl_257", 0 0, L_0x600003984a00;  1 drivers
v0x600003b73840_0 .net *"_ivl_259", 0 0, L_0x600003984960;  1 drivers
v0x600003b738d0_0 .net *"_ivl_261", 0 0, L_0x6000039848c0;  1 drivers
v0x600003b73960_0 .net *"_ivl_263", 0 0, L_0x6000023c2d10;  1 drivers
v0x600003b739f0_0 .net *"_ivl_265", 0 0, L_0x600003984820;  1 drivers
v0x600003b73a80_0 .net *"_ivl_267", 0 0, L_0x6000023c2d80;  1 drivers
v0x600003b73b10_0 .net *"_ivl_269", 0 0, L_0x600003984780;  1 drivers
v0x600003b73ba0_0 .net *"_ivl_27", 0 0, L_0x6000023c1dc0;  1 drivers
v0x600003b73c30_0 .net *"_ivl_271", 0 0, L_0x6000039846e0;  1 drivers
v0x600003b73cc0_0 .net *"_ivl_273", 0 0, L_0x6000023c2df0;  1 drivers
v0x600003b73d50_0 .net *"_ivl_277", 0 0, L_0x600003984640;  1 drivers
v0x600003b73de0_0 .net *"_ivl_279", 0 0, L_0x6000039845a0;  1 drivers
v0x600003b73e70_0 .net *"_ivl_281", 0 0, L_0x600003984500;  1 drivers
v0x600003b73f00_0 .net *"_ivl_283", 0 0, L_0x600003984460;  1 drivers
v0x60000388c000_0 .net *"_ivl_285", 0 0, L_0x6000023c2e60;  1 drivers
v0x60000388c090_0 .net *"_ivl_287", 0 0, L_0x6000039843c0;  1 drivers
v0x60000388c120_0 .net *"_ivl_289", 0 0, L_0x600003984320;  1 drivers
v0x60000388c1b0_0 .net *"_ivl_29", 0 0, L_0x600003999180;  1 drivers
v0x60000388c240_0 .net *"_ivl_291", 0 0, L_0x6000023c2ed0;  1 drivers
v0x60000388c2d0_0 .net *"_ivl_293", 0 0, L_0x600003984280;  1 drivers
v0x60000388c360_0 .net *"_ivl_295", 0 0, L_0x6000023c2f40;  1 drivers
v0x60000388c3f0_0 .net *"_ivl_3", 0 0, L_0x6000039995e0;  1 drivers
v0x60000388c480_0 .net *"_ivl_300", 0 0, L_0x6000039840a0;  1 drivers
v0x60000388c510_0 .net *"_ivl_302", 0 0, L_0x600003984000;  1 drivers
v0x60000388c5a0_0 .net *"_ivl_304", 0 0, L_0x6000039868a0;  1 drivers
v0x60000388c630_0 .net *"_ivl_306", 0 0, L_0x600003986800;  1 drivers
v0x60000388c6c0_0 .net *"_ivl_308", 0 0, L_0x6000023c2fb0;  1 drivers
v0x60000388c750_0 .net *"_ivl_31", 0 0, L_0x6000039990e0;  1 drivers
v0x60000388c7e0_0 .net *"_ivl_310", 0 0, L_0x600003986760;  1 drivers
v0x60000388c870_0 .net *"_ivl_312", 0 0, L_0x6000039866c0;  1 drivers
v0x60000388c900_0 .net *"_ivl_314", 0 0, L_0x6000023c3020;  1 drivers
v0x60000388c990_0 .net *"_ivl_316", 0 0, L_0x600003986620;  1 drivers
v0x60000388ca20_0 .net *"_ivl_318", 0 0, L_0x600003986580;  1 drivers
v0x60000388cab0_0 .net *"_ivl_320", 0 0, L_0x6000023c3090;  1 drivers
v0x60000388cb40_0 .net *"_ivl_33", 0 0, L_0x6000023c1e30;  1 drivers
v0x60000388cbd0_0 .net *"_ivl_37", 0 0, L_0x600003999040;  1 drivers
v0x60000388cc60_0 .net *"_ivl_39", 0 0, L_0x600003998fa0;  1 drivers
v0x60000388ccf0_0 .net *"_ivl_41", 0 0, L_0x6000023c1ea0;  1 drivers
v0x60000388cd80_0 .net *"_ivl_43", 0 0, L_0x600003998f00;  1 drivers
v0x60000388ce10_0 .net *"_ivl_45", 0 0, L_0x600003998e60;  1 drivers
v0x60000388cea0_0 .net *"_ivl_47", 0 0, L_0x6000023c1f80;  1 drivers
v0x60000388cf30_0 .net *"_ivl_49", 0 0, L_0x600003998dc0;  1 drivers
v0x60000388cfc0_0 .net *"_ivl_5", 0 0, L_0x600003999540;  1 drivers
v0x60000388d050_0 .net *"_ivl_51", 0 0, L_0x6000023c1ff0;  1 drivers
v0x60000388d0e0_0 .net *"_ivl_55", 0 0, L_0x600003998d20;  1 drivers
v0x60000388d170_0 .net *"_ivl_57", 0 0, L_0x600003998c80;  1 drivers
v0x60000388d200_0 .net *"_ivl_59", 0 0, L_0x6000023c1f10;  1 drivers
v0x60000388d290_0 .net *"_ivl_61", 0 0, L_0x600003998be0;  1 drivers
v0x60000388d320_0 .net *"_ivl_63", 0 0, L_0x600003998b40;  1 drivers
v0x60000388d3b0_0 .net *"_ivl_65", 0 0, L_0x6000023c2060;  1 drivers
v0x60000388d440_0 .net *"_ivl_67", 0 0, L_0x600003998aa0;  1 drivers
v0x60000388d4d0_0 .net *"_ivl_69", 0 0, L_0x600003998960;  1 drivers
v0x60000388d560_0 .net *"_ivl_7", 0 0, L_0x6000023c1c00;  1 drivers
v0x60000388d5f0_0 .net *"_ivl_71", 0 0, L_0x6000023c20d0;  1 drivers
v0x60000388d680_0 .net *"_ivl_75", 0 0, L_0x6000039988c0;  1 drivers
v0x60000388d710_0 .net *"_ivl_77", 0 0, L_0x600003998a00;  1 drivers
v0x60000388d7a0_0 .net *"_ivl_79", 0 0, L_0x600003998820;  1 drivers
v0x60000388d830_0 .net *"_ivl_81", 0 0, L_0x6000023c2140;  1 drivers
v0x60000388d8c0_0 .net *"_ivl_83", 0 0, L_0x600003998780;  1 drivers
v0x60000388d950_0 .net *"_ivl_85", 0 0, L_0x6000023c2220;  1 drivers
v0x60000388d9e0_0 .net *"_ivl_87", 0 0, L_0x6000039986e0;  1 drivers
v0x60000388da70_0 .net *"_ivl_89", 0 0, L_0x6000023c2290;  1 drivers
v0x60000388db00_0 .net *"_ivl_9", 0 0, L_0x6000039994a0;  1 drivers
v0x60000388db90_0 .net *"_ivl_93", 0 0, L_0x600003998640;  1 drivers
v0x60000388dc20_0 .net *"_ivl_95", 0 0, L_0x6000039985a0;  1 drivers
v0x60000388dcb0_0 .net *"_ivl_97", 0 0, L_0x600003998500;  1 drivers
v0x60000388dd40_0 .net *"_ivl_99", 0 0, L_0x6000023c21b0;  1 drivers
L_0x6000039995e0 .part L_0x6000039919a0, 3, 1;
L_0x600003999540 .part L_0x6000039919a0, 2, 1;
L_0x6000039994a0 .part L_0x6000039919a0, 1, 1;
L_0x600003999400 .part L_0x6000039919a0, 0, 1;
L_0x600003999360 .part L_0x6000039919a0, 3, 1;
L_0x6000039992c0 .part L_0x6000039919a0, 2, 1;
L_0x600003999220 .part L_0x6000039919a0, 1, 1;
L_0x600003999180 .part L_0x6000039919a0, 0, 1;
L_0x6000039990e0 .reduce/nor L_0x600003999180;
L_0x600003999040 .part L_0x6000039919a0, 3, 1;
L_0x600003998fa0 .part L_0x6000039919a0, 2, 1;
L_0x600003998f00 .part L_0x6000039919a0, 1, 1;
L_0x600003998e60 .reduce/nor L_0x600003998f00;
L_0x600003998dc0 .part L_0x6000039919a0, 0, 1;
L_0x600003998d20 .part L_0x6000039919a0, 3, 1;
L_0x600003998c80 .part L_0x6000039919a0, 2, 1;
L_0x600003998be0 .part L_0x6000039919a0, 1, 1;
L_0x600003998b40 .reduce/nor L_0x600003998be0;
L_0x600003998aa0 .part L_0x6000039919a0, 0, 1;
L_0x600003998960 .reduce/nor L_0x600003998aa0;
L_0x6000039988c0 .part L_0x6000039919a0, 3, 1;
L_0x600003998a00 .part L_0x6000039919a0, 2, 1;
L_0x600003998820 .reduce/nor L_0x600003998a00;
L_0x600003998780 .part L_0x6000039919a0, 1, 1;
L_0x6000039986e0 .part L_0x6000039919a0, 0, 1;
L_0x600003998640 .part L_0x6000039919a0, 3, 1;
L_0x6000039985a0 .part L_0x6000039919a0, 2, 1;
L_0x600003998500 .reduce/nor L_0x6000039985a0;
L_0x600003998460 .part L_0x6000039919a0, 1, 1;
L_0x60000399c280 .part L_0x6000039919a0, 0, 1;
L_0x60000399c1e0 .reduce/nor L_0x60000399c280;
L_0x60000399c140 .part L_0x6000039919a0, 3, 1;
L_0x60000399c0a0 .part L_0x6000039919a0, 2, 1;
L_0x60000399d180 .reduce/nor L_0x60000399c0a0;
L_0x60000399d040 .part L_0x6000039919a0, 1, 1;
L_0x60000399cfa0 .reduce/nor L_0x60000399d040;
L_0x60000399cf00 .part L_0x6000039919a0, 0, 1;
L_0x60000399d0e0 .part L_0x6000039919a0, 3, 1;
L_0x60000399ce60 .part L_0x6000039919a0, 2, 1;
L_0x60000399cdc0 .reduce/nor L_0x60000399ce60;
L_0x60000399cd20 .part L_0x6000039919a0, 1, 1;
L_0x60000399cc80 .reduce/nor L_0x60000399cd20;
L_0x60000399cbe0 .part L_0x6000039919a0, 0, 1;
L_0x60000399cb40 .reduce/nor L_0x60000399cbe0;
L_0x60000399caa0 .part L_0x6000039919a0, 3, 1;
L_0x60000399ca00 .reduce/nor L_0x60000399caa0;
L_0x60000399c960 .part L_0x6000039919a0, 2, 1;
L_0x60000399c8c0 .part L_0x6000039919a0, 1, 1;
L_0x60000399c820 .part L_0x6000039919a0, 0, 1;
L_0x60000399ef80 .part L_0x6000039919a0, 3, 1;
L_0x60000399eee0 .reduce/nor L_0x60000399ef80;
L_0x60000399ee40 .part L_0x6000039919a0, 2, 1;
L_0x60000399eda0 .part L_0x6000039919a0, 1, 1;
L_0x60000399ed00 .part L_0x6000039919a0, 0, 1;
L_0x60000399ec60 .reduce/nor L_0x60000399ed00;
L_0x60000399ebc0 .part L_0x6000039919a0, 3, 1;
L_0x60000399eb20 .reduce/nor L_0x60000399ebc0;
L_0x60000399ea80 .part L_0x6000039919a0, 2, 1;
L_0x60000399e9e0 .part L_0x6000039919a0, 1, 1;
L_0x60000399e940 .reduce/nor L_0x60000399e9e0;
L_0x60000399e8a0 .part L_0x6000039919a0, 0, 1;
L_0x60000399e800 .part L_0x6000039919a0, 3, 1;
L_0x60000399e760 .reduce/nor L_0x60000399e800;
L_0x60000399e6c0 .part L_0x6000039919a0, 2, 1;
L_0x60000399e620 .part L_0x6000039919a0, 1, 1;
L_0x60000399c780 .reduce/nor L_0x60000399e620;
L_0x60000399c6e0 .part L_0x6000039919a0, 0, 1;
L_0x60000399c640 .reduce/nor L_0x60000399c6e0;
L_0x60000399c5a0 .part L_0x6000039919a0, 3, 1;
L_0x60000399c500 .reduce/nor L_0x60000399c5a0;
L_0x60000399c460 .part L_0x6000039919a0, 2, 1;
L_0x60000399c3c0 .reduce/nor L_0x60000399c460;
L_0x60000399c320 .part L_0x6000039919a0, 1, 1;
L_0x60000399c000 .part L_0x6000039919a0, 0, 1;
L_0x600003984aa0 .part L_0x6000039919a0, 3, 1;
L_0x600003984a00 .reduce/nor L_0x600003984aa0;
L_0x600003984960 .part L_0x6000039919a0, 2, 1;
L_0x6000039848c0 .reduce/nor L_0x600003984960;
L_0x600003984820 .part L_0x6000039919a0, 1, 1;
L_0x600003984780 .part L_0x6000039919a0, 0, 1;
L_0x6000039846e0 .reduce/nor L_0x600003984780;
L_0x600003984640 .part L_0x6000039919a0, 3, 1;
L_0x6000039845a0 .reduce/nor L_0x600003984640;
L_0x600003984500 .part L_0x6000039919a0, 2, 1;
L_0x600003984460 .reduce/nor L_0x600003984500;
L_0x6000039843c0 .part L_0x6000039919a0, 1, 1;
L_0x600003984320 .reduce/nor L_0x6000039843c0;
L_0x600003984280 .part L_0x6000039919a0, 0, 1;
LS_0x6000039841e0_0_0 .concat8 [ 1 1 1 1], L_0x6000023c3090, L_0x6000023c2f40, L_0x6000023c2df0, L_0x6000023c2ca0;
LS_0x6000039841e0_0_4 .concat8 [ 1 1 1 1], L_0x6000023c2b50, L_0x6000023c2a00, L_0x6000023c28b0, L_0x6000023c2760;
LS_0x6000039841e0_0_8 .concat8 [ 1 1 1 1], L_0x6000023c2610, L_0x6000023c24c0, L_0x6000023c2370, L_0x6000023c2290;
LS_0x6000039841e0_0_12 .concat8 [ 1 1 1 1], L_0x6000023c20d0, L_0x6000023c1ff0, L_0x6000023c1e30, L_0x6000023c1ce0;
L_0x6000039841e0 .concat8 [ 4 4 4 4], LS_0x6000039841e0_0_0, LS_0x6000039841e0_0_4, LS_0x6000039841e0_0_8, LS_0x6000039841e0_0_12;
L_0x6000039840a0 .part L_0x6000039919a0, 3, 1;
L_0x600003984000 .reduce/nor L_0x6000039840a0;
L_0x6000039868a0 .part L_0x6000039919a0, 2, 1;
L_0x600003986800 .reduce/nor L_0x6000039868a0;
L_0x600003986760 .part L_0x6000039919a0, 1, 1;
L_0x6000039866c0 .reduce/nor L_0x600003986760;
L_0x600003986620 .part L_0x6000039919a0, 0, 1;
L_0x600003986580 .reduce/nor L_0x600003986620;
S_0x7fe32a2510c0 .scope module, "readDecoder2" "ReadDecoder_4_16" 26 19, 14 53 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x6000023c3100 .functor AND 1, L_0x6000039864e0, L_0x600003986440, C4<1>, C4<1>;
L_0x6000023c3170 .functor AND 1, L_0x6000023c3100, L_0x6000039863a0, C4<1>, C4<1>;
L_0x6000023c31e0 .functor AND 1, L_0x6000023c3170, L_0x600003986300, C4<1>, C4<1>;
L_0x6000023c3250 .functor AND 1, L_0x600003986260, L_0x6000039861c0, C4<1>, C4<1>;
L_0x6000023c32c0 .functor AND 1, L_0x6000023c3250, L_0x600003986120, C4<1>, C4<1>;
L_0x6000023c3330 .functor AND 1, L_0x6000023c32c0, L_0x600003985fe0, C4<1>, C4<1>;
L_0x6000023c33a0 .functor AND 1, L_0x600003985f40, L_0x600003987f20, C4<1>, C4<1>;
L_0x6000023c3480 .functor AND 1, L_0x6000023c33a0, L_0x600003987de0, C4<1>, C4<1>;
L_0x6000023c34f0 .functor AND 1, L_0x6000023c3480, L_0x600003987d40, C4<1>, C4<1>;
L_0x6000023c3410 .functor AND 1, L_0x60000398a440, L_0x60000398a3a0, C4<1>, C4<1>;
L_0x6000023c3560 .functor AND 1, L_0x6000023c3410, L_0x60000398a260, C4<1>, C4<1>;
L_0x6000023c35d0 .functor AND 1, L_0x6000023c3560, L_0x60000398a080, C4<1>, C4<1>;
L_0x6000023c3640 .functor AND 1, L_0x600003989fe0, L_0x600003989f40, C4<1>, C4<1>;
L_0x6000023c3720 .functor AND 1, L_0x6000023c3640, L_0x600003989ea0, C4<1>, C4<1>;
L_0x6000023c3790 .functor AND 1, L_0x6000023c3720, L_0x600003989e00, C4<1>, C4<1>;
L_0x6000023c36b0 .functor AND 1, L_0x600003989d60, L_0x600003989c20, C4<1>, C4<1>;
L_0x6000023c3800 .functor AND 1, L_0x6000023c36b0, L_0x600003989b80, C4<1>, C4<1>;
L_0x6000023c3870 .functor AND 1, L_0x6000023c3800, L_0x60000398b8e0, C4<1>, C4<1>;
L_0x6000023c38e0 .functor AND 1, L_0x600003988640, L_0x600003988500, C4<1>, C4<1>;
L_0x6000023c3950 .functor AND 1, L_0x6000023c38e0, L_0x600003988320, C4<1>, C4<1>;
L_0x6000023c39c0 .functor AND 1, L_0x6000023c3950, L_0x600003988280, C4<1>, C4<1>;
L_0x6000023c3a30 .functor AND 1, L_0x600003988460, L_0x600003988140, C4<1>, C4<1>;
L_0x6000023c3aa0 .functor AND 1, L_0x6000023c3a30, L_0x600003988000, C4<1>, C4<1>;
L_0x6000023c3b10 .functor AND 1, L_0x6000023c3aa0, L_0x60000398bd40, C4<1>, C4<1>;
L_0x6000023c3b80 .functor AND 1, L_0x60000398be80, L_0x60000398bac0, C4<1>, C4<1>;
L_0x6000023c3bf0 .functor AND 1, L_0x6000023c3b80, L_0x60000398bde0, C4<1>, C4<1>;
L_0x6000023c3c60 .functor AND 1, L_0x6000023c3bf0, L_0x60000398ba20, C4<1>, C4<1>;
L_0x6000023c3cd0 .functor AND 1, L_0x60000398bb60, L_0x60000398e940, C4<1>, C4<1>;
L_0x6000023c3d40 .functor AND 1, L_0x6000023c3cd0, L_0x60000398e8a0, C4<1>, C4<1>;
L_0x6000023c3db0 .functor AND 1, L_0x6000023c3d40, L_0x60000398e760, C4<1>, C4<1>;
L_0x6000023c3e20 .functor AND 1, L_0x60000398e620, L_0x60000398e580, C4<1>, C4<1>;
L_0x6000023c3e90 .functor AND 1, L_0x6000023c3e20, L_0x60000398e440, C4<1>, C4<1>;
L_0x6000023c3f00 .functor AND 1, L_0x6000023c3e90, L_0x60000398e3a0, C4<1>, C4<1>;
L_0x6000023c3f70 .functor AND 1, L_0x60000398e260, L_0x60000398e1c0, C4<1>, C4<1>;
L_0x6000023dc000 .functor AND 1, L_0x6000023c3f70, L_0x60000398e080, C4<1>, C4<1>;
L_0x6000023dc070 .functor AND 1, L_0x6000023dc000, L_0x60000398ff20, C4<1>, C4<1>;
L_0x6000023dc0e0 .functor AND 1, L_0x60000398fde0, L_0x60000398caa0, C4<1>, C4<1>;
L_0x6000023dc150 .functor AND 1, L_0x6000023dc0e0, L_0x60000398ca00, C4<1>, C4<1>;
L_0x6000023dc1c0 .functor AND 1, L_0x6000023dc150, L_0x60000398c960, C4<1>, C4<1>;
L_0x6000023dc230 .functor AND 1, L_0x60000398c820, L_0x60000398c6e0, C4<1>, C4<1>;
L_0x6000023dc2a0 .functor AND 1, L_0x6000023dc230, L_0x60000398c640, C4<1>, C4<1>;
L_0x6000023dc310 .functor AND 1, L_0x6000023dc2a0, L_0x60000398c500, C4<1>, C4<1>;
L_0x6000023dc380 .functor AND 1, L_0x60000398c3c0, L_0x60000398c280, C4<1>, C4<1>;
L_0x6000023dc3f0 .functor AND 1, L_0x6000023dc380, L_0x6000039d4e60, C4<1>, C4<1>;
L_0x6000023dc460 .functor AND 1, L_0x6000023dc3f0, L_0x6000039d4dc0, C4<1>, C4<1>;
L_0x6000023dc4d0 .functor AND 1, L_0x6000039d4be0, L_0x6000039d4aa0, C4<1>, C4<1>;
L_0x6000023dc540 .functor AND 1, L_0x6000023dc4d0, L_0x6000039d4960, C4<1>, C4<1>;
L_0x6000023dc5b0 .functor AND 1, L_0x6000023dc540, L_0x6000039d4820, C4<1>, C4<1>;
v0x60000388ddd0_0 .net "RegId", 3 0, L_0x6000039917c0;  alias, 1 drivers
v0x60000388de60_0 .net "Wordline", 15 0, L_0x6000039d4d20;  alias, 1 drivers
v0x60000388def0_0 .net *"_ivl_101", 0 0, L_0x600003989b80;  1 drivers
v0x60000388df80_0 .net *"_ivl_103", 0 0, L_0x6000023c3800;  1 drivers
v0x60000388e010_0 .net *"_ivl_105", 0 0, L_0x600003989ae0;  1 drivers
v0x60000388e0a0_0 .net *"_ivl_107", 0 0, L_0x60000398b8e0;  1 drivers
v0x60000388e130_0 .net *"_ivl_109", 0 0, L_0x6000023c3870;  1 drivers
v0x60000388e1c0_0 .net *"_ivl_11", 0 0, L_0x6000023c3170;  1 drivers
v0x60000388e250_0 .net *"_ivl_113", 0 0, L_0x600003988640;  1 drivers
v0x60000388e2e0_0 .net *"_ivl_115", 0 0, L_0x6000039885a0;  1 drivers
v0x60000388e370_0 .net *"_ivl_117", 0 0, L_0x600003988500;  1 drivers
v0x60000388e400_0 .net *"_ivl_119", 0 0, L_0x6000023c38e0;  1 drivers
v0x60000388e490_0 .net *"_ivl_121", 0 0, L_0x6000039883c0;  1 drivers
v0x60000388e520_0 .net *"_ivl_123", 0 0, L_0x600003988320;  1 drivers
v0x60000388e5b0_0 .net *"_ivl_125", 0 0, L_0x6000023c3950;  1 drivers
v0x60000388e640_0 .net *"_ivl_127", 0 0, L_0x600003988280;  1 drivers
v0x60000388e6d0_0 .net *"_ivl_129", 0 0, L_0x6000023c39c0;  1 drivers
v0x60000388e760_0 .net *"_ivl_13", 0 0, L_0x600003986300;  1 drivers
v0x60000388e7f0_0 .net *"_ivl_133", 0 0, L_0x600003988460;  1 drivers
v0x60000388e880_0 .net *"_ivl_135", 0 0, L_0x6000039881e0;  1 drivers
v0x60000388e910_0 .net *"_ivl_137", 0 0, L_0x600003988140;  1 drivers
v0x60000388e9a0_0 .net *"_ivl_139", 0 0, L_0x6000023c3a30;  1 drivers
v0x60000388ea30_0 .net *"_ivl_141", 0 0, L_0x6000039880a0;  1 drivers
v0x60000388eac0_0 .net *"_ivl_143", 0 0, L_0x600003988000;  1 drivers
v0x60000388eb50_0 .net *"_ivl_145", 0 0, L_0x6000023c3aa0;  1 drivers
v0x60000388ebe0_0 .net *"_ivl_147", 0 0, L_0x60000398bf20;  1 drivers
v0x60000388ec70_0 .net *"_ivl_149", 0 0, L_0x60000398bd40;  1 drivers
v0x60000388ed00_0 .net *"_ivl_15", 0 0, L_0x6000023c31e0;  1 drivers
v0x60000388ed90_0 .net *"_ivl_151", 0 0, L_0x6000023c3b10;  1 drivers
v0x60000388ee20_0 .net *"_ivl_155", 0 0, L_0x60000398bca0;  1 drivers
v0x60000388eeb0_0 .net *"_ivl_157", 0 0, L_0x60000398be80;  1 drivers
v0x60000388ef40_0 .net *"_ivl_159", 0 0, L_0x60000398bac0;  1 drivers
v0x60000388efd0_0 .net *"_ivl_161", 0 0, L_0x6000023c3b80;  1 drivers
v0x60000388f060_0 .net *"_ivl_163", 0 0, L_0x60000398bde0;  1 drivers
v0x60000388f0f0_0 .net *"_ivl_165", 0 0, L_0x6000023c3bf0;  1 drivers
v0x60000388f180_0 .net *"_ivl_167", 0 0, L_0x60000398ba20;  1 drivers
v0x60000388f210_0 .net *"_ivl_169", 0 0, L_0x6000023c3c60;  1 drivers
v0x60000388f2a0_0 .net *"_ivl_173", 0 0, L_0x60000398bc00;  1 drivers
v0x60000388f330_0 .net *"_ivl_175", 0 0, L_0x60000398bb60;  1 drivers
v0x60000388f3c0_0 .net *"_ivl_177", 0 0, L_0x60000398e940;  1 drivers
v0x60000388f450_0 .net *"_ivl_179", 0 0, L_0x6000023c3cd0;  1 drivers
v0x60000388f4e0_0 .net *"_ivl_181", 0 0, L_0x60000398e8a0;  1 drivers
v0x60000388f570_0 .net *"_ivl_183", 0 0, L_0x6000023c3d40;  1 drivers
v0x60000388f600_0 .net *"_ivl_185", 0 0, L_0x60000398e800;  1 drivers
v0x60000388f690_0 .net *"_ivl_187", 0 0, L_0x60000398e760;  1 drivers
v0x60000388f720_0 .net *"_ivl_189", 0 0, L_0x6000023c3db0;  1 drivers
v0x60000388f7b0_0 .net *"_ivl_19", 0 0, L_0x600003986260;  1 drivers
v0x60000388f840_0 .net *"_ivl_193", 0 0, L_0x60000398e6c0;  1 drivers
v0x60000388f8d0_0 .net *"_ivl_195", 0 0, L_0x60000398e620;  1 drivers
v0x60000388f960_0 .net *"_ivl_197", 0 0, L_0x60000398e580;  1 drivers
v0x60000388f9f0_0 .net *"_ivl_199", 0 0, L_0x6000023c3e20;  1 drivers
v0x60000388fa80_0 .net *"_ivl_201", 0 0, L_0x60000398e4e0;  1 drivers
v0x60000388fb10_0 .net *"_ivl_203", 0 0, L_0x60000398e440;  1 drivers
v0x60000388fba0_0 .net *"_ivl_205", 0 0, L_0x6000023c3e90;  1 drivers
v0x60000388fc30_0 .net *"_ivl_207", 0 0, L_0x60000398e3a0;  1 drivers
v0x60000388fcc0_0 .net *"_ivl_209", 0 0, L_0x6000023c3f00;  1 drivers
v0x60000388fd50_0 .net *"_ivl_21", 0 0, L_0x6000039861c0;  1 drivers
v0x60000388fde0_0 .net *"_ivl_213", 0 0, L_0x60000398e300;  1 drivers
v0x60000388fe70_0 .net *"_ivl_215", 0 0, L_0x60000398e260;  1 drivers
v0x60000388ff00_0 .net *"_ivl_217", 0 0, L_0x60000398e1c0;  1 drivers
v0x600003888000_0 .net *"_ivl_219", 0 0, L_0x6000023c3f70;  1 drivers
v0x600003888090_0 .net *"_ivl_221", 0 0, L_0x60000398e120;  1 drivers
v0x600003888120_0 .net *"_ivl_223", 0 0, L_0x60000398e080;  1 drivers
v0x6000038881b0_0 .net *"_ivl_225", 0 0, L_0x6000023dc000;  1 drivers
v0x600003888240_0 .net *"_ivl_227", 0 0, L_0x60000398dfe0;  1 drivers
v0x6000038882d0_0 .net *"_ivl_229", 0 0, L_0x60000398ff20;  1 drivers
v0x600003888360_0 .net *"_ivl_23", 0 0, L_0x6000023c3250;  1 drivers
v0x6000038883f0_0 .net *"_ivl_231", 0 0, L_0x6000023dc070;  1 drivers
v0x600003888480_0 .net *"_ivl_235", 0 0, L_0x60000398fe80;  1 drivers
v0x600003888510_0 .net *"_ivl_237", 0 0, L_0x60000398fde0;  1 drivers
v0x6000038885a0_0 .net *"_ivl_239", 0 0, L_0x60000398cb40;  1 drivers
v0x600003888630_0 .net *"_ivl_241", 0 0, L_0x60000398caa0;  1 drivers
v0x6000038886c0_0 .net *"_ivl_243", 0 0, L_0x6000023dc0e0;  1 drivers
v0x600003888750_0 .net *"_ivl_245", 0 0, L_0x60000398ca00;  1 drivers
v0x6000038887e0_0 .net *"_ivl_247", 0 0, L_0x6000023dc150;  1 drivers
v0x600003888870_0 .net *"_ivl_249", 0 0, L_0x60000398c960;  1 drivers
v0x600003888900_0 .net *"_ivl_25", 0 0, L_0x600003986120;  1 drivers
v0x600003888990_0 .net *"_ivl_251", 0 0, L_0x6000023dc1c0;  1 drivers
v0x600003888a20_0 .net *"_ivl_255", 0 0, L_0x60000398c8c0;  1 drivers
v0x600003888ab0_0 .net *"_ivl_257", 0 0, L_0x60000398c820;  1 drivers
v0x600003888b40_0 .net *"_ivl_259", 0 0, L_0x60000398c780;  1 drivers
v0x600003888bd0_0 .net *"_ivl_261", 0 0, L_0x60000398c6e0;  1 drivers
v0x600003888c60_0 .net *"_ivl_263", 0 0, L_0x6000023dc230;  1 drivers
v0x600003888cf0_0 .net *"_ivl_265", 0 0, L_0x60000398c640;  1 drivers
v0x600003888d80_0 .net *"_ivl_267", 0 0, L_0x6000023dc2a0;  1 drivers
v0x600003888e10_0 .net *"_ivl_269", 0 0, L_0x60000398c5a0;  1 drivers
v0x600003888ea0_0 .net *"_ivl_27", 0 0, L_0x6000023c32c0;  1 drivers
v0x600003888f30_0 .net *"_ivl_271", 0 0, L_0x60000398c500;  1 drivers
v0x600003888fc0_0 .net *"_ivl_273", 0 0, L_0x6000023dc310;  1 drivers
v0x600003889050_0 .net *"_ivl_277", 0 0, L_0x60000398c460;  1 drivers
v0x6000038890e0_0 .net *"_ivl_279", 0 0, L_0x60000398c3c0;  1 drivers
v0x600003889170_0 .net *"_ivl_281", 0 0, L_0x60000398c320;  1 drivers
v0x600003889200_0 .net *"_ivl_283", 0 0, L_0x60000398c280;  1 drivers
v0x600003889290_0 .net *"_ivl_285", 0 0, L_0x6000023dc380;  1 drivers
v0x600003889320_0 .net *"_ivl_287", 0 0, L_0x60000398c1e0;  1 drivers
v0x6000038893b0_0 .net *"_ivl_289", 0 0, L_0x6000039d4e60;  1 drivers
v0x600003889440_0 .net *"_ivl_29", 0 0, L_0x600003986080;  1 drivers
v0x6000038894d0_0 .net *"_ivl_291", 0 0, L_0x6000023dc3f0;  1 drivers
v0x600003889560_0 .net *"_ivl_293", 0 0, L_0x6000039d4dc0;  1 drivers
v0x6000038895f0_0 .net *"_ivl_295", 0 0, L_0x6000023dc460;  1 drivers
v0x600003889680_0 .net *"_ivl_3", 0 0, L_0x6000039864e0;  1 drivers
v0x600003889710_0 .net *"_ivl_300", 0 0, L_0x6000039d4c80;  1 drivers
v0x6000038897a0_0 .net *"_ivl_302", 0 0, L_0x6000039d4be0;  1 drivers
v0x600003889830_0 .net *"_ivl_304", 0 0, L_0x6000039d4b40;  1 drivers
v0x6000038898c0_0 .net *"_ivl_306", 0 0, L_0x6000039d4aa0;  1 drivers
v0x600003889950_0 .net *"_ivl_308", 0 0, L_0x6000023dc4d0;  1 drivers
v0x6000038899e0_0 .net *"_ivl_31", 0 0, L_0x600003985fe0;  1 drivers
v0x600003889a70_0 .net *"_ivl_310", 0 0, L_0x6000039d4a00;  1 drivers
v0x600003889b00_0 .net *"_ivl_312", 0 0, L_0x6000039d4960;  1 drivers
v0x600003889b90_0 .net *"_ivl_314", 0 0, L_0x6000023dc540;  1 drivers
v0x600003889c20_0 .net *"_ivl_316", 0 0, L_0x6000039d48c0;  1 drivers
v0x600003889cb0_0 .net *"_ivl_318", 0 0, L_0x6000039d4820;  1 drivers
v0x600003889d40_0 .net *"_ivl_320", 0 0, L_0x6000023dc5b0;  1 drivers
v0x600003889dd0_0 .net *"_ivl_33", 0 0, L_0x6000023c3330;  1 drivers
v0x600003889e60_0 .net *"_ivl_37", 0 0, L_0x600003985f40;  1 drivers
v0x600003889ef0_0 .net *"_ivl_39", 0 0, L_0x600003987f20;  1 drivers
v0x600003889f80_0 .net *"_ivl_41", 0 0, L_0x6000023c33a0;  1 drivers
v0x60000388a010_0 .net *"_ivl_43", 0 0, L_0x600003987e80;  1 drivers
v0x60000388a0a0_0 .net *"_ivl_45", 0 0, L_0x600003987de0;  1 drivers
v0x60000388a130_0 .net *"_ivl_47", 0 0, L_0x6000023c3480;  1 drivers
v0x60000388a1c0_0 .net *"_ivl_49", 0 0, L_0x600003987d40;  1 drivers
v0x60000388a250_0 .net *"_ivl_5", 0 0, L_0x600003986440;  1 drivers
v0x60000388a2e0_0 .net *"_ivl_51", 0 0, L_0x6000023c34f0;  1 drivers
v0x60000388a370_0 .net *"_ivl_55", 0 0, L_0x60000398a440;  1 drivers
v0x60000388a400_0 .net *"_ivl_57", 0 0, L_0x60000398a3a0;  1 drivers
v0x60000388a490_0 .net *"_ivl_59", 0 0, L_0x6000023c3410;  1 drivers
v0x60000388a520_0 .net *"_ivl_61", 0 0, L_0x60000398a300;  1 drivers
v0x60000388a5b0_0 .net *"_ivl_63", 0 0, L_0x60000398a260;  1 drivers
v0x60000388a640_0 .net *"_ivl_65", 0 0, L_0x6000023c3560;  1 drivers
v0x60000388a6d0_0 .net *"_ivl_67", 0 0, L_0x60000398a1c0;  1 drivers
v0x60000388a760_0 .net *"_ivl_69", 0 0, L_0x60000398a080;  1 drivers
v0x60000388a7f0_0 .net *"_ivl_7", 0 0, L_0x6000023c3100;  1 drivers
v0x60000388a880_0 .net *"_ivl_71", 0 0, L_0x6000023c35d0;  1 drivers
v0x60000388a910_0 .net *"_ivl_75", 0 0, L_0x600003989fe0;  1 drivers
v0x60000388a9a0_0 .net *"_ivl_77", 0 0, L_0x60000398a120;  1 drivers
v0x60000388aa30_0 .net *"_ivl_79", 0 0, L_0x600003989f40;  1 drivers
v0x60000388aac0_0 .net *"_ivl_81", 0 0, L_0x6000023c3640;  1 drivers
v0x60000388ab50_0 .net *"_ivl_83", 0 0, L_0x600003989ea0;  1 drivers
v0x60000388abe0_0 .net *"_ivl_85", 0 0, L_0x6000023c3720;  1 drivers
v0x60000388ac70_0 .net *"_ivl_87", 0 0, L_0x600003989e00;  1 drivers
v0x60000388ad00_0 .net *"_ivl_89", 0 0, L_0x6000023c3790;  1 drivers
v0x60000388ad90_0 .net *"_ivl_9", 0 0, L_0x6000039863a0;  1 drivers
v0x60000388ae20_0 .net *"_ivl_93", 0 0, L_0x600003989d60;  1 drivers
v0x60000388aeb0_0 .net *"_ivl_95", 0 0, L_0x600003989cc0;  1 drivers
v0x60000388af40_0 .net *"_ivl_97", 0 0, L_0x600003989c20;  1 drivers
v0x60000388afd0_0 .net *"_ivl_99", 0 0, L_0x6000023c36b0;  1 drivers
L_0x6000039864e0 .part L_0x6000039917c0, 3, 1;
L_0x600003986440 .part L_0x6000039917c0, 2, 1;
L_0x6000039863a0 .part L_0x6000039917c0, 1, 1;
L_0x600003986300 .part L_0x6000039917c0, 0, 1;
L_0x600003986260 .part L_0x6000039917c0, 3, 1;
L_0x6000039861c0 .part L_0x6000039917c0, 2, 1;
L_0x600003986120 .part L_0x6000039917c0, 1, 1;
L_0x600003986080 .part L_0x6000039917c0, 0, 1;
L_0x600003985fe0 .reduce/nor L_0x600003986080;
L_0x600003985f40 .part L_0x6000039917c0, 3, 1;
L_0x600003987f20 .part L_0x6000039917c0, 2, 1;
L_0x600003987e80 .part L_0x6000039917c0, 1, 1;
L_0x600003987de0 .reduce/nor L_0x600003987e80;
L_0x600003987d40 .part L_0x6000039917c0, 0, 1;
L_0x60000398a440 .part L_0x6000039917c0, 3, 1;
L_0x60000398a3a0 .part L_0x6000039917c0, 2, 1;
L_0x60000398a300 .part L_0x6000039917c0, 1, 1;
L_0x60000398a260 .reduce/nor L_0x60000398a300;
L_0x60000398a1c0 .part L_0x6000039917c0, 0, 1;
L_0x60000398a080 .reduce/nor L_0x60000398a1c0;
L_0x600003989fe0 .part L_0x6000039917c0, 3, 1;
L_0x60000398a120 .part L_0x6000039917c0, 2, 1;
L_0x600003989f40 .reduce/nor L_0x60000398a120;
L_0x600003989ea0 .part L_0x6000039917c0, 1, 1;
L_0x600003989e00 .part L_0x6000039917c0, 0, 1;
L_0x600003989d60 .part L_0x6000039917c0, 3, 1;
L_0x600003989cc0 .part L_0x6000039917c0, 2, 1;
L_0x600003989c20 .reduce/nor L_0x600003989cc0;
L_0x600003989b80 .part L_0x6000039917c0, 1, 1;
L_0x600003989ae0 .part L_0x6000039917c0, 0, 1;
L_0x60000398b8e0 .reduce/nor L_0x600003989ae0;
L_0x600003988640 .part L_0x6000039917c0, 3, 1;
L_0x6000039885a0 .part L_0x6000039917c0, 2, 1;
L_0x600003988500 .reduce/nor L_0x6000039885a0;
L_0x6000039883c0 .part L_0x6000039917c0, 1, 1;
L_0x600003988320 .reduce/nor L_0x6000039883c0;
L_0x600003988280 .part L_0x6000039917c0, 0, 1;
L_0x600003988460 .part L_0x6000039917c0, 3, 1;
L_0x6000039881e0 .part L_0x6000039917c0, 2, 1;
L_0x600003988140 .reduce/nor L_0x6000039881e0;
L_0x6000039880a0 .part L_0x6000039917c0, 1, 1;
L_0x600003988000 .reduce/nor L_0x6000039880a0;
L_0x60000398bf20 .part L_0x6000039917c0, 0, 1;
L_0x60000398bd40 .reduce/nor L_0x60000398bf20;
L_0x60000398bca0 .part L_0x6000039917c0, 3, 1;
L_0x60000398be80 .reduce/nor L_0x60000398bca0;
L_0x60000398bac0 .part L_0x6000039917c0, 2, 1;
L_0x60000398bde0 .part L_0x6000039917c0, 1, 1;
L_0x60000398ba20 .part L_0x6000039917c0, 0, 1;
L_0x60000398bc00 .part L_0x6000039917c0, 3, 1;
L_0x60000398bb60 .reduce/nor L_0x60000398bc00;
L_0x60000398e940 .part L_0x6000039917c0, 2, 1;
L_0x60000398e8a0 .part L_0x6000039917c0, 1, 1;
L_0x60000398e800 .part L_0x6000039917c0, 0, 1;
L_0x60000398e760 .reduce/nor L_0x60000398e800;
L_0x60000398e6c0 .part L_0x6000039917c0, 3, 1;
L_0x60000398e620 .reduce/nor L_0x60000398e6c0;
L_0x60000398e580 .part L_0x6000039917c0, 2, 1;
L_0x60000398e4e0 .part L_0x6000039917c0, 1, 1;
L_0x60000398e440 .reduce/nor L_0x60000398e4e0;
L_0x60000398e3a0 .part L_0x6000039917c0, 0, 1;
L_0x60000398e300 .part L_0x6000039917c0, 3, 1;
L_0x60000398e260 .reduce/nor L_0x60000398e300;
L_0x60000398e1c0 .part L_0x6000039917c0, 2, 1;
L_0x60000398e120 .part L_0x6000039917c0, 1, 1;
L_0x60000398e080 .reduce/nor L_0x60000398e120;
L_0x60000398dfe0 .part L_0x6000039917c0, 0, 1;
L_0x60000398ff20 .reduce/nor L_0x60000398dfe0;
L_0x60000398fe80 .part L_0x6000039917c0, 3, 1;
L_0x60000398fde0 .reduce/nor L_0x60000398fe80;
L_0x60000398cb40 .part L_0x6000039917c0, 2, 1;
L_0x60000398caa0 .reduce/nor L_0x60000398cb40;
L_0x60000398ca00 .part L_0x6000039917c0, 1, 1;
L_0x60000398c960 .part L_0x6000039917c0, 0, 1;
L_0x60000398c8c0 .part L_0x6000039917c0, 3, 1;
L_0x60000398c820 .reduce/nor L_0x60000398c8c0;
L_0x60000398c780 .part L_0x6000039917c0, 2, 1;
L_0x60000398c6e0 .reduce/nor L_0x60000398c780;
L_0x60000398c640 .part L_0x6000039917c0, 1, 1;
L_0x60000398c5a0 .part L_0x6000039917c0, 0, 1;
L_0x60000398c500 .reduce/nor L_0x60000398c5a0;
L_0x60000398c460 .part L_0x6000039917c0, 3, 1;
L_0x60000398c3c0 .reduce/nor L_0x60000398c460;
L_0x60000398c320 .part L_0x6000039917c0, 2, 1;
L_0x60000398c280 .reduce/nor L_0x60000398c320;
L_0x60000398c1e0 .part L_0x6000039917c0, 1, 1;
L_0x6000039d4e60 .reduce/nor L_0x60000398c1e0;
L_0x6000039d4dc0 .part L_0x6000039917c0, 0, 1;
LS_0x6000039d4d20_0_0 .concat8 [ 1 1 1 1], L_0x6000023dc5b0, L_0x6000023dc460, L_0x6000023dc310, L_0x6000023dc1c0;
LS_0x6000039d4d20_0_4 .concat8 [ 1 1 1 1], L_0x6000023dc070, L_0x6000023c3f00, L_0x6000023c3db0, L_0x6000023c3c60;
LS_0x6000039d4d20_0_8 .concat8 [ 1 1 1 1], L_0x6000023c3b10, L_0x6000023c39c0, L_0x6000023c3870, L_0x6000023c3790;
LS_0x6000039d4d20_0_12 .concat8 [ 1 1 1 1], L_0x6000023c35d0, L_0x6000023c34f0, L_0x6000023c3330, L_0x6000023c31e0;
L_0x6000039d4d20 .concat8 [ 4 4 4 4], LS_0x6000039d4d20_0_0, LS_0x6000039d4d20_0_4, LS_0x6000039d4d20_0_8, LS_0x6000039d4d20_0_12;
L_0x6000039d4c80 .part L_0x6000039917c0, 3, 1;
L_0x6000039d4be0 .reduce/nor L_0x6000039d4c80;
L_0x6000039d4b40 .part L_0x6000039917c0, 2, 1;
L_0x6000039d4aa0 .reduce/nor L_0x6000039d4b40;
L_0x6000039d4a00 .part L_0x6000039917c0, 1, 1;
L_0x6000039d4960 .reduce/nor L_0x6000039d4a00;
L_0x6000039d48c0 .part L_0x6000039917c0, 0, 1;
L_0x6000039d4820 .reduce/nor L_0x6000039d48c0;
S_0x7fe32a251230 .scope module, "regArray[0]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000389cab0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x60000389cb40_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x60000389cbd0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x60000389cc60_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  1 drivers
v0x60000389ccf0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  1 drivers
v0x60000389cd80_0 .net "WriteReg", 0 0, L_0x60000390c500;  1 drivers
v0x60000389ce10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389cea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef700 .part L_0x600003917340, 0, 1;
L_0x6000039ef7a0 .part L_0x600003917340, 1, 1;
L_0x6000039ef840 .part L_0x600003917340, 2, 1;
L_0x6000039ef8e0 .part L_0x600003917340, 3, 1;
L_0x6000039ef980 .part L_0x600003917340, 4, 1;
L_0x6000039efa20 .part L_0x600003917340, 5, 1;
L_0x6000039efac0 .part L_0x600003917340, 6, 1;
L_0x6000039efb60 .part L_0x600003917340, 7, 1;
L_0x6000039efc00 .part L_0x600003917340, 8, 1;
L_0x6000039efca0 .part L_0x600003917340, 9, 1;
L_0x6000039efd40 .part L_0x600003917340, 10, 1;
L_0x6000039efde0 .part L_0x600003917340, 11, 1;
L_0x6000039efe80 .part L_0x600003917340, 12, 1;
L_0x6000039eff20 .part L_0x600003917340, 13, 1;
L_0x6000039e8000 .part L_0x600003917340, 14, 1;
L_0x6000039e80a0 .part L_0x600003917340, 15, 1;
p0x7fe3288b5ac8 .port I0x600000894740, L_0x6000039ee300;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b5ac8;
p0x7fe3288b5ee8 .port I0x600000894740, L_0x6000039ee440;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b5ee8;
p0x7fe3288b62a8 .port I0x600000894740, L_0x6000039ee580;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b62a8;
p0x7fe3288b6668 .port I0x600000894740, L_0x6000039ee6c0;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b6668;
p0x7fe3288b6a28 .port I0x600000894740, L_0x6000039ee800;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b6a28;
p0x7fe3288b6de8 .port I0x600000894740, L_0x6000039ee940;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b6de8;
p0x7fe3288b71a8 .port I0x600000894740, L_0x6000039eea80;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b71a8;
p0x7fe3288b7568 .port I0x600000894740, L_0x6000039eebc0;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b7568;
p0x7fe3288b7928 .port I0x600000894740, L_0x6000039eed00;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b7928;
p0x7fe3288b7ce8 .port I0x600000894740, L_0x6000039eee40;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b7ce8;
p0x7fe3288b80a8 .port I0x600000894740, L_0x6000039eef80;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b80a8;
p0x7fe3288b8468 .port I0x600000894740, L_0x6000039ef0c0;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b8468;
p0x7fe3288b8828 .port I0x600000894740, L_0x6000039ef200;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b8828;
p0x7fe3288b8be8 .port I0x600000894740, L_0x6000039ef340;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b8be8;
p0x7fe3288b8fa8 .port I0x600000894740, L_0x6000039ef480;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b8fa8;
p0x7fe3288b9368 .port I0x600000894740, L_0x6000039ef5c0;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b9368;
p0x7fe3288b5af8 .port I0x6000009d9fe0, L_0x6000039ee3a0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b5af8;
p0x7fe3288b5f18 .port I0x6000009d9fe0, L_0x6000039ee4e0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b5f18;
p0x7fe3288b62d8 .port I0x6000009d9fe0, L_0x6000039ee620;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b62d8;
p0x7fe3288b6698 .port I0x6000009d9fe0, L_0x6000039ee760;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b6698;
p0x7fe3288b6a58 .port I0x6000009d9fe0, L_0x6000039ee8a0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b6a58;
p0x7fe3288b6e18 .port I0x6000009d9fe0, L_0x6000039ee9e0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b6e18;
p0x7fe3288b71d8 .port I0x6000009d9fe0, L_0x6000039eeb20;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b71d8;
p0x7fe3288b7598 .port I0x6000009d9fe0, L_0x6000039eec60;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b7598;
p0x7fe3288b7958 .port I0x6000009d9fe0, L_0x6000039eeda0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b7958;
p0x7fe3288b7d18 .port I0x6000009d9fe0, L_0x6000039eeee0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b7d18;
p0x7fe3288b80d8 .port I0x6000009d9fe0, L_0x6000039ef020;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b80d8;
p0x7fe3288b8498 .port I0x6000009d9fe0, L_0x6000039ef160;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b8498;
p0x7fe3288b8858 .port I0x6000009d9fe0, L_0x6000039ef2a0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b8858;
p0x7fe3288b8c18 .port I0x6000009d9fe0, L_0x6000039ef3e0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b8c18;
p0x7fe3288b8fd8 .port I0x6000009d9fe0, L_0x6000039ef520;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b8fd8;
p0x7fe3288b9398 .port I0x6000009d9fe0, L_0x6000039ef660;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b9398;
S_0x7fe32a2514c0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000388b3c0_0 .net8 "Bitline1", 0 0, p0x7fe3288b5ac8;  1 drivers, strength-aware
v0x60000388b450_0 .net8 "Bitline2", 0 0, p0x7fe3288b5af8;  1 drivers, strength-aware
v0x60000388b4e0_0 .net "D", 0 0, L_0x6000039ef700;  1 drivers
v0x60000388b570_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x60000388b600_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x60000388b690_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b5b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000388b720_0 name=_ivl_0
o0x7fe3288b5bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000388b7b0_0 name=_ivl_4
v0x60000388b840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000388b8d0_0 .net "dffOut", 0 0, v0x60000388b2a0_0;  1 drivers
v0x60000388b960_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee300 .functor MUXZ 1, o0x7fe3288b5b88, v0x60000388b2a0_0, L_0x60000390cf00, C4<>;
L_0x6000039ee3a0 .functor MUXZ 1, o0x7fe3288b5bb8, v0x60000388b2a0_0, L_0x60000390d900, C4<>;
S_0x7fe32a251630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2514c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000388b060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000388b0f0_0 .net "d", 0 0, L_0x6000039ef700;  alias, 1 drivers
v0x60000388b180_0 .net "q", 0 0, v0x60000388b2a0_0;  alias, 1 drivers
v0x60000388b210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000388b2a0_0 .var "state", 0 0;
v0x60000388b330_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a2517a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000388bd50_0 .net8 "Bitline1", 0 0, p0x7fe3288b5ee8;  1 drivers, strength-aware
v0x60000388bde0_0 .net8 "Bitline2", 0 0, p0x7fe3288b5f18;  1 drivers, strength-aware
v0x60000388be70_0 .net "D", 0 0, L_0x6000039ef7a0;  1 drivers
v0x60000388bf00_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003884000_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003884090_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b5f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003884120_0 name=_ivl_0
o0x7fe3288b5f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038841b0_0 name=_ivl_4
v0x600003884240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038842d0_0 .net "dffOut", 0 0, v0x60000388bc30_0;  1 drivers
v0x600003884360_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee440 .functor MUXZ 1, o0x7fe3288b5f48, v0x60000388bc30_0, L_0x60000390cf00, C4<>;
L_0x6000039ee4e0 .functor MUXZ 1, o0x7fe3288b5f78, v0x60000388bc30_0, L_0x60000390d900, C4<>;
S_0x7fe32a251910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2517a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000388b9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000388ba80_0 .net "d", 0 0, L_0x6000039ef7a0;  alias, 1 drivers
v0x60000388bb10_0 .net "q", 0 0, v0x60000388bc30_0;  alias, 1 drivers
v0x60000388bba0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000388bc30_0 .var "state", 0 0;
v0x60000388bcc0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a251a80 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003884750_0 .net8 "Bitline1", 0 0, p0x7fe3288b62a8;  1 drivers, strength-aware
v0x6000038847e0_0 .net8 "Bitline2", 0 0, p0x7fe3288b62d8;  1 drivers, strength-aware
v0x600003884870_0 .net "D", 0 0, L_0x6000039ef840;  1 drivers
v0x600003884900_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003884990_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003884a20_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b6308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003884ab0_0 name=_ivl_0
o0x7fe3288b6338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003884b40_0 name=_ivl_4
v0x600003884bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003884c60_0 .net "dffOut", 0 0, v0x600003884630_0;  1 drivers
v0x600003884cf0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee580 .functor MUXZ 1, o0x7fe3288b6308, v0x600003884630_0, L_0x60000390cf00, C4<>;
L_0x6000039ee620 .functor MUXZ 1, o0x7fe3288b6338, v0x600003884630_0, L_0x60000390d900, C4<>;
S_0x7fe32a251bf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a251a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038843f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003884480_0 .net "d", 0 0, L_0x6000039ef840;  alias, 1 drivers
v0x600003884510_0 .net "q", 0 0, v0x600003884630_0;  alias, 1 drivers
v0x6000038845a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003884630_0 .var "state", 0 0;
v0x6000038846c0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a251d60 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038850e0_0 .net8 "Bitline1", 0 0, p0x7fe3288b6668;  1 drivers, strength-aware
v0x600003885170_0 .net8 "Bitline2", 0 0, p0x7fe3288b6698;  1 drivers, strength-aware
v0x600003885200_0 .net "D", 0 0, L_0x6000039ef8e0;  1 drivers
v0x600003885290_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003885320_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038853b0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b66c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003885440_0 name=_ivl_0
o0x7fe3288b66f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038854d0_0 name=_ivl_4
v0x600003885560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038855f0_0 .net "dffOut", 0 0, v0x600003884fc0_0;  1 drivers
v0x600003885680_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee6c0 .functor MUXZ 1, o0x7fe3288b66c8, v0x600003884fc0_0, L_0x60000390cf00, C4<>;
L_0x6000039ee760 .functor MUXZ 1, o0x7fe3288b66f8, v0x600003884fc0_0, L_0x60000390d900, C4<>;
S_0x7fe32a251ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a251d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003884d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003884e10_0 .net "d", 0 0, L_0x6000039ef8e0;  alias, 1 drivers
v0x600003884ea0_0 .net "q", 0 0, v0x600003884fc0_0;  alias, 1 drivers
v0x600003884f30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003884fc0_0 .var "state", 0 0;
v0x600003885050_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a252040 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003885a70_0 .net8 "Bitline1", 0 0, p0x7fe3288b6a28;  1 drivers, strength-aware
v0x600003885b00_0 .net8 "Bitline2", 0 0, p0x7fe3288b6a58;  1 drivers, strength-aware
v0x600003885b90_0 .net "D", 0 0, L_0x6000039ef980;  1 drivers
v0x600003885c20_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003885cb0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003885d40_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b6a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003885dd0_0 name=_ivl_0
o0x7fe3288b6ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003885e60_0 name=_ivl_4
v0x600003885ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003885f80_0 .net "dffOut", 0 0, v0x600003885950_0;  1 drivers
v0x600003886010_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee800 .functor MUXZ 1, o0x7fe3288b6a88, v0x600003885950_0, L_0x60000390cf00, C4<>;
L_0x6000039ee8a0 .functor MUXZ 1, o0x7fe3288b6ab8, v0x600003885950_0, L_0x60000390d900, C4<>;
S_0x7fe32a2521b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a252040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003885710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038857a0_0 .net "d", 0 0, L_0x6000039ef980;  alias, 1 drivers
v0x600003885830_0 .net "q", 0 0, v0x600003885950_0;  alias, 1 drivers
v0x6000038858c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003885950_0 .var "state", 0 0;
v0x6000038859e0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a252320 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003886400_0 .net8 "Bitline1", 0 0, p0x7fe3288b6de8;  1 drivers, strength-aware
v0x600003886490_0 .net8 "Bitline2", 0 0, p0x7fe3288b6e18;  1 drivers, strength-aware
v0x600003886520_0 .net "D", 0 0, L_0x6000039efa20;  1 drivers
v0x6000038865b0_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003886640_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038866d0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b6e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003886760_0 name=_ivl_0
o0x7fe3288b6e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038867f0_0 name=_ivl_4
v0x600003886880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003886910_0 .net "dffOut", 0 0, v0x6000038862e0_0;  1 drivers
v0x6000038869a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ee940 .functor MUXZ 1, o0x7fe3288b6e48, v0x6000038862e0_0, L_0x60000390cf00, C4<>;
L_0x6000039ee9e0 .functor MUXZ 1, o0x7fe3288b6e78, v0x6000038862e0_0, L_0x60000390d900, C4<>;
S_0x7fe32a252490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a252320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038860a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003886130_0 .net "d", 0 0, L_0x6000039efa20;  alias, 1 drivers
v0x6000038861c0_0 .net "q", 0 0, v0x6000038862e0_0;  alias, 1 drivers
v0x600003886250_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038862e0_0 .var "state", 0 0;
v0x600003886370_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a252600 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003886d90_0 .net8 "Bitline1", 0 0, p0x7fe3288b71a8;  1 drivers, strength-aware
v0x600003886e20_0 .net8 "Bitline2", 0 0, p0x7fe3288b71d8;  1 drivers, strength-aware
v0x600003886eb0_0 .net "D", 0 0, L_0x6000039efac0;  1 drivers
v0x600003886f40_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003886fd0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003887060_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b7208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038870f0_0 name=_ivl_0
o0x7fe3288b7238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003887180_0 name=_ivl_4
v0x600003887210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038872a0_0 .net "dffOut", 0 0, v0x600003886c70_0;  1 drivers
v0x600003887330_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eea80 .functor MUXZ 1, o0x7fe3288b7208, v0x600003886c70_0, L_0x60000390cf00, C4<>;
L_0x6000039eeb20 .functor MUXZ 1, o0x7fe3288b7238, v0x600003886c70_0, L_0x60000390d900, C4<>;
S_0x7fe32a252770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a252600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003886a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003886ac0_0 .net "d", 0 0, L_0x6000039efac0;  alias, 1 drivers
v0x600003886b50_0 .net "q", 0 0, v0x600003886c70_0;  alias, 1 drivers
v0x600003886be0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003886c70_0 .var "state", 0 0;
v0x600003886d00_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a2528e0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003887720_0 .net8 "Bitline1", 0 0, p0x7fe3288b7568;  1 drivers, strength-aware
v0x6000038877b0_0 .net8 "Bitline2", 0 0, p0x7fe3288b7598;  1 drivers, strength-aware
v0x600003887840_0 .net "D", 0 0, L_0x6000039efb60;  1 drivers
v0x6000038878d0_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003887960_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038879f0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b75c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003887a80_0 name=_ivl_0
o0x7fe3288b75f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003887b10_0 name=_ivl_4
v0x600003887ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003887c30_0 .net "dffOut", 0 0, v0x600003887600_0;  1 drivers
v0x600003887cc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eebc0 .functor MUXZ 1, o0x7fe3288b75c8, v0x600003887600_0, L_0x60000390cf00, C4<>;
L_0x6000039eec60 .functor MUXZ 1, o0x7fe3288b75f8, v0x600003887600_0, L_0x60000390d900, C4<>;
S_0x7fe32a252a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2528e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038873c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003887450_0 .net "d", 0 0, L_0x6000039efb60;  alias, 1 drivers
v0x6000038874e0_0 .net "q", 0 0, v0x600003887600_0;  alias, 1 drivers
v0x600003887570_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003887600_0 .var "state", 0 0;
v0x600003887690_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a252bc0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003880120_0 .net8 "Bitline1", 0 0, p0x7fe3288b7928;  1 drivers, strength-aware
v0x6000038801b0_0 .net8 "Bitline2", 0 0, p0x7fe3288b7958;  1 drivers, strength-aware
v0x600003880240_0 .net "D", 0 0, L_0x6000039efc00;  1 drivers
v0x6000038802d0_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003880360_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038803f0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b7988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003880480_0 name=_ivl_0
o0x7fe3288b79b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003880510_0 name=_ivl_4
v0x6000038805a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003880630_0 .net "dffOut", 0 0, v0x600003880000_0;  1 drivers
v0x6000038806c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eed00 .functor MUXZ 1, o0x7fe3288b7988, v0x600003880000_0, L_0x60000390cf00, C4<>;
L_0x6000039eeda0 .functor MUXZ 1, o0x7fe3288b79b8, v0x600003880000_0, L_0x60000390d900, C4<>;
S_0x7fe32a252d30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a252bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003887d50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003887de0_0 .net "d", 0 0, L_0x6000039efc00;  alias, 1 drivers
v0x600003887e70_0 .net "q", 0 0, v0x600003880000_0;  alias, 1 drivers
v0x600003887f00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003880000_0 .var "state", 0 0;
v0x600003880090_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a2532a0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003880ab0_0 .net8 "Bitline1", 0 0, p0x7fe3288b7ce8;  1 drivers, strength-aware
v0x600003880b40_0 .net8 "Bitline2", 0 0, p0x7fe3288b7d18;  1 drivers, strength-aware
v0x600003880bd0_0 .net "D", 0 0, L_0x6000039efca0;  1 drivers
v0x600003880c60_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003880cf0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003880d80_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b7d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003880e10_0 name=_ivl_0
o0x7fe3288b7d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003880ea0_0 name=_ivl_4
v0x600003880f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003880fc0_0 .net "dffOut", 0 0, v0x600003880990_0;  1 drivers
v0x600003881050_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eee40 .functor MUXZ 1, o0x7fe3288b7d48, v0x600003880990_0, L_0x60000390cf00, C4<>;
L_0x6000039eeee0 .functor MUXZ 1, o0x7fe3288b7d78, v0x600003880990_0, L_0x60000390d900, C4<>;
S_0x7fe32a253410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2532a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003880750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038807e0_0 .net "d", 0 0, L_0x6000039efca0;  alias, 1 drivers
v0x600003880870_0 .net "q", 0 0, v0x600003880990_0;  alias, 1 drivers
v0x600003880900_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003880990_0 .var "state", 0 0;
v0x600003880a20_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a253580 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003881440_0 .net8 "Bitline1", 0 0, p0x7fe3288b80a8;  1 drivers, strength-aware
v0x6000038814d0_0 .net8 "Bitline2", 0 0, p0x7fe3288b80d8;  1 drivers, strength-aware
v0x600003881560_0 .net "D", 0 0, L_0x6000039efd40;  1 drivers
v0x6000038815f0_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003881680_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003881710_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b8108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038817a0_0 name=_ivl_0
o0x7fe3288b8138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003881830_0 name=_ivl_4
v0x6000038818c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003881950_0 .net "dffOut", 0 0, v0x600003881320_0;  1 drivers
v0x6000038819e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eef80 .functor MUXZ 1, o0x7fe3288b8108, v0x600003881320_0, L_0x60000390cf00, C4<>;
L_0x6000039ef020 .functor MUXZ 1, o0x7fe3288b8138, v0x600003881320_0, L_0x60000390d900, C4<>;
S_0x7fe32a2536f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a253580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038810e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003881170_0 .net "d", 0 0, L_0x6000039efd40;  alias, 1 drivers
v0x600003881200_0 .net "q", 0 0, v0x600003881320_0;  alias, 1 drivers
v0x600003881290_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003881320_0 .var "state", 0 0;
v0x6000038813b0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a253860 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003881dd0_0 .net8 "Bitline1", 0 0, p0x7fe3288b8468;  1 drivers, strength-aware
v0x600003881e60_0 .net8 "Bitline2", 0 0, p0x7fe3288b8498;  1 drivers, strength-aware
v0x600003881ef0_0 .net "D", 0 0, L_0x6000039efde0;  1 drivers
v0x600003881f80_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003882010_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038820a0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b84c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003882130_0 name=_ivl_0
o0x7fe3288b84f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038821c0_0 name=_ivl_4
v0x600003882250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038822e0_0 .net "dffOut", 0 0, v0x600003881cb0_0;  1 drivers
v0x600003882370_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef0c0 .functor MUXZ 1, o0x7fe3288b84c8, v0x600003881cb0_0, L_0x60000390cf00, C4<>;
L_0x6000039ef160 .functor MUXZ 1, o0x7fe3288b84f8, v0x600003881cb0_0, L_0x60000390d900, C4<>;
S_0x7fe32a2539d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a253860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003881a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003881b00_0 .net "d", 0 0, L_0x6000039efde0;  alias, 1 drivers
v0x600003881b90_0 .net "q", 0 0, v0x600003881cb0_0;  alias, 1 drivers
v0x600003881c20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003881cb0_0 .var "state", 0 0;
v0x600003881d40_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a253b40 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003882760_0 .net8 "Bitline1", 0 0, p0x7fe3288b8828;  1 drivers, strength-aware
v0x6000038827f0_0 .net8 "Bitline2", 0 0, p0x7fe3288b8858;  1 drivers, strength-aware
v0x600003882880_0 .net "D", 0 0, L_0x6000039efe80;  1 drivers
v0x600003882910_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x6000038829a0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003882a30_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b8888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003882ac0_0 name=_ivl_0
o0x7fe3288b88b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003882b50_0 name=_ivl_4
v0x600003882be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003882c70_0 .net "dffOut", 0 0, v0x600003882640_0;  1 drivers
v0x600003882d00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef200 .functor MUXZ 1, o0x7fe3288b8888, v0x600003882640_0, L_0x60000390cf00, C4<>;
L_0x6000039ef2a0 .functor MUXZ 1, o0x7fe3288b88b8, v0x600003882640_0, L_0x60000390d900, C4<>;
S_0x7fe32a253cb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a253b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003882400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003882490_0 .net "d", 0 0, L_0x6000039efe80;  alias, 1 drivers
v0x600003882520_0 .net "q", 0 0, v0x600003882640_0;  alias, 1 drivers
v0x6000038825b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003882640_0 .var "state", 0 0;
v0x6000038826d0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a253e20 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038830f0_0 .net8 "Bitline1", 0 0, p0x7fe3288b8be8;  1 drivers, strength-aware
v0x600003883180_0 .net8 "Bitline2", 0 0, p0x7fe3288b8c18;  1 drivers, strength-aware
v0x600003883210_0 .net "D", 0 0, L_0x6000039eff20;  1 drivers
v0x6000038832a0_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003883330_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x6000038833c0_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b8c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003883450_0 name=_ivl_0
o0x7fe3288b8c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038834e0_0 name=_ivl_4
v0x600003883570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003883600_0 .net "dffOut", 0 0, v0x600003882fd0_0;  1 drivers
v0x600003883690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef340 .functor MUXZ 1, o0x7fe3288b8c48, v0x600003882fd0_0, L_0x60000390cf00, C4<>;
L_0x6000039ef3e0 .functor MUXZ 1, o0x7fe3288b8c78, v0x600003882fd0_0, L_0x60000390d900, C4<>;
S_0x7fe32a253f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a253e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003882d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003882e20_0 .net "d", 0 0, L_0x6000039eff20;  alias, 1 drivers
v0x600003882eb0_0 .net "q", 0 0, v0x600003882fd0_0;  alias, 1 drivers
v0x600003882f40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003882fd0_0 .var "state", 0 0;
v0x600003883060_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a254100 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003883a80_0 .net8 "Bitline1", 0 0, p0x7fe3288b8fa8;  1 drivers, strength-aware
v0x600003883b10_0 .net8 "Bitline2", 0 0, p0x7fe3288b8fd8;  1 drivers, strength-aware
v0x600003883ba0_0 .net "D", 0 0, L_0x6000039e8000;  1 drivers
v0x600003883c30_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x600003883cc0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x600003883d50_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b9008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003883de0_0 name=_ivl_0
o0x7fe3288b9038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003883e70_0 name=_ivl_4
v0x600003883f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389c000_0 .net "dffOut", 0 0, v0x600003883960_0;  1 drivers
v0x60000389c090_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef480 .functor MUXZ 1, o0x7fe3288b9008, v0x600003883960_0, L_0x60000390cf00, C4<>;
L_0x6000039ef520 .functor MUXZ 1, o0x7fe3288b9038, v0x600003883960_0, L_0x60000390d900, C4<>;
S_0x7fe32a254270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a254100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003883720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038837b0_0 .net "d", 0 0, L_0x6000039e8000;  alias, 1 drivers
v0x600003883840_0 .net "q", 0 0, v0x600003883960_0;  alias, 1 drivers
v0x6000038838d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003883960_0 .var "state", 0 0;
v0x6000038839f0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a2543e0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a251230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389c480_0 .net8 "Bitline1", 0 0, p0x7fe3288b9368;  1 drivers, strength-aware
v0x60000389c510_0 .net8 "Bitline2", 0 0, p0x7fe3288b9398;  1 drivers, strength-aware
v0x60000389c5a0_0 .net "D", 0 0, L_0x6000039e80a0;  1 drivers
v0x60000389c630_0 .net "ReadEnable1", 0 0, L_0x60000390cf00;  alias, 1 drivers
v0x60000389c6c0_0 .net "ReadEnable2", 0 0, L_0x60000390d900;  alias, 1 drivers
v0x60000389c750_0 .net "WriteEnable", 0 0, L_0x60000390c500;  alias, 1 drivers
o0x7fe3288b93c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389c7e0_0 name=_ivl_0
o0x7fe3288b93f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389c870_0 name=_ivl_4
v0x60000389c900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389c990_0 .net "dffOut", 0 0, v0x60000389c360_0;  1 drivers
v0x60000389ca20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ef5c0 .functor MUXZ 1, o0x7fe3288b93c8, v0x60000389c360_0, L_0x60000390cf00, C4<>;
L_0x6000039ef660 .functor MUXZ 1, o0x7fe3288b93f8, v0x60000389c360_0, L_0x60000390d900, C4<>;
S_0x7fe32a254550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2543e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389c120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389c1b0_0 .net "d", 0 0, L_0x6000039e80a0;  alias, 1 drivers
v0x60000389c240_0 .net "q", 0 0, v0x60000389c360_0;  alias, 1 drivers
v0x60000389c2d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389c360_0 .var "state", 0 0;
v0x60000389c3f0_0 .net "wen", 0 0, L_0x60000390c500;  alias, 1 drivers
S_0x7fe32a252ea0 .scope module, "regArray[1]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003896910_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038969a0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x600003896a30_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x600003896ac0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  1 drivers
v0x600003896b50_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  1 drivers
v0x600003896be0_0 .net "WriteReg", 0 0, L_0x60000390c5a0;  1 drivers
v0x600003896c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003896d00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e9540 .part L_0x600003917340, 0, 1;
L_0x6000039e95e0 .part L_0x600003917340, 1, 1;
L_0x6000039e9680 .part L_0x600003917340, 2, 1;
L_0x6000039e9720 .part L_0x600003917340, 3, 1;
L_0x6000039e97c0 .part L_0x600003917340, 4, 1;
L_0x6000039e9860 .part L_0x600003917340, 5, 1;
L_0x6000039e9900 .part L_0x600003917340, 6, 1;
L_0x6000039e99a0 .part L_0x600003917340, 7, 1;
L_0x6000039e9a40 .part L_0x600003917340, 8, 1;
L_0x6000039e9ae0 .part L_0x600003917340, 9, 1;
L_0x6000039e9b80 .part L_0x600003917340, 10, 1;
L_0x6000039e9c20 .part L_0x600003917340, 11, 1;
L_0x6000039e9cc0 .part L_0x600003917340, 12, 1;
L_0x6000039e9d60 .part L_0x600003917340, 13, 1;
L_0x6000039e9e00 .part L_0x600003917340, 14, 1;
L_0x6000039e9ea0 .part L_0x600003917340, 15, 1;
p0x7fe3288b9968 .port I0x600000894740, L_0x6000039e8140;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b9968;
p0x7fe3288b9d88 .port I0x600000894740, L_0x6000039e8280;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288b9d88;
p0x7fe3288ba148 .port I0x600000894740, L_0x6000039e83c0;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ba148;
p0x7fe3288ba508 .port I0x600000894740, L_0x6000039e8500;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ba508;
p0x7fe3288ba8c8 .port I0x600000894740, L_0x6000039e8640;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ba8c8;
p0x7fe3288bac88 .port I0x600000894740, L_0x6000039e8780;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bac88;
p0x7fe3288bb048 .port I0x600000894740, L_0x6000039e88c0;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bb048;
p0x7fe3288bb408 .port I0x600000894740, L_0x6000039e8a00;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bb408;
p0x7fe3288bb7c8 .port I0x600000894740, L_0x6000039e8b40;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bb7c8;
p0x7fe3288bbb88 .port I0x600000894740, L_0x6000039e8c80;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bbb88;
p0x7fe3288bbf48 .port I0x600000894740, L_0x6000039e8dc0;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bbf48;
p0x7fe3288bc308 .port I0x600000894740, L_0x6000039e8f00;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bc308;
p0x7fe3288bc6c8 .port I0x600000894740, L_0x6000039e9040;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bc6c8;
p0x7fe3288bca88 .port I0x600000894740, L_0x6000039e9180;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bca88;
p0x7fe3288bce48 .port I0x600000894740, L_0x6000039e92c0;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bce48;
p0x7fe3288bd208 .port I0x600000894740, L_0x6000039e9400;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bd208;
p0x7fe3288b9998 .port I0x6000009d9fe0, L_0x6000039e81e0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b9998;
p0x7fe3288b9db8 .port I0x6000009d9fe0, L_0x6000039e8320;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288b9db8;
p0x7fe3288ba178 .port I0x6000009d9fe0, L_0x6000039e8460;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ba178;
p0x7fe3288ba538 .port I0x6000009d9fe0, L_0x6000039e85a0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ba538;
p0x7fe3288ba8f8 .port I0x6000009d9fe0, L_0x6000039e86e0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ba8f8;
p0x7fe3288bacb8 .port I0x6000009d9fe0, L_0x6000039e8820;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bacb8;
p0x7fe3288bb078 .port I0x6000009d9fe0, L_0x6000039e8960;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bb078;
p0x7fe3288bb438 .port I0x6000009d9fe0, L_0x6000039e8aa0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bb438;
p0x7fe3288bb7f8 .port I0x6000009d9fe0, L_0x6000039e8be0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bb7f8;
p0x7fe3288bbbb8 .port I0x6000009d9fe0, L_0x6000039e8d20;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bbbb8;
p0x7fe3288bbf78 .port I0x6000009d9fe0, L_0x6000039e8e60;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bbf78;
p0x7fe3288bc338 .port I0x6000009d9fe0, L_0x6000039e8fa0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bc338;
p0x7fe3288bc6f8 .port I0x6000009d9fe0, L_0x6000039e90e0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bc6f8;
p0x7fe3288bcab8 .port I0x6000009d9fe0, L_0x6000039e9220;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bcab8;
p0x7fe3288bce78 .port I0x6000009d9fe0, L_0x6000039e9360;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bce78;
p0x7fe3288bd238 .port I0x6000009d9fe0, L_0x6000039e94a0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bd238;
S_0x7fe32a253010 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389d290_0 .net8 "Bitline1", 0 0, p0x7fe3288b9968;  1 drivers, strength-aware
v0x60000389d320_0 .net8 "Bitline2", 0 0, p0x7fe3288b9998;  1 drivers, strength-aware
v0x60000389d3b0_0 .net "D", 0 0, L_0x6000039e9540;  1 drivers
v0x60000389d440_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389d4d0_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389d560_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288b9a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389d5f0_0 name=_ivl_0
o0x7fe3288b9a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389d680_0 name=_ivl_4
v0x60000389d710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389d7a0_0 .net "dffOut", 0 0, v0x60000389d170_0;  1 drivers
v0x60000389d830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8140 .functor MUXZ 1, o0x7fe3288b9a28, v0x60000389d170_0, L_0x60000390cfa0, C4<>;
L_0x6000039e81e0 .functor MUXZ 1, o0x7fe3288b9a58, v0x60000389d170_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a254ac0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a253010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389cf30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389cfc0_0 .net "d", 0 0, L_0x6000039e9540;  alias, 1 drivers
v0x60000389d050_0 .net "q", 0 0, v0x60000389d170_0;  alias, 1 drivers
v0x60000389d0e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389d170_0 .var "state", 0 0;
v0x60000389d200_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a254c30 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389dc20_0 .net8 "Bitline1", 0 0, p0x7fe3288b9d88;  1 drivers, strength-aware
v0x60000389dcb0_0 .net8 "Bitline2", 0 0, p0x7fe3288b9db8;  1 drivers, strength-aware
v0x60000389dd40_0 .net "D", 0 0, L_0x6000039e95e0;  1 drivers
v0x60000389ddd0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389de60_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389def0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288b9de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389df80_0 name=_ivl_0
o0x7fe3288b9e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389e010_0 name=_ivl_4
v0x60000389e0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389e130_0 .net "dffOut", 0 0, v0x60000389db00_0;  1 drivers
v0x60000389e1c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8280 .functor MUXZ 1, o0x7fe3288b9de8, v0x60000389db00_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8320 .functor MUXZ 1, o0x7fe3288b9e18, v0x60000389db00_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a254da0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a254c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389d8c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389d950_0 .net "d", 0 0, L_0x6000039e95e0;  alias, 1 drivers
v0x60000389d9e0_0 .net "q", 0 0, v0x60000389db00_0;  alias, 1 drivers
v0x60000389da70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389db00_0 .var "state", 0 0;
v0x60000389db90_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a254f10 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389e5b0_0 .net8 "Bitline1", 0 0, p0x7fe3288ba148;  1 drivers, strength-aware
v0x60000389e640_0 .net8 "Bitline2", 0 0, p0x7fe3288ba178;  1 drivers, strength-aware
v0x60000389e6d0_0 .net "D", 0 0, L_0x6000039e9680;  1 drivers
v0x60000389e760_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389e7f0_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389e880_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288ba1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389e910_0 name=_ivl_0
o0x7fe3288ba1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389e9a0_0 name=_ivl_4
v0x60000389ea30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389eac0_0 .net "dffOut", 0 0, v0x60000389e490_0;  1 drivers
v0x60000389eb50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e83c0 .functor MUXZ 1, o0x7fe3288ba1a8, v0x60000389e490_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8460 .functor MUXZ 1, o0x7fe3288ba1d8, v0x60000389e490_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a254f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389e250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389e2e0_0 .net "d", 0 0, L_0x6000039e9680;  alias, 1 drivers
v0x60000389e370_0 .net "q", 0 0, v0x60000389e490_0;  alias, 1 drivers
v0x60000389e400_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389e490_0 .var "state", 0 0;
v0x60000389e520_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a2551f0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389ef40_0 .net8 "Bitline1", 0 0, p0x7fe3288ba508;  1 drivers, strength-aware
v0x60000389efd0_0 .net8 "Bitline2", 0 0, p0x7fe3288ba538;  1 drivers, strength-aware
v0x60000389f060_0 .net "D", 0 0, L_0x6000039e9720;  1 drivers
v0x60000389f0f0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389f180_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389f210_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288ba568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389f2a0_0 name=_ivl_0
o0x7fe3288ba598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389f330_0 name=_ivl_4
v0x60000389f3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389f450_0 .net "dffOut", 0 0, v0x60000389ee20_0;  1 drivers
v0x60000389f4e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8500 .functor MUXZ 1, o0x7fe3288ba568, v0x60000389ee20_0, L_0x60000390cfa0, C4<>;
L_0x6000039e85a0 .functor MUXZ 1, o0x7fe3288ba598, v0x60000389ee20_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2551f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389ebe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389ec70_0 .net "d", 0 0, L_0x6000039e9720;  alias, 1 drivers
v0x60000389ed00_0 .net "q", 0 0, v0x60000389ee20_0;  alias, 1 drivers
v0x60000389ed90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389ee20_0 .var "state", 0 0;
v0x60000389eeb0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a2554d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389f8d0_0 .net8 "Bitline1", 0 0, p0x7fe3288ba8c8;  1 drivers, strength-aware
v0x60000389f960_0 .net8 "Bitline2", 0 0, p0x7fe3288ba8f8;  1 drivers, strength-aware
v0x60000389f9f0_0 .net "D", 0 0, L_0x6000039e97c0;  1 drivers
v0x60000389fa80_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389fb10_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389fba0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288ba928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389fc30_0 name=_ivl_0
o0x7fe3288ba958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389fcc0_0 name=_ivl_4
v0x60000389fd50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389fde0_0 .net "dffOut", 0 0, v0x60000389f7b0_0;  1 drivers
v0x60000389fe70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8640 .functor MUXZ 1, o0x7fe3288ba928, v0x60000389f7b0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e86e0 .functor MUXZ 1, o0x7fe3288ba958, v0x60000389f7b0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2554d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389f570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389f600_0 .net "d", 0 0, L_0x6000039e97c0;  alias, 1 drivers
v0x60000389f690_0 .net "q", 0 0, v0x60000389f7b0_0;  alias, 1 drivers
v0x60000389f720_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389f7b0_0 .var "state", 0 0;
v0x60000389f840_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a2557b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038982d0_0 .net8 "Bitline1", 0 0, p0x7fe3288bac88;  1 drivers, strength-aware
v0x600003898360_0 .net8 "Bitline2", 0 0, p0x7fe3288bacb8;  1 drivers, strength-aware
v0x6000038983f0_0 .net "D", 0 0, L_0x6000039e9860;  1 drivers
v0x600003898480_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003898510_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x6000038985a0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bace8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003898630_0 name=_ivl_0
o0x7fe3288bad18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038986c0_0 name=_ivl_4
v0x600003898750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038987e0_0 .net "dffOut", 0 0, v0x6000038981b0_0;  1 drivers
v0x600003898870_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8780 .functor MUXZ 1, o0x7fe3288bace8, v0x6000038981b0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8820 .functor MUXZ 1, o0x7fe3288bad18, v0x6000038981b0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255920 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2557b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389ff00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003898000_0 .net "d", 0 0, L_0x6000039e9860;  alias, 1 drivers
v0x600003898090_0 .net "q", 0 0, v0x6000038981b0_0;  alias, 1 drivers
v0x600003898120_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038981b0_0 .var "state", 0 0;
v0x600003898240_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a255a90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003898c60_0 .net8 "Bitline1", 0 0, p0x7fe3288bb048;  1 drivers, strength-aware
v0x600003898cf0_0 .net8 "Bitline2", 0 0, p0x7fe3288bb078;  1 drivers, strength-aware
v0x600003898d80_0 .net "D", 0 0, L_0x6000039e9900;  1 drivers
v0x600003898e10_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003898ea0_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x600003898f30_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bb0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003898fc0_0 name=_ivl_0
o0x7fe3288bb0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003899050_0 name=_ivl_4
v0x6000038990e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003899170_0 .net "dffOut", 0 0, v0x600003898b40_0;  1 drivers
v0x600003899200_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e88c0 .functor MUXZ 1, o0x7fe3288bb0a8, v0x600003898b40_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8960 .functor MUXZ 1, o0x7fe3288bb0d8, v0x600003898b40_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255c00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a255a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003898900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003898990_0 .net "d", 0 0, L_0x6000039e9900;  alias, 1 drivers
v0x600003898a20_0 .net "q", 0 0, v0x600003898b40_0;  alias, 1 drivers
v0x600003898ab0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003898b40_0 .var "state", 0 0;
v0x600003898bd0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a255d70 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038995f0_0 .net8 "Bitline1", 0 0, p0x7fe3288bb408;  1 drivers, strength-aware
v0x600003899680_0 .net8 "Bitline2", 0 0, p0x7fe3288bb438;  1 drivers, strength-aware
v0x600003899710_0 .net "D", 0 0, L_0x6000039e99a0;  1 drivers
v0x6000038997a0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003899830_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x6000038998c0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bb468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003899950_0 name=_ivl_0
o0x7fe3288bb498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038999e0_0 name=_ivl_4
v0x600003899a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003899b00_0 .net "dffOut", 0 0, v0x6000038994d0_0;  1 drivers
v0x600003899b90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8a00 .functor MUXZ 1, o0x7fe3288bb468, v0x6000038994d0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8aa0 .functor MUXZ 1, o0x7fe3288bb498, v0x6000038994d0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a255ee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a255d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003899290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003899320_0 .net "d", 0 0, L_0x6000039e99a0;  alias, 1 drivers
v0x6000038993b0_0 .net "q", 0 0, v0x6000038994d0_0;  alias, 1 drivers
v0x600003899440_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038994d0_0 .var "state", 0 0;
v0x600003899560_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256050 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003899f80_0 .net8 "Bitline1", 0 0, p0x7fe3288bb7c8;  1 drivers, strength-aware
v0x60000389a010_0 .net8 "Bitline2", 0 0, p0x7fe3288bb7f8;  1 drivers, strength-aware
v0x60000389a0a0_0 .net "D", 0 0, L_0x6000039e9a40;  1 drivers
v0x60000389a130_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389a1c0_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389a250_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bb828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389a2e0_0 name=_ivl_0
o0x7fe3288bb858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389a370_0 name=_ivl_4
v0x60000389a400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389a490_0 .net "dffOut", 0 0, v0x600003899e60_0;  1 drivers
v0x60000389a520_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8b40 .functor MUXZ 1, o0x7fe3288bb828, v0x600003899e60_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8be0 .functor MUXZ 1, o0x7fe3288bb858, v0x600003899e60_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a2561c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a256050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003899c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003899cb0_0 .net "d", 0 0, L_0x6000039e9a40;  alias, 1 drivers
v0x600003899d40_0 .net "q", 0 0, v0x600003899e60_0;  alias, 1 drivers
v0x600003899dd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003899e60_0 .var "state", 0 0;
v0x600003899ef0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256530 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389a910_0 .net8 "Bitline1", 0 0, p0x7fe3288bbb88;  1 drivers, strength-aware
v0x60000389a9a0_0 .net8 "Bitline2", 0 0, p0x7fe3288bbbb8;  1 drivers, strength-aware
v0x60000389aa30_0 .net "D", 0 0, L_0x6000039e9ae0;  1 drivers
v0x60000389aac0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389ab50_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389abe0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bbbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389ac70_0 name=_ivl_0
o0x7fe3288bbc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389ad00_0 name=_ivl_4
v0x60000389ad90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389ae20_0 .net "dffOut", 0 0, v0x60000389a7f0_0;  1 drivers
v0x60000389aeb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8c80 .functor MUXZ 1, o0x7fe3288bbbe8, v0x60000389a7f0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8d20 .functor MUXZ 1, o0x7fe3288bbc18, v0x60000389a7f0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a2566a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a256530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389a5b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389a640_0 .net "d", 0 0, L_0x6000039e9ae0;  alias, 1 drivers
v0x60000389a6d0_0 .net "q", 0 0, v0x60000389a7f0_0;  alias, 1 drivers
v0x60000389a760_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389a7f0_0 .var "state", 0 0;
v0x60000389a880_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256810 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389b2a0_0 .net8 "Bitline1", 0 0, p0x7fe3288bbf48;  1 drivers, strength-aware
v0x60000389b330_0 .net8 "Bitline2", 0 0, p0x7fe3288bbf78;  1 drivers, strength-aware
v0x60000389b3c0_0 .net "D", 0 0, L_0x6000039e9b80;  1 drivers
v0x60000389b450_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389b4e0_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389b570_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bbfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389b600_0 name=_ivl_0
o0x7fe3288bbfd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000389b690_0 name=_ivl_4
v0x60000389b720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389b7b0_0 .net "dffOut", 0 0, v0x60000389b180_0;  1 drivers
v0x60000389b840_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8dc0 .functor MUXZ 1, o0x7fe3288bbfa8, v0x60000389b180_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8e60 .functor MUXZ 1, o0x7fe3288bbfd8, v0x60000389b180_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a256980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a256810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389af40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389afd0_0 .net "d", 0 0, L_0x6000039e9b80;  alias, 1 drivers
v0x60000389b060_0 .net "q", 0 0, v0x60000389b180_0;  alias, 1 drivers
v0x60000389b0f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389b180_0 .var "state", 0 0;
v0x60000389b210_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256af0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000389bc30_0 .net8 "Bitline1", 0 0, p0x7fe3288bc308;  1 drivers, strength-aware
v0x60000389bcc0_0 .net8 "Bitline2", 0 0, p0x7fe3288bc338;  1 drivers, strength-aware
v0x60000389bd50_0 .net "D", 0 0, L_0x6000039e9c20;  1 drivers
v0x60000389bde0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x60000389be70_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x60000389bf00_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bc368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003894000_0 name=_ivl_0
o0x7fe3288bc398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003894090_0 name=_ivl_4
v0x600003894120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038941b0_0 .net "dffOut", 0 0, v0x60000389bb10_0;  1 drivers
v0x600003894240_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e8f00 .functor MUXZ 1, o0x7fe3288bc368, v0x60000389bb10_0, L_0x60000390cfa0, C4<>;
L_0x6000039e8fa0 .functor MUXZ 1, o0x7fe3288bc398, v0x60000389bb10_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a256c60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a256af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000389b8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000389b960_0 .net "d", 0 0, L_0x6000039e9c20;  alias, 1 drivers
v0x60000389b9f0_0 .net "q", 0 0, v0x60000389bb10_0;  alias, 1 drivers
v0x60000389ba80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000389bb10_0 .var "state", 0 0;
v0x60000389bba0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256dd0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003894630_0 .net8 "Bitline1", 0 0, p0x7fe3288bc6c8;  1 drivers, strength-aware
v0x6000038946c0_0 .net8 "Bitline2", 0 0, p0x7fe3288bc6f8;  1 drivers, strength-aware
v0x600003894750_0 .net "D", 0 0, L_0x6000039e9cc0;  1 drivers
v0x6000038947e0_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003894870_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x600003894900_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bc728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003894990_0 name=_ivl_0
o0x7fe3288bc758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003894a20_0 name=_ivl_4
v0x600003894ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003894b40_0 .net "dffOut", 0 0, v0x600003894510_0;  1 drivers
v0x600003894bd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e9040 .functor MUXZ 1, o0x7fe3288bc728, v0x600003894510_0, L_0x60000390cfa0, C4<>;
L_0x6000039e90e0 .functor MUXZ 1, o0x7fe3288bc758, v0x600003894510_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a256f40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a256dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038942d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003894360_0 .net "d", 0 0, L_0x6000039e9cc0;  alias, 1 drivers
v0x6000038943f0_0 .net "q", 0 0, v0x600003894510_0;  alias, 1 drivers
v0x600003894480_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003894510_0 .var "state", 0 0;
v0x6000038945a0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a2570b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003894fc0_0 .net8 "Bitline1", 0 0, p0x7fe3288bca88;  1 drivers, strength-aware
v0x600003895050_0 .net8 "Bitline2", 0 0, p0x7fe3288bcab8;  1 drivers, strength-aware
v0x6000038950e0_0 .net "D", 0 0, L_0x6000039e9d60;  1 drivers
v0x600003895170_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003895200_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x600003895290_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bcae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003895320_0 name=_ivl_0
o0x7fe3288bcb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038953b0_0 name=_ivl_4
v0x600003895440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038954d0_0 .net "dffOut", 0 0, v0x600003894ea0_0;  1 drivers
v0x600003895560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e9180 .functor MUXZ 1, o0x7fe3288bcae8, v0x600003894ea0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e9220 .functor MUXZ 1, o0x7fe3288bcb18, v0x600003894ea0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a257220 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2570b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003894c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003894cf0_0 .net "d", 0 0, L_0x6000039e9d60;  alias, 1 drivers
v0x600003894d80_0 .net "q", 0 0, v0x600003894ea0_0;  alias, 1 drivers
v0x600003894e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003894ea0_0 .var "state", 0 0;
v0x600003894f30_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a257390 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003895950_0 .net8 "Bitline1", 0 0, p0x7fe3288bce48;  1 drivers, strength-aware
v0x6000038959e0_0 .net8 "Bitline2", 0 0, p0x7fe3288bce78;  1 drivers, strength-aware
v0x600003895a70_0 .net "D", 0 0, L_0x6000039e9e00;  1 drivers
v0x600003895b00_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003895b90_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x600003895c20_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bcea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003895cb0_0 name=_ivl_0
o0x7fe3288bced8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003895d40_0 name=_ivl_4
v0x600003895dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003895e60_0 .net "dffOut", 0 0, v0x600003895830_0;  1 drivers
v0x600003895ef0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e92c0 .functor MUXZ 1, o0x7fe3288bcea8, v0x600003895830_0, L_0x60000390cfa0, C4<>;
L_0x6000039e9360 .functor MUXZ 1, o0x7fe3288bced8, v0x600003895830_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a257500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a257390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038955f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003895680_0 .net "d", 0 0, L_0x6000039e9e00;  alias, 1 drivers
v0x600003895710_0 .net "q", 0 0, v0x600003895830_0;  alias, 1 drivers
v0x6000038957a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003895830_0 .var "state", 0 0;
v0x6000038958c0_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a257670 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a252ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038962e0_0 .net8 "Bitline1", 0 0, p0x7fe3288bd208;  1 drivers, strength-aware
v0x600003896370_0 .net8 "Bitline2", 0 0, p0x7fe3288bd238;  1 drivers, strength-aware
v0x600003896400_0 .net "D", 0 0, L_0x6000039e9ea0;  1 drivers
v0x600003896490_0 .net "ReadEnable1", 0 0, L_0x60000390cfa0;  alias, 1 drivers
v0x600003896520_0 .net "ReadEnable2", 0 0, L_0x60000390d9a0;  alias, 1 drivers
v0x6000038965b0_0 .net "WriteEnable", 0 0, L_0x60000390c5a0;  alias, 1 drivers
o0x7fe3288bd268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003896640_0 name=_ivl_0
o0x7fe3288bd298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038966d0_0 name=_ivl_4
v0x600003896760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038967f0_0 .net "dffOut", 0 0, v0x6000038961c0_0;  1 drivers
v0x600003896880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e9400 .functor MUXZ 1, o0x7fe3288bd268, v0x6000038961c0_0, L_0x60000390cfa0, C4<>;
L_0x6000039e94a0 .functor MUXZ 1, o0x7fe3288bd298, v0x6000038961c0_0, L_0x60000390d9a0, C4<>;
S_0x7fe32a2577e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a257670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003895f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003896010_0 .net "d", 0 0, L_0x6000039e9ea0;  alias, 1 drivers
v0x6000038960a0_0 .net "q", 0 0, v0x6000038961c0_0;  alias, 1 drivers
v0x600003896130_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038961c0_0 .var "state", 0 0;
v0x600003896250_0 .net "wen", 0 0, L_0x60000390c5a0;  alias, 1 drivers
S_0x7fe32a256330 .scope module, "regArray[2]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038a87e0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038a8870_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038a8900_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038a8990_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  1 drivers
v0x6000038a8a20_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  1 drivers
v0x6000038a8ab0_0 .net "WriteReg", 0 0, L_0x60000390c640;  1 drivers
v0x6000038a8b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a8bd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eb340 .part L_0x600003917340, 0, 1;
L_0x6000039eb3e0 .part L_0x600003917340, 1, 1;
L_0x6000039eb480 .part L_0x600003917340, 2, 1;
L_0x6000039eb520 .part L_0x600003917340, 3, 1;
L_0x6000039eb5c0 .part L_0x600003917340, 4, 1;
L_0x6000039eb660 .part L_0x600003917340, 5, 1;
L_0x6000039eb700 .part L_0x600003917340, 6, 1;
L_0x6000039eb7a0 .part L_0x600003917340, 7, 1;
L_0x6000039eb840 .part L_0x600003917340, 8, 1;
L_0x6000039eb8e0 .part L_0x600003917340, 9, 1;
L_0x6000039eb980 .part L_0x600003917340, 10, 1;
L_0x6000039eba20 .part L_0x600003917340, 11, 1;
L_0x6000039ebac0 .part L_0x600003917340, 12, 1;
L_0x6000039ebb60 .part L_0x600003917340, 13, 1;
L_0x6000039ebc00 .part L_0x600003917340, 14, 1;
L_0x6000039ebca0 .part L_0x600003917340, 15, 1;
p0x7fe3288bd778 .port I0x600000894740, L_0x6000039e9f40;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bd778;
p0x7fe3288bdb98 .port I0x600000894740, L_0x6000039ea080;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bdb98;
p0x7fe3288bdf58 .port I0x600000894740, L_0x6000039ea1c0;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bdf58;
p0x7fe3288be318 .port I0x600000894740, L_0x6000039ea300;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288be318;
p0x7fe3288be6d8 .port I0x600000894740, L_0x6000039ea440;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288be6d8;
p0x7fe3288bea98 .port I0x600000894740, L_0x6000039ea580;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bea98;
p0x7fe3288bee58 .port I0x600000894740, L_0x6000039ea6c0;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bee58;
p0x7fe3288bf218 .port I0x600000894740, L_0x6000039ea800;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bf218;
p0x7fe3288bf5d8 .port I0x600000894740, L_0x6000039ea940;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bf5d8;
p0x7fe3288bf998 .port I0x600000894740, L_0x6000039eaa80;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bf998;
p0x7fe3288bfd58 .port I0x600000894740, L_0x6000039eabc0;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288bfd58;
p0x7fe3288c0118 .port I0x600000894740, L_0x6000039ead00;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c0118;
p0x7fe3288c04d8 .port I0x600000894740, L_0x6000039eae40;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c04d8;
p0x7fe3288c0898 .port I0x600000894740, L_0x6000039eaf80;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c0898;
p0x7fe3288c0c58 .port I0x600000894740, L_0x6000039eb0c0;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c0c58;
p0x7fe3288c1018 .port I0x600000894740, L_0x6000039eb200;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c1018;
p0x7fe3288bd7a8 .port I0x6000009d9fe0, L_0x6000039e9fe0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bd7a8;
p0x7fe3288bdbc8 .port I0x6000009d9fe0, L_0x6000039ea120;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bdbc8;
p0x7fe3288bdf88 .port I0x6000009d9fe0, L_0x6000039ea260;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bdf88;
p0x7fe3288be348 .port I0x6000009d9fe0, L_0x6000039ea3a0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288be348;
p0x7fe3288be708 .port I0x6000009d9fe0, L_0x6000039ea4e0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288be708;
p0x7fe3288beac8 .port I0x6000009d9fe0, L_0x6000039ea620;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288beac8;
p0x7fe3288bee88 .port I0x6000009d9fe0, L_0x6000039ea760;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bee88;
p0x7fe3288bf248 .port I0x6000009d9fe0, L_0x6000039ea8a0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bf248;
p0x7fe3288bf608 .port I0x6000009d9fe0, L_0x6000039ea9e0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bf608;
p0x7fe3288bf9c8 .port I0x6000009d9fe0, L_0x6000039eab20;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bf9c8;
p0x7fe3288bfd88 .port I0x6000009d9fe0, L_0x6000039eac60;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288bfd88;
p0x7fe3288c0148 .port I0x6000009d9fe0, L_0x6000039eada0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c0148;
p0x7fe3288c0508 .port I0x6000009d9fe0, L_0x6000039eaee0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c0508;
p0x7fe3288c08c8 .port I0x6000009d9fe0, L_0x6000039eb020;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c08c8;
p0x7fe3288c0c88 .port I0x6000009d9fe0, L_0x6000039eb160;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c0c88;
p0x7fe3288c1048 .port I0x6000009d9fe0, L_0x6000039eb2a0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c1048;
S_0x7fe32a257d50 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038970f0_0 .net8 "Bitline1", 0 0, p0x7fe3288bd778;  1 drivers, strength-aware
v0x600003897180_0 .net8 "Bitline2", 0 0, p0x7fe3288bd7a8;  1 drivers, strength-aware
v0x600003897210_0 .net "D", 0 0, L_0x6000039eb340;  1 drivers
v0x6000038972a0_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003897330_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038973c0_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bd838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003897450_0 name=_ivl_0
o0x7fe3288bd868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038974e0_0 name=_ivl_4
v0x600003897570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003897600_0 .net "dffOut", 0 0, v0x600003896fd0_0;  1 drivers
v0x600003897690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e9f40 .functor MUXZ 1, o0x7fe3288bd838, v0x600003896fd0_0, L_0x60000390d040, C4<>;
L_0x6000039e9fe0 .functor MUXZ 1, o0x7fe3288bd868, v0x600003896fd0_0, L_0x60000390da40, C4<>;
S_0x7fe32a257ec0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a257d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003896d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003896e20_0 .net "d", 0 0, L_0x6000039eb340;  alias, 1 drivers
v0x600003896eb0_0 .net "q", 0 0, v0x600003896fd0_0;  alias, 1 drivers
v0x600003896f40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003896fd0_0 .var "state", 0 0;
v0x600003897060_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a258030 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003897a80_0 .net8 "Bitline1", 0 0, p0x7fe3288bdb98;  1 drivers, strength-aware
v0x600003897b10_0 .net8 "Bitline2", 0 0, p0x7fe3288bdbc8;  1 drivers, strength-aware
v0x600003897ba0_0 .net "D", 0 0, L_0x6000039eb3e0;  1 drivers
v0x600003897c30_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003897cc0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003897d50_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bdbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003897de0_0 name=_ivl_0
o0x7fe3288bdc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003897e70_0 name=_ivl_4
v0x600003897f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003890000_0 .net "dffOut", 0 0, v0x600003897960_0;  1 drivers
v0x600003890090_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea080 .functor MUXZ 1, o0x7fe3288bdbf8, v0x600003897960_0, L_0x60000390d040, C4<>;
L_0x6000039ea120 .functor MUXZ 1, o0x7fe3288bdc28, v0x600003897960_0, L_0x60000390da40, C4<>;
S_0x7fe32a2581a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a258030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003897720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038977b0_0 .net "d", 0 0, L_0x6000039eb3e0;  alias, 1 drivers
v0x600003897840_0 .net "q", 0 0, v0x600003897960_0;  alias, 1 drivers
v0x6000038978d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003897960_0 .var "state", 0 0;
v0x6000038979f0_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a258310 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003890480_0 .net8 "Bitline1", 0 0, p0x7fe3288bdf58;  1 drivers, strength-aware
v0x600003890510_0 .net8 "Bitline2", 0 0, p0x7fe3288bdf88;  1 drivers, strength-aware
v0x6000038905a0_0 .net "D", 0 0, L_0x6000039eb480;  1 drivers
v0x600003890630_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038906c0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003890750_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bdfb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038907e0_0 name=_ivl_0
o0x7fe3288bdfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003890870_0 name=_ivl_4
v0x600003890900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003890990_0 .net "dffOut", 0 0, v0x600003890360_0;  1 drivers
v0x600003890a20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea1c0 .functor MUXZ 1, o0x7fe3288bdfb8, v0x600003890360_0, L_0x60000390d040, C4<>;
L_0x6000039ea260 .functor MUXZ 1, o0x7fe3288bdfe8, v0x600003890360_0, L_0x60000390da40, C4<>;
S_0x7fe32a258480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a258310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003890120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038901b0_0 .net "d", 0 0, L_0x6000039eb480;  alias, 1 drivers
v0x600003890240_0 .net "q", 0 0, v0x600003890360_0;  alias, 1 drivers
v0x6000038902d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003890360_0 .var "state", 0 0;
v0x6000038903f0_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a2585f0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003890e10_0 .net8 "Bitline1", 0 0, p0x7fe3288be318;  1 drivers, strength-aware
v0x600003890ea0_0 .net8 "Bitline2", 0 0, p0x7fe3288be348;  1 drivers, strength-aware
v0x600003890f30_0 .net "D", 0 0, L_0x6000039eb520;  1 drivers
v0x600003890fc0_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003891050_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038910e0_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288be378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003891170_0 name=_ivl_0
o0x7fe3288be3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003891200_0 name=_ivl_4
v0x600003891290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003891320_0 .net "dffOut", 0 0, v0x600003890cf0_0;  1 drivers
v0x6000038913b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea300 .functor MUXZ 1, o0x7fe3288be378, v0x600003890cf0_0, L_0x60000390d040, C4<>;
L_0x6000039ea3a0 .functor MUXZ 1, o0x7fe3288be3a8, v0x600003890cf0_0, L_0x60000390da40, C4<>;
S_0x7fe32a258760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2585f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003890ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003890b40_0 .net "d", 0 0, L_0x6000039eb520;  alias, 1 drivers
v0x600003890bd0_0 .net "q", 0 0, v0x600003890cf0_0;  alias, 1 drivers
v0x600003890c60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003890cf0_0 .var "state", 0 0;
v0x600003890d80_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a2588d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038917a0_0 .net8 "Bitline1", 0 0, p0x7fe3288be6d8;  1 drivers, strength-aware
v0x600003891830_0 .net8 "Bitline2", 0 0, p0x7fe3288be708;  1 drivers, strength-aware
v0x6000038918c0_0 .net "D", 0 0, L_0x6000039eb5c0;  1 drivers
v0x600003891950_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038919e0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003891a70_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288be738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003891b00_0 name=_ivl_0
o0x7fe3288be768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003891b90_0 name=_ivl_4
v0x600003891c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003891cb0_0 .net "dffOut", 0 0, v0x600003891680_0;  1 drivers
v0x600003891d40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea440 .functor MUXZ 1, o0x7fe3288be738, v0x600003891680_0, L_0x60000390d040, C4<>;
L_0x6000039ea4e0 .functor MUXZ 1, o0x7fe3288be768, v0x600003891680_0, L_0x60000390da40, C4<>;
S_0x7fe32a258a40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a2588d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003891440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038914d0_0 .net "d", 0 0, L_0x6000039eb5c0;  alias, 1 drivers
v0x600003891560_0 .net "q", 0 0, v0x600003891680_0;  alias, 1 drivers
v0x6000038915f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003891680_0 .var "state", 0 0;
v0x600003891710_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a258bb0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003892130_0 .net8 "Bitline1", 0 0, p0x7fe3288bea98;  1 drivers, strength-aware
v0x6000038921c0_0 .net8 "Bitline2", 0 0, p0x7fe3288beac8;  1 drivers, strength-aware
v0x600003892250_0 .net "D", 0 0, L_0x6000039eb660;  1 drivers
v0x6000038922e0_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003892370_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003892400_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288beaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003892490_0 name=_ivl_0
o0x7fe3288beb28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003892520_0 name=_ivl_4
v0x6000038925b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003892640_0 .net "dffOut", 0 0, v0x600003892010_0;  1 drivers
v0x6000038926d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea580 .functor MUXZ 1, o0x7fe3288beaf8, v0x600003892010_0, L_0x60000390d040, C4<>;
L_0x6000039ea620 .functor MUXZ 1, o0x7fe3288beb28, v0x600003892010_0, L_0x60000390da40, C4<>;
S_0x7fe32a258d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a258bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003891dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003891e60_0 .net "d", 0 0, L_0x6000039eb660;  alias, 1 drivers
v0x600003891ef0_0 .net "q", 0 0, v0x600003892010_0;  alias, 1 drivers
v0x600003891f80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003892010_0 .var "state", 0 0;
v0x6000038920a0_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a258e90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003892ac0_0 .net8 "Bitline1", 0 0, p0x7fe3288bee58;  1 drivers, strength-aware
v0x600003892b50_0 .net8 "Bitline2", 0 0, p0x7fe3288bee88;  1 drivers, strength-aware
v0x600003892be0_0 .net "D", 0 0, L_0x6000039eb700;  1 drivers
v0x600003892c70_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003892d00_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003892d90_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288beeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003892e20_0 name=_ivl_0
o0x7fe3288beee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003892eb0_0 name=_ivl_4
v0x600003892f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003892fd0_0 .net "dffOut", 0 0, v0x6000038929a0_0;  1 drivers
v0x600003893060_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea6c0 .functor MUXZ 1, o0x7fe3288beeb8, v0x6000038929a0_0, L_0x60000390d040, C4<>;
L_0x6000039ea760 .functor MUXZ 1, o0x7fe3288beee8, v0x6000038929a0_0, L_0x60000390da40, C4<>;
S_0x7fe32a259000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a258e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003892760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038927f0_0 .net "d", 0 0, L_0x6000039eb700;  alias, 1 drivers
v0x600003892880_0 .net "q", 0 0, v0x6000038929a0_0;  alias, 1 drivers
v0x600003892910_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038929a0_0 .var "state", 0 0;
v0x600003892a30_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259170 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003893450_0 .net8 "Bitline1", 0 0, p0x7fe3288bf218;  1 drivers, strength-aware
v0x6000038934e0_0 .net8 "Bitline2", 0 0, p0x7fe3288bf248;  1 drivers, strength-aware
v0x600003893570_0 .net "D", 0 0, L_0x6000039eb7a0;  1 drivers
v0x600003893600_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x600003893690_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x600003893720_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bf278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038937b0_0 name=_ivl_0
o0x7fe3288bf2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003893840_0 name=_ivl_4
v0x6000038938d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003893960_0 .net "dffOut", 0 0, v0x600003893330_0;  1 drivers
v0x6000038939f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea800 .functor MUXZ 1, o0x7fe3288bf278, v0x600003893330_0, L_0x60000390d040, C4<>;
L_0x6000039ea8a0 .functor MUXZ 1, o0x7fe3288bf2a8, v0x600003893330_0, L_0x60000390da40, C4<>;
S_0x7fe32a2592e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a259170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038930f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003893180_0 .net "d", 0 0, L_0x6000039eb7a0;  alias, 1 drivers
v0x600003893210_0 .net "q", 0 0, v0x600003893330_0;  alias, 1 drivers
v0x6000038932a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003893330_0 .var "state", 0 0;
v0x6000038933c0_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259450 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003893de0_0 .net8 "Bitline1", 0 0, p0x7fe3288bf5d8;  1 drivers, strength-aware
v0x600003893e70_0 .net8 "Bitline2", 0 0, p0x7fe3288bf608;  1 drivers, strength-aware
v0x600003893f00_0 .net "D", 0 0, L_0x6000039eb840;  1 drivers
v0x6000038ac000_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038ac090_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038ac120_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bf638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ac1b0_0 name=_ivl_0
o0x7fe3288bf668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ac240_0 name=_ivl_4
v0x6000038ac2d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ac360_0 .net "dffOut", 0 0, v0x600003893cc0_0;  1 drivers
v0x6000038ac3f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ea940 .functor MUXZ 1, o0x7fe3288bf638, v0x600003893cc0_0, L_0x60000390d040, C4<>;
L_0x6000039ea9e0 .functor MUXZ 1, o0x7fe3288bf668, v0x600003893cc0_0, L_0x60000390da40, C4<>;
S_0x7fe32a2595c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a259450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003893a80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003893b10_0 .net "d", 0 0, L_0x6000039eb840;  alias, 1 drivers
v0x600003893ba0_0 .net "q", 0 0, v0x600003893cc0_0;  alias, 1 drivers
v0x600003893c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003893cc0_0 .var "state", 0 0;
v0x600003893d50_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259930 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ac7e0_0 .net8 "Bitline1", 0 0, p0x7fe3288bf998;  1 drivers, strength-aware
v0x6000038ac870_0 .net8 "Bitline2", 0 0, p0x7fe3288bf9c8;  1 drivers, strength-aware
v0x6000038ac900_0 .net "D", 0 0, L_0x6000039eb8e0;  1 drivers
v0x6000038ac990_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038aca20_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038acab0_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bf9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038acb40_0 name=_ivl_0
o0x7fe3288bfa28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038acbd0_0 name=_ivl_4
v0x6000038acc60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038accf0_0 .net "dffOut", 0 0, v0x6000038ac6c0_0;  1 drivers
v0x6000038acd80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eaa80 .functor MUXZ 1, o0x7fe3288bf9f8, v0x6000038ac6c0_0, L_0x60000390d040, C4<>;
L_0x6000039eab20 .functor MUXZ 1, o0x7fe3288bfa28, v0x6000038ac6c0_0, L_0x60000390da40, C4<>;
S_0x7fe32a259aa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a259930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ac480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ac510_0 .net "d", 0 0, L_0x6000039eb8e0;  alias, 1 drivers
v0x6000038ac5a0_0 .net "q", 0 0, v0x6000038ac6c0_0;  alias, 1 drivers
v0x6000038ac630_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ac6c0_0 .var "state", 0 0;
v0x6000038ac750_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259c10 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ad170_0 .net8 "Bitline1", 0 0, p0x7fe3288bfd58;  1 drivers, strength-aware
v0x6000038ad200_0 .net8 "Bitline2", 0 0, p0x7fe3288bfd88;  1 drivers, strength-aware
v0x6000038ad290_0 .net "D", 0 0, L_0x6000039eb980;  1 drivers
v0x6000038ad320_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038ad3b0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038ad440_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288bfdb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ad4d0_0 name=_ivl_0
o0x7fe3288bfde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ad560_0 name=_ivl_4
v0x6000038ad5f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ad680_0 .net "dffOut", 0 0, v0x6000038ad050_0;  1 drivers
v0x6000038ad710_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eabc0 .functor MUXZ 1, o0x7fe3288bfdb8, v0x6000038ad050_0, L_0x60000390d040, C4<>;
L_0x6000039eac60 .functor MUXZ 1, o0x7fe3288bfde8, v0x6000038ad050_0, L_0x60000390da40, C4<>;
S_0x7fe32a259d80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a259c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ace10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038acea0_0 .net "d", 0 0, L_0x6000039eb980;  alias, 1 drivers
v0x6000038acf30_0 .net "q", 0 0, v0x6000038ad050_0;  alias, 1 drivers
v0x6000038acfc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ad050_0 .var "state", 0 0;
v0x6000038ad0e0_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259ef0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038adb00_0 .net8 "Bitline1", 0 0, p0x7fe3288c0118;  1 drivers, strength-aware
v0x6000038adb90_0 .net8 "Bitline2", 0 0, p0x7fe3288c0148;  1 drivers, strength-aware
v0x6000038adc20_0 .net "D", 0 0, L_0x6000039eba20;  1 drivers
v0x6000038adcb0_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038add40_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038addd0_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288c0178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ade60_0 name=_ivl_0
o0x7fe3288c01a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038adef0_0 name=_ivl_4
v0x6000038adf80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ae010_0 .net "dffOut", 0 0, v0x6000038ad9e0_0;  1 drivers
v0x6000038ae0a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ead00 .functor MUXZ 1, o0x7fe3288c0178, v0x6000038ad9e0_0, L_0x60000390d040, C4<>;
L_0x6000039eada0 .functor MUXZ 1, o0x7fe3288c01a8, v0x6000038ad9e0_0, L_0x60000390da40, C4<>;
S_0x7fe32a25a060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a259ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ad7a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ad830_0 .net "d", 0 0, L_0x6000039eba20;  alias, 1 drivers
v0x6000038ad8c0_0 .net "q", 0 0, v0x6000038ad9e0_0;  alias, 1 drivers
v0x6000038ad950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ad9e0_0 .var "state", 0 0;
v0x6000038ada70_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a25a1d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ae490_0 .net8 "Bitline1", 0 0, p0x7fe3288c04d8;  1 drivers, strength-aware
v0x6000038ae520_0 .net8 "Bitline2", 0 0, p0x7fe3288c0508;  1 drivers, strength-aware
v0x6000038ae5b0_0 .net "D", 0 0, L_0x6000039ebac0;  1 drivers
v0x6000038ae640_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038ae6d0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038ae760_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288c0538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ae7f0_0 name=_ivl_0
o0x7fe3288c0568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ae880_0 name=_ivl_4
v0x6000038ae910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ae9a0_0 .net "dffOut", 0 0, v0x6000038ae370_0;  1 drivers
v0x6000038aea30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eae40 .functor MUXZ 1, o0x7fe3288c0538, v0x6000038ae370_0, L_0x60000390d040, C4<>;
L_0x6000039eaee0 .functor MUXZ 1, o0x7fe3288c0568, v0x6000038ae370_0, L_0x60000390da40, C4<>;
S_0x7fe32a25a340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25a1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ae130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ae1c0_0 .net "d", 0 0, L_0x6000039ebac0;  alias, 1 drivers
v0x6000038ae250_0 .net "q", 0 0, v0x6000038ae370_0;  alias, 1 drivers
v0x6000038ae2e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ae370_0 .var "state", 0 0;
v0x6000038ae400_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a25a4b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038aee20_0 .net8 "Bitline1", 0 0, p0x7fe3288c0898;  1 drivers, strength-aware
v0x6000038aeeb0_0 .net8 "Bitline2", 0 0, p0x7fe3288c08c8;  1 drivers, strength-aware
v0x6000038aef40_0 .net "D", 0 0, L_0x6000039ebb60;  1 drivers
v0x6000038aefd0_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038af060_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038af0f0_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288c08f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038af180_0 name=_ivl_0
o0x7fe3288c0928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038af210_0 name=_ivl_4
v0x6000038af2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038af330_0 .net "dffOut", 0 0, v0x6000038aed00_0;  1 drivers
v0x6000038af3c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eaf80 .functor MUXZ 1, o0x7fe3288c08f8, v0x6000038aed00_0, L_0x60000390d040, C4<>;
L_0x6000039eb020 .functor MUXZ 1, o0x7fe3288c0928, v0x6000038aed00_0, L_0x60000390da40, C4<>;
S_0x7fe32a25a620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25a4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038aeac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038aeb50_0 .net "d", 0 0, L_0x6000039ebb60;  alias, 1 drivers
v0x6000038aebe0_0 .net "q", 0 0, v0x6000038aed00_0;  alias, 1 drivers
v0x6000038aec70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038aed00_0 .var "state", 0 0;
v0x6000038aed90_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a25a790 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038af7b0_0 .net8 "Bitline1", 0 0, p0x7fe3288c0c58;  1 drivers, strength-aware
v0x6000038af840_0 .net8 "Bitline2", 0 0, p0x7fe3288c0c88;  1 drivers, strength-aware
v0x6000038af8d0_0 .net "D", 0 0, L_0x6000039ebc00;  1 drivers
v0x6000038af960_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038af9f0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038afa80_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288c0cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038afb10_0 name=_ivl_0
o0x7fe3288c0ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038afba0_0 name=_ivl_4
v0x6000038afc30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038afcc0_0 .net "dffOut", 0 0, v0x6000038af690_0;  1 drivers
v0x6000038afd50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eb0c0 .functor MUXZ 1, o0x7fe3288c0cb8, v0x6000038af690_0, L_0x60000390d040, C4<>;
L_0x6000039eb160 .functor MUXZ 1, o0x7fe3288c0ce8, v0x6000038af690_0, L_0x60000390da40, C4<>;
S_0x7fe32a25a900 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25a790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038af450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038af4e0_0 .net "d", 0 0, L_0x6000039ebc00;  alias, 1 drivers
v0x6000038af570_0 .net "q", 0 0, v0x6000038af690_0;  alias, 1 drivers
v0x6000038af600_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038af690_0 .var "state", 0 0;
v0x6000038af720_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a25aa70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a256330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a81b0_0 .net8 "Bitline1", 0 0, p0x7fe3288c1018;  1 drivers, strength-aware
v0x6000038a8240_0 .net8 "Bitline2", 0 0, p0x7fe3288c1048;  1 drivers, strength-aware
v0x6000038a82d0_0 .net "D", 0 0, L_0x6000039ebca0;  1 drivers
v0x6000038a8360_0 .net "ReadEnable1", 0 0, L_0x60000390d040;  alias, 1 drivers
v0x6000038a83f0_0 .net "ReadEnable2", 0 0, L_0x60000390da40;  alias, 1 drivers
v0x6000038a8480_0 .net "WriteEnable", 0 0, L_0x60000390c640;  alias, 1 drivers
o0x7fe3288c1078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a8510_0 name=_ivl_0
o0x7fe3288c10a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a85a0_0 name=_ivl_4
v0x6000038a8630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a86c0_0 .net "dffOut", 0 0, v0x6000038a8090_0;  1 drivers
v0x6000038a8750_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039eb200 .functor MUXZ 1, o0x7fe3288c1078, v0x6000038a8090_0, L_0x60000390d040, C4<>;
L_0x6000039eb2a0 .functor MUXZ 1, o0x7fe3288c10a8, v0x6000038a8090_0, L_0x60000390da40, C4<>;
S_0x7fe32a25abe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038afde0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038afe70_0 .net "d", 0 0, L_0x6000039ebca0;  alias, 1 drivers
v0x6000038aff00_0 .net "q", 0 0, v0x6000038a8090_0;  alias, 1 drivers
v0x6000038a8000_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a8090_0 .var "state", 0 0;
v0x6000038a8120_0 .net "wen", 0 0, L_0x60000390c640;  alias, 1 drivers
S_0x7fe32a259730 .scope module, "regArray[3]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038a7690_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038a7720_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038a77b0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038a7840_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  1 drivers
v0x6000038a78d0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  1 drivers
v0x6000038a7960_0 .net "WriteReg", 0 0, L_0x60000390c6e0;  1 drivers
v0x6000038a79f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a7a80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5180 .part L_0x600003917340, 0, 1;
L_0x6000039e5220 .part L_0x600003917340, 1, 1;
L_0x6000039e52c0 .part L_0x600003917340, 2, 1;
L_0x6000039e5360 .part L_0x600003917340, 3, 1;
L_0x6000039e5400 .part L_0x600003917340, 4, 1;
L_0x6000039e54a0 .part L_0x600003917340, 5, 1;
L_0x6000039e5540 .part L_0x600003917340, 6, 1;
L_0x6000039e55e0 .part L_0x600003917340, 7, 1;
L_0x6000039e5680 .part L_0x600003917340, 8, 1;
L_0x6000039e5720 .part L_0x600003917340, 9, 1;
L_0x6000039e57c0 .part L_0x600003917340, 10, 1;
L_0x6000039e5860 .part L_0x600003917340, 11, 1;
L_0x6000039e5900 .part L_0x600003917340, 12, 1;
L_0x6000039e59a0 .part L_0x600003917340, 13, 1;
L_0x6000039e5a40 .part L_0x600003917340, 14, 1;
L_0x6000039e5ae0 .part L_0x600003917340, 15, 1;
p0x7fe3288c1588 .port I0x600000894740, L_0x6000039ebd40;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c1588;
p0x7fe3288c19a8 .port I0x600000894740, L_0x6000039ebe80;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c19a8;
p0x7fe3288c1d68 .port I0x600000894740, L_0x6000039e4000;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c1d68;
p0x7fe3288c2128 .port I0x600000894740, L_0x6000039e4140;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c2128;
p0x7fe3288c24e8 .port I0x600000894740, L_0x6000039e4280;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c24e8;
p0x7fe3288c28a8 .port I0x600000894740, L_0x6000039e43c0;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c28a8;
p0x7fe3288c2c68 .port I0x600000894740, L_0x6000039e4500;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c2c68;
p0x7fe3288c3028 .port I0x600000894740, L_0x6000039e4640;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c3028;
p0x7fe3288c33e8 .port I0x600000894740, L_0x6000039e4780;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c33e8;
p0x7fe3288c37a8 .port I0x600000894740, L_0x6000039e48c0;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c37a8;
p0x7fe3288c3b68 .port I0x600000894740, L_0x6000039e4a00;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c3b68;
p0x7fe3288c3f28 .port I0x600000894740, L_0x6000039e4b40;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c3f28;
p0x7fe3288c42e8 .port I0x600000894740, L_0x6000039e4c80;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c42e8;
p0x7fe3288c46a8 .port I0x600000894740, L_0x6000039e4dc0;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c46a8;
p0x7fe3288c4a68 .port I0x600000894740, L_0x6000039e4f00;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c4a68;
p0x7fe3288c4e28 .port I0x600000894740, L_0x6000039e5040;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c4e28;
p0x7fe3288c15b8 .port I0x6000009d9fe0, L_0x6000039ebde0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c15b8;
p0x7fe3288c19d8 .port I0x6000009d9fe0, L_0x6000039ebf20;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c19d8;
p0x7fe3288c1d98 .port I0x6000009d9fe0, L_0x6000039e40a0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c1d98;
p0x7fe3288c2158 .port I0x6000009d9fe0, L_0x6000039e41e0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c2158;
p0x7fe3288c2518 .port I0x6000009d9fe0, L_0x6000039e4320;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c2518;
p0x7fe3288c28d8 .port I0x6000009d9fe0, L_0x6000039e4460;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c28d8;
p0x7fe3288c2c98 .port I0x6000009d9fe0, L_0x6000039e45a0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c2c98;
p0x7fe3288c3058 .port I0x6000009d9fe0, L_0x6000039e46e0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c3058;
p0x7fe3288c3418 .port I0x6000009d9fe0, L_0x6000039e4820;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c3418;
p0x7fe3288c37d8 .port I0x6000009d9fe0, L_0x6000039e4960;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c37d8;
p0x7fe3288c3b98 .port I0x6000009d9fe0, L_0x6000039e4aa0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c3b98;
p0x7fe3288c3f58 .port I0x6000009d9fe0, L_0x6000039e4be0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c3f58;
p0x7fe3288c4318 .port I0x6000009d9fe0, L_0x6000039e4d20;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c4318;
p0x7fe3288c46d8 .port I0x6000009d9fe0, L_0x6000039e4e60;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c46d8;
p0x7fe3288c4a98 .port I0x6000009d9fe0, L_0x6000039e4fa0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c4a98;
p0x7fe3288c4e58 .port I0x6000009d9fe0, L_0x6000039e50e0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c4e58;
S_0x7fe32a25b150 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a8fc0_0 .net8 "Bitline1", 0 0, p0x7fe3288c1588;  1 drivers, strength-aware
v0x6000038a9050_0 .net8 "Bitline2", 0 0, p0x7fe3288c15b8;  1 drivers, strength-aware
v0x6000038a90e0_0 .net "D", 0 0, L_0x6000039e5180;  1 drivers
v0x6000038a9170_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a9200_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a9290_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c1648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a9320_0 name=_ivl_0
o0x7fe3288c1678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a93b0_0 name=_ivl_4
v0x6000038a9440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a94d0_0 .net "dffOut", 0 0, v0x6000038a8ea0_0;  1 drivers
v0x6000038a9560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ebd40 .functor MUXZ 1, o0x7fe3288c1648, v0x6000038a8ea0_0, L_0x60000390d180, C4<>;
L_0x6000039ebde0 .functor MUXZ 1, o0x7fe3288c1678, v0x6000038a8ea0_0, L_0x60000390dae0, C4<>;
S_0x7fe32a25b2c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a8c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a8cf0_0 .net "d", 0 0, L_0x6000039e5180;  alias, 1 drivers
v0x6000038a8d80_0 .net "q", 0 0, v0x6000038a8ea0_0;  alias, 1 drivers
v0x6000038a8e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a8ea0_0 .var "state", 0 0;
v0x6000038a8f30_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a25b430 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a9950_0 .net8 "Bitline1", 0 0, p0x7fe3288c19a8;  1 drivers, strength-aware
v0x6000038a99e0_0 .net8 "Bitline2", 0 0, p0x7fe3288c19d8;  1 drivers, strength-aware
v0x6000038a9a70_0 .net "D", 0 0, L_0x6000039e5220;  1 drivers
v0x6000038a9b00_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a9b90_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a9c20_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c1a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a9cb0_0 name=_ivl_0
o0x7fe3288c1a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a9d40_0 name=_ivl_4
v0x6000038a9dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a9e60_0 .net "dffOut", 0 0, v0x6000038a9830_0;  1 drivers
v0x6000038a9ef0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ebe80 .functor MUXZ 1, o0x7fe3288c1a08, v0x6000038a9830_0, L_0x60000390d180, C4<>;
L_0x6000039ebf20 .functor MUXZ 1, o0x7fe3288c1a38, v0x6000038a9830_0, L_0x60000390dae0, C4<>;
S_0x7fe32a25b5a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a95f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a9680_0 .net "d", 0 0, L_0x6000039e5220;  alias, 1 drivers
v0x6000038a9710_0 .net "q", 0 0, v0x6000038a9830_0;  alias, 1 drivers
v0x6000038a97a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a9830_0 .var "state", 0 0;
v0x6000038a98c0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a25b710 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038aa2e0_0 .net8 "Bitline1", 0 0, p0x7fe3288c1d68;  1 drivers, strength-aware
v0x6000038aa370_0 .net8 "Bitline2", 0 0, p0x7fe3288c1d98;  1 drivers, strength-aware
v0x6000038aa400_0 .net "D", 0 0, L_0x6000039e52c0;  1 drivers
v0x6000038aa490_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038aa520_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038aa5b0_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c1dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038aa640_0 name=_ivl_0
o0x7fe3288c1df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038aa6d0_0 name=_ivl_4
v0x6000038aa760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038aa7f0_0 .net "dffOut", 0 0, v0x6000038aa1c0_0;  1 drivers
v0x6000038aa880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4000 .functor MUXZ 1, o0x7fe3288c1dc8, v0x6000038aa1c0_0, L_0x60000390d180, C4<>;
L_0x6000039e40a0 .functor MUXZ 1, o0x7fe3288c1df8, v0x6000038aa1c0_0, L_0x60000390dae0, C4<>;
S_0x7fe32a25b880 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a9f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038aa010_0 .net "d", 0 0, L_0x6000039e52c0;  alias, 1 drivers
v0x6000038aa0a0_0 .net "q", 0 0, v0x6000038aa1c0_0;  alias, 1 drivers
v0x6000038aa130_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038aa1c0_0 .var "state", 0 0;
v0x6000038aa250_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a25b9f0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038aac70_0 .net8 "Bitline1", 0 0, p0x7fe3288c2128;  1 drivers, strength-aware
v0x6000038aad00_0 .net8 "Bitline2", 0 0, p0x7fe3288c2158;  1 drivers, strength-aware
v0x6000038aad90_0 .net "D", 0 0, L_0x6000039e5360;  1 drivers
v0x6000038aae20_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038aaeb0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038aaf40_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c2188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038aafd0_0 name=_ivl_0
o0x7fe3288c21b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ab060_0 name=_ivl_4
v0x6000038ab0f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ab180_0 .net "dffOut", 0 0, v0x6000038aab50_0;  1 drivers
v0x6000038ab210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4140 .functor MUXZ 1, o0x7fe3288c2188, v0x6000038aab50_0, L_0x60000390d180, C4<>;
L_0x6000039e41e0 .functor MUXZ 1, o0x7fe3288c21b8, v0x6000038aab50_0, L_0x60000390dae0, C4<>;
S_0x7fe32a25bb60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a25b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038aa910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038aa9a0_0 .net "d", 0 0, L_0x6000039e5360;  alias, 1 drivers
v0x6000038aaa30_0 .net "q", 0 0, v0x6000038aab50_0;  alias, 1 drivers
v0x6000038aaac0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038aab50_0 .var "state", 0 0;
v0x6000038aabe0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe328f0d210 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003aba640_0 .net8 "Bitline1", 0 0, p0x7fe3288c24e8;  1 drivers, strength-aware
v0x600003aba400_0 .net8 "Bitline2", 0 0, p0x7fe3288c2518;  1 drivers, strength-aware
v0x600003aba250_0 .net "D", 0 0, L_0x6000039e5400;  1 drivers
v0x600003aba010_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003ab9e60_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003ab9c20_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c2548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003ab9a70_0 name=_ivl_0
o0x7fe3288c2578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003ab9830_0 name=_ivl_4
v0x600003ab9680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ab9440_0 .net "dffOut", 0 0, v0x600003abaa30_0;  1 drivers
v0x600003b80c60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4280 .functor MUXZ 1, o0x7fe3288c2548, v0x600003abaa30_0, L_0x60000390d180, C4<>;
L_0x6000039e4320 .functor MUXZ 1, o0x7fe3288c2578, v0x600003abaa30_0, L_0x60000390dae0, C4<>;
S_0x7fe328f0c990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328f0d210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003ad8990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003ad8750_0 .net "d", 0 0, L_0x6000039e5400;  alias, 1 drivers
v0x600003ad85a0_0 .net "q", 0 0, v0x600003abaa30_0;  alias, 1 drivers
v0x600003ababe0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003abaa30_0 .var "state", 0 0;
v0x600003aba7f0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe328bb9ca0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b81050_0 .net8 "Bitline1", 0 0, p0x7fe3288c28a8;  1 drivers, strength-aware
v0x600003b810e0_0 .net8 "Bitline2", 0 0, p0x7fe3288c28d8;  1 drivers, strength-aware
v0x600003b81170_0 .net "D", 0 0, L_0x6000039e54a0;  1 drivers
v0x600003b81200_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003b81290_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003b81320_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c2908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b813b0_0 name=_ivl_0
o0x7fe3288c2938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b81440_0 name=_ivl_4
v0x600003b814d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b81560_0 .net "dffOut", 0 0, v0x600003b80f30_0;  1 drivers
v0x600003b815f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e43c0 .functor MUXZ 1, o0x7fe3288c2908, v0x600003b80f30_0, L_0x60000390d180, C4<>;
L_0x6000039e4460 .functor MUXZ 1, o0x7fe3288c2938, v0x600003b80f30_0, L_0x60000390dae0, C4<>;
S_0x7fe328bb39d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328bb9ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b80cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b80d80_0 .net "d", 0 0, L_0x6000039e54a0;  alias, 1 drivers
v0x600003b80e10_0 .net "q", 0 0, v0x600003b80f30_0;  alias, 1 drivers
v0x600003b80ea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b80f30_0 .var "state", 0 0;
v0x600003b80fc0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a09b4e0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b819e0_0 .net8 "Bitline1", 0 0, p0x7fe3288c2c68;  1 drivers, strength-aware
v0x600003b81a70_0 .net8 "Bitline2", 0 0, p0x7fe3288c2c98;  1 drivers, strength-aware
v0x600003b81b00_0 .net "D", 0 0, L_0x6000039e5540;  1 drivers
v0x600003b81b90_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003b81c20_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003b81cb0_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c2cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b81d40_0 name=_ivl_0
o0x7fe3288c2cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b81dd0_0 name=_ivl_4
v0x600003b81e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b81ef0_0 .net "dffOut", 0 0, v0x600003b818c0_0;  1 drivers
v0x600003b81f80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4500 .functor MUXZ 1, o0x7fe3288c2cc8, v0x600003b818c0_0, L_0x60000390d180, C4<>;
L_0x6000039e45a0 .functor MUXZ 1, o0x7fe3288c2cf8, v0x600003b818c0_0, L_0x60000390dae0, C4<>;
S_0x7fe32a09af90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09b4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b81680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b81710_0 .net "d", 0 0, L_0x6000039e5540;  alias, 1 drivers
v0x600003b817a0_0 .net "q", 0 0, v0x600003b818c0_0;  alias, 1 drivers
v0x600003b81830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b818c0_0 .var "state", 0 0;
v0x600003b81950_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a09aa40 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b82370_0 .net8 "Bitline1", 0 0, p0x7fe3288c3028;  1 drivers, strength-aware
v0x600003b82400_0 .net8 "Bitline2", 0 0, p0x7fe3288c3058;  1 drivers, strength-aware
v0x600003b82490_0 .net "D", 0 0, L_0x6000039e55e0;  1 drivers
v0x600003b82520_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003b825b0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003b82640_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c3088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b826d0_0 name=_ivl_0
o0x7fe3288c30b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b82760_0 name=_ivl_4
v0x600003b827f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b82880_0 .net "dffOut", 0 0, v0x600003b82250_0;  1 drivers
v0x600003b82910_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4640 .functor MUXZ 1, o0x7fe3288c3088, v0x600003b82250_0, L_0x60000390d180, C4<>;
L_0x6000039e46e0 .functor MUXZ 1, o0x7fe3288c30b8, v0x600003b82250_0, L_0x60000390dae0, C4<>;
S_0x7fe32a09a4f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b82010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b820a0_0 .net "d", 0 0, L_0x6000039e55e0;  alias, 1 drivers
v0x600003b82130_0 .net "q", 0 0, v0x600003b82250_0;  alias, 1 drivers
v0x600003b821c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b82250_0 .var "state", 0 0;
v0x600003b822e0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a099fa0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b82d00_0 .net8 "Bitline1", 0 0, p0x7fe3288c33e8;  1 drivers, strength-aware
v0x600003b82d90_0 .net8 "Bitline2", 0 0, p0x7fe3288c3418;  1 drivers, strength-aware
v0x600003b82e20_0 .net "D", 0 0, L_0x6000039e5680;  1 drivers
v0x600003b82eb0_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003b82f40_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003b82fd0_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c3448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b83060_0 name=_ivl_0
o0x7fe3288c3478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b830f0_0 name=_ivl_4
v0x600003b83180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b83210_0 .net "dffOut", 0 0, v0x600003b82be0_0;  1 drivers
v0x600003b832a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4780 .functor MUXZ 1, o0x7fe3288c3448, v0x600003b82be0_0, L_0x60000390d180, C4<>;
L_0x6000039e4820 .functor MUXZ 1, o0x7fe3288c3478, v0x600003b82be0_0, L_0x60000390dae0, C4<>;
S_0x7fe32a099a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a099fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b829a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b82a30_0 .net "d", 0 0, L_0x6000039e5680;  alias, 1 drivers
v0x600003b82ac0_0 .net "q", 0 0, v0x600003b82be0_0;  alias, 1 drivers
v0x600003b82b50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b82be0_0 .var "state", 0 0;
v0x600003b82c70_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a098fb0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b83690_0 .net8 "Bitline1", 0 0, p0x7fe3288c37a8;  1 drivers, strength-aware
v0x600003b83720_0 .net8 "Bitline2", 0 0, p0x7fe3288c37d8;  1 drivers, strength-aware
v0x600003b837b0_0 .net "D", 0 0, L_0x6000039e5720;  1 drivers
v0x600003b83840_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x600003b838d0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x600003b83960_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c3808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b839f0_0 name=_ivl_0
o0x7fe3288c3838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b83a80_0 name=_ivl_4
v0x600003b83b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b83ba0_0 .net "dffOut", 0 0, v0x600003b83570_0;  1 drivers
v0x600003b83c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e48c0 .functor MUXZ 1, o0x7fe3288c3808, v0x600003b83570_0, L_0x60000390d180, C4<>;
L_0x6000039e4960 .functor MUXZ 1, o0x7fe3288c3838, v0x600003b83570_0, L_0x60000390dae0, C4<>;
S_0x7fe32a098a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a098fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b83330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b833c0_0 .net "d", 0 0, L_0x6000039e5720;  alias, 1 drivers
v0x600003b83450_0 .net "q", 0 0, v0x600003b83570_0;  alias, 1 drivers
v0x600003b834e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b83570_0 .var "state", 0 0;
v0x600003b83600_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a098510 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a4090_0 .net8 "Bitline1", 0 0, p0x7fe3288c3b68;  1 drivers, strength-aware
v0x6000038a4120_0 .net8 "Bitline2", 0 0, p0x7fe3288c3b98;  1 drivers, strength-aware
v0x6000038a41b0_0 .net "D", 0 0, L_0x6000039e57c0;  1 drivers
v0x6000038a4240_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a42d0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a4360_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c3bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a43f0_0 name=_ivl_0
o0x7fe3288c3bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a4480_0 name=_ivl_4
v0x6000038a4510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a45a0_0 .net "dffOut", 0 0, v0x600003b83f00_0;  1 drivers
v0x6000038a4630_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4a00 .functor MUXZ 1, o0x7fe3288c3bc8, v0x600003b83f00_0, L_0x60000390d180, C4<>;
L_0x6000039e4aa0 .functor MUXZ 1, o0x7fe3288c3bf8, v0x600003b83f00_0, L_0x60000390dae0, C4<>;
S_0x7fe32a097fc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a098510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b83cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b83d50_0 .net "d", 0 0, L_0x6000039e57c0;  alias, 1 drivers
v0x600003b83de0_0 .net "q", 0 0, v0x600003b83f00_0;  alias, 1 drivers
v0x600003b83e70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b83f00_0 .var "state", 0 0;
v0x6000038a4000_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a097a70 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a4a20_0 .net8 "Bitline1", 0 0, p0x7fe3288c3f28;  1 drivers, strength-aware
v0x6000038a4ab0_0 .net8 "Bitline2", 0 0, p0x7fe3288c3f58;  1 drivers, strength-aware
v0x6000038a4b40_0 .net "D", 0 0, L_0x6000039e5860;  1 drivers
v0x6000038a4bd0_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a4c60_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a4cf0_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c3f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a4d80_0 name=_ivl_0
o0x7fe3288c3fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a4e10_0 name=_ivl_4
v0x6000038a4ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a4f30_0 .net "dffOut", 0 0, v0x6000038a4900_0;  1 drivers
v0x6000038a4fc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4b40 .functor MUXZ 1, o0x7fe3288c3f88, v0x6000038a4900_0, L_0x60000390d180, C4<>;
L_0x6000039e4be0 .functor MUXZ 1, o0x7fe3288c3fb8, v0x6000038a4900_0, L_0x60000390dae0, C4<>;
S_0x7fe32a097520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a097a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a46c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a4750_0 .net "d", 0 0, L_0x6000039e5860;  alias, 1 drivers
v0x6000038a47e0_0 .net "q", 0 0, v0x6000038a4900_0;  alias, 1 drivers
v0x6000038a4870_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a4900_0 .var "state", 0 0;
v0x6000038a4990_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a096fd0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a53b0_0 .net8 "Bitline1", 0 0, p0x7fe3288c42e8;  1 drivers, strength-aware
v0x6000038a5440_0 .net8 "Bitline2", 0 0, p0x7fe3288c4318;  1 drivers, strength-aware
v0x6000038a54d0_0 .net "D", 0 0, L_0x6000039e5900;  1 drivers
v0x6000038a5560_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a55f0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a5680_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c4348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a5710_0 name=_ivl_0
o0x7fe3288c4378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a57a0_0 name=_ivl_4
v0x6000038a5830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a58c0_0 .net "dffOut", 0 0, v0x6000038a5290_0;  1 drivers
v0x6000038a5950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4c80 .functor MUXZ 1, o0x7fe3288c4348, v0x6000038a5290_0, L_0x60000390d180, C4<>;
L_0x6000039e4d20 .functor MUXZ 1, o0x7fe3288c4378, v0x6000038a5290_0, L_0x60000390dae0, C4<>;
S_0x7fe32a096a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a096fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a5050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a50e0_0 .net "d", 0 0, L_0x6000039e5900;  alias, 1 drivers
v0x6000038a5170_0 .net "q", 0 0, v0x6000038a5290_0;  alias, 1 drivers
v0x6000038a5200_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a5290_0 .var "state", 0 0;
v0x6000038a5320_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a096530 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a5d40_0 .net8 "Bitline1", 0 0, p0x7fe3288c46a8;  1 drivers, strength-aware
v0x6000038a5dd0_0 .net8 "Bitline2", 0 0, p0x7fe3288c46d8;  1 drivers, strength-aware
v0x6000038a5e60_0 .net "D", 0 0, L_0x6000039e59a0;  1 drivers
v0x6000038a5ef0_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a5f80_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a6010_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c4708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a60a0_0 name=_ivl_0
o0x7fe3288c4738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a6130_0 name=_ivl_4
v0x6000038a61c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a6250_0 .net "dffOut", 0 0, v0x6000038a5c20_0;  1 drivers
v0x6000038a62e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4dc0 .functor MUXZ 1, o0x7fe3288c4708, v0x6000038a5c20_0, L_0x60000390d180, C4<>;
L_0x6000039e4e60 .functor MUXZ 1, o0x7fe3288c4738, v0x6000038a5c20_0, L_0x60000390dae0, C4<>;
S_0x7fe32a095fe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a096530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a59e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a5a70_0 .net "d", 0 0, L_0x6000039e59a0;  alias, 1 drivers
v0x6000038a5b00_0 .net "q", 0 0, v0x6000038a5c20_0;  alias, 1 drivers
v0x6000038a5b90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a5c20_0 .var "state", 0 0;
v0x6000038a5cb0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a07c290 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a66d0_0 .net8 "Bitline1", 0 0, p0x7fe3288c4a68;  1 drivers, strength-aware
v0x6000038a6760_0 .net8 "Bitline2", 0 0, p0x7fe3288c4a98;  1 drivers, strength-aware
v0x6000038a67f0_0 .net "D", 0 0, L_0x6000039e5a40;  1 drivers
v0x6000038a6880_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a6910_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a69a0_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c4ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a6a30_0 name=_ivl_0
o0x7fe3288c4af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a6ac0_0 name=_ivl_4
v0x6000038a6b50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a6be0_0 .net "dffOut", 0 0, v0x6000038a65b0_0;  1 drivers
v0x6000038a6c70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e4f00 .functor MUXZ 1, o0x7fe3288c4ac8, v0x6000038a65b0_0, L_0x60000390d180, C4<>;
L_0x6000039e4fa0 .functor MUXZ 1, o0x7fe3288c4af8, v0x6000038a65b0_0, L_0x60000390dae0, C4<>;
S_0x7fe32a076730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07c290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a6370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a6400_0 .net "d", 0 0, L_0x6000039e5a40;  alias, 1 drivers
v0x6000038a6490_0 .net "q", 0 0, v0x6000038a65b0_0;  alias, 1 drivers
v0x6000038a6520_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a65b0_0 .var "state", 0 0;
v0x6000038a6640_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a07f7b0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a259730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a7060_0 .net8 "Bitline1", 0 0, p0x7fe3288c4e28;  1 drivers, strength-aware
v0x6000038a70f0_0 .net8 "Bitline2", 0 0, p0x7fe3288c4e58;  1 drivers, strength-aware
v0x6000038a7180_0 .net "D", 0 0, L_0x6000039e5ae0;  1 drivers
v0x6000038a7210_0 .net "ReadEnable1", 0 0, L_0x60000390d180;  alias, 1 drivers
v0x6000038a72a0_0 .net "ReadEnable2", 0 0, L_0x60000390dae0;  alias, 1 drivers
v0x6000038a7330_0 .net "WriteEnable", 0 0, L_0x60000390c6e0;  alias, 1 drivers
o0x7fe3288c4e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a73c0_0 name=_ivl_0
o0x7fe3288c4eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a7450_0 name=_ivl_4
v0x6000038a74e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a7570_0 .net "dffOut", 0 0, v0x6000038a6f40_0;  1 drivers
v0x6000038a7600_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5040 .functor MUXZ 1, o0x7fe3288c4e88, v0x6000038a6f40_0, L_0x60000390d180, C4<>;
L_0x6000039e50e0 .functor MUXZ 1, o0x7fe3288c4eb8, v0x6000038a6f40_0, L_0x60000390dae0, C4<>;
S_0x7fe32a0a06b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07f7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a6d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a6d90_0 .net "d", 0 0, L_0x6000039e5ae0;  alias, 1 drivers
v0x6000038a6e20_0 .net "q", 0 0, v0x6000038a6f40_0;  alias, 1 drivers
v0x6000038a6eb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a6f40_0 .var "state", 0 0;
v0x6000038a6fd0_0 .net "wen", 0 0, L_0x60000390c6e0;  alias, 1 drivers
S_0x7fe32a099500 .scope module, "regArray[4]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038b9560_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038b95f0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038b9680_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038b9710_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  1 drivers
v0x6000038b97a0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  1 drivers
v0x6000038b9830_0 .net "WriteReg", 0 0, L_0x60000390c780;  1 drivers
v0x6000038b98c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b9950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6f80 .part L_0x600003917340, 0, 1;
L_0x6000039e7020 .part L_0x600003917340, 1, 1;
L_0x6000039e70c0 .part L_0x600003917340, 2, 1;
L_0x6000039e7160 .part L_0x600003917340, 3, 1;
L_0x6000039e7200 .part L_0x600003917340, 4, 1;
L_0x6000039e72a0 .part L_0x600003917340, 5, 1;
L_0x6000039e7340 .part L_0x600003917340, 6, 1;
L_0x6000039e73e0 .part L_0x600003917340, 7, 1;
L_0x6000039e7480 .part L_0x600003917340, 8, 1;
L_0x6000039e7520 .part L_0x600003917340, 9, 1;
L_0x6000039e75c0 .part L_0x600003917340, 10, 1;
L_0x6000039e7660 .part L_0x600003917340, 11, 1;
L_0x6000039e7700 .part L_0x600003917340, 12, 1;
L_0x6000039e77a0 .part L_0x600003917340, 13, 1;
L_0x6000039e7840 .part L_0x600003917340, 14, 1;
L_0x6000039e78e0 .part L_0x600003917340, 15, 1;
p0x7fe3288c5398 .port I0x600000894740, L_0x6000039e5b80;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c5398;
p0x7fe3288c57b8 .port I0x600000894740, L_0x6000039e5cc0;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c57b8;
p0x7fe3288c5b78 .port I0x600000894740, L_0x6000039e5e00;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c5b78;
p0x7fe3288c5f38 .port I0x600000894740, L_0x6000039e5f40;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c5f38;
p0x7fe3288c62f8 .port I0x600000894740, L_0x6000039e6080;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c62f8;
p0x7fe3288c66b8 .port I0x600000894740, L_0x6000039e61c0;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c66b8;
p0x7fe3288c6a78 .port I0x600000894740, L_0x6000039e6300;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c6a78;
p0x7fe3288c6e38 .port I0x600000894740, L_0x6000039e6440;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c6e38;
p0x7fe3288c71f8 .port I0x600000894740, L_0x6000039e6580;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c71f8;
p0x7fe3288c75b8 .port I0x600000894740, L_0x6000039e66c0;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c75b8;
p0x7fe3288c7978 .port I0x600000894740, L_0x6000039e6800;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c7978;
p0x7fe3288c7d38 .port I0x600000894740, L_0x6000039e6940;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c7d38;
p0x7fe3288c80f8 .port I0x600000894740, L_0x6000039e6a80;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c80f8;
p0x7fe3288c84b8 .port I0x600000894740, L_0x6000039e6bc0;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c84b8;
p0x7fe3288c8878 .port I0x600000894740, L_0x6000039e6d00;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c8878;
p0x7fe3288c8c38 .port I0x600000894740, L_0x6000039e6e40;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c8c38;
p0x7fe3288c53c8 .port I0x6000009d9fe0, L_0x6000039e5c20;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c53c8;
p0x7fe3288c57e8 .port I0x6000009d9fe0, L_0x6000039e5d60;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c57e8;
p0x7fe3288c5ba8 .port I0x6000009d9fe0, L_0x6000039e5ea0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c5ba8;
p0x7fe3288c5f68 .port I0x6000009d9fe0, L_0x6000039e5fe0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c5f68;
p0x7fe3288c6328 .port I0x6000009d9fe0, L_0x6000039e6120;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c6328;
p0x7fe3288c66e8 .port I0x6000009d9fe0, L_0x6000039e6260;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c66e8;
p0x7fe3288c6aa8 .port I0x6000009d9fe0, L_0x6000039e63a0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c6aa8;
p0x7fe3288c6e68 .port I0x6000009d9fe0, L_0x6000039e64e0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c6e68;
p0x7fe3288c7228 .port I0x6000009d9fe0, L_0x6000039e6620;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c7228;
p0x7fe3288c75e8 .port I0x6000009d9fe0, L_0x6000039e6760;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c75e8;
p0x7fe3288c79a8 .port I0x6000009d9fe0, L_0x6000039e68a0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c79a8;
p0x7fe3288c7d68 .port I0x6000009d9fe0, L_0x6000039e69e0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c7d68;
p0x7fe3288c8128 .port I0x6000009d9fe0, L_0x6000039e6b20;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c8128;
p0x7fe3288c84e8 .port I0x6000009d9fe0, L_0x6000039e6c60;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c84e8;
p0x7fe3288c88a8 .port I0x6000009d9fe0, L_0x6000039e6da0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c88a8;
p0x7fe3288c8c68 .port I0x6000009d9fe0, L_0x6000039e6ee0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c8c68;
S_0x7fe32a086520 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a7e70_0 .net8 "Bitline1", 0 0, p0x7fe3288c5398;  1 drivers, strength-aware
v0x6000038a7f00_0 .net8 "Bitline2", 0 0, p0x7fe3288c53c8;  1 drivers, strength-aware
v0x6000038a0000_0 .net "D", 0 0, L_0x6000039e6f80;  1 drivers
v0x6000038a0090_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a0120_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a01b0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c5458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a0240_0 name=_ivl_0
o0x7fe3288c5488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a02d0_0 name=_ivl_4
v0x6000038a0360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a03f0_0 .net "dffOut", 0 0, v0x6000038a7d50_0;  1 drivers
v0x6000038a0480_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5b80 .functor MUXZ 1, o0x7fe3288c5458, v0x6000038a7d50_0, L_0x60000390d220, C4<>;
L_0x6000039e5c20 .functor MUXZ 1, o0x7fe3288c5488, v0x6000038a7d50_0, L_0x60000390db80, C4<>;
S_0x7fe32a086690 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a086520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a7b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a7ba0_0 .net "d", 0 0, L_0x6000039e6f80;  alias, 1 drivers
v0x6000038a7c30_0 .net "q", 0 0, v0x6000038a7d50_0;  alias, 1 drivers
v0x6000038a7cc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a7d50_0 .var "state", 0 0;
v0x6000038a7de0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a0771d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a0870_0 .net8 "Bitline1", 0 0, p0x7fe3288c57b8;  1 drivers, strength-aware
v0x6000038a0900_0 .net8 "Bitline2", 0 0, p0x7fe3288c57e8;  1 drivers, strength-aware
v0x6000038a0990_0 .net "D", 0 0, L_0x6000039e7020;  1 drivers
v0x6000038a0a20_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a0ab0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a0b40_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c5818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a0bd0_0 name=_ivl_0
o0x7fe3288c5848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a0c60_0 name=_ivl_4
v0x6000038a0cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a0d80_0 .net "dffOut", 0 0, v0x6000038a0750_0;  1 drivers
v0x6000038a0e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5cc0 .functor MUXZ 1, o0x7fe3288c5818, v0x6000038a0750_0, L_0x60000390d220, C4<>;
L_0x6000039e5d60 .functor MUXZ 1, o0x7fe3288c5848, v0x6000038a0750_0, L_0x60000390db80, C4<>;
S_0x7fe32a077340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a0771d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a0510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a05a0_0 .net "d", 0 0, L_0x6000039e7020;  alias, 1 drivers
v0x6000038a0630_0 .net "q", 0 0, v0x6000038a0750_0;  alias, 1 drivers
v0x6000038a06c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a0750_0 .var "state", 0 0;
v0x6000038a07e0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a0774b0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a1200_0 .net8 "Bitline1", 0 0, p0x7fe3288c5b78;  1 drivers, strength-aware
v0x6000038a1290_0 .net8 "Bitline2", 0 0, p0x7fe3288c5ba8;  1 drivers, strength-aware
v0x6000038a1320_0 .net "D", 0 0, L_0x6000039e70c0;  1 drivers
v0x6000038a13b0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a1440_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a14d0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c5bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a1560_0 name=_ivl_0
o0x7fe3288c5c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a15f0_0 name=_ivl_4
v0x6000038a1680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a1710_0 .net "dffOut", 0 0, v0x6000038a10e0_0;  1 drivers
v0x6000038a17a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5e00 .functor MUXZ 1, o0x7fe3288c5bd8, v0x6000038a10e0_0, L_0x60000390d220, C4<>;
L_0x6000039e5ea0 .functor MUXZ 1, o0x7fe3288c5c08, v0x6000038a10e0_0, L_0x60000390db80, C4<>;
S_0x7fe32a07bd40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a0774b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a0ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a0f30_0 .net "d", 0 0, L_0x6000039e70c0;  alias, 1 drivers
v0x6000038a0fc0_0 .net "q", 0 0, v0x6000038a10e0_0;  alias, 1 drivers
v0x6000038a1050_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a10e0_0 .var "state", 0 0;
v0x6000038a1170_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07beb0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a1b90_0 .net8 "Bitline1", 0 0, p0x7fe3288c5f38;  1 drivers, strength-aware
v0x6000038a1c20_0 .net8 "Bitline2", 0 0, p0x7fe3288c5f68;  1 drivers, strength-aware
v0x6000038a1cb0_0 .net "D", 0 0, L_0x6000039e7160;  1 drivers
v0x6000038a1d40_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a1dd0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a1e60_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c5f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a1ef0_0 name=_ivl_0
o0x7fe3288c5fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a1f80_0 name=_ivl_4
v0x6000038a2010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a20a0_0 .net "dffOut", 0 0, v0x6000038a1a70_0;  1 drivers
v0x6000038a2130_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e5f40 .functor MUXZ 1, o0x7fe3288c5f98, v0x6000038a1a70_0, L_0x60000390d220, C4<>;
L_0x6000039e5fe0 .functor MUXZ 1, o0x7fe3288c5fc8, v0x6000038a1a70_0, L_0x60000390db80, C4<>;
S_0x7fe32a07b7f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07beb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a1830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a18c0_0 .net "d", 0 0, L_0x6000039e7160;  alias, 1 drivers
v0x6000038a1950_0 .net "q", 0 0, v0x6000038a1a70_0;  alias, 1 drivers
v0x6000038a19e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a1a70_0 .var "state", 0 0;
v0x6000038a1b00_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07b960 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a2520_0 .net8 "Bitline1", 0 0, p0x7fe3288c62f8;  1 drivers, strength-aware
v0x6000038a25b0_0 .net8 "Bitline2", 0 0, p0x7fe3288c6328;  1 drivers, strength-aware
v0x6000038a2640_0 .net "D", 0 0, L_0x6000039e7200;  1 drivers
v0x6000038a26d0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a2760_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a27f0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c6358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a2880_0 name=_ivl_0
o0x7fe3288c6388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a2910_0 name=_ivl_4
v0x6000038a29a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a2a30_0 .net "dffOut", 0 0, v0x6000038a2400_0;  1 drivers
v0x6000038a2ac0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6080 .functor MUXZ 1, o0x7fe3288c6358, v0x6000038a2400_0, L_0x60000390d220, C4<>;
L_0x6000039e6120 .functor MUXZ 1, o0x7fe3288c6388, v0x6000038a2400_0, L_0x60000390db80, C4<>;
S_0x7fe32a07b2a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a21c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a2250_0 .net "d", 0 0, L_0x6000039e7200;  alias, 1 drivers
v0x6000038a22e0_0 .net "q", 0 0, v0x6000038a2400_0;  alias, 1 drivers
v0x6000038a2370_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a2400_0 .var "state", 0 0;
v0x6000038a2490_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07b410 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a2eb0_0 .net8 "Bitline1", 0 0, p0x7fe3288c66b8;  1 drivers, strength-aware
v0x6000038a2f40_0 .net8 "Bitline2", 0 0, p0x7fe3288c66e8;  1 drivers, strength-aware
v0x6000038a2fd0_0 .net "D", 0 0, L_0x6000039e72a0;  1 drivers
v0x6000038a3060_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a30f0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a3180_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c6718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a3210_0 name=_ivl_0
o0x7fe3288c6748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a32a0_0 name=_ivl_4
v0x6000038a3330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a33c0_0 .net "dffOut", 0 0, v0x6000038a2d90_0;  1 drivers
v0x6000038a3450_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e61c0 .functor MUXZ 1, o0x7fe3288c6718, v0x6000038a2d90_0, L_0x60000390d220, C4<>;
L_0x6000039e6260 .functor MUXZ 1, o0x7fe3288c6748, v0x6000038a2d90_0, L_0x60000390db80, C4<>;
S_0x7fe32a07ad50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a2b50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a2be0_0 .net "d", 0 0, L_0x6000039e72a0;  alias, 1 drivers
v0x6000038a2c70_0 .net "q", 0 0, v0x6000038a2d90_0;  alias, 1 drivers
v0x6000038a2d00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a2d90_0 .var "state", 0 0;
v0x6000038a2e20_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07aec0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038a3840_0 .net8 "Bitline1", 0 0, p0x7fe3288c6a78;  1 drivers, strength-aware
v0x6000038a38d0_0 .net8 "Bitline2", 0 0, p0x7fe3288c6aa8;  1 drivers, strength-aware
v0x6000038a3960_0 .net "D", 0 0, L_0x6000039e7340;  1 drivers
v0x6000038a39f0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038a3a80_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038a3b10_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c6ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a3ba0_0 name=_ivl_0
o0x7fe3288c6b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038a3c30_0 name=_ivl_4
v0x6000038a3cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a3d50_0 .net "dffOut", 0 0, v0x6000038a3720_0;  1 drivers
v0x6000038a3de0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6300 .functor MUXZ 1, o0x7fe3288c6ad8, v0x6000038a3720_0, L_0x60000390d220, C4<>;
L_0x6000039e63a0 .functor MUXZ 1, o0x7fe3288c6b08, v0x6000038a3720_0, L_0x60000390db80, C4<>;
S_0x7fe32a07a800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a34e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a3570_0 .net "d", 0 0, L_0x6000039e7340;  alias, 1 drivers
v0x6000038a3600_0 .net "q", 0 0, v0x6000038a3720_0;  alias, 1 drivers
v0x6000038a3690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038a3720_0 .var "state", 0 0;
v0x6000038a37b0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07a970 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bc240_0 .net8 "Bitline1", 0 0, p0x7fe3288c6e38;  1 drivers, strength-aware
v0x6000038bc2d0_0 .net8 "Bitline2", 0 0, p0x7fe3288c6e68;  1 drivers, strength-aware
v0x6000038bc360_0 .net "D", 0 0, L_0x6000039e73e0;  1 drivers
v0x6000038bc3f0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038bc480_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038bc510_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c6e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bc5a0_0 name=_ivl_0
o0x7fe3288c6ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bc630_0 name=_ivl_4
v0x6000038bc6c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bc750_0 .net "dffOut", 0 0, v0x6000038bc120_0;  1 drivers
v0x6000038bc7e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6440 .functor MUXZ 1, o0x7fe3288c6e98, v0x6000038bc120_0, L_0x60000390d220, C4<>;
L_0x6000039e64e0 .functor MUXZ 1, o0x7fe3288c6ec8, v0x6000038bc120_0, L_0x60000390db80, C4<>;
S_0x7fe32a07a2b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038a3e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038a3f00_0 .net "d", 0 0, L_0x6000039e73e0;  alias, 1 drivers
v0x6000038bc000_0 .net "q", 0 0, v0x6000038bc120_0;  alias, 1 drivers
v0x6000038bc090_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bc120_0 .var "state", 0 0;
v0x6000038bc1b0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a07a420 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bcbd0_0 .net8 "Bitline1", 0 0, p0x7fe3288c71f8;  1 drivers, strength-aware
v0x6000038bcc60_0 .net8 "Bitline2", 0 0, p0x7fe3288c7228;  1 drivers, strength-aware
v0x6000038bccf0_0 .net "D", 0 0, L_0x6000039e7480;  1 drivers
v0x6000038bcd80_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038bce10_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038bcea0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c7258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bcf30_0 name=_ivl_0
o0x7fe3288c7288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bcfc0_0 name=_ivl_4
v0x6000038bd050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bd0e0_0 .net "dffOut", 0 0, v0x6000038bcab0_0;  1 drivers
v0x6000038bd170_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6580 .functor MUXZ 1, o0x7fe3288c7258, v0x6000038bcab0_0, L_0x60000390d220, C4<>;
L_0x6000039e6620 .functor MUXZ 1, o0x7fe3288c7288, v0x6000038bcab0_0, L_0x60000390db80, C4<>;
S_0x7fe32a079d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a07a420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bc870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bc900_0 .net "d", 0 0, L_0x6000039e7480;  alias, 1 drivers
v0x6000038bc990_0 .net "q", 0 0, v0x6000038bcab0_0;  alias, 1 drivers
v0x6000038bca20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bcab0_0 .var "state", 0 0;
v0x6000038bcb40_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a079810 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bd560_0 .net8 "Bitline1", 0 0, p0x7fe3288c75b8;  1 drivers, strength-aware
v0x6000038bd5f0_0 .net8 "Bitline2", 0 0, p0x7fe3288c75e8;  1 drivers, strength-aware
v0x6000038bd680_0 .net "D", 0 0, L_0x6000039e7520;  1 drivers
v0x6000038bd710_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038bd7a0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038bd830_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c7618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bd8c0_0 name=_ivl_0
o0x7fe3288c7648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bd950_0 name=_ivl_4
v0x6000038bd9e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bda70_0 .net "dffOut", 0 0, v0x6000038bd440_0;  1 drivers
v0x6000038bdb00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e66c0 .functor MUXZ 1, o0x7fe3288c7618, v0x6000038bd440_0, L_0x60000390d220, C4<>;
L_0x6000039e6760 .functor MUXZ 1, o0x7fe3288c7648, v0x6000038bd440_0, L_0x60000390db80, C4<>;
S_0x7fe32a079980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a079810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bd200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bd290_0 .net "d", 0 0, L_0x6000039e7520;  alias, 1 drivers
v0x6000038bd320_0 .net "q", 0 0, v0x6000038bd440_0;  alias, 1 drivers
v0x6000038bd3b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bd440_0 .var "state", 0 0;
v0x6000038bd4d0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a0792c0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bdef0_0 .net8 "Bitline1", 0 0, p0x7fe3288c7978;  1 drivers, strength-aware
v0x6000038bdf80_0 .net8 "Bitline2", 0 0, p0x7fe3288c79a8;  1 drivers, strength-aware
v0x6000038be010_0 .net "D", 0 0, L_0x6000039e75c0;  1 drivers
v0x6000038be0a0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038be130_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038be1c0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c79d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038be250_0 name=_ivl_0
o0x7fe3288c7a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038be2e0_0 name=_ivl_4
v0x6000038be370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038be400_0 .net "dffOut", 0 0, v0x6000038bddd0_0;  1 drivers
v0x6000038be490_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6800 .functor MUXZ 1, o0x7fe3288c79d8, v0x6000038bddd0_0, L_0x60000390d220, C4<>;
L_0x6000039e68a0 .functor MUXZ 1, o0x7fe3288c7a08, v0x6000038bddd0_0, L_0x60000390db80, C4<>;
S_0x7fe32a079430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a0792c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bdb90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bdc20_0 .net "d", 0 0, L_0x6000039e75c0;  alias, 1 drivers
v0x6000038bdcb0_0 .net "q", 0 0, v0x6000038bddd0_0;  alias, 1 drivers
v0x6000038bdd40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bddd0_0 .var "state", 0 0;
v0x6000038bde60_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a078d70 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038be880_0 .net8 "Bitline1", 0 0, p0x7fe3288c7d38;  1 drivers, strength-aware
v0x6000038be910_0 .net8 "Bitline2", 0 0, p0x7fe3288c7d68;  1 drivers, strength-aware
v0x6000038be9a0_0 .net "D", 0 0, L_0x6000039e7660;  1 drivers
v0x6000038bea30_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038beac0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038beb50_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c7d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bebe0_0 name=_ivl_0
o0x7fe3288c7dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bec70_0 name=_ivl_4
v0x6000038bed00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bed90_0 .net "dffOut", 0 0, v0x6000038be760_0;  1 drivers
v0x6000038bee20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6940 .functor MUXZ 1, o0x7fe3288c7d98, v0x6000038be760_0, L_0x60000390d220, C4<>;
L_0x6000039e69e0 .functor MUXZ 1, o0x7fe3288c7dc8, v0x6000038be760_0, L_0x60000390db80, C4<>;
S_0x7fe32a078ee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a078d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038be520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038be5b0_0 .net "d", 0 0, L_0x6000039e7660;  alias, 1 drivers
v0x6000038be640_0 .net "q", 0 0, v0x6000038be760_0;  alias, 1 drivers
v0x6000038be6d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038be760_0 .var "state", 0 0;
v0x6000038be7f0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a078820 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bf210_0 .net8 "Bitline1", 0 0, p0x7fe3288c80f8;  1 drivers, strength-aware
v0x6000038bf2a0_0 .net8 "Bitline2", 0 0, p0x7fe3288c8128;  1 drivers, strength-aware
v0x6000038bf330_0 .net "D", 0 0, L_0x6000039e7700;  1 drivers
v0x6000038bf3c0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038bf450_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038bf4e0_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c8158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bf570_0 name=_ivl_0
o0x7fe3288c8188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bf600_0 name=_ivl_4
v0x6000038bf690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bf720_0 .net "dffOut", 0 0, v0x6000038bf0f0_0;  1 drivers
v0x6000038bf7b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6a80 .functor MUXZ 1, o0x7fe3288c8158, v0x6000038bf0f0_0, L_0x60000390d220, C4<>;
L_0x6000039e6b20 .functor MUXZ 1, o0x7fe3288c8188, v0x6000038bf0f0_0, L_0x60000390db80, C4<>;
S_0x7fe32a078990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a078820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038beeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bef40_0 .net "d", 0 0, L_0x6000039e7700;  alias, 1 drivers
v0x6000038befd0_0 .net "q", 0 0, v0x6000038bf0f0_0;  alias, 1 drivers
v0x6000038bf060_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bf0f0_0 .var "state", 0 0;
v0x6000038bf180_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a0782d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bfba0_0 .net8 "Bitline1", 0 0, p0x7fe3288c84b8;  1 drivers, strength-aware
v0x6000038bfc30_0 .net8 "Bitline2", 0 0, p0x7fe3288c84e8;  1 drivers, strength-aware
v0x6000038bfcc0_0 .net "D", 0 0, L_0x6000039e77a0;  1 drivers
v0x6000038bfd50_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038bfde0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038bfe70_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c8518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bff00_0 name=_ivl_0
o0x7fe3288c8548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b8000_0 name=_ivl_4
v0x6000038b8090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b8120_0 .net "dffOut", 0 0, v0x6000038bfa80_0;  1 drivers
v0x6000038b81b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6bc0 .functor MUXZ 1, o0x7fe3288c8518, v0x6000038bfa80_0, L_0x60000390d220, C4<>;
L_0x6000039e6c60 .functor MUXZ 1, o0x7fe3288c8548, v0x6000038bfa80_0, L_0x60000390db80, C4<>;
S_0x7fe32a078440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a0782d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bf840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bf8d0_0 .net "d", 0 0, L_0x6000039e77a0;  alias, 1 drivers
v0x6000038bf960_0 .net "q", 0 0, v0x6000038bfa80_0;  alias, 1 drivers
v0x6000038bf9f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bfa80_0 .var "state", 0 0;
v0x6000038bfb10_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a077d80 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b85a0_0 .net8 "Bitline1", 0 0, p0x7fe3288c8878;  1 drivers, strength-aware
v0x6000038b8630_0 .net8 "Bitline2", 0 0, p0x7fe3288c88a8;  1 drivers, strength-aware
v0x6000038b86c0_0 .net "D", 0 0, L_0x6000039e7840;  1 drivers
v0x6000038b8750_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038b87e0_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038b8870_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c88d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b8900_0 name=_ivl_0
o0x7fe3288c8908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b8990_0 name=_ivl_4
v0x6000038b8a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b8ab0_0 .net "dffOut", 0 0, v0x6000038b8480_0;  1 drivers
v0x6000038b8b40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6d00 .functor MUXZ 1, o0x7fe3288c88d8, v0x6000038b8480_0, L_0x60000390d220, C4<>;
L_0x6000039e6da0 .functor MUXZ 1, o0x7fe3288c8908, v0x6000038b8480_0, L_0x60000390db80, C4<>;
S_0x7fe32a077ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a077d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b8240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b82d0_0 .net "d", 0 0, L_0x6000039e7840;  alias, 1 drivers
v0x6000038b8360_0 .net "q", 0 0, v0x6000038b8480_0;  alias, 1 drivers
v0x6000038b83f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b8480_0 .var "state", 0 0;
v0x6000038b8510_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a077830 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a099500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b8f30_0 .net8 "Bitline1", 0 0, p0x7fe3288c8c38;  1 drivers, strength-aware
v0x6000038b8fc0_0 .net8 "Bitline2", 0 0, p0x7fe3288c8c68;  1 drivers, strength-aware
v0x6000038b9050_0 .net "D", 0 0, L_0x6000039e78e0;  1 drivers
v0x6000038b90e0_0 .net "ReadEnable1", 0 0, L_0x60000390d220;  alias, 1 drivers
v0x6000038b9170_0 .net "ReadEnable2", 0 0, L_0x60000390db80;  alias, 1 drivers
v0x6000038b9200_0 .net "WriteEnable", 0 0, L_0x60000390c780;  alias, 1 drivers
o0x7fe3288c8c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b9290_0 name=_ivl_0
o0x7fe3288c8cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b9320_0 name=_ivl_4
v0x6000038b93b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b9440_0 .net "dffOut", 0 0, v0x6000038b8e10_0;  1 drivers
v0x6000038b94d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e6e40 .functor MUXZ 1, o0x7fe3288c8c98, v0x6000038b8e10_0, L_0x60000390d220, C4<>;
L_0x6000039e6ee0 .functor MUXZ 1, o0x7fe3288c8cc8, v0x6000038b8e10_0, L_0x60000390db80, C4<>;
S_0x7fe32a0779a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a077830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b8bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b8c60_0 .net "d", 0 0, L_0x6000039e78e0;  alias, 1 drivers
v0x6000038b8cf0_0 .net "q", 0 0, v0x6000038b8e10_0;  alias, 1 drivers
v0x6000038b8d80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b8e10_0 .var "state", 0 0;
v0x6000038b8ea0_0 .net "wen", 0 0, L_0x60000390c780;  alias, 1 drivers
S_0x7fe32a079ed0 .scope module, "regArray[5]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038b33c0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038b3450_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038b34e0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038b3570_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  1 drivers
v0x6000038b3600_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  1 drivers
v0x6000038b3690_0 .net "WriteReg", 0 0, L_0x60000390c820;  1 drivers
v0x6000038b3720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b37b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0dc0 .part L_0x600003917340, 0, 1;
L_0x6000039e0e60 .part L_0x600003917340, 1, 1;
L_0x6000039e0f00 .part L_0x600003917340, 2, 1;
L_0x6000039e0fa0 .part L_0x600003917340, 3, 1;
L_0x6000039e1040 .part L_0x600003917340, 4, 1;
L_0x6000039e10e0 .part L_0x600003917340, 5, 1;
L_0x6000039e1180 .part L_0x600003917340, 6, 1;
L_0x6000039e1220 .part L_0x600003917340, 7, 1;
L_0x6000039e12c0 .part L_0x600003917340, 8, 1;
L_0x6000039e1360 .part L_0x600003917340, 9, 1;
L_0x6000039e1400 .part L_0x600003917340, 10, 1;
L_0x6000039e14a0 .part L_0x600003917340, 11, 1;
L_0x6000039e1540 .part L_0x600003917340, 12, 1;
L_0x6000039e15e0 .part L_0x600003917340, 13, 1;
L_0x6000039e1680 .part L_0x600003917340, 14, 1;
L_0x6000039e1720 .part L_0x600003917340, 15, 1;
p0x7fe3288c91a8 .port I0x600000894740, L_0x6000039e7980;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c91a8;
p0x7fe3288c95c8 .port I0x600000894740, L_0x6000039e7ac0;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c95c8;
p0x7fe3288c9988 .port I0x600000894740, L_0x6000039e7c00;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c9988;
p0x7fe3288c9d48 .port I0x600000894740, L_0x6000039e7d40;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288c9d48;
p0x7fe3288ca108 .port I0x600000894740, L_0x6000039e7e80;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ca108;
p0x7fe3288ca4c8 .port I0x600000894740, L_0x6000039e0000;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ca4c8;
p0x7fe3288ca888 .port I0x600000894740, L_0x6000039e0140;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ca888;
p0x7fe3288cac48 .port I0x600000894740, L_0x6000039e0280;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cac48;
p0x7fe3288cb008 .port I0x600000894740, L_0x6000039e03c0;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cb008;
p0x7fe3288cb3c8 .port I0x600000894740, L_0x6000039e0500;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cb3c8;
p0x7fe3288cb788 .port I0x600000894740, L_0x6000039e0640;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cb788;
p0x7fe3288cbb48 .port I0x600000894740, L_0x6000039e0780;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cbb48;
p0x7fe3288cbf08 .port I0x600000894740, L_0x6000039e08c0;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cbf08;
p0x7fe3288cc2c8 .port I0x600000894740, L_0x6000039e0a00;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cc2c8;
p0x7fe3288cc688 .port I0x600000894740, L_0x6000039e0b40;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cc688;
p0x7fe3288cca48 .port I0x600000894740, L_0x6000039e0c80;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cca48;
p0x7fe3288c91d8 .port I0x6000009d9fe0, L_0x6000039e7a20;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c91d8;
p0x7fe3288c95f8 .port I0x6000009d9fe0, L_0x6000039e7b60;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c95f8;
p0x7fe3288c99b8 .port I0x6000009d9fe0, L_0x6000039e7ca0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c99b8;
p0x7fe3288c9d78 .port I0x6000009d9fe0, L_0x6000039e7de0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288c9d78;
p0x7fe3288ca138 .port I0x6000009d9fe0, L_0x6000039e7f20;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ca138;
p0x7fe3288ca4f8 .port I0x6000009d9fe0, L_0x6000039e00a0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ca4f8;
p0x7fe3288ca8b8 .port I0x6000009d9fe0, L_0x6000039e01e0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ca8b8;
p0x7fe3288cac78 .port I0x6000009d9fe0, L_0x6000039e0320;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cac78;
p0x7fe3288cb038 .port I0x6000009d9fe0, L_0x6000039e0460;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cb038;
p0x7fe3288cb3f8 .port I0x6000009d9fe0, L_0x6000039e05a0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cb3f8;
p0x7fe3288cb7b8 .port I0x6000009d9fe0, L_0x6000039e06e0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cb7b8;
p0x7fe3288cbb78 .port I0x6000009d9fe0, L_0x6000039e0820;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cbb78;
p0x7fe3288cbf38 .port I0x6000009d9fe0, L_0x6000039e0960;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cbf38;
p0x7fe3288cc2f8 .port I0x6000009d9fe0, L_0x6000039e0aa0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cc2f8;
p0x7fe3288cc6b8 .port I0x6000009d9fe0, L_0x6000039e0be0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cc6b8;
p0x7fe3288cca78 .port I0x6000009d9fe0, L_0x6000039e0d20;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cca78;
S_0x7fe32a09c090 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b9d40_0 .net8 "Bitline1", 0 0, p0x7fe3288c91a8;  1 drivers, strength-aware
v0x6000038b9dd0_0 .net8 "Bitline2", 0 0, p0x7fe3288c91d8;  1 drivers, strength-aware
v0x6000038b9e60_0 .net "D", 0 0, L_0x6000039e0dc0;  1 drivers
v0x6000038b9ef0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b9f80_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038ba010_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288c9268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ba0a0_0 name=_ivl_0
o0x7fe3288c9298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ba130_0 name=_ivl_4
v0x6000038ba1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ba250_0 .net "dffOut", 0 0, v0x6000038b9c20_0;  1 drivers
v0x6000038ba2e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e7980 .functor MUXZ 1, o0x7fe3288c9268, v0x6000038b9c20_0, L_0x60000390d0e0, C4<>;
L_0x6000039e7a20 .functor MUXZ 1, o0x7fe3288c9298, v0x6000038b9c20_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09c200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09c090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b99e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b9a70_0 .net "d", 0 0, L_0x6000039e0dc0;  alias, 1 drivers
v0x6000038b9b00_0 .net "q", 0 0, v0x6000038b9c20_0;  alias, 1 drivers
v0x6000038b9b90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b9c20_0 .var "state", 0 0;
v0x6000038b9cb0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09c370 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ba6d0_0 .net8 "Bitline1", 0 0, p0x7fe3288c95c8;  1 drivers, strength-aware
v0x6000038ba760_0 .net8 "Bitline2", 0 0, p0x7fe3288c95f8;  1 drivers, strength-aware
v0x6000038ba7f0_0 .net "D", 0 0, L_0x6000039e0e60;  1 drivers
v0x6000038ba880_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038ba910_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038ba9a0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288c9628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038baa30_0 name=_ivl_0
o0x7fe3288c9658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038baac0_0 name=_ivl_4
v0x6000038bab50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038babe0_0 .net "dffOut", 0 0, v0x6000038ba5b0_0;  1 drivers
v0x6000038bac70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e7ac0 .functor MUXZ 1, o0x7fe3288c9628, v0x6000038ba5b0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e7b60 .functor MUXZ 1, o0x7fe3288c9658, v0x6000038ba5b0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09c4e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ba370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ba400_0 .net "d", 0 0, L_0x6000039e0e60;  alias, 1 drivers
v0x6000038ba490_0 .net "q", 0 0, v0x6000038ba5b0_0;  alias, 1 drivers
v0x6000038ba520_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ba5b0_0 .var "state", 0 0;
v0x6000038ba640_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09c650 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bb060_0 .net8 "Bitline1", 0 0, p0x7fe3288c9988;  1 drivers, strength-aware
v0x6000038bb0f0_0 .net8 "Bitline2", 0 0, p0x7fe3288c99b8;  1 drivers, strength-aware
v0x6000038bb180_0 .net "D", 0 0, L_0x6000039e0f00;  1 drivers
v0x6000038bb210_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038bb2a0_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038bb330_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288c99e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bb3c0_0 name=_ivl_0
o0x7fe3288c9a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bb450_0 name=_ivl_4
v0x6000038bb4e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bb570_0 .net "dffOut", 0 0, v0x6000038baf40_0;  1 drivers
v0x6000038bb600_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e7c00 .functor MUXZ 1, o0x7fe3288c99e8, v0x6000038baf40_0, L_0x60000390d0e0, C4<>;
L_0x6000039e7ca0 .functor MUXZ 1, o0x7fe3288c9a18, v0x6000038baf40_0, L_0x60000390dc20, C4<>;
S_0x7fe32a076a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bad00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bad90_0 .net "d", 0 0, L_0x6000039e0f00;  alias, 1 drivers
v0x6000038bae20_0 .net "q", 0 0, v0x6000038baf40_0;  alias, 1 drivers
v0x6000038baeb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038baf40_0 .var "state", 0 0;
v0x6000038bafd0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a076bd0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038bb9f0_0 .net8 "Bitline1", 0 0, p0x7fe3288c9d48;  1 drivers, strength-aware
v0x6000038bba80_0 .net8 "Bitline2", 0 0, p0x7fe3288c9d78;  1 drivers, strength-aware
v0x6000038bbb10_0 .net "D", 0 0, L_0x6000039e0fa0;  1 drivers
v0x6000038bbba0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038bbc30_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038bbcc0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288c9da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bbd50_0 name=_ivl_0
o0x7fe3288c9dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038bbde0_0 name=_ivl_4
v0x6000038bbe70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bbf00_0 .net "dffOut", 0 0, v0x6000038bb8d0_0;  1 drivers
v0x6000038b4000_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e7d40 .functor MUXZ 1, o0x7fe3288c9da8, v0x6000038bb8d0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e7de0 .functor MUXZ 1, o0x7fe3288c9dd8, v0x6000038bb8d0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09df60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a076bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038bb690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038bb720_0 .net "d", 0 0, L_0x6000039e0fa0;  alias, 1 drivers
v0x6000038bb7b0_0 .net "q", 0 0, v0x6000038bb8d0_0;  alias, 1 drivers
v0x6000038bb840_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038bb8d0_0 .var "state", 0 0;
v0x6000038bb960_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09e0d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b43f0_0 .net8 "Bitline1", 0 0, p0x7fe3288ca108;  1 drivers, strength-aware
v0x6000038b4480_0 .net8 "Bitline2", 0 0, p0x7fe3288ca138;  1 drivers, strength-aware
v0x6000038b4510_0 .net "D", 0 0, L_0x6000039e1040;  1 drivers
v0x6000038b45a0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b4630_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b46c0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288ca168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b4750_0 name=_ivl_0
o0x7fe3288ca198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b47e0_0 name=_ivl_4
v0x6000038b4870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b4900_0 .net "dffOut", 0 0, v0x6000038b42d0_0;  1 drivers
v0x6000038b4990_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e7e80 .functor MUXZ 1, o0x7fe3288ca168, v0x6000038b42d0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e7f20 .functor MUXZ 1, o0x7fe3288ca198, v0x6000038b42d0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09e240 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09e0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b4090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b4120_0 .net "d", 0 0, L_0x6000039e1040;  alias, 1 drivers
v0x6000038b41b0_0 .net "q", 0 0, v0x6000038b42d0_0;  alias, 1 drivers
v0x6000038b4240_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b42d0_0 .var "state", 0 0;
v0x6000038b4360_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09e3b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b4d80_0 .net8 "Bitline1", 0 0, p0x7fe3288ca4c8;  1 drivers, strength-aware
v0x6000038b4e10_0 .net8 "Bitline2", 0 0, p0x7fe3288ca4f8;  1 drivers, strength-aware
v0x6000038b4ea0_0 .net "D", 0 0, L_0x6000039e10e0;  1 drivers
v0x6000038b4f30_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b4fc0_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b5050_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288ca528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b50e0_0 name=_ivl_0
o0x7fe3288ca558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b5170_0 name=_ivl_4
v0x6000038b5200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b5290_0 .net "dffOut", 0 0, v0x6000038b4c60_0;  1 drivers
v0x6000038b5320_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0000 .functor MUXZ 1, o0x7fe3288ca528, v0x6000038b4c60_0, L_0x60000390d0e0, C4<>;
L_0x6000039e00a0 .functor MUXZ 1, o0x7fe3288ca558, v0x6000038b4c60_0, L_0x60000390dc20, C4<>;
S_0x7fe32a0a0160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09e3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b4a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b4ab0_0 .net "d", 0 0, L_0x6000039e10e0;  alias, 1 drivers
v0x6000038b4b40_0 .net "q", 0 0, v0x6000038b4c60_0;  alias, 1 drivers
v0x6000038b4bd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b4c60_0 .var "state", 0 0;
v0x6000038b4cf0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a0a02d0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b5710_0 .net8 "Bitline1", 0 0, p0x7fe3288ca888;  1 drivers, strength-aware
v0x6000038b57a0_0 .net8 "Bitline2", 0 0, p0x7fe3288ca8b8;  1 drivers, strength-aware
v0x6000038b5830_0 .net "D", 0 0, L_0x6000039e1180;  1 drivers
v0x6000038b58c0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b5950_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b59e0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288ca8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b5a70_0 name=_ivl_0
o0x7fe3288ca918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b5b00_0 name=_ivl_4
v0x6000038b5b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b5c20_0 .net "dffOut", 0 0, v0x6000038b55f0_0;  1 drivers
v0x6000038b5cb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0140 .functor MUXZ 1, o0x7fe3288ca8e8, v0x6000038b55f0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e01e0 .functor MUXZ 1, o0x7fe3288ca918, v0x6000038b55f0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09fc10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a0a02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b53b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b5440_0 .net "d", 0 0, L_0x6000039e1180;  alias, 1 drivers
v0x6000038b54d0_0 .net "q", 0 0, v0x6000038b55f0_0;  alias, 1 drivers
v0x6000038b5560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b55f0_0 .var "state", 0 0;
v0x6000038b5680_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09fd80 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b60a0_0 .net8 "Bitline1", 0 0, p0x7fe3288cac48;  1 drivers, strength-aware
v0x6000038b6130_0 .net8 "Bitline2", 0 0, p0x7fe3288cac78;  1 drivers, strength-aware
v0x6000038b61c0_0 .net "D", 0 0, L_0x6000039e1220;  1 drivers
v0x6000038b6250_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b62e0_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b6370_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288caca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b6400_0 name=_ivl_0
o0x7fe3288cacd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b6490_0 name=_ivl_4
v0x6000038b6520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b65b0_0 .net "dffOut", 0 0, v0x6000038b5f80_0;  1 drivers
v0x6000038b6640_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0280 .functor MUXZ 1, o0x7fe3288caca8, v0x6000038b5f80_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0320 .functor MUXZ 1, o0x7fe3288cacd8, v0x6000038b5f80_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09f6c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09fd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b5d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b5dd0_0 .net "d", 0 0, L_0x6000039e1220;  alias, 1 drivers
v0x6000038b5e60_0 .net "q", 0 0, v0x6000038b5f80_0;  alias, 1 drivers
v0x6000038b5ef0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b5f80_0 .var "state", 0 0;
v0x6000038b6010_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09f830 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b6a30_0 .net8 "Bitline1", 0 0, p0x7fe3288cb008;  1 drivers, strength-aware
v0x6000038b6ac0_0 .net8 "Bitline2", 0 0, p0x7fe3288cb038;  1 drivers, strength-aware
v0x6000038b6b50_0 .net "D", 0 0, L_0x6000039e12c0;  1 drivers
v0x6000038b6be0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b6c70_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b6d00_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cb068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b6d90_0 name=_ivl_0
o0x7fe3288cb098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b6e20_0 name=_ivl_4
v0x6000038b6eb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b6f40_0 .net "dffOut", 0 0, v0x6000038b6910_0;  1 drivers
v0x6000038b6fd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e03c0 .functor MUXZ 1, o0x7fe3288cb068, v0x6000038b6910_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0460 .functor MUXZ 1, o0x7fe3288cb098, v0x6000038b6910_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09f170 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09f830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b66d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b6760_0 .net "d", 0 0, L_0x6000039e12c0;  alias, 1 drivers
v0x6000038b67f0_0 .net "q", 0 0, v0x6000038b6910_0;  alias, 1 drivers
v0x6000038b6880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b6910_0 .var "state", 0 0;
v0x6000038b69a0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09ec20 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b73c0_0 .net8 "Bitline1", 0 0, p0x7fe3288cb3c8;  1 drivers, strength-aware
v0x6000038b7450_0 .net8 "Bitline2", 0 0, p0x7fe3288cb3f8;  1 drivers, strength-aware
v0x6000038b74e0_0 .net "D", 0 0, L_0x6000039e1360;  1 drivers
v0x6000038b7570_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b7600_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b7690_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cb428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b7720_0 name=_ivl_0
o0x7fe3288cb458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b77b0_0 name=_ivl_4
v0x6000038b7840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b78d0_0 .net "dffOut", 0 0, v0x6000038b72a0_0;  1 drivers
v0x6000038b7960_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0500 .functor MUXZ 1, o0x7fe3288cb428, v0x6000038b72a0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e05a0 .functor MUXZ 1, o0x7fe3288cb458, v0x6000038b72a0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09ed90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09ec20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b7060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b70f0_0 .net "d", 0 0, L_0x6000039e1360;  alias, 1 drivers
v0x6000038b7180_0 .net "q", 0 0, v0x6000038b72a0_0;  alias, 1 drivers
v0x6000038b7210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b72a0_0 .var "state", 0 0;
v0x6000038b7330_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09e6d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b7d50_0 .net8 "Bitline1", 0 0, p0x7fe3288cb788;  1 drivers, strength-aware
v0x6000038b7de0_0 .net8 "Bitline2", 0 0, p0x7fe3288cb7b8;  1 drivers, strength-aware
v0x6000038b7e70_0 .net "D", 0 0, L_0x6000039e1400;  1 drivers
v0x6000038b7f00_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b0000_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b0090_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cb7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b0120_0 name=_ivl_0
o0x7fe3288cb818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b01b0_0 name=_ivl_4
v0x6000038b0240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b02d0_0 .net "dffOut", 0 0, v0x6000038b7c30_0;  1 drivers
v0x6000038b0360_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0640 .functor MUXZ 1, o0x7fe3288cb7e8, v0x6000038b7c30_0, L_0x60000390d0e0, C4<>;
L_0x6000039e06e0 .functor MUXZ 1, o0x7fe3288cb818, v0x6000038b7c30_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09e840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09e6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b79f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b7a80_0 .net "d", 0 0, L_0x6000039e1400;  alias, 1 drivers
v0x6000038b7b10_0 .net "q", 0 0, v0x6000038b7c30_0;  alias, 1 drivers
v0x6000038b7ba0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b7c30_0 .var "state", 0 0;
v0x6000038b7cc0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09da10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b0750_0 .net8 "Bitline1", 0 0, p0x7fe3288cbb48;  1 drivers, strength-aware
v0x6000038b07e0_0 .net8 "Bitline2", 0 0, p0x7fe3288cbb78;  1 drivers, strength-aware
v0x6000038b0870_0 .net "D", 0 0, L_0x6000039e14a0;  1 drivers
v0x6000038b0900_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b0990_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b0a20_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cbba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b0ab0_0 name=_ivl_0
o0x7fe3288cbbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b0b40_0 name=_ivl_4
v0x6000038b0bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b0c60_0 .net "dffOut", 0 0, v0x6000038b0630_0;  1 drivers
v0x6000038b0cf0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0780 .functor MUXZ 1, o0x7fe3288cbba8, v0x6000038b0630_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0820 .functor MUXZ 1, o0x7fe3288cbbd8, v0x6000038b0630_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09db80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b03f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b0480_0 .net "d", 0 0, L_0x6000039e14a0;  alias, 1 drivers
v0x6000038b0510_0 .net "q", 0 0, v0x6000038b0630_0;  alias, 1 drivers
v0x6000038b05a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b0630_0 .var "state", 0 0;
v0x6000038b06c0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09d4c0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b10e0_0 .net8 "Bitline1", 0 0, p0x7fe3288cbf08;  1 drivers, strength-aware
v0x6000038b1170_0 .net8 "Bitline2", 0 0, p0x7fe3288cbf38;  1 drivers, strength-aware
v0x6000038b1200_0 .net "D", 0 0, L_0x6000039e1540;  1 drivers
v0x6000038b1290_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b1320_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b13b0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cbf68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b1440_0 name=_ivl_0
o0x7fe3288cbf98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b14d0_0 name=_ivl_4
v0x6000038b1560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b15f0_0 .net "dffOut", 0 0, v0x6000038b0fc0_0;  1 drivers
v0x6000038b1680_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e08c0 .functor MUXZ 1, o0x7fe3288cbf68, v0x6000038b0fc0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0960 .functor MUXZ 1, o0x7fe3288cbf98, v0x6000038b0fc0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09d630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09d4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b0d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b0e10_0 .net "d", 0 0, L_0x6000039e1540;  alias, 1 drivers
v0x6000038b0ea0_0 .net "q", 0 0, v0x6000038b0fc0_0;  alias, 1 drivers
v0x6000038b0f30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b0fc0_0 .var "state", 0 0;
v0x6000038b1050_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09cf70 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b1a70_0 .net8 "Bitline1", 0 0, p0x7fe3288cc2c8;  1 drivers, strength-aware
v0x6000038b1b00_0 .net8 "Bitline2", 0 0, p0x7fe3288cc2f8;  1 drivers, strength-aware
v0x6000038b1b90_0 .net "D", 0 0, L_0x6000039e15e0;  1 drivers
v0x6000038b1c20_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b1cb0_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b1d40_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cc328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b1dd0_0 name=_ivl_0
o0x7fe3288cc358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b1e60_0 name=_ivl_4
v0x6000038b1ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b1f80_0 .net "dffOut", 0 0, v0x6000038b1950_0;  1 drivers
v0x6000038b2010_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0a00 .functor MUXZ 1, o0x7fe3288cc328, v0x6000038b1950_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0aa0 .functor MUXZ 1, o0x7fe3288cc358, v0x6000038b1950_0, L_0x60000390dc20, C4<>;
S_0x7fe32a09d0e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a09cf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b1710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b17a0_0 .net "d", 0 0, L_0x6000039e15e0;  alias, 1 drivers
v0x6000038b1830_0 .net "q", 0 0, v0x6000038b1950_0;  alias, 1 drivers
v0x6000038b18c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b1950_0 .var "state", 0 0;
v0x6000038b19e0_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a087ea0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b2400_0 .net8 "Bitline1", 0 0, p0x7fe3288cc688;  1 drivers, strength-aware
v0x6000038b2490_0 .net8 "Bitline2", 0 0, p0x7fe3288cc6b8;  1 drivers, strength-aware
v0x6000038b2520_0 .net "D", 0 0, L_0x6000039e1680;  1 drivers
v0x6000038b25b0_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b2640_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b26d0_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288cc6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b2760_0 name=_ivl_0
o0x7fe3288cc718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b27f0_0 name=_ivl_4
v0x6000038b2880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b2910_0 .net "dffOut", 0 0, v0x6000038b22e0_0;  1 drivers
v0x6000038b29a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0b40 .functor MUXZ 1, o0x7fe3288cc6e8, v0x6000038b22e0_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0be0 .functor MUXZ 1, o0x7fe3288cc718, v0x6000038b22e0_0, L_0x60000390dc20, C4<>;
S_0x7fe32a088010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a087ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b20a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b2130_0 .net "d", 0 0, L_0x6000039e1680;  alias, 1 drivers
v0x6000038b21c0_0 .net "q", 0 0, v0x6000038b22e0_0;  alias, 1 drivers
v0x6000038b2250_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b22e0_0 .var "state", 0 0;
v0x6000038b2370_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a088180 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a079ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b2d90_0 .net8 "Bitline1", 0 0, p0x7fe3288cca48;  1 drivers, strength-aware
v0x6000038b2e20_0 .net8 "Bitline2", 0 0, p0x7fe3288cca78;  1 drivers, strength-aware
v0x6000038b2eb0_0 .net "D", 0 0, L_0x6000039e1720;  1 drivers
v0x6000038b2f40_0 .net "ReadEnable1", 0 0, L_0x60000390d0e0;  alias, 1 drivers
v0x6000038b2fd0_0 .net "ReadEnable2", 0 0, L_0x60000390dc20;  alias, 1 drivers
v0x6000038b3060_0 .net "WriteEnable", 0 0, L_0x60000390c820;  alias, 1 drivers
o0x7fe3288ccaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b30f0_0 name=_ivl_0
o0x7fe3288ccad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b3180_0 name=_ivl_4
v0x6000038b3210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b32a0_0 .net "dffOut", 0 0, v0x6000038b2c70_0;  1 drivers
v0x6000038b3330_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e0c80 .functor MUXZ 1, o0x7fe3288ccaa8, v0x6000038b2c70_0, L_0x60000390d0e0, C4<>;
L_0x6000039e0d20 .functor MUXZ 1, o0x7fe3288ccad8, v0x6000038b2c70_0, L_0x60000390dc20, C4<>;
S_0x7fe32a0882f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a088180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b2a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038b2ac0_0 .net "d", 0 0, L_0x6000039e1720;  alias, 1 drivers
v0x6000038b2b50_0 .net "q", 0 0, v0x6000038b2c70_0;  alias, 1 drivers
v0x6000038b2be0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038b2c70_0 .var "state", 0 0;
v0x6000038b2d00_0 .net "wen", 0 0, L_0x60000390c820;  alias, 1 drivers
S_0x7fe32a09f2e0 .scope module, "regArray[6]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038c98c0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038c9950_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038c99e0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038c9a70_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  1 drivers
v0x6000038c9b00_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  1 drivers
v0x6000038c9b90_0 .net "WriteReg", 0 0, L_0x60000390c8c0;  1 drivers
v0x6000038c9c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c9cb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2bc0 .part L_0x600003917340, 0, 1;
L_0x6000039e2c60 .part L_0x600003917340, 1, 1;
L_0x6000039e2d00 .part L_0x600003917340, 2, 1;
L_0x6000039e2da0 .part L_0x600003917340, 3, 1;
L_0x6000039e2e40 .part L_0x600003917340, 4, 1;
L_0x6000039e2ee0 .part L_0x600003917340, 5, 1;
L_0x6000039e2f80 .part L_0x600003917340, 6, 1;
L_0x6000039e3020 .part L_0x600003917340, 7, 1;
L_0x6000039e30c0 .part L_0x600003917340, 8, 1;
L_0x6000039e3160 .part L_0x600003917340, 9, 1;
L_0x6000039e3200 .part L_0x600003917340, 10, 1;
L_0x6000039e32a0 .part L_0x600003917340, 11, 1;
L_0x6000039e3340 .part L_0x600003917340, 12, 1;
L_0x6000039e33e0 .part L_0x600003917340, 13, 1;
L_0x6000039e3480 .part L_0x600003917340, 14, 1;
L_0x6000039e3520 .part L_0x600003917340, 15, 1;
p0x7fe3288ccfb8 .port I0x600000894740, L_0x6000039e17c0;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ccfb8;
p0x7fe3288cd3d8 .port I0x600000894740, L_0x6000039e1900;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cd3d8;
p0x7fe3288cd798 .port I0x600000894740, L_0x6000039e1a40;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cd798;
p0x7fe3288cdb58 .port I0x600000894740, L_0x6000039e1b80;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cdb58;
p0x7fe3288cdf18 .port I0x600000894740, L_0x6000039e1cc0;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cdf18;
p0x7fe3288ce2d8 .port I0x600000894740, L_0x6000039e1e00;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ce2d8;
p0x7fe3288ce698 .port I0x600000894740, L_0x6000039e1f40;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288ce698;
p0x7fe3288cea58 .port I0x600000894740, L_0x6000039e2080;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cea58;
p0x7fe3288cee18 .port I0x600000894740, L_0x6000039e21c0;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cee18;
p0x7fe3288cf1d8 .port I0x600000894740, L_0x6000039e2300;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cf1d8;
p0x7fe3288cf598 .port I0x600000894740, L_0x6000039e2440;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cf598;
p0x7fe3288cf958 .port I0x600000894740, L_0x6000039e2580;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cf958;
p0x7fe3288cfd18 .port I0x600000894740, L_0x6000039e26c0;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288cfd18;
p0x7fe3288d00d8 .port I0x600000894740, L_0x6000039e2800;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d00d8;
p0x7fe3288d0498 .port I0x600000894740, L_0x6000039e2940;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d0498;
p0x7fe3288d0858 .port I0x600000894740, L_0x6000039e2a80;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d0858;
p0x7fe3288ccfe8 .port I0x6000009d9fe0, L_0x6000039e1860;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ccfe8;
p0x7fe3288cd408 .port I0x6000009d9fe0, L_0x6000039e19a0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cd408;
p0x7fe3288cd7c8 .port I0x6000009d9fe0, L_0x6000039e1ae0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cd7c8;
p0x7fe3288cdb88 .port I0x6000009d9fe0, L_0x6000039e1c20;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cdb88;
p0x7fe3288cdf48 .port I0x6000009d9fe0, L_0x6000039e1d60;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cdf48;
p0x7fe3288ce308 .port I0x6000009d9fe0, L_0x6000039e1ea0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ce308;
p0x7fe3288ce6c8 .port I0x6000009d9fe0, L_0x6000039e1fe0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288ce6c8;
p0x7fe3288cea88 .port I0x6000009d9fe0, L_0x6000039e2120;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cea88;
p0x7fe3288cee48 .port I0x6000009d9fe0, L_0x6000039e2260;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cee48;
p0x7fe3288cf208 .port I0x6000009d9fe0, L_0x6000039e23a0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cf208;
p0x7fe3288cf5c8 .port I0x6000009d9fe0, L_0x6000039e24e0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cf5c8;
p0x7fe3288cf988 .port I0x6000009d9fe0, L_0x6000039e2620;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cf988;
p0x7fe3288cfd48 .port I0x6000009d9fe0, L_0x6000039e2760;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288cfd48;
p0x7fe3288d0108 .port I0x6000009d9fe0, L_0x6000039e28a0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d0108;
p0x7fe3288d04c8 .port I0x6000009d9fe0, L_0x6000039e29e0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d04c8;
p0x7fe3288d0888 .port I0x6000009d9fe0, L_0x6000039e2b20;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d0888;
S_0x7fe32a087950 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b845a0_0 .net8 "Bitline1", 0 0, p0x7fe3288ccfb8;  1 drivers, strength-aware
v0x600003b84360_0 .net8 "Bitline2", 0 0, p0x7fe3288ccfe8;  1 drivers, strength-aware
v0x600003b841b0_0 .net "D", 0 0, L_0x6000039e2bc0;  1 drivers
v0x600003b84fc0_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b85050_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b84e10_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cd078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b84ea0_0 name=_ivl_0
o0x7fe3288cd0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b84bd0_0 name=_ivl_4
v0x600003b84c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b84a20_0 .net "dffOut", 0 0, v0x600003b84990_0;  1 drivers
v0x600003b84ab0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e17c0 .functor MUXZ 1, o0x7fe3288cd078, v0x600003b84990_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1860 .functor MUXZ 1, o0x7fe3288cd0a8, v0x600003b84990_0, L_0x60000390dcc0, C4<>;
S_0x7fe32a087ac0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a087950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038b3840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b84f30_0 .net "d", 0 0, L_0x6000039e2bc0;  alias, 1 drivers
v0x600003b84d80_0 .net "q", 0 0, v0x600003b84990_0;  alias, 1 drivers
v0x600003b84b40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b84990_0 .var "state", 0 0;
v0x600003b84750_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a3fbf0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b84240_0 .net8 "Bitline1", 0 0, p0x7fe3288cd3d8;  1 drivers, strength-aware
v0x600003b842d0_0 .net8 "Bitline2", 0 0, p0x7fe3288cd408;  1 drivers, strength-aware
v0x600003b85170_0 .net "D", 0 0, L_0x6000039e2c60;  1 drivers
v0x600003b85200_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b85290_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b85320_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cd438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b853b0_0 name=_ivl_0
o0x7fe3288cd468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b85440_0 name=_ivl_4
v0x600003b854d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b85560_0 .net "dffOut", 0 0, v0x600003b843f0_0;  1 drivers
v0x600003b855f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1900 .functor MUXZ 1, o0x7fe3288cd438, v0x600003b843f0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e19a0 .functor MUXZ 1, o0x7fe3288cd468, v0x600003b843f0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a13490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a3fbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b847e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b84870_0 .net "d", 0 0, L_0x6000039e2c60;  alias, 1 drivers
v0x600003b84630_0 .net "q", 0 0, v0x600003b843f0_0;  alias, 1 drivers
v0x600003b846c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b843f0_0 .var "state", 0 0;
v0x600003b84480_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a12f40 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b859e0_0 .net8 "Bitline1", 0 0, p0x7fe3288cd798;  1 drivers, strength-aware
v0x600003b85a70_0 .net8 "Bitline2", 0 0, p0x7fe3288cd7c8;  1 drivers, strength-aware
v0x600003b85b00_0 .net "D", 0 0, L_0x6000039e2d00;  1 drivers
v0x600003b85b90_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b85c20_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b85cb0_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cd7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b85d40_0 name=_ivl_0
o0x7fe3288cd828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b85dd0_0 name=_ivl_4
v0x600003b85e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b85ef0_0 .net "dffOut", 0 0, v0x600003b858c0_0;  1 drivers
v0x600003b85f80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1a40 .functor MUXZ 1, o0x7fe3288cd7f8, v0x600003b858c0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1ae0 .functor MUXZ 1, o0x7fe3288cd828, v0x600003b858c0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a129f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a12f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b85680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b85710_0 .net "d", 0 0, L_0x6000039e2d00;  alias, 1 drivers
v0x600003b857a0_0 .net "q", 0 0, v0x600003b858c0_0;  alias, 1 drivers
v0x600003b85830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b858c0_0 .var "state", 0 0;
v0x600003b85950_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a124a0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b86370_0 .net8 "Bitline1", 0 0, p0x7fe3288cdb58;  1 drivers, strength-aware
v0x600003b86400_0 .net8 "Bitline2", 0 0, p0x7fe3288cdb88;  1 drivers, strength-aware
v0x600003b86490_0 .net "D", 0 0, L_0x6000039e2da0;  1 drivers
v0x600003b86520_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b865b0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b86640_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cdbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b866d0_0 name=_ivl_0
o0x7fe3288cdbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b86760_0 name=_ivl_4
v0x600003b867f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b86880_0 .net "dffOut", 0 0, v0x600003b86250_0;  1 drivers
v0x600003b86910_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1b80 .functor MUXZ 1, o0x7fe3288cdbb8, v0x600003b86250_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1c20 .functor MUXZ 1, o0x7fe3288cdbe8, v0x600003b86250_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a11f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a124a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b86010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b860a0_0 .net "d", 0 0, L_0x6000039e2da0;  alias, 1 drivers
v0x600003b86130_0 .net "q", 0 0, v0x600003b86250_0;  alias, 1 drivers
v0x600003b861c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b86250_0 .var "state", 0 0;
v0x600003b862e0_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a11a00 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b86d00_0 .net8 "Bitline1", 0 0, p0x7fe3288cdf18;  1 drivers, strength-aware
v0x600003b86d90_0 .net8 "Bitline2", 0 0, p0x7fe3288cdf48;  1 drivers, strength-aware
v0x600003b86e20_0 .net "D", 0 0, L_0x6000039e2e40;  1 drivers
v0x600003b86eb0_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b86f40_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b86fd0_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cdf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b87060_0 name=_ivl_0
o0x7fe3288cdfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b870f0_0 name=_ivl_4
v0x600003b87180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b87210_0 .net "dffOut", 0 0, v0x600003b86be0_0;  1 drivers
v0x600003b872a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1cc0 .functor MUXZ 1, o0x7fe3288cdf78, v0x600003b86be0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1d60 .functor MUXZ 1, o0x7fe3288cdfa8, v0x600003b86be0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a114b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a11a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b869a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b86a30_0 .net "d", 0 0, L_0x6000039e2e40;  alias, 1 drivers
v0x600003b86ac0_0 .net "q", 0 0, v0x600003b86be0_0;  alias, 1 drivers
v0x600003b86b50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b86be0_0 .var "state", 0 0;
v0x600003b86c70_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a10f60 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003b87690_0 .net8 "Bitline1", 0 0, p0x7fe3288ce2d8;  1 drivers, strength-aware
v0x600003b87720_0 .net8 "Bitline2", 0 0, p0x7fe3288ce308;  1 drivers, strength-aware
v0x600003b877b0_0 .net "D", 0 0, L_0x6000039e2ee0;  1 drivers
v0x600003b87840_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x600003b878d0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x600003b87960_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288ce338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b879f0_0 name=_ivl_0
o0x7fe3288ce368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003b87a80_0 name=_ivl_4
v0x600003b87b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b87ba0_0 .net "dffOut", 0 0, v0x600003b87570_0;  1 drivers
v0x600003b87c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1e00 .functor MUXZ 1, o0x7fe3288ce338, v0x600003b87570_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1ea0 .functor MUXZ 1, o0x7fe3288ce368, v0x600003b87570_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a10a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a10f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b87330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b873c0_0 .net "d", 0 0, L_0x6000039e2ee0;  alias, 1 drivers
v0x600003b87450_0 .net "q", 0 0, v0x600003b87570_0;  alias, 1 drivers
v0x600003b874e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b87570_0 .var "state", 0 0;
v0x600003b87600_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a104c0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038b38d0_0 .net8 "Bitline1", 0 0, p0x7fe3288ce698;  1 drivers, strength-aware
v0x6000038b3960_0 .net8 "Bitline2", 0 0, p0x7fe3288ce6c8;  1 drivers, strength-aware
v0x6000038b39f0_0 .net "D", 0 0, L_0x6000039e2f80;  1 drivers
v0x6000038b3a80_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038b3b10_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038b3ba0_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288ce6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b3c30_0 name=_ivl_0
o0x7fe3288ce728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b3cc0_0 name=_ivl_4
v0x6000038cc090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cc120_0 .net "dffOut", 0 0, v0x600003b87f00_0;  1 drivers
v0x6000038cc1b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e1f40 .functor MUXZ 1, o0x7fe3288ce6f8, v0x600003b87f00_0, L_0x60000390d2c0, C4<>;
L_0x6000039e1fe0 .functor MUXZ 1, o0x7fe3288ce728, v0x600003b87f00_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a0ff70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a104c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003b87cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003b87d50_0 .net "d", 0 0, L_0x6000039e2f80;  alias, 1 drivers
v0x600003b87de0_0 .net "q", 0 0, v0x600003b87f00_0;  alias, 1 drivers
v0x600003b87e70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003b87f00_0 .var "state", 0 0;
v0x6000038cc000_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a0fa20 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cc5a0_0 .net8 "Bitline1", 0 0, p0x7fe3288cea58;  1 drivers, strength-aware
v0x6000038cc630_0 .net8 "Bitline2", 0 0, p0x7fe3288cea88;  1 drivers, strength-aware
v0x6000038cc6c0_0 .net "D", 0 0, L_0x6000039e3020;  1 drivers
v0x6000038cc750_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038cc7e0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038cc870_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288ceab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cc900_0 name=_ivl_0
o0x7fe3288ceae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cc990_0 name=_ivl_4
v0x6000038cca20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ccab0_0 .net "dffOut", 0 0, v0x6000038cc480_0;  1 drivers
v0x6000038ccb40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2080 .functor MUXZ 1, o0x7fe3288ceab8, v0x6000038cc480_0, L_0x60000390d2c0, C4<>;
L_0x6000039e2120 .functor MUXZ 1, o0x7fe3288ceae8, v0x6000038cc480_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a17bc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a0fa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cc240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cc2d0_0 .net "d", 0 0, L_0x6000039e3020;  alias, 1 drivers
v0x6000038cc360_0 .net "q", 0 0, v0x6000038cc480_0;  alias, 1 drivers
v0x6000038cc3f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cc480_0 .var "state", 0 0;
v0x6000038cc510_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a0db50 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ccf30_0 .net8 "Bitline1", 0 0, p0x7fe3288cee18;  1 drivers, strength-aware
v0x6000038ccfc0_0 .net8 "Bitline2", 0 0, p0x7fe3288cee48;  1 drivers, strength-aware
v0x6000038cd050_0 .net "D", 0 0, L_0x6000039e30c0;  1 drivers
v0x6000038cd0e0_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038cd170_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038cd200_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cee78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cd290_0 name=_ivl_0
o0x7fe3288ceea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cd320_0 name=_ivl_4
v0x6000038cd3b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cd440_0 .net "dffOut", 0 0, v0x6000038cce10_0;  1 drivers
v0x6000038cd4d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e21c0 .functor MUXZ 1, o0x7fe3288cee78, v0x6000038cce10_0, L_0x60000390d2c0, C4<>;
L_0x6000039e2260 .functor MUXZ 1, o0x7fe3288ceea8, v0x6000038cce10_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a45ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a0db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ccbd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ccc60_0 .net "d", 0 0, L_0x6000039e30c0;  alias, 1 drivers
v0x6000038cccf0_0 .net "q", 0 0, v0x6000038cce10_0;  alias, 1 drivers
v0x6000038ccd80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cce10_0 .var "state", 0 0;
v0x6000038ccea0_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a04290 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cd8c0_0 .net8 "Bitline1", 0 0, p0x7fe3288cf1d8;  1 drivers, strength-aware
v0x6000038cd950_0 .net8 "Bitline2", 0 0, p0x7fe3288cf208;  1 drivers, strength-aware
v0x6000038cd9e0_0 .net "D", 0 0, L_0x6000039e3160;  1 drivers
v0x6000038cda70_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038cdb00_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038cdb90_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cf238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cdc20_0 name=_ivl_0
o0x7fe3288cf268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cdcb0_0 name=_ivl_4
v0x6000038cdd40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cddd0_0 .net "dffOut", 0 0, v0x6000038cd7a0_0;  1 drivers
v0x6000038cde60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2300 .functor MUXZ 1, o0x7fe3288cf238, v0x6000038cd7a0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e23a0 .functor MUXZ 1, o0x7fe3288cf268, v0x6000038cd7a0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a04400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a04290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cd560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cd5f0_0 .net "d", 0 0, L_0x6000039e3160;  alias, 1 drivers
v0x6000038cd680_0 .net "q", 0 0, v0x6000038cd7a0_0;  alias, 1 drivers
v0x6000038cd710_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cd7a0_0 .var "state", 0 0;
v0x6000038cd830_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a0d3e0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ce250_0 .net8 "Bitline1", 0 0, p0x7fe3288cf598;  1 drivers, strength-aware
v0x6000038ce2e0_0 .net8 "Bitline2", 0 0, p0x7fe3288cf5c8;  1 drivers, strength-aware
v0x6000038ce370_0 .net "D", 0 0, L_0x6000039e3200;  1 drivers
v0x6000038ce400_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038ce490_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038ce520_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cf5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ce5b0_0 name=_ivl_0
o0x7fe3288cf628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ce640_0 name=_ivl_4
v0x6000038ce6d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ce760_0 .net "dffOut", 0 0, v0x6000038ce130_0;  1 drivers
v0x6000038ce7f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2440 .functor MUXZ 1, o0x7fe3288cf5f8, v0x6000038ce130_0, L_0x60000390d2c0, C4<>;
L_0x6000039e24e0 .functor MUXZ 1, o0x7fe3288cf628, v0x6000038ce130_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a0d550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a0d3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cdef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cdf80_0 .net "d", 0 0, L_0x6000039e3200;  alias, 1 drivers
v0x6000038ce010_0 .net "q", 0 0, v0x6000038ce130_0;  alias, 1 drivers
v0x6000038ce0a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ce130_0 .var "state", 0 0;
v0x6000038ce1c0_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a38b50 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cebe0_0 .net8 "Bitline1", 0 0, p0x7fe3288cf958;  1 drivers, strength-aware
v0x6000038cec70_0 .net8 "Bitline2", 0 0, p0x7fe3288cf988;  1 drivers, strength-aware
v0x6000038ced00_0 .net "D", 0 0, L_0x6000039e32a0;  1 drivers
v0x6000038ced90_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038cee20_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038ceeb0_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cf9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cef40_0 name=_ivl_0
o0x7fe3288cf9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cefd0_0 name=_ivl_4
v0x6000038cf060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cf0f0_0 .net "dffOut", 0 0, v0x6000038ceac0_0;  1 drivers
v0x6000038cf180_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2580 .functor MUXZ 1, o0x7fe3288cf9b8, v0x6000038ceac0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e2620 .functor MUXZ 1, o0x7fe3288cf9e8, v0x6000038ceac0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a38cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a38b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ce880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ce910_0 .net "d", 0 0, L_0x6000039e32a0;  alias, 1 drivers
v0x6000038ce9a0_0 .net "q", 0 0, v0x6000038ceac0_0;  alias, 1 drivers
v0x6000038cea30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ceac0_0 .var "state", 0 0;
v0x6000038ceb50_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a168a0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cf570_0 .net8 "Bitline1", 0 0, p0x7fe3288cfd18;  1 drivers, strength-aware
v0x6000038cf600_0 .net8 "Bitline2", 0 0, p0x7fe3288cfd48;  1 drivers, strength-aware
v0x6000038cf690_0 .net "D", 0 0, L_0x6000039e3340;  1 drivers
v0x6000038cf720_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038cf7b0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038cf840_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288cfd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cf8d0_0 name=_ivl_0
o0x7fe3288cfda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cf960_0 name=_ivl_4
v0x6000038cf9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cfa80_0 .net "dffOut", 0 0, v0x6000038cf450_0;  1 drivers
v0x6000038cfb10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e26c0 .functor MUXZ 1, o0x7fe3288cfd78, v0x6000038cf450_0, L_0x60000390d2c0, C4<>;
L_0x6000039e2760 .functor MUXZ 1, o0x7fe3288cfda8, v0x6000038cf450_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a16a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a168a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cf210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cf2a0_0 .net "d", 0 0, L_0x6000039e3340;  alias, 1 drivers
v0x6000038cf330_0 .net "q", 0 0, v0x6000038cf450_0;  alias, 1 drivers
v0x6000038cf3c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cf450_0 .var "state", 0 0;
v0x6000038cf4e0_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a16b80 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cff00_0 .net8 "Bitline1", 0 0, p0x7fe3288d00d8;  1 drivers, strength-aware
v0x6000038c8000_0 .net8 "Bitline2", 0 0, p0x7fe3288d0108;  1 drivers, strength-aware
v0x6000038c8090_0 .net "D", 0 0, L_0x6000039e33e0;  1 drivers
v0x6000038c8120_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038c81b0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038c8240_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288d0138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c82d0_0 name=_ivl_0
o0x7fe3288d0168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c8360_0 name=_ivl_4
v0x6000038c83f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c8480_0 .net "dffOut", 0 0, v0x6000038cfde0_0;  1 drivers
v0x6000038c8510_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2800 .functor MUXZ 1, o0x7fe3288d0138, v0x6000038cfde0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e28a0 .functor MUXZ 1, o0x7fe3288d0168, v0x6000038cfde0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a16cf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a16b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cfba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cfc30_0 .net "d", 0 0, L_0x6000039e33e0;  alias, 1 drivers
v0x6000038cfcc0_0 .net "q", 0 0, v0x6000038cfde0_0;  alias, 1 drivers
v0x6000038cfd50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cfde0_0 .var "state", 0 0;
v0x6000038cfe70_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a15cf0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c8900_0 .net8 "Bitline1", 0 0, p0x7fe3288d0498;  1 drivers, strength-aware
v0x6000038c8990_0 .net8 "Bitline2", 0 0, p0x7fe3288d04c8;  1 drivers, strength-aware
v0x6000038c8a20_0 .net "D", 0 0, L_0x6000039e3480;  1 drivers
v0x6000038c8ab0_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038c8b40_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038c8bd0_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288d04f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c8c60_0 name=_ivl_0
o0x7fe3288d0528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c8cf0_0 name=_ivl_4
v0x6000038c8d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c8e10_0 .net "dffOut", 0 0, v0x6000038c87e0_0;  1 drivers
v0x6000038c8ea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2940 .functor MUXZ 1, o0x7fe3288d04f8, v0x6000038c87e0_0, L_0x60000390d2c0, C4<>;
L_0x6000039e29e0 .functor MUXZ 1, o0x7fe3288d0528, v0x6000038c87e0_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a15e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a15cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c85a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c8630_0 .net "d", 0 0, L_0x6000039e3480;  alias, 1 drivers
v0x6000038c86c0_0 .net "q", 0 0, v0x6000038c87e0_0;  alias, 1 drivers
v0x6000038c8750_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c87e0_0 .var "state", 0 0;
v0x6000038c8870_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a15fd0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe32a09f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c9290_0 .net8 "Bitline1", 0 0, p0x7fe3288d0858;  1 drivers, strength-aware
v0x6000038c9320_0 .net8 "Bitline2", 0 0, p0x7fe3288d0888;  1 drivers, strength-aware
v0x6000038c93b0_0 .net "D", 0 0, L_0x6000039e3520;  1 drivers
v0x6000038c9440_0 .net "ReadEnable1", 0 0, L_0x60000390d2c0;  alias, 1 drivers
v0x6000038c94d0_0 .net "ReadEnable2", 0 0, L_0x60000390dcc0;  alias, 1 drivers
v0x6000038c9560_0 .net "WriteEnable", 0 0, L_0x60000390c8c0;  alias, 1 drivers
o0x7fe3288d08b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c95f0_0 name=_ivl_0
o0x7fe3288d08e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c9680_0 name=_ivl_4
v0x6000038c9710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c97a0_0 .net "dffOut", 0 0, v0x6000038c9170_0;  1 drivers
v0x6000038c9830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e2a80 .functor MUXZ 1, o0x7fe3288d08b8, v0x6000038c9170_0, L_0x60000390d2c0, C4<>;
L_0x6000039e2b20 .functor MUXZ 1, o0x7fe3288d08e8, v0x6000038c9170_0, L_0x60000390dcc0, C4<>;
S_0x7fe328a16140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a15fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c8f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c8fc0_0 .net "d", 0 0, L_0x6000039e3520;  alias, 1 drivers
v0x6000038c9050_0 .net "q", 0 0, v0x6000038c9170_0;  alias, 1 drivers
v0x6000038c90e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c9170_0 .var "state", 0 0;
v0x6000038c9200_0 .net "wen", 0 0, L_0x60000390c8c0;  alias, 1 drivers
S_0x7fe328a3aa20 .scope module, "regArray[7]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038c3720_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038c37b0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038c3840_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038c38d0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  1 drivers
v0x6000038c3960_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  1 drivers
v0x6000038c39f0_0 .net "WriteReg", 0 0, L_0x60000390c960;  1 drivers
v0x6000038c3a80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c3b10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fca00 .part L_0x600003917340, 0, 1;
L_0x6000039fcaa0 .part L_0x600003917340, 1, 1;
L_0x6000039fcb40 .part L_0x600003917340, 2, 1;
L_0x6000039fcbe0 .part L_0x600003917340, 3, 1;
L_0x6000039fcc80 .part L_0x600003917340, 4, 1;
L_0x6000039fcd20 .part L_0x600003917340, 5, 1;
L_0x6000039fcdc0 .part L_0x600003917340, 6, 1;
L_0x6000039fce60 .part L_0x600003917340, 7, 1;
L_0x6000039fcf00 .part L_0x600003917340, 8, 1;
L_0x6000039fcfa0 .part L_0x600003917340, 9, 1;
L_0x6000039fd040 .part L_0x600003917340, 10, 1;
L_0x6000039fd0e0 .part L_0x600003917340, 11, 1;
L_0x6000039fd180 .part L_0x600003917340, 12, 1;
L_0x6000039fd220 .part L_0x600003917340, 13, 1;
L_0x6000039fd2c0 .part L_0x600003917340, 14, 1;
L_0x6000039fd360 .part L_0x600003917340, 15, 1;
p0x7fe3288d0dc8 .port I0x600000894740, L_0x6000039e35c0;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d0dc8;
p0x7fe3288d11e8 .port I0x600000894740, L_0x6000039e3700;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d11e8;
p0x7fe3288d15a8 .port I0x600000894740, L_0x6000039e3840;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d15a8;
p0x7fe3288d1968 .port I0x600000894740, L_0x6000039e3980;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d1968;
p0x7fe3288d1d28 .port I0x600000894740, L_0x6000039e3ac0;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d1d28;
p0x7fe3288d20e8 .port I0x600000894740, L_0x6000039e3c00;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d20e8;
p0x7fe3288d24a8 .port I0x600000894740, L_0x6000039e3d40;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d24a8;
p0x7fe3288d2868 .port I0x600000894740, L_0x6000039e3e80;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d2868;
p0x7fe3288d2c28 .port I0x600000894740, L_0x6000039fc000;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d2c28;
p0x7fe3288d2fe8 .port I0x600000894740, L_0x6000039fc140;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d2fe8;
p0x7fe3288d33a8 .port I0x600000894740, L_0x6000039fc280;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d33a8;
p0x7fe3288d3768 .port I0x600000894740, L_0x6000039fc3c0;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d3768;
p0x7fe3288d3b28 .port I0x600000894740, L_0x6000039fc500;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d3b28;
p0x7fe3288d3ee8 .port I0x600000894740, L_0x6000039fc640;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe3288d3ee8;
p0x7fe32a3002a8 .port I0x600000894740, L_0x6000039fc780;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3002a8;
p0x7fe32a300668 .port I0x600000894740, L_0x6000039fc8c0;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a300668;
p0x7fe3288d0df8 .port I0x6000009d9fe0, L_0x6000039e3660;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d0df8;
p0x7fe3288d1218 .port I0x6000009d9fe0, L_0x6000039e37a0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d1218;
p0x7fe3288d15d8 .port I0x6000009d9fe0, L_0x6000039e38e0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d15d8;
p0x7fe3288d1998 .port I0x6000009d9fe0, L_0x6000039e3a20;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d1998;
p0x7fe3288d1d58 .port I0x6000009d9fe0, L_0x6000039e3b60;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d1d58;
p0x7fe3288d2118 .port I0x6000009d9fe0, L_0x6000039e3ca0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d2118;
p0x7fe3288d24d8 .port I0x6000009d9fe0, L_0x6000039e3de0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d24d8;
p0x7fe3288d2898 .port I0x6000009d9fe0, L_0x6000039e3f20;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d2898;
p0x7fe3288d2c58 .port I0x6000009d9fe0, L_0x6000039fc0a0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d2c58;
p0x7fe3288d3018 .port I0x6000009d9fe0, L_0x6000039fc1e0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d3018;
p0x7fe3288d33d8 .port I0x6000009d9fe0, L_0x6000039fc320;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d33d8;
p0x7fe3288d3798 .port I0x6000009d9fe0, L_0x6000039fc460;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d3798;
p0x7fe3288d3b58 .port I0x6000009d9fe0, L_0x6000039fc5a0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d3b58;
p0x7fe3288d3f18 .port I0x6000009d9fe0, L_0x6000039fc6e0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe3288d3f18;
p0x7fe32a3002d8 .port I0x6000009d9fe0, L_0x6000039fc820;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3002d8;
p0x7fe32a300698 .port I0x6000009d9fe0, L_0x6000039fc960;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a300698;
S_0x7fe328a14880 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ca0a0_0 .net8 "Bitline1", 0 0, p0x7fe3288d0dc8;  1 drivers, strength-aware
v0x6000038ca130_0 .net8 "Bitline2", 0 0, p0x7fe3288d0df8;  1 drivers, strength-aware
v0x6000038ca1c0_0 .net "D", 0 0, L_0x6000039fca00;  1 drivers
v0x6000038ca250_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038ca2e0_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038ca370_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d0e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ca400_0 name=_ivl_0
o0x7fe3288d0eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ca490_0 name=_ivl_4
v0x6000038ca520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ca5b0_0 .net "dffOut", 0 0, v0x6000038c9f80_0;  1 drivers
v0x6000038ca640_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e35c0 .functor MUXZ 1, o0x7fe3288d0e88, v0x6000038c9f80_0, L_0x60000390d360, C4<>;
L_0x6000039e3660 .functor MUXZ 1, o0x7fe3288d0eb8, v0x6000038c9f80_0, L_0x60000390dd60, C4<>;
S_0x7fe328a149f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a14880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c9d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c9dd0_0 .net "d", 0 0, L_0x6000039fca00;  alias, 1 drivers
v0x6000038c9e60_0 .net "q", 0 0, v0x6000038c9f80_0;  alias, 1 drivers
v0x6000038c9ef0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c9f80_0 .var "state", 0 0;
v0x6000038ca010_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a14b60 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038caa30_0 .net8 "Bitline1", 0 0, p0x7fe3288d11e8;  1 drivers, strength-aware
v0x6000038caac0_0 .net8 "Bitline2", 0 0, p0x7fe3288d1218;  1 drivers, strength-aware
v0x6000038cab50_0 .net "D", 0 0, L_0x6000039fcaa0;  1 drivers
v0x6000038cabe0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038cac70_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038cad00_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d1248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cad90_0 name=_ivl_0
o0x7fe3288d1278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cae20_0 name=_ivl_4
v0x6000038caeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038caf40_0 .net "dffOut", 0 0, v0x6000038ca910_0;  1 drivers
v0x6000038cafd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3700 .functor MUXZ 1, o0x7fe3288d1248, v0x6000038ca910_0, L_0x60000390d360, C4<>;
L_0x6000039e37a0 .functor MUXZ 1, o0x7fe3288d1278, v0x6000038ca910_0, L_0x60000390dd60, C4<>;
S_0x7fe328a14cd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a14b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ca6d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ca760_0 .net "d", 0 0, L_0x6000039fcaa0;  alias, 1 drivers
v0x6000038ca7f0_0 .net "q", 0 0, v0x6000038ca910_0;  alias, 1 drivers
v0x6000038ca880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ca910_0 .var "state", 0 0;
v0x6000038ca9a0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a139e0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cb3c0_0 .net8 "Bitline1", 0 0, p0x7fe3288d15a8;  1 drivers, strength-aware
v0x6000038cb450_0 .net8 "Bitline2", 0 0, p0x7fe3288d15d8;  1 drivers, strength-aware
v0x6000038cb4e0_0 .net "D", 0 0, L_0x6000039fcb40;  1 drivers
v0x6000038cb570_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038cb600_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038cb690_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d1608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cb720_0 name=_ivl_0
o0x7fe3288d1638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038cb7b0_0 name=_ivl_4
v0x6000038cb840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cb8d0_0 .net "dffOut", 0 0, v0x6000038cb2a0_0;  1 drivers
v0x6000038cb960_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3840 .functor MUXZ 1, o0x7fe3288d1608, v0x6000038cb2a0_0, L_0x60000390d360, C4<>;
L_0x6000039e38e0 .functor MUXZ 1, o0x7fe3288d1638, v0x6000038cb2a0_0, L_0x60000390dd60, C4<>;
S_0x7fe328a13b50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a139e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cb060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cb0f0_0 .net "d", 0 0, L_0x6000039fcb40;  alias, 1 drivers
v0x6000038cb180_0 .net "q", 0 0, v0x6000038cb2a0_0;  alias, 1 drivers
v0x6000038cb210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cb2a0_0 .var "state", 0 0;
v0x6000038cb330_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a13cc0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038cbd50_0 .net8 "Bitline1", 0 0, p0x7fe3288d1968;  1 drivers, strength-aware
v0x6000038cbde0_0 .net8 "Bitline2", 0 0, p0x7fe3288d1998;  1 drivers, strength-aware
v0x6000038cbe70_0 .net "D", 0 0, L_0x6000039fcbe0;  1 drivers
v0x6000038cbf00_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c4000_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c4090_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d19c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c4120_0 name=_ivl_0
o0x7fe3288d19f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c41b0_0 name=_ivl_4
v0x6000038c4240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c42d0_0 .net "dffOut", 0 0, v0x6000038cbc30_0;  1 drivers
v0x6000038c4360_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3980 .functor MUXZ 1, o0x7fe3288d19c8, v0x6000038cbc30_0, L_0x60000390d360, C4<>;
L_0x6000039e3a20 .functor MUXZ 1, o0x7fe3288d19f8, v0x6000038cbc30_0, L_0x60000390dd60, C4<>;
S_0x7fe328a13e30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a13cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038cb9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038cba80_0 .net "d", 0 0, L_0x6000039fcbe0;  alias, 1 drivers
v0x6000038cbb10_0 .net "q", 0 0, v0x6000038cbc30_0;  alias, 1 drivers
v0x6000038cbba0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038cbc30_0 .var "state", 0 0;
v0x6000038cbcc0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a13fa0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c4750_0 .net8 "Bitline1", 0 0, p0x7fe3288d1d28;  1 drivers, strength-aware
v0x6000038c47e0_0 .net8 "Bitline2", 0 0, p0x7fe3288d1d58;  1 drivers, strength-aware
v0x6000038c4870_0 .net "D", 0 0, L_0x6000039fcc80;  1 drivers
v0x6000038c4900_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c4990_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c4a20_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d1d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c4ab0_0 name=_ivl_0
o0x7fe3288d1db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c4b40_0 name=_ivl_4
v0x6000038c4bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c4c60_0 .net "dffOut", 0 0, v0x6000038c4630_0;  1 drivers
v0x6000038c4cf0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3ac0 .functor MUXZ 1, o0x7fe3288d1d88, v0x6000038c4630_0, L_0x60000390d360, C4<>;
L_0x6000039e3b60 .functor MUXZ 1, o0x7fe3288d1db8, v0x6000038c4630_0, L_0x60000390dd60, C4<>;
S_0x7fe328a34840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a13fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c43f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c4480_0 .net "d", 0 0, L_0x6000039fcc80;  alias, 1 drivers
v0x6000038c4510_0 .net "q", 0 0, v0x6000038c4630_0;  alias, 1 drivers
v0x6000038c45a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c4630_0 .var "state", 0 0;
v0x6000038c46c0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a349b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c50e0_0 .net8 "Bitline1", 0 0, p0x7fe3288d20e8;  1 drivers, strength-aware
v0x6000038c5170_0 .net8 "Bitline2", 0 0, p0x7fe3288d2118;  1 drivers, strength-aware
v0x6000038c5200_0 .net "D", 0 0, L_0x6000039fcd20;  1 drivers
v0x6000038c5290_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c5320_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c53b0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d2148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c5440_0 name=_ivl_0
o0x7fe3288d2178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c54d0_0 name=_ivl_4
v0x6000038c5560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c55f0_0 .net "dffOut", 0 0, v0x6000038c4fc0_0;  1 drivers
v0x6000038c5680_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3c00 .functor MUXZ 1, o0x7fe3288d2148, v0x6000038c4fc0_0, L_0x60000390d360, C4<>;
L_0x6000039e3ca0 .functor MUXZ 1, o0x7fe3288d2178, v0x6000038c4fc0_0, L_0x60000390dd60, C4<>;
S_0x7fe328a34b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a349b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c4d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c4e10_0 .net "d", 0 0, L_0x6000039fcd20;  alias, 1 drivers
v0x6000038c4ea0_0 .net "q", 0 0, v0x6000038c4fc0_0;  alias, 1 drivers
v0x6000038c4f30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c4fc0_0 .var "state", 0 0;
v0x6000038c5050_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a34c90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c5a70_0 .net8 "Bitline1", 0 0, p0x7fe3288d24a8;  1 drivers, strength-aware
v0x6000038c5b00_0 .net8 "Bitline2", 0 0, p0x7fe3288d24d8;  1 drivers, strength-aware
v0x6000038c5b90_0 .net "D", 0 0, L_0x6000039fcdc0;  1 drivers
v0x6000038c5c20_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c5cb0_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c5d40_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d2508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c5dd0_0 name=_ivl_0
o0x7fe3288d2538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c5e60_0 name=_ivl_4
v0x6000038c5ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c5f80_0 .net "dffOut", 0 0, v0x6000038c5950_0;  1 drivers
v0x6000038c6010_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3d40 .functor MUXZ 1, o0x7fe3288d2508, v0x6000038c5950_0, L_0x60000390d360, C4<>;
L_0x6000039e3de0 .functor MUXZ 1, o0x7fe3288d2538, v0x6000038c5950_0, L_0x60000390dd60, C4<>;
S_0x7fe328a2f120 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a34c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c5710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c57a0_0 .net "d", 0 0, L_0x6000039fcdc0;  alias, 1 drivers
v0x6000038c5830_0 .net "q", 0 0, v0x6000038c5950_0;  alias, 1 drivers
v0x6000038c58c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c5950_0 .var "state", 0 0;
v0x6000038c59e0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a2f290 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c6400_0 .net8 "Bitline1", 0 0, p0x7fe3288d2868;  1 drivers, strength-aware
v0x6000038c6490_0 .net8 "Bitline2", 0 0, p0x7fe3288d2898;  1 drivers, strength-aware
v0x6000038c6520_0 .net "D", 0 0, L_0x6000039fce60;  1 drivers
v0x6000038c65b0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c6640_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c66d0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d28c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c6760_0 name=_ivl_0
o0x7fe3288d28f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c67f0_0 name=_ivl_4
v0x6000038c6880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c6910_0 .net "dffOut", 0 0, v0x6000038c62e0_0;  1 drivers
v0x6000038c69a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039e3e80 .functor MUXZ 1, o0x7fe3288d28c8, v0x6000038c62e0_0, L_0x60000390d360, C4<>;
L_0x6000039e3f20 .functor MUXZ 1, o0x7fe3288d28f8, v0x6000038c62e0_0, L_0x60000390dd60, C4<>;
S_0x7fe328a2f400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c60a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c6130_0 .net "d", 0 0, L_0x6000039fce60;  alias, 1 drivers
v0x6000038c61c0_0 .net "q", 0 0, v0x6000038c62e0_0;  alias, 1 drivers
v0x6000038c6250_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c62e0_0 .var "state", 0 0;
v0x6000038c6370_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a2f570 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c6d90_0 .net8 "Bitline1", 0 0, p0x7fe3288d2c28;  1 drivers, strength-aware
v0x6000038c6e20_0 .net8 "Bitline2", 0 0, p0x7fe3288d2c58;  1 drivers, strength-aware
v0x6000038c6eb0_0 .net "D", 0 0, L_0x6000039fcf00;  1 drivers
v0x6000038c6f40_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c6fd0_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c7060_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d2c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c70f0_0 name=_ivl_0
o0x7fe3288d2cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c7180_0 name=_ivl_4
v0x6000038c7210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c72a0_0 .net "dffOut", 0 0, v0x6000038c6c70_0;  1 drivers
v0x6000038c7330_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc000 .functor MUXZ 1, o0x7fe3288d2c88, v0x6000038c6c70_0, L_0x60000390d360, C4<>;
L_0x6000039fc0a0 .functor MUXZ 1, o0x7fe3288d2cb8, v0x6000038c6c70_0, L_0x60000390dd60, C4<>;
S_0x7fe328a29f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2f570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c6a30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c6ac0_0 .net "d", 0 0, L_0x6000039fcf00;  alias, 1 drivers
v0x6000038c6b50_0 .net "q", 0 0, v0x6000038c6c70_0;  alias, 1 drivers
v0x6000038c6be0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c6c70_0 .var "state", 0 0;
v0x6000038c6d00_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a2a2c0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c7720_0 .net8 "Bitline1", 0 0, p0x7fe3288d2fe8;  1 drivers, strength-aware
v0x6000038c77b0_0 .net8 "Bitline2", 0 0, p0x7fe3288d3018;  1 drivers, strength-aware
v0x6000038c7840_0 .net "D", 0 0, L_0x6000039fcfa0;  1 drivers
v0x6000038c78d0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c7960_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c79f0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d3048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c7a80_0 name=_ivl_0
o0x7fe3288d3078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c7b10_0 name=_ivl_4
v0x6000038c7ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c7c30_0 .net "dffOut", 0 0, v0x6000038c7600_0;  1 drivers
v0x6000038c7cc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc140 .functor MUXZ 1, o0x7fe3288d3048, v0x6000038c7600_0, L_0x60000390d360, C4<>;
L_0x6000039fc1e0 .functor MUXZ 1, o0x7fe3288d3078, v0x6000038c7600_0, L_0x60000390dd60, C4<>;
S_0x7fe328a2a430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2a2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c73c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c7450_0 .net "d", 0 0, L_0x6000039fcfa0;  alias, 1 drivers
v0x6000038c74e0_0 .net "q", 0 0, v0x6000038c7600_0;  alias, 1 drivers
v0x6000038c7570_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c7600_0 .var "state", 0 0;
v0x6000038c7690_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a24830 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c0120_0 .net8 "Bitline1", 0 0, p0x7fe3288d33a8;  1 drivers, strength-aware
v0x6000038c01b0_0 .net8 "Bitline2", 0 0, p0x7fe3288d33d8;  1 drivers, strength-aware
v0x6000038c0240_0 .net "D", 0 0, L_0x6000039fd040;  1 drivers
v0x6000038c02d0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c0360_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c03f0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d3408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c0480_0 name=_ivl_0
o0x7fe3288d3438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c0510_0 name=_ivl_4
v0x6000038c05a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c0630_0 .net "dffOut", 0 0, v0x6000038c0000_0;  1 drivers
v0x6000038c06c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc280 .functor MUXZ 1, o0x7fe3288d3408, v0x6000038c0000_0, L_0x60000390d360, C4<>;
L_0x6000039fc320 .functor MUXZ 1, o0x7fe3288d3438, v0x6000038c0000_0, L_0x60000390dd60, C4<>;
S_0x7fe328a249a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a24830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c7d50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c7de0_0 .net "d", 0 0, L_0x6000039fd040;  alias, 1 drivers
v0x6000038c7e70_0 .net "q", 0 0, v0x6000038c0000_0;  alias, 1 drivers
v0x6000038c7f00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c0000_0 .var "state", 0 0;
v0x6000038c0090_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a24b10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c0ab0_0 .net8 "Bitline1", 0 0, p0x7fe3288d3768;  1 drivers, strength-aware
v0x6000038c0b40_0 .net8 "Bitline2", 0 0, p0x7fe3288d3798;  1 drivers, strength-aware
v0x6000038c0bd0_0 .net "D", 0 0, L_0x6000039fd0e0;  1 drivers
v0x6000038c0c60_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c0cf0_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c0d80_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d37c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c0e10_0 name=_ivl_0
o0x7fe3288d37f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c0ea0_0 name=_ivl_4
v0x6000038c0f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c0fc0_0 .net "dffOut", 0 0, v0x6000038c0990_0;  1 drivers
v0x6000038c1050_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc3c0 .functor MUXZ 1, o0x7fe3288d37c8, v0x6000038c0990_0, L_0x60000390d360, C4<>;
L_0x6000039fc460 .functor MUXZ 1, o0x7fe3288d37f8, v0x6000038c0990_0, L_0x60000390dd60, C4<>;
S_0x7fe328a24c80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a24b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c0750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c07e0_0 .net "d", 0 0, L_0x6000039fd0e0;  alias, 1 drivers
v0x6000038c0870_0 .net "q", 0 0, v0x6000038c0990_0;  alias, 1 drivers
v0x6000038c0900_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c0990_0 .var "state", 0 0;
v0x6000038c0a20_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a342f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c1440_0 .net8 "Bitline1", 0 0, p0x7fe3288d3b28;  1 drivers, strength-aware
v0x6000038c14d0_0 .net8 "Bitline2", 0 0, p0x7fe3288d3b58;  1 drivers, strength-aware
v0x6000038c1560_0 .net "D", 0 0, L_0x6000039fd180;  1 drivers
v0x6000038c15f0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c1680_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c1710_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d3b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c17a0_0 name=_ivl_0
o0x7fe3288d3bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c1830_0 name=_ivl_4
v0x6000038c18c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c1950_0 .net "dffOut", 0 0, v0x6000038c1320_0;  1 drivers
v0x6000038c19e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc500 .functor MUXZ 1, o0x7fe3288d3b88, v0x6000038c1320_0, L_0x60000390d360, C4<>;
L_0x6000039fc5a0 .functor MUXZ 1, o0x7fe3288d3bb8, v0x6000038c1320_0, L_0x60000390dd60, C4<>;
S_0x7fe328a34460 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a342f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c10e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c1170_0 .net "d", 0 0, L_0x6000039fd180;  alias, 1 drivers
v0x6000038c1200_0 .net "q", 0 0, v0x6000038c1320_0;  alias, 1 drivers
v0x6000038c1290_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c1320_0 .var "state", 0 0;
v0x6000038c13b0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a33da0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c1dd0_0 .net8 "Bitline1", 0 0, p0x7fe3288d3ee8;  1 drivers, strength-aware
v0x6000038c1e60_0 .net8 "Bitline2", 0 0, p0x7fe3288d3f18;  1 drivers, strength-aware
v0x6000038c1ef0_0 .net "D", 0 0, L_0x6000039fd220;  1 drivers
v0x6000038c1f80_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c2010_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c20a0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe3288d3f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c2130_0 name=_ivl_0
o0x7fe3288d3f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c21c0_0 name=_ivl_4
v0x6000038c2250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c22e0_0 .net "dffOut", 0 0, v0x6000038c1cb0_0;  1 drivers
v0x6000038c2370_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc640 .functor MUXZ 1, o0x7fe3288d3f48, v0x6000038c1cb0_0, L_0x60000390d360, C4<>;
L_0x6000039fc6e0 .functor MUXZ 1, o0x7fe3288d3f78, v0x6000038c1cb0_0, L_0x60000390dd60, C4<>;
S_0x7fe328a33f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a33da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c1a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c1b00_0 .net "d", 0 0, L_0x6000039fd220;  alias, 1 drivers
v0x6000038c1b90_0 .net "q", 0 0, v0x6000038c1cb0_0;  alias, 1 drivers
v0x6000038c1c20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c1cb0_0 .var "state", 0 0;
v0x6000038c1d40_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a33850 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c2760_0 .net8 "Bitline1", 0 0, p0x7fe32a3002a8;  1 drivers, strength-aware
v0x6000038c27f0_0 .net8 "Bitline2", 0 0, p0x7fe32a3002d8;  1 drivers, strength-aware
v0x6000038c2880_0 .net "D", 0 0, L_0x6000039fd2c0;  1 drivers
v0x6000038c2910_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c29a0_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c2a30_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe32a300308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c2ac0_0 name=_ivl_0
o0x7fe32a300338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c2b50_0 name=_ivl_4
v0x6000038c2be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c2c70_0 .net "dffOut", 0 0, v0x6000038c2640_0;  1 drivers
v0x6000038c2d00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc780 .functor MUXZ 1, o0x7fe32a300308, v0x6000038c2640_0, L_0x60000390d360, C4<>;
L_0x6000039fc820 .functor MUXZ 1, o0x7fe32a300338, v0x6000038c2640_0, L_0x60000390dd60, C4<>;
S_0x7fe328a339c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a33850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c2400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c2490_0 .net "d", 0 0, L_0x6000039fd2c0;  alias, 1 drivers
v0x6000038c2520_0 .net "q", 0 0, v0x6000038c2640_0;  alias, 1 drivers
v0x6000038c25b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c2640_0 .var "state", 0 0;
v0x6000038c26d0_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a33300 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a3aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c30f0_0 .net8 "Bitline1", 0 0, p0x7fe32a300668;  1 drivers, strength-aware
v0x6000038c3180_0 .net8 "Bitline2", 0 0, p0x7fe32a300698;  1 drivers, strength-aware
v0x6000038c3210_0 .net "D", 0 0, L_0x6000039fd360;  1 drivers
v0x6000038c32a0_0 .net "ReadEnable1", 0 0, L_0x60000390d360;  alias, 1 drivers
v0x6000038c3330_0 .net "ReadEnable2", 0 0, L_0x60000390dd60;  alias, 1 drivers
v0x6000038c33c0_0 .net "WriteEnable", 0 0, L_0x60000390c960;  alias, 1 drivers
o0x7fe32a3006c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c3450_0 name=_ivl_0
o0x7fe32a3006f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038c34e0_0 name=_ivl_4
v0x6000038c3570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c3600_0 .net "dffOut", 0 0, v0x6000038c2fd0_0;  1 drivers
v0x6000038c3690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fc8c0 .functor MUXZ 1, o0x7fe32a3006c8, v0x6000038c2fd0_0, L_0x60000390d360, C4<>;
L_0x6000039fc960 .functor MUXZ 1, o0x7fe32a3006f8, v0x6000038c2fd0_0, L_0x60000390dd60, C4<>;
S_0x7fe328a33470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a33300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c2d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c2e20_0 .net "d", 0 0, L_0x6000039fd360;  alias, 1 drivers
v0x6000038c2eb0_0 .net "q", 0 0, v0x6000038c2fd0_0;  alias, 1 drivers
v0x6000038c2f40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c2fd0_0 .var "state", 0 0;
v0x6000038c3060_0 .net "wen", 0 0, L_0x60000390c960;  alias, 1 drivers
S_0x7fe328a2a0c0 .scope module, "regArray[8]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038d55f0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038d5680_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038d5710_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038d57a0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  1 drivers
v0x6000038d5830_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  1 drivers
v0x6000038d58c0_0 .net "WriteReg", 0 0, L_0x60000390ca00;  1 drivers
v0x6000038d5950_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d59e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe800 .part L_0x600003917340, 0, 1;
L_0x6000039fe8a0 .part L_0x600003917340, 1, 1;
L_0x6000039fe940 .part L_0x600003917340, 2, 1;
L_0x6000039fe9e0 .part L_0x600003917340, 3, 1;
L_0x6000039fea80 .part L_0x600003917340, 4, 1;
L_0x6000039feb20 .part L_0x600003917340, 5, 1;
L_0x6000039febc0 .part L_0x600003917340, 6, 1;
L_0x6000039fec60 .part L_0x600003917340, 7, 1;
L_0x6000039fed00 .part L_0x600003917340, 8, 1;
L_0x6000039feda0 .part L_0x600003917340, 9, 1;
L_0x6000039fee40 .part L_0x600003917340, 10, 1;
L_0x6000039feee0 .part L_0x600003917340, 11, 1;
L_0x6000039fef80 .part L_0x600003917340, 12, 1;
L_0x6000039ff020 .part L_0x600003917340, 13, 1;
L_0x6000039ff0c0 .part L_0x600003917340, 14, 1;
L_0x6000039ff160 .part L_0x600003917340, 15, 1;
p0x7fe32a300bd8 .port I0x600000894740, L_0x6000039fd400;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a300bd8;
p0x7fe32a300ff8 .port I0x600000894740, L_0x6000039fd540;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a300ff8;
p0x7fe32a3013b8 .port I0x600000894740, L_0x6000039fd680;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3013b8;
p0x7fe32a301778 .port I0x600000894740, L_0x6000039fd7c0;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a301778;
p0x7fe32a301b38 .port I0x600000894740, L_0x6000039fd900;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a301b38;
p0x7fe32a301ef8 .port I0x600000894740, L_0x6000039fda40;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a301ef8;
p0x7fe32a3022b8 .port I0x600000894740, L_0x6000039fdb80;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3022b8;
p0x7fe32a302678 .port I0x600000894740, L_0x6000039fdcc0;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a302678;
p0x7fe32a302a38 .port I0x600000894740, L_0x6000039fde00;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a302a38;
p0x7fe32a302df8 .port I0x600000894740, L_0x6000039fdf40;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a302df8;
p0x7fe32a3031b8 .port I0x600000894740, L_0x6000039fe080;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3031b8;
p0x7fe32a303578 .port I0x600000894740, L_0x6000039fe1c0;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a303578;
p0x7fe32a303938 .port I0x600000894740, L_0x6000039fe300;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a303938;
p0x7fe32a303cf8 .port I0x600000894740, L_0x6000039fe440;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a303cf8;
p0x7fe32a3040b8 .port I0x600000894740, L_0x6000039fe580;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3040b8;
p0x7fe32a304478 .port I0x600000894740, L_0x6000039fe6c0;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a304478;
p0x7fe32a300c08 .port I0x6000009d9fe0, L_0x6000039fd4a0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a300c08;
p0x7fe32a301028 .port I0x6000009d9fe0, L_0x6000039fd5e0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a301028;
p0x7fe32a3013e8 .port I0x6000009d9fe0, L_0x6000039fd720;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3013e8;
p0x7fe32a3017a8 .port I0x6000009d9fe0, L_0x6000039fd860;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3017a8;
p0x7fe32a301b68 .port I0x6000009d9fe0, L_0x6000039fd9a0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a301b68;
p0x7fe32a301f28 .port I0x6000009d9fe0, L_0x6000039fdae0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a301f28;
p0x7fe32a3022e8 .port I0x6000009d9fe0, L_0x6000039fdc20;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3022e8;
p0x7fe32a3026a8 .port I0x6000009d9fe0, L_0x6000039fdd60;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3026a8;
p0x7fe32a302a68 .port I0x6000009d9fe0, L_0x6000039fdea0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a302a68;
p0x7fe32a302e28 .port I0x6000009d9fe0, L_0x6000039fdfe0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a302e28;
p0x7fe32a3031e8 .port I0x6000009d9fe0, L_0x6000039fe120;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3031e8;
p0x7fe32a3035a8 .port I0x6000009d9fe0, L_0x6000039fe260;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3035a8;
p0x7fe32a303968 .port I0x6000009d9fe0, L_0x6000039fe3a0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a303968;
p0x7fe32a303d28 .port I0x6000009d9fe0, L_0x6000039fe4e0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a303d28;
p0x7fe32a3040e8 .port I0x6000009d9fe0, L_0x6000039fe620;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3040e8;
p0x7fe32a3044a8 .port I0x6000009d9fe0, L_0x6000039fe760;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3044a8;
S_0x7fe328a32860 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038c3f00_0 .net8 "Bitline1", 0 0, p0x7fe32a300bd8;  1 drivers, strength-aware
v0x6000038dc000_0 .net8 "Bitline2", 0 0, p0x7fe32a300c08;  1 drivers, strength-aware
v0x6000038dc090_0 .net "D", 0 0, L_0x6000039fe800;  1 drivers
v0x6000038dc120_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dc1b0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dc240_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a300c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dc2d0_0 name=_ivl_0
o0x7fe32a300cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dc360_0 name=_ivl_4
v0x6000038dc3f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dc480_0 .net "dffOut", 0 0, v0x6000038c3de0_0;  1 drivers
v0x6000038dc510_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fd400 .functor MUXZ 1, o0x7fe32a300c98, v0x6000038c3de0_0, L_0x60000390d400, C4<>;
L_0x6000039fd4a0 .functor MUXZ 1, o0x7fe32a300cc8, v0x6000038c3de0_0, L_0x60000390de00, C4<>;
S_0x7fe328a329d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a32860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038c3ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038c3c30_0 .net "d", 0 0, L_0x6000039fe800;  alias, 1 drivers
v0x6000038c3cc0_0 .net "q", 0 0, v0x6000038c3de0_0;  alias, 1 drivers
v0x6000038c3d50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038c3de0_0 .var "state", 0 0;
v0x6000038c3e70_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a32310 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038dc900_0 .net8 "Bitline1", 0 0, p0x7fe32a300ff8;  1 drivers, strength-aware
v0x6000038dc990_0 .net8 "Bitline2", 0 0, p0x7fe32a301028;  1 drivers, strength-aware
v0x6000038dca20_0 .net "D", 0 0, L_0x6000039fe8a0;  1 drivers
v0x6000038dcab0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dcb40_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dcbd0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a301058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dcc60_0 name=_ivl_0
o0x7fe32a301088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dccf0_0 name=_ivl_4
v0x6000038dcd80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dce10_0 .net "dffOut", 0 0, v0x6000038dc7e0_0;  1 drivers
v0x6000038dcea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fd540 .functor MUXZ 1, o0x7fe32a301058, v0x6000038dc7e0_0, L_0x60000390d400, C4<>;
L_0x6000039fd5e0 .functor MUXZ 1, o0x7fe32a301088, v0x6000038dc7e0_0, L_0x60000390de00, C4<>;
S_0x7fe328a32480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a32310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038dc5a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dc630_0 .net "d", 0 0, L_0x6000039fe8a0;  alias, 1 drivers
v0x6000038dc6c0_0 .net "q", 0 0, v0x6000038dc7e0_0;  alias, 1 drivers
v0x6000038dc750_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038dc7e0_0 .var "state", 0 0;
v0x6000038dc870_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a31dc0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038dd290_0 .net8 "Bitline1", 0 0, p0x7fe32a3013b8;  1 drivers, strength-aware
v0x6000038dd320_0 .net8 "Bitline2", 0 0, p0x7fe32a3013e8;  1 drivers, strength-aware
v0x6000038dd3b0_0 .net "D", 0 0, L_0x6000039fe940;  1 drivers
v0x6000038dd440_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dd4d0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dd560_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a301418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dd5f0_0 name=_ivl_0
o0x7fe32a301448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dd680_0 name=_ivl_4
v0x6000038dd710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dd7a0_0 .net "dffOut", 0 0, v0x6000038dd170_0;  1 drivers
v0x6000038dd830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fd680 .functor MUXZ 1, o0x7fe32a301418, v0x6000038dd170_0, L_0x60000390d400, C4<>;
L_0x6000039fd720 .functor MUXZ 1, o0x7fe32a301448, v0x6000038dd170_0, L_0x60000390de00, C4<>;
S_0x7fe328a31f30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a31dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038dcf30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dcfc0_0 .net "d", 0 0, L_0x6000039fe940;  alias, 1 drivers
v0x6000038dd050_0 .net "q", 0 0, v0x6000038dd170_0;  alias, 1 drivers
v0x6000038dd0e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038dd170_0 .var "state", 0 0;
v0x6000038dd200_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a31870 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ddc20_0 .net8 "Bitline1", 0 0, p0x7fe32a301778;  1 drivers, strength-aware
v0x6000038ddcb0_0 .net8 "Bitline2", 0 0, p0x7fe32a3017a8;  1 drivers, strength-aware
v0x6000038ddd40_0 .net "D", 0 0, L_0x6000039fe9e0;  1 drivers
v0x6000038dddd0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dde60_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038ddef0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a3017d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ddf80_0 name=_ivl_0
o0x7fe32a301808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038de010_0 name=_ivl_4
v0x6000038de0a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038de130_0 .net "dffOut", 0 0, v0x6000038ddb00_0;  1 drivers
v0x6000038de1c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fd7c0 .functor MUXZ 1, o0x7fe32a3017d8, v0x6000038ddb00_0, L_0x60000390d400, C4<>;
L_0x6000039fd860 .functor MUXZ 1, o0x7fe32a301808, v0x6000038ddb00_0, L_0x60000390de00, C4<>;
S_0x7fe328a319e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a31870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038dd8c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dd950_0 .net "d", 0 0, L_0x6000039fe9e0;  alias, 1 drivers
v0x6000038dd9e0_0 .net "q", 0 0, v0x6000038ddb00_0;  alias, 1 drivers
v0x6000038dda70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ddb00_0 .var "state", 0 0;
v0x6000038ddb90_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a31320 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038de5b0_0 .net8 "Bitline1", 0 0, p0x7fe32a301b38;  1 drivers, strength-aware
v0x6000038de640_0 .net8 "Bitline2", 0 0, p0x7fe32a301b68;  1 drivers, strength-aware
v0x6000038de6d0_0 .net "D", 0 0, L_0x6000039fea80;  1 drivers
v0x6000038de760_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038de7f0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038de880_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a301b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038de910_0 name=_ivl_0
o0x7fe32a301bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038de9a0_0 name=_ivl_4
v0x6000038dea30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038deac0_0 .net "dffOut", 0 0, v0x6000038de490_0;  1 drivers
v0x6000038deb50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fd900 .functor MUXZ 1, o0x7fe32a301b98, v0x6000038de490_0, L_0x60000390d400, C4<>;
L_0x6000039fd9a0 .functor MUXZ 1, o0x7fe32a301bc8, v0x6000038de490_0, L_0x60000390de00, C4<>;
S_0x7fe328a31490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a31320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038de250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038de2e0_0 .net "d", 0 0, L_0x6000039fea80;  alias, 1 drivers
v0x6000038de370_0 .net "q", 0 0, v0x6000038de490_0;  alias, 1 drivers
v0x6000038de400_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038de490_0 .var "state", 0 0;
v0x6000038de520_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a30dd0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038def40_0 .net8 "Bitline1", 0 0, p0x7fe32a301ef8;  1 drivers, strength-aware
v0x6000038defd0_0 .net8 "Bitline2", 0 0, p0x7fe32a301f28;  1 drivers, strength-aware
v0x6000038df060_0 .net "D", 0 0, L_0x6000039feb20;  1 drivers
v0x6000038df0f0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038df180_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038df210_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a301f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038df2a0_0 name=_ivl_0
o0x7fe32a301f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038df330_0 name=_ivl_4
v0x6000038df3c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038df450_0 .net "dffOut", 0 0, v0x6000038dee20_0;  1 drivers
v0x6000038df4e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fda40 .functor MUXZ 1, o0x7fe32a301f58, v0x6000038dee20_0, L_0x60000390d400, C4<>;
L_0x6000039fdae0 .functor MUXZ 1, o0x7fe32a301f88, v0x6000038dee20_0, L_0x60000390de00, C4<>;
S_0x7fe328a30f40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a30dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038debe0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dec70_0 .net "d", 0 0, L_0x6000039feb20;  alias, 1 drivers
v0x6000038ded00_0 .net "q", 0 0, v0x6000038dee20_0;  alias, 1 drivers
v0x6000038ded90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038dee20_0 .var "state", 0 0;
v0x6000038deeb0_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a30880 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038df8d0_0 .net8 "Bitline1", 0 0, p0x7fe32a3022b8;  1 drivers, strength-aware
v0x6000038df960_0 .net8 "Bitline2", 0 0, p0x7fe32a3022e8;  1 drivers, strength-aware
v0x6000038df9f0_0 .net "D", 0 0, L_0x6000039febc0;  1 drivers
v0x6000038dfa80_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dfb10_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dfba0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a302318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dfc30_0 name=_ivl_0
o0x7fe32a302348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dfcc0_0 name=_ivl_4
v0x6000038dfd50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dfde0_0 .net "dffOut", 0 0, v0x6000038df7b0_0;  1 drivers
v0x6000038dfe70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fdb80 .functor MUXZ 1, o0x7fe32a302318, v0x6000038df7b0_0, L_0x60000390d400, C4<>;
L_0x6000039fdc20 .functor MUXZ 1, o0x7fe32a302348, v0x6000038df7b0_0, L_0x60000390de00, C4<>;
S_0x7fe328a309f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a30880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038df570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038df600_0 .net "d", 0 0, L_0x6000039febc0;  alias, 1 drivers
v0x6000038df690_0 .net "q", 0 0, v0x6000038df7b0_0;  alias, 1 drivers
v0x6000038df720_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038df7b0_0 .var "state", 0 0;
v0x6000038df840_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a30330 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d82d0_0 .net8 "Bitline1", 0 0, p0x7fe32a302678;  1 drivers, strength-aware
v0x6000038d8360_0 .net8 "Bitline2", 0 0, p0x7fe32a3026a8;  1 drivers, strength-aware
v0x6000038d83f0_0 .net "D", 0 0, L_0x6000039fec60;  1 drivers
v0x6000038d8480_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038d8510_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038d85a0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a3026d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d8630_0 name=_ivl_0
o0x7fe32a302708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d86c0_0 name=_ivl_4
v0x6000038d8750_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d87e0_0 .net "dffOut", 0 0, v0x6000038d81b0_0;  1 drivers
v0x6000038d8870_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fdcc0 .functor MUXZ 1, o0x7fe32a3026d8, v0x6000038d81b0_0, L_0x60000390d400, C4<>;
L_0x6000039fdd60 .functor MUXZ 1, o0x7fe32a302708, v0x6000038d81b0_0, L_0x60000390de00, C4<>;
S_0x7fe328a304a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a30330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038dff00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d8000_0 .net "d", 0 0, L_0x6000039fec60;  alias, 1 drivers
v0x6000038d8090_0 .net "q", 0 0, v0x6000038d81b0_0;  alias, 1 drivers
v0x6000038d8120_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d81b0_0 .var "state", 0 0;
v0x6000038d8240_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a2fde0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d8c60_0 .net8 "Bitline1", 0 0, p0x7fe32a302a38;  1 drivers, strength-aware
v0x6000038d8cf0_0 .net8 "Bitline2", 0 0, p0x7fe32a302a68;  1 drivers, strength-aware
v0x6000038d8d80_0 .net "D", 0 0, L_0x6000039fed00;  1 drivers
v0x6000038d8e10_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038d8ea0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038d8f30_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a302a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d8fc0_0 name=_ivl_0
o0x7fe32a302ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d9050_0 name=_ivl_4
v0x6000038d90e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d9170_0 .net "dffOut", 0 0, v0x6000038d8b40_0;  1 drivers
v0x6000038d9200_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fde00 .functor MUXZ 1, o0x7fe32a302a98, v0x6000038d8b40_0, L_0x60000390d400, C4<>;
L_0x6000039fdea0 .functor MUXZ 1, o0x7fe32a302ac8, v0x6000038d8b40_0, L_0x60000390de00, C4<>;
S_0x7fe328a2ff50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2fde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d8900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d8990_0 .net "d", 0 0, L_0x6000039fed00;  alias, 1 drivers
v0x6000038d8a20_0 .net "q", 0 0, v0x6000038d8b40_0;  alias, 1 drivers
v0x6000038d8ab0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d8b40_0 .var "state", 0 0;
v0x6000038d8bd0_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a2fa90 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d95f0_0 .net8 "Bitline1", 0 0, p0x7fe32a302df8;  1 drivers, strength-aware
v0x6000038d9680_0 .net8 "Bitline2", 0 0, p0x7fe32a302e28;  1 drivers, strength-aware
v0x6000038d9710_0 .net "D", 0 0, L_0x6000039feda0;  1 drivers
v0x6000038d97a0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038d9830_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038d98c0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a302e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d9950_0 name=_ivl_0
o0x7fe32a302e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d99e0_0 name=_ivl_4
v0x6000038d9a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d9b00_0 .net "dffOut", 0 0, v0x6000038d94d0_0;  1 drivers
v0x6000038d9b90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fdf40 .functor MUXZ 1, o0x7fe32a302e58, v0x6000038d94d0_0, L_0x60000390d400, C4<>;
L_0x6000039fdfe0 .functor MUXZ 1, o0x7fe32a302e88, v0x6000038d94d0_0, L_0x60000390de00, C4<>;
S_0x7fe328a364f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2fa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d9290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d9320_0 .net "d", 0 0, L_0x6000039feda0;  alias, 1 drivers
v0x6000038d93b0_0 .net "q", 0 0, v0x6000038d94d0_0;  alias, 1 drivers
v0x6000038d9440_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d94d0_0 .var "state", 0 0;
v0x6000038d9560_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a36660 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d9f80_0 .net8 "Bitline1", 0 0, p0x7fe32a3031b8;  1 drivers, strength-aware
v0x6000038da010_0 .net8 "Bitline2", 0 0, p0x7fe32a3031e8;  1 drivers, strength-aware
v0x6000038da0a0_0 .net "D", 0 0, L_0x6000039fee40;  1 drivers
v0x6000038da130_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038da1c0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038da250_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a303218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038da2e0_0 name=_ivl_0
o0x7fe32a303248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038da370_0 name=_ivl_4
v0x6000038da400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038da490_0 .net "dffOut", 0 0, v0x6000038d9e60_0;  1 drivers
v0x6000038da520_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe080 .functor MUXZ 1, o0x7fe32a303218, v0x6000038d9e60_0, L_0x60000390d400, C4<>;
L_0x6000039fe120 .functor MUXZ 1, o0x7fe32a303248, v0x6000038d9e60_0, L_0x60000390de00, C4<>;
S_0x7fe328a35fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a36660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d9c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d9cb0_0 .net "d", 0 0, L_0x6000039fee40;  alias, 1 drivers
v0x6000038d9d40_0 .net "q", 0 0, v0x6000038d9e60_0;  alias, 1 drivers
v0x6000038d9dd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d9e60_0 .var "state", 0 0;
v0x6000038d9ef0_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a36110 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038da910_0 .net8 "Bitline1", 0 0, p0x7fe32a303578;  1 drivers, strength-aware
v0x6000038da9a0_0 .net8 "Bitline2", 0 0, p0x7fe32a3035a8;  1 drivers, strength-aware
v0x6000038daa30_0 .net "D", 0 0, L_0x6000039feee0;  1 drivers
v0x6000038daac0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dab50_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dabe0_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a3035d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dac70_0 name=_ivl_0
o0x7fe32a303608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038dad00_0 name=_ivl_4
v0x6000038dad90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dae20_0 .net "dffOut", 0 0, v0x6000038da7f0_0;  1 drivers
v0x6000038daeb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe1c0 .functor MUXZ 1, o0x7fe32a3035d8, v0x6000038da7f0_0, L_0x60000390d400, C4<>;
L_0x6000039fe260 .functor MUXZ 1, o0x7fe32a303608, v0x6000038da7f0_0, L_0x60000390de00, C4<>;
S_0x7fe328a35a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a36110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038da5b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038da640_0 .net "d", 0 0, L_0x6000039feee0;  alias, 1 drivers
v0x6000038da6d0_0 .net "q", 0 0, v0x6000038da7f0_0;  alias, 1 drivers
v0x6000038da760_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038da7f0_0 .var "state", 0 0;
v0x6000038da880_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a35bc0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038db2a0_0 .net8 "Bitline1", 0 0, p0x7fe32a303938;  1 drivers, strength-aware
v0x6000038db330_0 .net8 "Bitline2", 0 0, p0x7fe32a303968;  1 drivers, strength-aware
v0x6000038db3c0_0 .net "D", 0 0, L_0x6000039fef80;  1 drivers
v0x6000038db450_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038db4e0_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038db570_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a303998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038db600_0 name=_ivl_0
o0x7fe32a3039c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038db690_0 name=_ivl_4
v0x6000038db720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038db7b0_0 .net "dffOut", 0 0, v0x6000038db180_0;  1 drivers
v0x6000038db840_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe300 .functor MUXZ 1, o0x7fe32a303998, v0x6000038db180_0, L_0x60000390d400, C4<>;
L_0x6000039fe3a0 .functor MUXZ 1, o0x7fe32a3039c8, v0x6000038db180_0, L_0x60000390de00, C4<>;
S_0x7fe328a35500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a35bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038daf40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038dafd0_0 .net "d", 0 0, L_0x6000039fef80;  alias, 1 drivers
v0x6000038db060_0 .net "q", 0 0, v0x6000038db180_0;  alias, 1 drivers
v0x6000038db0f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038db180_0 .var "state", 0 0;
v0x6000038db210_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a35670 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038dbc30_0 .net8 "Bitline1", 0 0, p0x7fe32a303cf8;  1 drivers, strength-aware
v0x6000038dbcc0_0 .net8 "Bitline2", 0 0, p0x7fe32a303d28;  1 drivers, strength-aware
v0x6000038dbd50_0 .net "D", 0 0, L_0x6000039ff020;  1 drivers
v0x6000038dbde0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038dbe70_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038dbf00_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a303d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d4000_0 name=_ivl_0
o0x7fe32a303d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d4090_0 name=_ivl_4
v0x6000038d4120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d41b0_0 .net "dffOut", 0 0, v0x6000038dbb10_0;  1 drivers
v0x6000038d4240_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe440 .functor MUXZ 1, o0x7fe32a303d58, v0x6000038dbb10_0, L_0x60000390d400, C4<>;
L_0x6000039fe4e0 .functor MUXZ 1, o0x7fe32a303d88, v0x6000038dbb10_0, L_0x60000390de00, C4<>;
S_0x7fe328a34fb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a35670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038db8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038db960_0 .net "d", 0 0, L_0x6000039ff020;  alias, 1 drivers
v0x6000038db9f0_0 .net "q", 0 0, v0x6000038dbb10_0;  alias, 1 drivers
v0x6000038dba80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038dbb10_0 .var "state", 0 0;
v0x6000038dbba0_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a35120 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d4630_0 .net8 "Bitline1", 0 0, p0x7fe32a3040b8;  1 drivers, strength-aware
v0x6000038d46c0_0 .net8 "Bitline2", 0 0, p0x7fe32a3040e8;  1 drivers, strength-aware
v0x6000038d4750_0 .net "D", 0 0, L_0x6000039ff0c0;  1 drivers
v0x6000038d47e0_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038d4870_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038d4900_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a304118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d4990_0 name=_ivl_0
o0x7fe32a304148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d4a20_0 name=_ivl_4
v0x6000038d4ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d4b40_0 .net "dffOut", 0 0, v0x6000038d4510_0;  1 drivers
v0x6000038d4bd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe580 .functor MUXZ 1, o0x7fe32a304118, v0x6000038d4510_0, L_0x60000390d400, C4<>;
L_0x6000039fe620 .functor MUXZ 1, o0x7fe32a304148, v0x6000038d4510_0, L_0x60000390de00, C4<>;
S_0x7fe328a242e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a35120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d42d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d4360_0 .net "d", 0 0, L_0x6000039ff0c0;  alias, 1 drivers
v0x6000038d43f0_0 .net "q", 0 0, v0x6000038d4510_0;  alias, 1 drivers
v0x6000038d4480_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d4510_0 .var "state", 0 0;
v0x6000038d45a0_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a24450 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d4fc0_0 .net8 "Bitline1", 0 0, p0x7fe32a304478;  1 drivers, strength-aware
v0x6000038d5050_0 .net8 "Bitline2", 0 0, p0x7fe32a3044a8;  1 drivers, strength-aware
v0x6000038d50e0_0 .net "D", 0 0, L_0x6000039ff160;  1 drivers
v0x6000038d5170_0 .net "ReadEnable1", 0 0, L_0x60000390d400;  alias, 1 drivers
v0x6000038d5200_0 .net "ReadEnable2", 0 0, L_0x60000390de00;  alias, 1 drivers
v0x6000038d5290_0 .net "WriteEnable", 0 0, L_0x60000390ca00;  alias, 1 drivers
o0x7fe32a3044d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d5320_0 name=_ivl_0
o0x7fe32a304508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d53b0_0 name=_ivl_4
v0x6000038d5440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d54d0_0 .net "dffOut", 0 0, v0x6000038d4ea0_0;  1 drivers
v0x6000038d5560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fe6c0 .functor MUXZ 1, o0x7fe32a3044d8, v0x6000038d4ea0_0, L_0x60000390d400, C4<>;
L_0x6000039fe760 .functor MUXZ 1, o0x7fe32a304508, v0x6000038d4ea0_0, L_0x60000390de00, C4<>;
S_0x7fe328a23d90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a24450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d4c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d4cf0_0 .net "d", 0 0, L_0x6000039ff160;  alias, 1 drivers
v0x6000038d4d80_0 .net "q", 0 0, v0x6000038d4ea0_0;  alias, 1 drivers
v0x6000038d4e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d4ea0_0 .var "state", 0 0;
v0x6000038d4f30_0 .net "wen", 0 0, L_0x60000390ca00;  alias, 1 drivers
S_0x7fe328a2f890 .scope module, "regArray[9]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038ef450_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038ef4e0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038ef570_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038ef600_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  1 drivers
v0x6000038ef690_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  1 drivers
v0x6000038ef720_0 .net "WriteReg", 0 0, L_0x60000390caa0;  1 drivers
v0x6000038ef7b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ef840_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f8640 .part L_0x600003917340, 0, 1;
L_0x6000039f86e0 .part L_0x600003917340, 1, 1;
L_0x6000039f8780 .part L_0x600003917340, 2, 1;
L_0x6000039f8820 .part L_0x600003917340, 3, 1;
L_0x6000039f88c0 .part L_0x600003917340, 4, 1;
L_0x6000039f8960 .part L_0x600003917340, 5, 1;
L_0x6000039f8a00 .part L_0x600003917340, 6, 1;
L_0x6000039f8aa0 .part L_0x600003917340, 7, 1;
L_0x6000039f8b40 .part L_0x600003917340, 8, 1;
L_0x6000039f8be0 .part L_0x600003917340, 9, 1;
L_0x6000039f8c80 .part L_0x600003917340, 10, 1;
L_0x6000039f8d20 .part L_0x600003917340, 11, 1;
L_0x6000039f8dc0 .part L_0x600003917340, 12, 1;
L_0x6000039f8e60 .part L_0x600003917340, 13, 1;
L_0x6000039f8f00 .part L_0x600003917340, 14, 1;
L_0x6000039f8fa0 .part L_0x600003917340, 15, 1;
p0x7fe32a3049e8 .port I0x600000894740, L_0x6000039ff200;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3049e8;
p0x7fe32a304e08 .port I0x600000894740, L_0x6000039ff340;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a304e08;
p0x7fe32a3051c8 .port I0x600000894740, L_0x6000039ff480;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3051c8;
p0x7fe32a305588 .port I0x600000894740, L_0x6000039ff5c0;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a305588;
p0x7fe32a305948 .port I0x600000894740, L_0x6000039ff700;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a305948;
p0x7fe32a305d08 .port I0x600000894740, L_0x6000039ff840;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a305d08;
p0x7fe32a3060c8 .port I0x600000894740, L_0x6000039ff980;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3060c8;
p0x7fe32a306488 .port I0x600000894740, L_0x6000039ffac0;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a306488;
p0x7fe32a306848 .port I0x600000894740, L_0x6000039ffc00;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a306848;
p0x7fe32a306c08 .port I0x600000894740, L_0x6000039ffd40;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a306c08;
p0x7fe32a306fc8 .port I0x600000894740, L_0x6000039ffe80;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a306fc8;
p0x7fe32a307388 .port I0x600000894740, L_0x6000039f8000;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a307388;
p0x7fe32a307748 .port I0x600000894740, L_0x6000039f8140;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a307748;
p0x7fe32a307b08 .port I0x600000894740, L_0x6000039f8280;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a307b08;
p0x7fe32a307ec8 .port I0x600000894740, L_0x6000039f83c0;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a307ec8;
p0x7fe32a308288 .port I0x600000894740, L_0x6000039f8500;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a308288;
p0x7fe32a304a18 .port I0x6000009d9fe0, L_0x6000039ff2a0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a304a18;
p0x7fe32a304e38 .port I0x6000009d9fe0, L_0x6000039ff3e0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a304e38;
p0x7fe32a3051f8 .port I0x6000009d9fe0, L_0x6000039ff520;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3051f8;
p0x7fe32a3055b8 .port I0x6000009d9fe0, L_0x6000039ff660;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3055b8;
p0x7fe32a305978 .port I0x6000009d9fe0, L_0x6000039ff7a0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a305978;
p0x7fe32a305d38 .port I0x6000009d9fe0, L_0x6000039ff8e0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a305d38;
p0x7fe32a3060f8 .port I0x6000009d9fe0, L_0x6000039ffa20;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3060f8;
p0x7fe32a3064b8 .port I0x6000009d9fe0, L_0x6000039ffb60;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3064b8;
p0x7fe32a306878 .port I0x6000009d9fe0, L_0x6000039ffca0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a306878;
p0x7fe32a306c38 .port I0x6000009d9fe0, L_0x6000039ffde0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a306c38;
p0x7fe32a306ff8 .port I0x6000009d9fe0, L_0x6000039fff20;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a306ff8;
p0x7fe32a3073b8 .port I0x6000009d9fe0, L_0x6000039f80a0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3073b8;
p0x7fe32a307778 .port I0x6000009d9fe0, L_0x6000039f81e0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a307778;
p0x7fe32a307b38 .port I0x6000009d9fe0, L_0x6000039f8320;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a307b38;
p0x7fe32a307ef8 .port I0x6000009d9fe0, L_0x6000039f8460;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a307ef8;
p0x7fe32a3082b8 .port I0x6000009d9fe0, L_0x6000039f85a0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3082b8;
S_0x7fe328a23a40 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d5dd0_0 .net8 "Bitline1", 0 0, p0x7fe32a3049e8;  1 drivers, strength-aware
v0x6000038d5e60_0 .net8 "Bitline2", 0 0, p0x7fe32a304a18;  1 drivers, strength-aware
v0x6000038d5ef0_0 .net "D", 0 0, L_0x6000039f8640;  1 drivers
v0x6000038d5f80_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d6010_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d60a0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a304aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d6130_0 name=_ivl_0
o0x7fe32a304ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d61c0_0 name=_ivl_4
v0x6000038d6250_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d62e0_0 .net "dffOut", 0 0, v0x6000038d5cb0_0;  1 drivers
v0x6000038d6370_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff200 .functor MUXZ 1, o0x7fe32a304aa8, v0x6000038d5cb0_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff2a0 .functor MUXZ 1, o0x7fe32a304ad8, v0x6000038d5cb0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a232f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a23a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d5a70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d5b00_0 .net "d", 0 0, L_0x6000039f8640;  alias, 1 drivers
v0x6000038d5b90_0 .net "q", 0 0, v0x6000038d5cb0_0;  alias, 1 drivers
v0x6000038d5c20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d5cb0_0 .var "state", 0 0;
v0x6000038d5d40_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a23460 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d6760_0 .net8 "Bitline1", 0 0, p0x7fe32a304e08;  1 drivers, strength-aware
v0x6000038d67f0_0 .net8 "Bitline2", 0 0, p0x7fe32a304e38;  1 drivers, strength-aware
v0x6000038d6880_0 .net "D", 0 0, L_0x6000039f86e0;  1 drivers
v0x6000038d6910_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d69a0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d6a30_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a304e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d6ac0_0 name=_ivl_0
o0x7fe32a304e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d6b50_0 name=_ivl_4
v0x6000038d6be0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d6c70_0 .net "dffOut", 0 0, v0x6000038d6640_0;  1 drivers
v0x6000038d6d00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff340 .functor MUXZ 1, o0x7fe32a304e68, v0x6000038d6640_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff3e0 .functor MUXZ 1, o0x7fe32a304e98, v0x6000038d6640_0, L_0x60000390dea0, C4<>;
S_0x7fe328a22da0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a23460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d6400_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d6490_0 .net "d", 0 0, L_0x6000039f86e0;  alias, 1 drivers
v0x6000038d6520_0 .net "q", 0 0, v0x6000038d6640_0;  alias, 1 drivers
v0x6000038d65b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d6640_0 .var "state", 0 0;
v0x6000038d66d0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a22f10 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d70f0_0 .net8 "Bitline1", 0 0, p0x7fe32a3051c8;  1 drivers, strength-aware
v0x6000038d7180_0 .net8 "Bitline2", 0 0, p0x7fe32a3051f8;  1 drivers, strength-aware
v0x6000038d7210_0 .net "D", 0 0, L_0x6000039f8780;  1 drivers
v0x6000038d72a0_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d7330_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d73c0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a305228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d7450_0 name=_ivl_0
o0x7fe32a305258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d74e0_0 name=_ivl_4
v0x6000038d7570_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d7600_0 .net "dffOut", 0 0, v0x6000038d6fd0_0;  1 drivers
v0x6000038d7690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff480 .functor MUXZ 1, o0x7fe32a305228, v0x6000038d6fd0_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff520 .functor MUXZ 1, o0x7fe32a305258, v0x6000038d6fd0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a22850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a22f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d6d90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d6e20_0 .net "d", 0 0, L_0x6000039f8780;  alias, 1 drivers
v0x6000038d6eb0_0 .net "q", 0 0, v0x6000038d6fd0_0;  alias, 1 drivers
v0x6000038d6f40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d6fd0_0 .var "state", 0 0;
v0x6000038d7060_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a229c0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d7a80_0 .net8 "Bitline1", 0 0, p0x7fe32a305588;  1 drivers, strength-aware
v0x6000038d7b10_0 .net8 "Bitline2", 0 0, p0x7fe32a3055b8;  1 drivers, strength-aware
v0x6000038d7ba0_0 .net "D", 0 0, L_0x6000039f8820;  1 drivers
v0x6000038d7c30_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d7cc0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d7d50_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3055e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d7de0_0 name=_ivl_0
o0x7fe32a305618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d7e70_0 name=_ivl_4
v0x6000038d7f00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d0000_0 .net "dffOut", 0 0, v0x6000038d7960_0;  1 drivers
v0x6000038d0090_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff5c0 .functor MUXZ 1, o0x7fe32a3055e8, v0x6000038d7960_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff660 .functor MUXZ 1, o0x7fe32a305618, v0x6000038d7960_0, L_0x60000390dea0, C4<>;
S_0x7fe328a22300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a229c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d7720_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d77b0_0 .net "d", 0 0, L_0x6000039f8820;  alias, 1 drivers
v0x6000038d7840_0 .net "q", 0 0, v0x6000038d7960_0;  alias, 1 drivers
v0x6000038d78d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d7960_0 .var "state", 0 0;
v0x6000038d79f0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a22470 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d0480_0 .net8 "Bitline1", 0 0, p0x7fe32a305948;  1 drivers, strength-aware
v0x6000038d0510_0 .net8 "Bitline2", 0 0, p0x7fe32a305978;  1 drivers, strength-aware
v0x6000038d05a0_0 .net "D", 0 0, L_0x6000039f88c0;  1 drivers
v0x6000038d0630_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d06c0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d0750_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3059a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d07e0_0 name=_ivl_0
o0x7fe32a3059d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d0870_0 name=_ivl_4
v0x6000038d0900_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d0990_0 .net "dffOut", 0 0, v0x6000038d0360_0;  1 drivers
v0x6000038d0a20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff700 .functor MUXZ 1, o0x7fe32a3059a8, v0x6000038d0360_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff7a0 .functor MUXZ 1, o0x7fe32a3059d8, v0x6000038d0360_0, L_0x60000390dea0, C4<>;
S_0x7fe328a21db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a22470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d0120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d01b0_0 .net "d", 0 0, L_0x6000039f88c0;  alias, 1 drivers
v0x6000038d0240_0 .net "q", 0 0, v0x6000038d0360_0;  alias, 1 drivers
v0x6000038d02d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d0360_0 .var "state", 0 0;
v0x6000038d03f0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a21f20 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d0e10_0 .net8 "Bitline1", 0 0, p0x7fe32a305d08;  1 drivers, strength-aware
v0x6000038d0ea0_0 .net8 "Bitline2", 0 0, p0x7fe32a305d38;  1 drivers, strength-aware
v0x6000038d0f30_0 .net "D", 0 0, L_0x6000039f8960;  1 drivers
v0x6000038d0fc0_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d1050_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d10e0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a305d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d1170_0 name=_ivl_0
o0x7fe32a305d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d1200_0 name=_ivl_4
v0x6000038d1290_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d1320_0 .net "dffOut", 0 0, v0x6000038d0cf0_0;  1 drivers
v0x6000038d13b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff840 .functor MUXZ 1, o0x7fe32a305d68, v0x6000038d0cf0_0, L_0x60000390d4a0, C4<>;
L_0x6000039ff8e0 .functor MUXZ 1, o0x7fe32a305d98, v0x6000038d0cf0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a21860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a21f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d0ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d0b40_0 .net "d", 0 0, L_0x6000039f8960;  alias, 1 drivers
v0x6000038d0bd0_0 .net "q", 0 0, v0x6000038d0cf0_0;  alias, 1 drivers
v0x6000038d0c60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d0cf0_0 .var "state", 0 0;
v0x6000038d0d80_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a219d0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d17a0_0 .net8 "Bitline1", 0 0, p0x7fe32a3060c8;  1 drivers, strength-aware
v0x6000038d1830_0 .net8 "Bitline2", 0 0, p0x7fe32a3060f8;  1 drivers, strength-aware
v0x6000038d18c0_0 .net "D", 0 0, L_0x6000039f8a00;  1 drivers
v0x6000038d1950_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d19e0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d1a70_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a306128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d1b00_0 name=_ivl_0
o0x7fe32a306158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d1b90_0 name=_ivl_4
v0x6000038d1c20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d1cb0_0 .net "dffOut", 0 0, v0x6000038d1680_0;  1 drivers
v0x6000038d1d40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ff980 .functor MUXZ 1, o0x7fe32a306128, v0x6000038d1680_0, L_0x60000390d4a0, C4<>;
L_0x6000039ffa20 .functor MUXZ 1, o0x7fe32a306158, v0x6000038d1680_0, L_0x60000390dea0, C4<>;
S_0x7fe328a21310 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a219d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d1440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d14d0_0 .net "d", 0 0, L_0x6000039f8a00;  alias, 1 drivers
v0x6000038d1560_0 .net "q", 0 0, v0x6000038d1680_0;  alias, 1 drivers
v0x6000038d15f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d1680_0 .var "state", 0 0;
v0x6000038d1710_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a21480 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d2130_0 .net8 "Bitline1", 0 0, p0x7fe32a306488;  1 drivers, strength-aware
v0x6000038d21c0_0 .net8 "Bitline2", 0 0, p0x7fe32a3064b8;  1 drivers, strength-aware
v0x6000038d2250_0 .net "D", 0 0, L_0x6000039f8aa0;  1 drivers
v0x6000038d22e0_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d2370_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d2400_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3064e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d2490_0 name=_ivl_0
o0x7fe32a306518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d2520_0 name=_ivl_4
v0x6000038d25b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d2640_0 .net "dffOut", 0 0, v0x6000038d2010_0;  1 drivers
v0x6000038d26d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ffac0 .functor MUXZ 1, o0x7fe32a3064e8, v0x6000038d2010_0, L_0x60000390d4a0, C4<>;
L_0x6000039ffb60 .functor MUXZ 1, o0x7fe32a306518, v0x6000038d2010_0, L_0x60000390dea0, C4<>;
S_0x7fe328a20dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a21480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d1dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d1e60_0 .net "d", 0 0, L_0x6000039f8aa0;  alias, 1 drivers
v0x6000038d1ef0_0 .net "q", 0 0, v0x6000038d2010_0;  alias, 1 drivers
v0x6000038d1f80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d2010_0 .var "state", 0 0;
v0x6000038d20a0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a20f30 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d2ac0_0 .net8 "Bitline1", 0 0, p0x7fe32a306848;  1 drivers, strength-aware
v0x6000038d2b50_0 .net8 "Bitline2", 0 0, p0x7fe32a306878;  1 drivers, strength-aware
v0x6000038d2be0_0 .net "D", 0 0, L_0x6000039f8b40;  1 drivers
v0x6000038d2c70_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d2d00_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d2d90_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3068a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d2e20_0 name=_ivl_0
o0x7fe32a3068d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d2eb0_0 name=_ivl_4
v0x6000038d2f40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d2fd0_0 .net "dffOut", 0 0, v0x6000038d29a0_0;  1 drivers
v0x6000038d3060_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ffc00 .functor MUXZ 1, o0x7fe32a3068a8, v0x6000038d29a0_0, L_0x60000390d4a0, C4<>;
L_0x6000039ffca0 .functor MUXZ 1, o0x7fe32a3068d8, v0x6000038d29a0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a20870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a20f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d2760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d27f0_0 .net "d", 0 0, L_0x6000039f8b40;  alias, 1 drivers
v0x6000038d2880_0 .net "q", 0 0, v0x6000038d29a0_0;  alias, 1 drivers
v0x6000038d2910_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d29a0_0 .var "state", 0 0;
v0x6000038d2a30_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a20320 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d3450_0 .net8 "Bitline1", 0 0, p0x7fe32a306c08;  1 drivers, strength-aware
v0x6000038d34e0_0 .net8 "Bitline2", 0 0, p0x7fe32a306c38;  1 drivers, strength-aware
v0x6000038d3570_0 .net "D", 0 0, L_0x6000039f8be0;  1 drivers
v0x6000038d3600_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038d3690_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038d3720_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a306c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d37b0_0 name=_ivl_0
o0x7fe32a306c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038d3840_0 name=_ivl_4
v0x6000038d38d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d3960_0 .net "dffOut", 0 0, v0x6000038d3330_0;  1 drivers
v0x6000038d39f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ffd40 .functor MUXZ 1, o0x7fe32a306c68, v0x6000038d3330_0, L_0x60000390d4a0, C4<>;
L_0x6000039ffde0 .functor MUXZ 1, o0x7fe32a306c98, v0x6000038d3330_0, L_0x60000390dea0, C4<>;
S_0x7fe328a20490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a20320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d30f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d3180_0 .net "d", 0 0, L_0x6000039f8be0;  alias, 1 drivers
v0x6000038d3210_0 .net "q", 0 0, v0x6000038d3330_0;  alias, 1 drivers
v0x6000038d32a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d3330_0 .var "state", 0 0;
v0x6000038d33c0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1fdd0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038d3de0_0 .net8 "Bitline1", 0 0, p0x7fe32a306fc8;  1 drivers, strength-aware
v0x6000038d3e70_0 .net8 "Bitline2", 0 0, p0x7fe32a306ff8;  1 drivers, strength-aware
v0x6000038d3f00_0 .net "D", 0 0, L_0x6000039f8c80;  1 drivers
v0x6000038ec000_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038ec090_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038ec120_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a307028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ec1b0_0 name=_ivl_0
o0x7fe32a307058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ec240_0 name=_ivl_4
v0x6000038ec2d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ec360_0 .net "dffOut", 0 0, v0x6000038d3cc0_0;  1 drivers
v0x6000038ec3f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039ffe80 .functor MUXZ 1, o0x7fe32a307028, v0x6000038d3cc0_0, L_0x60000390d4a0, C4<>;
L_0x6000039fff20 .functor MUXZ 1, o0x7fe32a307058, v0x6000038d3cc0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1ff40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1fdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038d3a80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038d3b10_0 .net "d", 0 0, L_0x6000039f8c80;  alias, 1 drivers
v0x6000038d3ba0_0 .net "q", 0 0, v0x6000038d3cc0_0;  alias, 1 drivers
v0x6000038d3c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038d3cc0_0 .var "state", 0 0;
v0x6000038d3d50_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1f880 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ec7e0_0 .net8 "Bitline1", 0 0, p0x7fe32a307388;  1 drivers, strength-aware
v0x6000038ec870_0 .net8 "Bitline2", 0 0, p0x7fe32a3073b8;  1 drivers, strength-aware
v0x6000038ec900_0 .net "D", 0 0, L_0x6000039f8d20;  1 drivers
v0x6000038ec990_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038eca20_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038ecab0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3073e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ecb40_0 name=_ivl_0
o0x7fe32a307418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ecbd0_0 name=_ivl_4
v0x6000038ecc60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038eccf0_0 .net "dffOut", 0 0, v0x6000038ec6c0_0;  1 drivers
v0x6000038ecd80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f8000 .functor MUXZ 1, o0x7fe32a3073e8, v0x6000038ec6c0_0, L_0x60000390d4a0, C4<>;
L_0x6000039f80a0 .functor MUXZ 1, o0x7fe32a307418, v0x6000038ec6c0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1f9f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1f880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ec480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ec510_0 .net "d", 0 0, L_0x6000039f8d20;  alias, 1 drivers
v0x6000038ec5a0_0 .net "q", 0 0, v0x6000038ec6c0_0;  alias, 1 drivers
v0x6000038ec630_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ec6c0_0 .var "state", 0 0;
v0x6000038ec750_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1e450 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ed170_0 .net8 "Bitline1", 0 0, p0x7fe32a307748;  1 drivers, strength-aware
v0x6000038ed200_0 .net8 "Bitline2", 0 0, p0x7fe32a307778;  1 drivers, strength-aware
v0x6000038ed290_0 .net "D", 0 0, L_0x6000039f8dc0;  1 drivers
v0x6000038ed320_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038ed3b0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038ed440_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3077a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ed4d0_0 name=_ivl_0
o0x7fe32a3077d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ed560_0 name=_ivl_4
v0x6000038ed5f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ed680_0 .net "dffOut", 0 0, v0x6000038ed050_0;  1 drivers
v0x6000038ed710_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f8140 .functor MUXZ 1, o0x7fe32a3077a8, v0x6000038ed050_0, L_0x60000390d4a0, C4<>;
L_0x6000039f81e0 .functor MUXZ 1, o0x7fe32a3077d8, v0x6000038ed050_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1e5c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1e450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ece10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ecea0_0 .net "d", 0 0, L_0x6000039f8dc0;  alias, 1 drivers
v0x6000038ecf30_0 .net "q", 0 0, v0x6000038ed050_0;  alias, 1 drivers
v0x6000038ecfc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ed050_0 .var "state", 0 0;
v0x6000038ed0e0_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1e730 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038edb00_0 .net8 "Bitline1", 0 0, p0x7fe32a307b08;  1 drivers, strength-aware
v0x6000038edb90_0 .net8 "Bitline2", 0 0, p0x7fe32a307b38;  1 drivers, strength-aware
v0x6000038edc20_0 .net "D", 0 0, L_0x6000039f8e60;  1 drivers
v0x6000038edcb0_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038edd40_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038eddd0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a307b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ede60_0 name=_ivl_0
o0x7fe32a307b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038edef0_0 name=_ivl_4
v0x6000038edf80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ee010_0 .net "dffOut", 0 0, v0x6000038ed9e0_0;  1 drivers
v0x6000038ee0a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f8280 .functor MUXZ 1, o0x7fe32a307b68, v0x6000038ed9e0_0, L_0x60000390d4a0, C4<>;
L_0x6000039f8320 .functor MUXZ 1, o0x7fe32a307b98, v0x6000038ed9e0_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1e8a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1e730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ed7a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ed830_0 .net "d", 0 0, L_0x6000039f8e60;  alias, 1 drivers
v0x6000038ed8c0_0 .net "q", 0 0, v0x6000038ed9e0_0;  alias, 1 drivers
v0x6000038ed950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ed9e0_0 .var "state", 0 0;
v0x6000038eda70_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1ea10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ee490_0 .net8 "Bitline1", 0 0, p0x7fe32a307ec8;  1 drivers, strength-aware
v0x6000038ee520_0 .net8 "Bitline2", 0 0, p0x7fe32a307ef8;  1 drivers, strength-aware
v0x6000038ee5b0_0 .net "D", 0 0, L_0x6000039f8f00;  1 drivers
v0x6000038ee640_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038ee6d0_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038ee760_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a307f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ee7f0_0 name=_ivl_0
o0x7fe32a307f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ee880_0 name=_ivl_4
v0x6000038ee910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ee9a0_0 .net "dffOut", 0 0, v0x6000038ee370_0;  1 drivers
v0x6000038eea30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f83c0 .functor MUXZ 1, o0x7fe32a307f28, v0x6000038ee370_0, L_0x60000390d4a0, C4<>;
L_0x6000039f8460 .functor MUXZ 1, o0x7fe32a307f58, v0x6000038ee370_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1eb80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1ea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ee130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ee1c0_0 .net "d", 0 0, L_0x6000039f8f00;  alias, 1 drivers
v0x6000038ee250_0 .net "q", 0 0, v0x6000038ee370_0;  alias, 1 drivers
v0x6000038ee2e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ee370_0 .var "state", 0 0;
v0x6000038ee400_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a1ecf0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038eee20_0 .net8 "Bitline1", 0 0, p0x7fe32a308288;  1 drivers, strength-aware
v0x6000038eeeb0_0 .net8 "Bitline2", 0 0, p0x7fe32a3082b8;  1 drivers, strength-aware
v0x6000038eef40_0 .net "D", 0 0, L_0x6000039f8fa0;  1 drivers
v0x6000038eefd0_0 .net "ReadEnable1", 0 0, L_0x60000390d4a0;  alias, 1 drivers
v0x6000038ef060_0 .net "ReadEnable2", 0 0, L_0x60000390dea0;  alias, 1 drivers
v0x6000038ef0f0_0 .net "WriteEnable", 0 0, L_0x60000390caa0;  alias, 1 drivers
o0x7fe32a3082e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ef180_0 name=_ivl_0
o0x7fe32a308318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ef210_0 name=_ivl_4
v0x6000038ef2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ef330_0 .net "dffOut", 0 0, v0x6000038eed00_0;  1 drivers
v0x6000038ef3c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f8500 .functor MUXZ 1, o0x7fe32a3082e8, v0x6000038eed00_0, L_0x60000390d4a0, C4<>;
L_0x6000039f85a0 .functor MUXZ 1, o0x7fe32a308318, v0x6000038eed00_0, L_0x60000390dea0, C4<>;
S_0x7fe328a1ee60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038eeac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038eeb50_0 .net "d", 0 0, L_0x6000039f8fa0;  alias, 1 drivers
v0x6000038eebe0_0 .net "q", 0 0, v0x6000038eed00_0;  alias, 1 drivers
v0x6000038eec70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038eed00_0 .var "state", 0 0;
v0x6000038eed90_0 .net "wen", 0 0, L_0x60000390caa0;  alias, 1 drivers
S_0x7fe328a209e0 .scope module, "regArray[10]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038e1320_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038e13b0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038e1440_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038e14d0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  1 drivers
v0x6000038e1560_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  1 drivers
v0x6000038e15f0_0 .net "WriteReg", 0 0, L_0x60000390cb40;  1 drivers
v0x6000038e1680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e1710_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fa440 .part L_0x600003917340, 0, 1;
L_0x6000039fa4e0 .part L_0x600003917340, 1, 1;
L_0x6000039fa580 .part L_0x600003917340, 2, 1;
L_0x6000039fa620 .part L_0x600003917340, 3, 1;
L_0x6000039fa6c0 .part L_0x600003917340, 4, 1;
L_0x6000039fa760 .part L_0x600003917340, 5, 1;
L_0x6000039fa800 .part L_0x600003917340, 6, 1;
L_0x6000039fa8a0 .part L_0x600003917340, 7, 1;
L_0x6000039fa940 .part L_0x600003917340, 8, 1;
L_0x6000039fa9e0 .part L_0x600003917340, 9, 1;
L_0x6000039faa80 .part L_0x600003917340, 10, 1;
L_0x6000039fab20 .part L_0x600003917340, 11, 1;
L_0x6000039fabc0 .part L_0x600003917340, 12, 1;
L_0x6000039fac60 .part L_0x600003917340, 13, 1;
L_0x6000039fad00 .part L_0x600003917340, 14, 1;
L_0x6000039fada0 .part L_0x600003917340, 15, 1;
p0x7fe32a3087f8 .port I0x600000894740, L_0x6000039f9040;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3087f8;
p0x7fe32a308c18 .port I0x600000894740, L_0x6000039f9180;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a308c18;
p0x7fe32a308fd8 .port I0x600000894740, L_0x6000039f92c0;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a308fd8;
p0x7fe32a309398 .port I0x600000894740, L_0x6000039f9400;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a309398;
p0x7fe32a309758 .port I0x600000894740, L_0x6000039f9540;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a309758;
p0x7fe32a309b18 .port I0x600000894740, L_0x6000039f9680;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a309b18;
p0x7fe32a309ed8 .port I0x600000894740, L_0x6000039f97c0;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a309ed8;
p0x7fe32a30a298 .port I0x600000894740, L_0x6000039f9900;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30a298;
p0x7fe32a30a658 .port I0x600000894740, L_0x6000039f9a40;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30a658;
p0x7fe32a30aa18 .port I0x600000894740, L_0x6000039f9b80;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30aa18;
p0x7fe32a30add8 .port I0x600000894740, L_0x6000039f9cc0;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30add8;
p0x7fe32a30b198 .port I0x600000894740, L_0x6000039f9e00;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30b198;
p0x7fe32a30b558 .port I0x600000894740, L_0x6000039f9f40;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30b558;
p0x7fe32a30b918 .port I0x600000894740, L_0x6000039fa080;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30b918;
p0x7fe32a30bcd8 .port I0x600000894740, L_0x6000039fa1c0;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30bcd8;
p0x7fe32a30c098 .port I0x600000894740, L_0x6000039fa300;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30c098;
p0x7fe32a308828 .port I0x6000009d9fe0, L_0x6000039f90e0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a308828;
p0x7fe32a308c48 .port I0x6000009d9fe0, L_0x6000039f9220;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a308c48;
p0x7fe32a309008 .port I0x6000009d9fe0, L_0x6000039f9360;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a309008;
p0x7fe32a3093c8 .port I0x6000009d9fe0, L_0x6000039f94a0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3093c8;
p0x7fe32a309788 .port I0x6000009d9fe0, L_0x6000039f95e0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a309788;
p0x7fe32a309b48 .port I0x6000009d9fe0, L_0x6000039f9720;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a309b48;
p0x7fe32a309f08 .port I0x6000009d9fe0, L_0x6000039f9860;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a309f08;
p0x7fe32a30a2c8 .port I0x6000009d9fe0, L_0x6000039f99a0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30a2c8;
p0x7fe32a30a688 .port I0x6000009d9fe0, L_0x6000039f9ae0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30a688;
p0x7fe32a30aa48 .port I0x6000009d9fe0, L_0x6000039f9c20;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30aa48;
p0x7fe32a30ae08 .port I0x6000009d9fe0, L_0x6000039f9d60;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30ae08;
p0x7fe32a30b1c8 .port I0x6000009d9fe0, L_0x6000039f9ea0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30b1c8;
p0x7fe32a30b588 .port I0x6000009d9fe0, L_0x6000039f9fe0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30b588;
p0x7fe32a30b948 .port I0x6000009d9fe0, L_0x6000039fa120;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30b948;
p0x7fe32a30bd08 .port I0x6000009d9fe0, L_0x6000039fa260;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30bd08;
p0x7fe32a30c0c8 .port I0x6000009d9fe0, L_0x6000039fa3a0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30c0c8;
S_0x7fe328a1f3d0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038efc30_0 .net8 "Bitline1", 0 0, p0x7fe32a3087f8;  1 drivers, strength-aware
v0x6000038efcc0_0 .net8 "Bitline2", 0 0, p0x7fe32a308828;  1 drivers, strength-aware
v0x6000038efd50_0 .net "D", 0 0, L_0x6000039fa440;  1 drivers
v0x6000038efde0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038efe70_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038eff00_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a3088b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e8000_0 name=_ivl_0
o0x7fe32a3088e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e8090_0 name=_ivl_4
v0x6000038e8120_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e81b0_0 .net "dffOut", 0 0, v0x6000038efb10_0;  1 drivers
v0x6000038e8240_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9040 .functor MUXZ 1, o0x7fe32a3088b8, v0x6000038efb10_0, L_0x60000390d540, C4<>;
L_0x6000039f90e0 .functor MUXZ 1, o0x7fe32a3088e8, v0x6000038efb10_0, L_0x60000390df40, C4<>;
S_0x7fe328a1f540 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a1f3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ef8d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ef960_0 .net "d", 0 0, L_0x6000039fa440;  alias, 1 drivers
v0x6000038ef9f0_0 .net "q", 0 0, v0x6000038efb10_0;  alias, 1 drivers
v0x6000038efa80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038efb10_0 .var "state", 0 0;
v0x6000038efba0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a29a00 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e8630_0 .net8 "Bitline1", 0 0, p0x7fe32a308c18;  1 drivers, strength-aware
v0x6000038e86c0_0 .net8 "Bitline2", 0 0, p0x7fe32a308c48;  1 drivers, strength-aware
v0x6000038e8750_0 .net "D", 0 0, L_0x6000039fa4e0;  1 drivers
v0x6000038e87e0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e8870_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e8900_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a308c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e8990_0 name=_ivl_0
o0x7fe32a308ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e8a20_0 name=_ivl_4
v0x6000038e8ab0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e8b40_0 .net "dffOut", 0 0, v0x6000038e8510_0;  1 drivers
v0x6000038e8bd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9180 .functor MUXZ 1, o0x7fe32a308c78, v0x6000038e8510_0, L_0x60000390d540, C4<>;
L_0x6000039f9220 .functor MUXZ 1, o0x7fe32a308ca8, v0x6000038e8510_0, L_0x60000390df40, C4<>;
S_0x7fe328a29b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a29a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e82d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e8360_0 .net "d", 0 0, L_0x6000039fa4e0;  alias, 1 drivers
v0x6000038e83f0_0 .net "q", 0 0, v0x6000038e8510_0;  alias, 1 drivers
v0x6000038e8480_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e8510_0 .var "state", 0 0;
v0x6000038e85a0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a294b0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e8fc0_0 .net8 "Bitline1", 0 0, p0x7fe32a308fd8;  1 drivers, strength-aware
v0x6000038e9050_0 .net8 "Bitline2", 0 0, p0x7fe32a309008;  1 drivers, strength-aware
v0x6000038e90e0_0 .net "D", 0 0, L_0x6000039fa580;  1 drivers
v0x6000038e9170_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e9200_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e9290_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a309038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e9320_0 name=_ivl_0
o0x7fe32a309068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e93b0_0 name=_ivl_4
v0x6000038e9440_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e94d0_0 .net "dffOut", 0 0, v0x6000038e8ea0_0;  1 drivers
v0x6000038e9560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f92c0 .functor MUXZ 1, o0x7fe32a309038, v0x6000038e8ea0_0, L_0x60000390d540, C4<>;
L_0x6000039f9360 .functor MUXZ 1, o0x7fe32a309068, v0x6000038e8ea0_0, L_0x60000390df40, C4<>;
S_0x7fe328a29620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a294b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e8c60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e8cf0_0 .net "d", 0 0, L_0x6000039fa580;  alias, 1 drivers
v0x6000038e8d80_0 .net "q", 0 0, v0x6000038e8ea0_0;  alias, 1 drivers
v0x6000038e8e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e8ea0_0 .var "state", 0 0;
v0x6000038e8f30_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a28f60 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e9950_0 .net8 "Bitline1", 0 0, p0x7fe32a309398;  1 drivers, strength-aware
v0x6000038e99e0_0 .net8 "Bitline2", 0 0, p0x7fe32a3093c8;  1 drivers, strength-aware
v0x6000038e9a70_0 .net "D", 0 0, L_0x6000039fa620;  1 drivers
v0x6000038e9b00_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e9b90_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e9c20_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a3093f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e9cb0_0 name=_ivl_0
o0x7fe32a309428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e9d40_0 name=_ivl_4
v0x6000038e9dd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e9e60_0 .net "dffOut", 0 0, v0x6000038e9830_0;  1 drivers
v0x6000038e9ef0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9400 .functor MUXZ 1, o0x7fe32a3093f8, v0x6000038e9830_0, L_0x60000390d540, C4<>;
L_0x6000039f94a0 .functor MUXZ 1, o0x7fe32a309428, v0x6000038e9830_0, L_0x60000390df40, C4<>;
S_0x7fe328a290d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a28f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e95f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e9680_0 .net "d", 0 0, L_0x6000039fa620;  alias, 1 drivers
v0x6000038e9710_0 .net "q", 0 0, v0x6000038e9830_0;  alias, 1 drivers
v0x6000038e97a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e9830_0 .var "state", 0 0;
v0x6000038e98c0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a28a10 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ea2e0_0 .net8 "Bitline1", 0 0, p0x7fe32a309758;  1 drivers, strength-aware
v0x6000038ea370_0 .net8 "Bitline2", 0 0, p0x7fe32a309788;  1 drivers, strength-aware
v0x6000038ea400_0 .net "D", 0 0, L_0x6000039fa6c0;  1 drivers
v0x6000038ea490_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038ea520_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038ea5b0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a3097b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ea640_0 name=_ivl_0
o0x7fe32a3097e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ea6d0_0 name=_ivl_4
v0x6000038ea760_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ea7f0_0 .net "dffOut", 0 0, v0x6000038ea1c0_0;  1 drivers
v0x6000038ea880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9540 .functor MUXZ 1, o0x7fe32a3097b8, v0x6000038ea1c0_0, L_0x60000390d540, C4<>;
L_0x6000039f95e0 .functor MUXZ 1, o0x7fe32a3097e8, v0x6000038ea1c0_0, L_0x60000390df40, C4<>;
S_0x7fe328a28b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a28a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e9f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ea010_0 .net "d", 0 0, L_0x6000039fa6c0;  alias, 1 drivers
v0x6000038ea0a0_0 .net "q", 0 0, v0x6000038ea1c0_0;  alias, 1 drivers
v0x6000038ea130_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ea1c0_0 .var "state", 0 0;
v0x6000038ea250_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a284c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038eac70_0 .net8 "Bitline1", 0 0, p0x7fe32a309b18;  1 drivers, strength-aware
v0x6000038ead00_0 .net8 "Bitline2", 0 0, p0x7fe32a309b48;  1 drivers, strength-aware
v0x6000038ead90_0 .net "D", 0 0, L_0x6000039fa760;  1 drivers
v0x6000038eae20_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038eaeb0_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038eaf40_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a309b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038eafd0_0 name=_ivl_0
o0x7fe32a309ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038eb060_0 name=_ivl_4
v0x6000038eb0f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038eb180_0 .net "dffOut", 0 0, v0x6000038eab50_0;  1 drivers
v0x6000038eb210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9680 .functor MUXZ 1, o0x7fe32a309b78, v0x6000038eab50_0, L_0x60000390d540, C4<>;
L_0x6000039f9720 .functor MUXZ 1, o0x7fe32a309ba8, v0x6000038eab50_0, L_0x60000390df40, C4<>;
S_0x7fe328a28630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a284c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ea910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ea9a0_0 .net "d", 0 0, L_0x6000039fa760;  alias, 1 drivers
v0x6000038eaa30_0 .net "q", 0 0, v0x6000038eab50_0;  alias, 1 drivers
v0x6000038eaac0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038eab50_0 .var "state", 0 0;
v0x6000038eabe0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a27f70 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038eb600_0 .net8 "Bitline1", 0 0, p0x7fe32a309ed8;  1 drivers, strength-aware
v0x6000038eb690_0 .net8 "Bitline2", 0 0, p0x7fe32a309f08;  1 drivers, strength-aware
v0x6000038eb720_0 .net "D", 0 0, L_0x6000039fa800;  1 drivers
v0x6000038eb7b0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038eb840_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038eb8d0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a309f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038eb960_0 name=_ivl_0
o0x7fe32a309f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038eb9f0_0 name=_ivl_4
v0x6000038eba80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ebb10_0 .net "dffOut", 0 0, v0x6000038eb4e0_0;  1 drivers
v0x6000038ebba0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f97c0 .functor MUXZ 1, o0x7fe32a309f38, v0x6000038eb4e0_0, L_0x60000390d540, C4<>;
L_0x6000039f9860 .functor MUXZ 1, o0x7fe32a309f68, v0x6000038eb4e0_0, L_0x60000390df40, C4<>;
S_0x7fe328a280e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a27f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038eb2a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038eb330_0 .net "d", 0 0, L_0x6000039fa800;  alias, 1 drivers
v0x6000038eb3c0_0 .net "q", 0 0, v0x6000038eb4e0_0;  alias, 1 drivers
v0x6000038eb450_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038eb4e0_0 .var "state", 0 0;
v0x6000038eb570_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a27a20 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e4000_0 .net8 "Bitline1", 0 0, p0x7fe32a30a298;  1 drivers, strength-aware
v0x6000038e4090_0 .net8 "Bitline2", 0 0, p0x7fe32a30a2c8;  1 drivers, strength-aware
v0x6000038e4120_0 .net "D", 0 0, L_0x6000039fa8a0;  1 drivers
v0x6000038e41b0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e4240_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e42d0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30a2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e4360_0 name=_ivl_0
o0x7fe32a30a328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e43f0_0 name=_ivl_4
v0x6000038e4480_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e4510_0 .net "dffOut", 0 0, v0x6000038ebe70_0;  1 drivers
v0x6000038e45a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9900 .functor MUXZ 1, o0x7fe32a30a2f8, v0x6000038ebe70_0, L_0x60000390d540, C4<>;
L_0x6000039f99a0 .functor MUXZ 1, o0x7fe32a30a328, v0x6000038ebe70_0, L_0x60000390df40, C4<>;
S_0x7fe328a27b90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a27a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ebc30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ebcc0_0 .net "d", 0 0, L_0x6000039fa8a0;  alias, 1 drivers
v0x6000038ebd50_0 .net "q", 0 0, v0x6000038ebe70_0;  alias, 1 drivers
v0x6000038ebde0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ebe70_0 .var "state", 0 0;
v0x6000038ebf00_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a274d0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e4990_0 .net8 "Bitline1", 0 0, p0x7fe32a30a658;  1 drivers, strength-aware
v0x6000038e4a20_0 .net8 "Bitline2", 0 0, p0x7fe32a30a688;  1 drivers, strength-aware
v0x6000038e4ab0_0 .net "D", 0 0, L_0x6000039fa940;  1 drivers
v0x6000038e4b40_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e4bd0_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e4c60_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30a6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e4cf0_0 name=_ivl_0
o0x7fe32a30a6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e4d80_0 name=_ivl_4
v0x6000038e4e10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e4ea0_0 .net "dffOut", 0 0, v0x6000038e4870_0;  1 drivers
v0x6000038e4f30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9a40 .functor MUXZ 1, o0x7fe32a30a6b8, v0x6000038e4870_0, L_0x60000390d540, C4<>;
L_0x6000039f9ae0 .functor MUXZ 1, o0x7fe32a30a6e8, v0x6000038e4870_0, L_0x60000390df40, C4<>;
S_0x7fe328a27640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a274d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e4630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e46c0_0 .net "d", 0 0, L_0x6000039fa940;  alias, 1 drivers
v0x6000038e4750_0 .net "q", 0 0, v0x6000038e4870_0;  alias, 1 drivers
v0x6000038e47e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e4870_0 .var "state", 0 0;
v0x6000038e4900_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a27180 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e5320_0 .net8 "Bitline1", 0 0, p0x7fe32a30aa18;  1 drivers, strength-aware
v0x6000038e53b0_0 .net8 "Bitline2", 0 0, p0x7fe32a30aa48;  1 drivers, strength-aware
v0x6000038e5440_0 .net "D", 0 0, L_0x6000039fa9e0;  1 drivers
v0x6000038e54d0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e5560_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e55f0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30aa78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e5680_0 name=_ivl_0
o0x7fe32a30aaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e5710_0 name=_ivl_4
v0x6000038e57a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e5830_0 .net "dffOut", 0 0, v0x6000038e5200_0;  1 drivers
v0x6000038e58c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9b80 .functor MUXZ 1, o0x7fe32a30aa78, v0x6000038e5200_0, L_0x60000390d540, C4<>;
L_0x6000039f9c20 .functor MUXZ 1, o0x7fe32a30aaa8, v0x6000038e5200_0, L_0x60000390df40, C4<>;
S_0x7fe328a26a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a27180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e4fc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e5050_0 .net "d", 0 0, L_0x6000039fa9e0;  alias, 1 drivers
v0x6000038e50e0_0 .net "q", 0 0, v0x6000038e5200_0;  alias, 1 drivers
v0x6000038e5170_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e5200_0 .var "state", 0 0;
v0x6000038e5290_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a26ba0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e5cb0_0 .net8 "Bitline1", 0 0, p0x7fe32a30add8;  1 drivers, strength-aware
v0x6000038e5d40_0 .net8 "Bitline2", 0 0, p0x7fe32a30ae08;  1 drivers, strength-aware
v0x6000038e5dd0_0 .net "D", 0 0, L_0x6000039faa80;  1 drivers
v0x6000038e5e60_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e5ef0_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e5f80_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30ae38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e6010_0 name=_ivl_0
o0x7fe32a30ae68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e60a0_0 name=_ivl_4
v0x6000038e6130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e61c0_0 .net "dffOut", 0 0, v0x6000038e5b90_0;  1 drivers
v0x6000038e6250_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9cc0 .functor MUXZ 1, o0x7fe32a30ae38, v0x6000038e5b90_0, L_0x60000390d540, C4<>;
L_0x6000039f9d60 .functor MUXZ 1, o0x7fe32a30ae68, v0x6000038e5b90_0, L_0x60000390df40, C4<>;
S_0x7fe328a264e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a26ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e5950_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e59e0_0 .net "d", 0 0, L_0x6000039faa80;  alias, 1 drivers
v0x6000038e5a70_0 .net "q", 0 0, v0x6000038e5b90_0;  alias, 1 drivers
v0x6000038e5b00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e5b90_0 .var "state", 0 0;
v0x6000038e5c20_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a26650 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e6640_0 .net8 "Bitline1", 0 0, p0x7fe32a30b198;  1 drivers, strength-aware
v0x6000038e66d0_0 .net8 "Bitline2", 0 0, p0x7fe32a30b1c8;  1 drivers, strength-aware
v0x6000038e6760_0 .net "D", 0 0, L_0x6000039fab20;  1 drivers
v0x6000038e67f0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e6880_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e6910_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30b1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e69a0_0 name=_ivl_0
o0x7fe32a30b228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e6a30_0 name=_ivl_4
v0x6000038e6ac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e6b50_0 .net "dffOut", 0 0, v0x6000038e6520_0;  1 drivers
v0x6000038e6be0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9e00 .functor MUXZ 1, o0x7fe32a30b1f8, v0x6000038e6520_0, L_0x60000390d540, C4<>;
L_0x6000039f9ea0 .functor MUXZ 1, o0x7fe32a30b228, v0x6000038e6520_0, L_0x60000390df40, C4<>;
S_0x7fe328a25f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a26650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e62e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e6370_0 .net "d", 0 0, L_0x6000039fab20;  alias, 1 drivers
v0x6000038e6400_0 .net "q", 0 0, v0x6000038e6520_0;  alias, 1 drivers
v0x6000038e6490_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e6520_0 .var "state", 0 0;
v0x6000038e65b0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a26100 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e6fd0_0 .net8 "Bitline1", 0 0, p0x7fe32a30b558;  1 drivers, strength-aware
v0x6000038e7060_0 .net8 "Bitline2", 0 0, p0x7fe32a30b588;  1 drivers, strength-aware
v0x6000038e70f0_0 .net "D", 0 0, L_0x6000039fabc0;  1 drivers
v0x6000038e7180_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e7210_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e72a0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e7330_0 name=_ivl_0
o0x7fe32a30b5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e73c0_0 name=_ivl_4
v0x6000038e7450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e74e0_0 .net "dffOut", 0 0, v0x6000038e6eb0_0;  1 drivers
v0x6000038e7570_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f9f40 .functor MUXZ 1, o0x7fe32a30b5b8, v0x6000038e6eb0_0, L_0x60000390d540, C4<>;
L_0x6000039f9fe0 .functor MUXZ 1, o0x7fe32a30b5e8, v0x6000038e6eb0_0, L_0x60000390df40, C4<>;
S_0x7fe328a25a40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a26100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e6c70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e6d00_0 .net "d", 0 0, L_0x6000039fabc0;  alias, 1 drivers
v0x6000038e6d90_0 .net "q", 0 0, v0x6000038e6eb0_0;  alias, 1 drivers
v0x6000038e6e20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e6eb0_0 .var "state", 0 0;
v0x6000038e6f40_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a25bb0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e7960_0 .net8 "Bitline1", 0 0, p0x7fe32a30b918;  1 drivers, strength-aware
v0x6000038e79f0_0 .net8 "Bitline2", 0 0, p0x7fe32a30b948;  1 drivers, strength-aware
v0x6000038e7a80_0 .net "D", 0 0, L_0x6000039fac60;  1 drivers
v0x6000038e7b10_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e7ba0_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e7c30_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e7cc0_0 name=_ivl_0
o0x7fe32a30b9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e7d50_0 name=_ivl_4
v0x6000038e7de0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e7e70_0 .net "dffOut", 0 0, v0x6000038e7840_0;  1 drivers
v0x6000038e7f00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fa080 .functor MUXZ 1, o0x7fe32a30b978, v0x6000038e7840_0, L_0x60000390d540, C4<>;
L_0x6000039fa120 .functor MUXZ 1, o0x7fe32a30b9a8, v0x6000038e7840_0, L_0x60000390df40, C4<>;
S_0x7fe328a254f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a25bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e7600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e7690_0 .net "d", 0 0, L_0x6000039fac60;  alias, 1 drivers
v0x6000038e7720_0 .net "q", 0 0, v0x6000038e7840_0;  alias, 1 drivers
v0x6000038e77b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e7840_0 .var "state", 0 0;
v0x6000038e78d0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a25660 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e0360_0 .net8 "Bitline1", 0 0, p0x7fe32a30bcd8;  1 drivers, strength-aware
v0x6000038e03f0_0 .net8 "Bitline2", 0 0, p0x7fe32a30bd08;  1 drivers, strength-aware
v0x6000038e0480_0 .net "D", 0 0, L_0x6000039fad00;  1 drivers
v0x6000038e0510_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e05a0_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e0630_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30bd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e06c0_0 name=_ivl_0
o0x7fe32a30bd68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e0750_0 name=_ivl_4
v0x6000038e07e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e0870_0 .net "dffOut", 0 0, v0x6000038e0240_0;  1 drivers
v0x6000038e0900_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fa1c0 .functor MUXZ 1, o0x7fe32a30bd38, v0x6000038e0240_0, L_0x60000390d540, C4<>;
L_0x6000039fa260 .functor MUXZ 1, o0x7fe32a30bd68, v0x6000038e0240_0, L_0x60000390df40, C4<>;
S_0x7fe328a24fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a25660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e0000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e0090_0 .net "d", 0 0, L_0x6000039fad00;  alias, 1 drivers
v0x6000038e0120_0 .net "q", 0 0, v0x6000038e0240_0;  alias, 1 drivers
v0x6000038e01b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e0240_0 .var "state", 0 0;
v0x6000038e02d0_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a25110 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a209e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e0cf0_0 .net8 "Bitline1", 0 0, p0x7fe32a30c098;  1 drivers, strength-aware
v0x6000038e0d80_0 .net8 "Bitline2", 0 0, p0x7fe32a30c0c8;  1 drivers, strength-aware
v0x6000038e0e10_0 .net "D", 0 0, L_0x6000039fada0;  1 drivers
v0x6000038e0ea0_0 .net "ReadEnable1", 0 0, L_0x60000390d540;  alias, 1 drivers
v0x6000038e0f30_0 .net "ReadEnable2", 0 0, L_0x60000390df40;  alias, 1 drivers
v0x6000038e0fc0_0 .net "WriteEnable", 0 0, L_0x60000390cb40;  alias, 1 drivers
o0x7fe32a30c0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e1050_0 name=_ivl_0
o0x7fe32a30c128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e10e0_0 name=_ivl_4
v0x6000038e1170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e1200_0 .net "dffOut", 0 0, v0x6000038e0bd0_0;  1 drivers
v0x6000038e1290_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fa300 .functor MUXZ 1, o0x7fe32a30c0f8, v0x6000038e0bd0_0, L_0x60000390d540, C4<>;
L_0x6000039fa3a0 .functor MUXZ 1, o0x7fe32a30c128, v0x6000038e0bd0_0, L_0x60000390df40, C4<>;
S_0x7fe328a2ebd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a25110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e0990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e0a20_0 .net "d", 0 0, L_0x6000039fada0;  alias, 1 drivers
v0x6000038e0ab0_0 .net "q", 0 0, v0x6000038e0bd0_0;  alias, 1 drivers
v0x6000038e0b40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e0bd0_0 .var "state", 0 0;
v0x6000038e0c60_0 .net "wen", 0 0, L_0x60000390cb40;  alias, 1 drivers
S_0x7fe328a26f80 .scope module, "regArray[11]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000038fb180_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x6000038fb210_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x6000038fb2a0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x6000038fb330_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  1 drivers
v0x6000038fb3c0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  1 drivers
v0x6000038fb450_0 .net "WriteReg", 0 0, L_0x60000390cbe0;  1 drivers
v0x6000038fb4e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fb570_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4280 .part L_0x600003917340, 0, 1;
L_0x6000039f4320 .part L_0x600003917340, 1, 1;
L_0x6000039f43c0 .part L_0x600003917340, 2, 1;
L_0x6000039f4460 .part L_0x600003917340, 3, 1;
L_0x6000039f4500 .part L_0x600003917340, 4, 1;
L_0x6000039f45a0 .part L_0x600003917340, 5, 1;
L_0x6000039f4640 .part L_0x600003917340, 6, 1;
L_0x6000039f46e0 .part L_0x600003917340, 7, 1;
L_0x6000039f4780 .part L_0x600003917340, 8, 1;
L_0x6000039f4820 .part L_0x600003917340, 9, 1;
L_0x6000039f48c0 .part L_0x600003917340, 10, 1;
L_0x6000039f4960 .part L_0x600003917340, 11, 1;
L_0x6000039f4a00 .part L_0x600003917340, 12, 1;
L_0x6000039f4aa0 .part L_0x600003917340, 13, 1;
L_0x6000039f4b40 .part L_0x600003917340, 14, 1;
L_0x6000039f4be0 .part L_0x600003917340, 15, 1;
p0x7fe32a30c608 .port I0x600000894740, L_0x6000039fae40;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30c608;
p0x7fe32a30ca28 .port I0x600000894740, L_0x6000039faf80;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30ca28;
p0x7fe32a30cde8 .port I0x600000894740, L_0x6000039fb0c0;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30cde8;
p0x7fe32a30d1a8 .port I0x600000894740, L_0x6000039fb200;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30d1a8;
p0x7fe32a30d568 .port I0x600000894740, L_0x6000039fb340;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30d568;
p0x7fe32a30d928 .port I0x600000894740, L_0x6000039fb480;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30d928;
p0x7fe32a30dce8 .port I0x600000894740, L_0x6000039fb5c0;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30dce8;
p0x7fe32a30e0a8 .port I0x600000894740, L_0x6000039fb700;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30e0a8;
p0x7fe32a30e468 .port I0x600000894740, L_0x6000039fb840;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30e468;
p0x7fe32a30e828 .port I0x600000894740, L_0x6000039fb980;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30e828;
p0x7fe32a30ebe8 .port I0x600000894740, L_0x6000039fbac0;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30ebe8;
p0x7fe32a30efa8 .port I0x600000894740, L_0x6000039fbc00;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30efa8;
p0x7fe32a30f368 .port I0x600000894740, L_0x6000039fbd40;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30f368;
p0x7fe32a30f728 .port I0x600000894740, L_0x6000039fbe80;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30f728;
p0x7fe32a30fae8 .port I0x600000894740, L_0x6000039f4000;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30fae8;
p0x7fe32a30fea8 .port I0x600000894740, L_0x6000039f4140;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a30fea8;
p0x7fe32a30c638 .port I0x6000009d9fe0, L_0x6000039faee0;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30c638;
p0x7fe32a30ca58 .port I0x6000009d9fe0, L_0x6000039fb020;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30ca58;
p0x7fe32a30ce18 .port I0x6000009d9fe0, L_0x6000039fb160;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30ce18;
p0x7fe32a30d1d8 .port I0x6000009d9fe0, L_0x6000039fb2a0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30d1d8;
p0x7fe32a30d598 .port I0x6000009d9fe0, L_0x6000039fb3e0;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30d598;
p0x7fe32a30d958 .port I0x6000009d9fe0, L_0x6000039fb520;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30d958;
p0x7fe32a30dd18 .port I0x6000009d9fe0, L_0x6000039fb660;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30dd18;
p0x7fe32a30e0d8 .port I0x6000009d9fe0, L_0x6000039fb7a0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30e0d8;
p0x7fe32a30e498 .port I0x6000009d9fe0, L_0x6000039fb8e0;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30e498;
p0x7fe32a30e858 .port I0x6000009d9fe0, L_0x6000039fba20;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30e858;
p0x7fe32a30ec18 .port I0x6000009d9fe0, L_0x6000039fbb60;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30ec18;
p0x7fe32a30efd8 .port I0x6000009d9fe0, L_0x6000039fbca0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30efd8;
p0x7fe32a30f398 .port I0x6000009d9fe0, L_0x6000039fbde0;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30f398;
p0x7fe32a30f758 .port I0x6000009d9fe0, L_0x6000039fbf20;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30f758;
p0x7fe32a30fb18 .port I0x6000009d9fe0, L_0x6000039f40a0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30fb18;
p0x7fe32a30fed8 .port I0x6000009d9fe0, L_0x6000039f41e0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a30fed8;
S_0x7fe328a2e880 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e1b00_0 .net8 "Bitline1", 0 0, p0x7fe32a30c608;  1 drivers, strength-aware
v0x6000038e1b90_0 .net8 "Bitline2", 0 0, p0x7fe32a30c638;  1 drivers, strength-aware
v0x6000038e1c20_0 .net "D", 0 0, L_0x6000039f4280;  1 drivers
v0x6000038e1cb0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038e1d40_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038e1dd0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30c6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e1e60_0 name=_ivl_0
o0x7fe32a30c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e1ef0_0 name=_ivl_4
v0x6000038e1f80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e2010_0 .net "dffOut", 0 0, v0x6000038e19e0_0;  1 drivers
v0x6000038e20a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fae40 .functor MUXZ 1, o0x7fe32a30c6c8, v0x6000038e19e0_0, L_0x60000390d5e0, C4<>;
L_0x6000039faee0 .functor MUXZ 1, o0x7fe32a30c6f8, v0x6000038e19e0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2e130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2e880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e17a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e1830_0 .net "d", 0 0, L_0x6000039f4280;  alias, 1 drivers
v0x6000038e18c0_0 .net "q", 0 0, v0x6000038e19e0_0;  alias, 1 drivers
v0x6000038e1950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e19e0_0 .var "state", 0 0;
v0x6000038e1a70_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2e2a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e2490_0 .net8 "Bitline1", 0 0, p0x7fe32a30ca28;  1 drivers, strength-aware
v0x6000038e2520_0 .net8 "Bitline2", 0 0, p0x7fe32a30ca58;  1 drivers, strength-aware
v0x6000038e25b0_0 .net "D", 0 0, L_0x6000039f4320;  1 drivers
v0x6000038e2640_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038e26d0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038e2760_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30ca88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e27f0_0 name=_ivl_0
o0x7fe32a30cab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e2880_0 name=_ivl_4
v0x6000038e2910_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e29a0_0 .net "dffOut", 0 0, v0x6000038e2370_0;  1 drivers
v0x6000038e2a30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039faf80 .functor MUXZ 1, o0x7fe32a30ca88, v0x6000038e2370_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb020 .functor MUXZ 1, o0x7fe32a30cab8, v0x6000038e2370_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2dbe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e2130_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e21c0_0 .net "d", 0 0, L_0x6000039f4320;  alias, 1 drivers
v0x6000038e2250_0 .net "q", 0 0, v0x6000038e2370_0;  alias, 1 drivers
v0x6000038e22e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e2370_0 .var "state", 0 0;
v0x6000038e2400_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2dd50 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e2e20_0 .net8 "Bitline1", 0 0, p0x7fe32a30cde8;  1 drivers, strength-aware
v0x6000038e2eb0_0 .net8 "Bitline2", 0 0, p0x7fe32a30ce18;  1 drivers, strength-aware
v0x6000038e2f40_0 .net "D", 0 0, L_0x6000039f43c0;  1 drivers
v0x6000038e2fd0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038e3060_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038e30f0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30ce48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e3180_0 name=_ivl_0
o0x7fe32a30ce78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e3210_0 name=_ivl_4
v0x6000038e32a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e3330_0 .net "dffOut", 0 0, v0x6000038e2d00_0;  1 drivers
v0x6000038e33c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb0c0 .functor MUXZ 1, o0x7fe32a30ce48, v0x6000038e2d00_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb160 .functor MUXZ 1, o0x7fe32a30ce78, v0x6000038e2d00_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2d690 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2dd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e2ac0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e2b50_0 .net "d", 0 0, L_0x6000039f43c0;  alias, 1 drivers
v0x6000038e2be0_0 .net "q", 0 0, v0x6000038e2d00_0;  alias, 1 drivers
v0x6000038e2c70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e2d00_0 .var "state", 0 0;
v0x6000038e2d90_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2d800 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038e37b0_0 .net8 "Bitline1", 0 0, p0x7fe32a30d1a8;  1 drivers, strength-aware
v0x6000038e3840_0 .net8 "Bitline2", 0 0, p0x7fe32a30d1d8;  1 drivers, strength-aware
v0x6000038e38d0_0 .net "D", 0 0, L_0x6000039f4460;  1 drivers
v0x6000038e3960_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038e39f0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038e3a80_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30d208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e3b10_0 name=_ivl_0
o0x7fe32a30d238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038e3ba0_0 name=_ivl_4
v0x6000038e3c30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e3cc0_0 .net "dffOut", 0 0, v0x6000038e3690_0;  1 drivers
v0x6000038e3d50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb200 .functor MUXZ 1, o0x7fe32a30d208, v0x6000038e3690_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb2a0 .functor MUXZ 1, o0x7fe32a30d238, v0x6000038e3690_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2d140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2d800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e3450_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e34e0_0 .net "d", 0 0, L_0x6000039f4460;  alias, 1 drivers
v0x6000038e3570_0 .net "q", 0 0, v0x6000038e3690_0;  alias, 1 drivers
v0x6000038e3600_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038e3690_0 .var "state", 0 0;
v0x6000038e3720_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2d2b0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fc1b0_0 .net8 "Bitline1", 0 0, p0x7fe32a30d568;  1 drivers, strength-aware
v0x6000038fc240_0 .net8 "Bitline2", 0 0, p0x7fe32a30d598;  1 drivers, strength-aware
v0x6000038fc2d0_0 .net "D", 0 0, L_0x6000039f4500;  1 drivers
v0x6000038fc360_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fc3f0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fc480_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30d5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fc510_0 name=_ivl_0
o0x7fe32a30d5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fc5a0_0 name=_ivl_4
v0x6000038fc630_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fc6c0_0 .net "dffOut", 0 0, v0x6000038fc090_0;  1 drivers
v0x6000038fc750_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb340 .functor MUXZ 1, o0x7fe32a30d5c8, v0x6000038fc090_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb3e0 .functor MUXZ 1, o0x7fe32a30d5f8, v0x6000038fc090_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2cbf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2d2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038e3de0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038e3e70_0 .net "d", 0 0, L_0x6000039f4500;  alias, 1 drivers
v0x6000038e3f00_0 .net "q", 0 0, v0x6000038fc090_0;  alias, 1 drivers
v0x6000038fc000_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fc090_0 .var "state", 0 0;
v0x6000038fc120_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2cd60 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fcb40_0 .net8 "Bitline1", 0 0, p0x7fe32a30d928;  1 drivers, strength-aware
v0x6000038fcbd0_0 .net8 "Bitline2", 0 0, p0x7fe32a30d958;  1 drivers, strength-aware
v0x6000038fcc60_0 .net "D", 0 0, L_0x6000039f45a0;  1 drivers
v0x6000038fccf0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fcd80_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fce10_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30d988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fcea0_0 name=_ivl_0
o0x7fe32a30d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fcf30_0 name=_ivl_4
v0x6000038fcfc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fd050_0 .net "dffOut", 0 0, v0x6000038fca20_0;  1 drivers
v0x6000038fd0e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb480 .functor MUXZ 1, o0x7fe32a30d988, v0x6000038fca20_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb520 .functor MUXZ 1, o0x7fe32a30d9b8, v0x6000038fca20_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2c6a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fc7e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fc870_0 .net "d", 0 0, L_0x6000039f45a0;  alias, 1 drivers
v0x6000038fc900_0 .net "q", 0 0, v0x6000038fca20_0;  alias, 1 drivers
v0x6000038fc990_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fca20_0 .var "state", 0 0;
v0x6000038fcab0_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2c810 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fd4d0_0 .net8 "Bitline1", 0 0, p0x7fe32a30dce8;  1 drivers, strength-aware
v0x6000038fd560_0 .net8 "Bitline2", 0 0, p0x7fe32a30dd18;  1 drivers, strength-aware
v0x6000038fd5f0_0 .net "D", 0 0, L_0x6000039f4640;  1 drivers
v0x6000038fd680_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fd710_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fd7a0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30dd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fd830_0 name=_ivl_0
o0x7fe32a30dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fd8c0_0 name=_ivl_4
v0x6000038fd950_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fd9e0_0 .net "dffOut", 0 0, v0x6000038fd3b0_0;  1 drivers
v0x6000038fda70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb5c0 .functor MUXZ 1, o0x7fe32a30dd48, v0x6000038fd3b0_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb660 .functor MUXZ 1, o0x7fe32a30dd78, v0x6000038fd3b0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2c150 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2c810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fd170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fd200_0 .net "d", 0 0, L_0x6000039f4640;  alias, 1 drivers
v0x6000038fd290_0 .net "q", 0 0, v0x6000038fd3b0_0;  alias, 1 drivers
v0x6000038fd320_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fd3b0_0 .var "state", 0 0;
v0x6000038fd440_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2c2c0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fde60_0 .net8 "Bitline1", 0 0, p0x7fe32a30e0a8;  1 drivers, strength-aware
v0x6000038fdef0_0 .net8 "Bitline2", 0 0, p0x7fe32a30e0d8;  1 drivers, strength-aware
v0x6000038fdf80_0 .net "D", 0 0, L_0x6000039f46e0;  1 drivers
v0x6000038fe010_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fe0a0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fe130_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30e108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fe1c0_0 name=_ivl_0
o0x7fe32a30e138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fe250_0 name=_ivl_4
v0x6000038fe2e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fe370_0 .net "dffOut", 0 0, v0x6000038fdd40_0;  1 drivers
v0x6000038fe400_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb700 .functor MUXZ 1, o0x7fe32a30e108, v0x6000038fdd40_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb7a0 .functor MUXZ 1, o0x7fe32a30e138, v0x6000038fdd40_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2bc00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2c2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fdb00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fdb90_0 .net "d", 0 0, L_0x6000039f46e0;  alias, 1 drivers
v0x6000038fdc20_0 .net "q", 0 0, v0x6000038fdd40_0;  alias, 1 drivers
v0x6000038fdcb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fdd40_0 .var "state", 0 0;
v0x6000038fddd0_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2bd70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fe7f0_0 .net8 "Bitline1", 0 0, p0x7fe32a30e468;  1 drivers, strength-aware
v0x6000038fe880_0 .net8 "Bitline2", 0 0, p0x7fe32a30e498;  1 drivers, strength-aware
v0x6000038fe910_0 .net "D", 0 0, L_0x6000039f4780;  1 drivers
v0x6000038fe9a0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fea30_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038feac0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30e4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038feb50_0 name=_ivl_0
o0x7fe32a30e4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038febe0_0 name=_ivl_4
v0x6000038fec70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fed00_0 .net "dffOut", 0 0, v0x6000038fe6d0_0;  1 drivers
v0x6000038fed90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb840 .functor MUXZ 1, o0x7fe32a30e4c8, v0x6000038fe6d0_0, L_0x60000390d5e0, C4<>;
L_0x6000039fb8e0 .functor MUXZ 1, o0x7fe32a30e4f8, v0x6000038fe6d0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2b6b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fe490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fe520_0 .net "d", 0 0, L_0x6000039f4780;  alias, 1 drivers
v0x6000038fe5b0_0 .net "q", 0 0, v0x6000038fe6d0_0;  alias, 1 drivers
v0x6000038fe640_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fe6d0_0 .var "state", 0 0;
v0x6000038fe760_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2b160 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ff180_0 .net8 "Bitline1", 0 0, p0x7fe32a30e828;  1 drivers, strength-aware
v0x6000038ff210_0 .net8 "Bitline2", 0 0, p0x7fe32a30e858;  1 drivers, strength-aware
v0x6000038ff2a0_0 .net "D", 0 0, L_0x6000039f4820;  1 drivers
v0x6000038ff330_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038ff3c0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038ff450_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ff4e0_0 name=_ivl_0
o0x7fe32a30e8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ff570_0 name=_ivl_4
v0x6000038ff600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ff690_0 .net "dffOut", 0 0, v0x6000038ff060_0;  1 drivers
v0x6000038ff720_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fb980 .functor MUXZ 1, o0x7fe32a30e888, v0x6000038ff060_0, L_0x60000390d5e0, C4<>;
L_0x6000039fba20 .functor MUXZ 1, o0x7fe32a30e8b8, v0x6000038ff060_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2b2d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fee20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038feeb0_0 .net "d", 0 0, L_0x6000039f4820;  alias, 1 drivers
v0x6000038fef40_0 .net "q", 0 0, v0x6000038ff060_0;  alias, 1 drivers
v0x6000038fefd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ff060_0 .var "state", 0 0;
v0x6000038ff0f0_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2ac10 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038ffb10_0 .net8 "Bitline1", 0 0, p0x7fe32a30ebe8;  1 drivers, strength-aware
v0x6000038ffba0_0 .net8 "Bitline2", 0 0, p0x7fe32a30ec18;  1 drivers, strength-aware
v0x6000038ffc30_0 .net "D", 0 0, L_0x6000039f48c0;  1 drivers
v0x6000038ffcc0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038ffd50_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038ffde0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30ec48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038ffe70_0 name=_ivl_0
o0x7fe32a30ec78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fff00_0 name=_ivl_4
v0x6000038f8000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f8090_0 .net "dffOut", 0 0, v0x6000038ff9f0_0;  1 drivers
v0x6000038f8120_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fbac0 .functor MUXZ 1, o0x7fe32a30ec48, v0x6000038ff9f0_0, L_0x60000390d5e0, C4<>;
L_0x6000039fbb60 .functor MUXZ 1, o0x7fe32a30ec78, v0x6000038ff9f0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2ad80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2ac10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038ff7b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038ff840_0 .net "d", 0 0, L_0x6000039f48c0;  alias, 1 drivers
v0x6000038ff8d0_0 .net "q", 0 0, v0x6000038ff9f0_0;  alias, 1 drivers
v0x6000038ff960_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038ff9f0_0 .var "state", 0 0;
v0x6000038ffa80_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2a6c0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f8510_0 .net8 "Bitline1", 0 0, p0x7fe32a30efa8;  1 drivers, strength-aware
v0x6000038f85a0_0 .net8 "Bitline2", 0 0, p0x7fe32a30efd8;  1 drivers, strength-aware
v0x6000038f8630_0 .net "D", 0 0, L_0x6000039f4960;  1 drivers
v0x6000038f86c0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038f8750_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038f87e0_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30f008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f8870_0 name=_ivl_0
o0x7fe32a30f038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f8900_0 name=_ivl_4
v0x6000038f8990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f8a20_0 .net "dffOut", 0 0, v0x6000038f83f0_0;  1 drivers
v0x6000038f8ab0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fbc00 .functor MUXZ 1, o0x7fe32a30f008, v0x6000038f83f0_0, L_0x60000390d5e0, C4<>;
L_0x6000039fbca0 .functor MUXZ 1, o0x7fe32a30f038, v0x6000038f83f0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a2a830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a2a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f81b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f8240_0 .net "d", 0 0, L_0x6000039f4960;  alias, 1 drivers
v0x6000038f82d0_0 .net "q", 0 0, v0x6000038f83f0_0;  alias, 1 drivers
v0x6000038f8360_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f83f0_0 .var "state", 0 0;
v0x6000038f8480_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a44130 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f8ea0_0 .net8 "Bitline1", 0 0, p0x7fe32a30f368;  1 drivers, strength-aware
v0x6000038f8f30_0 .net8 "Bitline2", 0 0, p0x7fe32a30f398;  1 drivers, strength-aware
v0x6000038f8fc0_0 .net "D", 0 0, L_0x6000039f4a00;  1 drivers
v0x6000038f9050_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038f90e0_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038f9170_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30f3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f9200_0 name=_ivl_0
o0x7fe32a30f3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f9290_0 name=_ivl_4
v0x6000038f9320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f93b0_0 .net "dffOut", 0 0, v0x6000038f8d80_0;  1 drivers
v0x6000038f9440_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fbd40 .functor MUXZ 1, o0x7fe32a30f3c8, v0x6000038f8d80_0, L_0x60000390d5e0, C4<>;
L_0x6000039fbde0 .functor MUXZ 1, o0x7fe32a30f3f8, v0x6000038f8d80_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a442a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a44130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f8b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f8bd0_0 .net "d", 0 0, L_0x6000039f4a00;  alias, 1 drivers
v0x6000038f8c60_0 .net "q", 0 0, v0x6000038f8d80_0;  alias, 1 drivers
v0x6000038f8cf0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f8d80_0 .var "state", 0 0;
v0x6000038f8e10_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a44410 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f9830_0 .net8 "Bitline1", 0 0, p0x7fe32a30f728;  1 drivers, strength-aware
v0x6000038f98c0_0 .net8 "Bitline2", 0 0, p0x7fe32a30f758;  1 drivers, strength-aware
v0x6000038f9950_0 .net "D", 0 0, L_0x6000039f4aa0;  1 drivers
v0x6000038f99e0_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038f9a70_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038f9b00_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30f788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f9b90_0 name=_ivl_0
o0x7fe32a30f7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f9c20_0 name=_ivl_4
v0x6000038f9cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f9d40_0 .net "dffOut", 0 0, v0x6000038f9710_0;  1 drivers
v0x6000038f9dd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039fbe80 .functor MUXZ 1, o0x7fe32a30f788, v0x6000038f9710_0, L_0x60000390d5e0, C4<>;
L_0x6000039fbf20 .functor MUXZ 1, o0x7fe32a30f7b8, v0x6000038f9710_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a44580 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a44410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f94d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f9560_0 .net "d", 0 0, L_0x6000039f4aa0;  alias, 1 drivers
v0x6000038f95f0_0 .net "q", 0 0, v0x6000038f9710_0;  alias, 1 drivers
v0x6000038f9680_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f9710_0 .var "state", 0 0;
v0x6000038f97a0_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a446f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fa1c0_0 .net8 "Bitline1", 0 0, p0x7fe32a30fae8;  1 drivers, strength-aware
v0x6000038fa250_0 .net8 "Bitline2", 0 0, p0x7fe32a30fb18;  1 drivers, strength-aware
v0x6000038fa2e0_0 .net "D", 0 0, L_0x6000039f4b40;  1 drivers
v0x6000038fa370_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fa400_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fa490_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30fb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fa520_0 name=_ivl_0
o0x7fe32a30fb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fa5b0_0 name=_ivl_4
v0x6000038fa640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fa6d0_0 .net "dffOut", 0 0, v0x6000038fa0a0_0;  1 drivers
v0x6000038fa760_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4000 .functor MUXZ 1, o0x7fe32a30fb48, v0x6000038fa0a0_0, L_0x60000390d5e0, C4<>;
L_0x6000039f40a0 .functor MUXZ 1, o0x7fe32a30fb78, v0x6000038fa0a0_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a44860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a446f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f9e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f9ef0_0 .net "d", 0 0, L_0x6000039f4b40;  alias, 1 drivers
v0x6000038f9f80_0 .net "q", 0 0, v0x6000038fa0a0_0;  alias, 1 drivers
v0x6000038fa010_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fa0a0_0 .var "state", 0 0;
v0x6000038fa130_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a449d0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a26f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fab50_0 .net8 "Bitline1", 0 0, p0x7fe32a30fea8;  1 drivers, strength-aware
v0x6000038fabe0_0 .net8 "Bitline2", 0 0, p0x7fe32a30fed8;  1 drivers, strength-aware
v0x6000038fac70_0 .net "D", 0 0, L_0x6000039f4be0;  1 drivers
v0x6000038fad00_0 .net "ReadEnable1", 0 0, L_0x60000390d5e0;  alias, 1 drivers
v0x6000038fad90_0 .net "ReadEnable2", 0 0, L_0x60000390dfe0;  alias, 1 drivers
v0x6000038fae20_0 .net "WriteEnable", 0 0, L_0x60000390cbe0;  alias, 1 drivers
o0x7fe32a30ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038faeb0_0 name=_ivl_0
o0x7fe32a30ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038faf40_0 name=_ivl_4
v0x6000038fafd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fb060_0 .net "dffOut", 0 0, v0x6000038faa30_0;  1 drivers
v0x6000038fb0f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4140 .functor MUXZ 1, o0x7fe32a30ff08, v0x6000038faa30_0, L_0x60000390d5e0, C4<>;
L_0x6000039f41e0 .functor MUXZ 1, o0x7fe32a30ff38, v0x6000038faa30_0, L_0x60000390dfe0, C4<>;
S_0x7fe328a44b40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a449d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fa7f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fa880_0 .net "d", 0 0, L_0x6000039f4be0;  alias, 1 drivers
v0x6000038fa910_0 .net "q", 0 0, v0x6000038faa30_0;  alias, 1 drivers
v0x6000038fa9a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038faa30_0 .var "state", 0 0;
v0x6000038faac0_0 .net "wen", 0 0, L_0x60000390cbe0;  alias, 1 drivers
S_0x7fe328a2b820 .scope module, "regArray[12]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000380d050_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x60000380d0e0_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x60000380d170_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x60000380d200_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  1 drivers
v0x60000380d290_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  1 drivers
v0x60000380d320_0 .net "WriteReg", 0 0, L_0x60000390cc80;  1 drivers
v0x60000380d3b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380d440_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6080 .part L_0x600003917340, 0, 1;
L_0x6000039f6120 .part L_0x600003917340, 1, 1;
L_0x6000039f61c0 .part L_0x600003917340, 2, 1;
L_0x6000039f6260 .part L_0x600003917340, 3, 1;
L_0x6000039f6300 .part L_0x600003917340, 4, 1;
L_0x6000039f63a0 .part L_0x600003917340, 5, 1;
L_0x6000039f6440 .part L_0x600003917340, 6, 1;
L_0x6000039f64e0 .part L_0x600003917340, 7, 1;
L_0x6000039f6580 .part L_0x600003917340, 8, 1;
L_0x6000039f6620 .part L_0x600003917340, 9, 1;
L_0x6000039f66c0 .part L_0x600003917340, 10, 1;
L_0x6000039f6760 .part L_0x600003917340, 11, 1;
L_0x6000039f6800 .part L_0x600003917340, 12, 1;
L_0x6000039f68a0 .part L_0x600003917340, 13, 1;
L_0x6000039f6940 .part L_0x600003917340, 14, 1;
L_0x6000039f69e0 .part L_0x600003917340, 15, 1;
p0x7fe32a310418 .port I0x600000894740, L_0x6000039f4c80;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a310418;
p0x7fe32a310838 .port I0x600000894740, L_0x6000039f4dc0;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a310838;
p0x7fe32a310bf8 .port I0x600000894740, L_0x6000039f4f00;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a310bf8;
p0x7fe32a310fb8 .port I0x600000894740, L_0x6000039f5040;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a310fb8;
p0x7fe32a311378 .port I0x600000894740, L_0x6000039f5180;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a311378;
p0x7fe32a311738 .port I0x600000894740, L_0x6000039f52c0;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a311738;
p0x7fe32a311af8 .port I0x600000894740, L_0x6000039f5400;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a311af8;
p0x7fe32a311eb8 .port I0x600000894740, L_0x6000039f5540;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a311eb8;
p0x7fe32a312278 .port I0x600000894740, L_0x6000039f5680;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a312278;
p0x7fe32a312638 .port I0x600000894740, L_0x6000039f57c0;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a312638;
p0x7fe32a3129f8 .port I0x600000894740, L_0x6000039f5900;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3129f8;
p0x7fe32a312db8 .port I0x600000894740, L_0x6000039f5a40;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a312db8;
p0x7fe32a313178 .port I0x600000894740, L_0x6000039f5b80;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a313178;
p0x7fe32a313538 .port I0x600000894740, L_0x6000039f5cc0;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a313538;
p0x7fe32a3138f8 .port I0x600000894740, L_0x6000039f5e00;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a3138f8;
p0x7fe32a313cb8 .port I0x600000894740, L_0x6000039f5f40;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a313cb8;
p0x7fe32a310448 .port I0x6000009d9fe0, L_0x6000039f4d20;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a310448;
p0x7fe32a310868 .port I0x6000009d9fe0, L_0x6000039f4e60;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a310868;
p0x7fe32a310c28 .port I0x6000009d9fe0, L_0x6000039f4fa0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a310c28;
p0x7fe32a310fe8 .port I0x6000009d9fe0, L_0x6000039f50e0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a310fe8;
p0x7fe32a3113a8 .port I0x6000009d9fe0, L_0x6000039f5220;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3113a8;
p0x7fe32a311768 .port I0x6000009d9fe0, L_0x6000039f5360;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a311768;
p0x7fe32a311b28 .port I0x6000009d9fe0, L_0x6000039f54a0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a311b28;
p0x7fe32a311ee8 .port I0x6000009d9fe0, L_0x6000039f55e0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a311ee8;
p0x7fe32a3122a8 .port I0x6000009d9fe0, L_0x6000039f5720;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3122a8;
p0x7fe32a312668 .port I0x6000009d9fe0, L_0x6000039f5860;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a312668;
p0x7fe32a312a28 .port I0x6000009d9fe0, L_0x6000039f59a0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a312a28;
p0x7fe32a312de8 .port I0x6000009d9fe0, L_0x6000039f5ae0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a312de8;
p0x7fe32a3131a8 .port I0x6000009d9fe0, L_0x6000039f5c20;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3131a8;
p0x7fe32a313568 .port I0x6000009d9fe0, L_0x6000039f5d60;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a313568;
p0x7fe32a313928 .port I0x6000009d9fe0, L_0x6000039f5ea0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a313928;
p0x7fe32a313ce8 .port I0x6000009d9fe0, L_0x6000039f5fe0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a313ce8;
S_0x7fe328a45450 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038fb960_0 .net8 "Bitline1", 0 0, p0x7fe32a310418;  1 drivers, strength-aware
v0x6000038fb9f0_0 .net8 "Bitline2", 0 0, p0x7fe32a310448;  1 drivers, strength-aware
v0x6000038fba80_0 .net "D", 0 0, L_0x6000039f6080;  1 drivers
v0x6000038fbb10_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038fbba0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038fbc30_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a3104d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fbcc0_0 name=_ivl_0
o0x7fe32a310508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038fbd50_0 name=_ivl_4
v0x6000038fbde0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fbe70_0 .net "dffOut", 0 0, v0x6000038fb840_0;  1 drivers
v0x6000038fbf00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4c80 .functor MUXZ 1, o0x7fe32a3104d8, v0x6000038fb840_0, L_0x60000390d680, C4<>;
L_0x6000039f4d20 .functor MUXZ 1, o0x7fe32a310508, v0x6000038fb840_0, L_0x60000390e080, C4<>;
S_0x7fe328a455c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a45450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038fb600_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038fb690_0 .net "d", 0 0, L_0x6000039f6080;  alias, 1 drivers
v0x6000038fb720_0 .net "q", 0 0, v0x6000038fb840_0;  alias, 1 drivers
v0x6000038fb7b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038fb840_0 .var "state", 0 0;
v0x6000038fb8d0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a44f00 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f4360_0 .net8 "Bitline1", 0 0, p0x7fe32a310838;  1 drivers, strength-aware
v0x6000038f43f0_0 .net8 "Bitline2", 0 0, p0x7fe32a310868;  1 drivers, strength-aware
v0x6000038f4480_0 .net "D", 0 0, L_0x6000039f6120;  1 drivers
v0x6000038f4510_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f45a0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f4630_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a310898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f46c0_0 name=_ivl_0
o0x7fe32a3108c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f4750_0 name=_ivl_4
v0x6000038f47e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f4870_0 .net "dffOut", 0 0, v0x6000038f4240_0;  1 drivers
v0x6000038f4900_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4dc0 .functor MUXZ 1, o0x7fe32a310898, v0x6000038f4240_0, L_0x60000390d680, C4<>;
L_0x6000039f4e60 .functor MUXZ 1, o0x7fe32a3108c8, v0x6000038f4240_0, L_0x60000390e080, C4<>;
S_0x7fe328a45070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a44f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f4000_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f4090_0 .net "d", 0 0, L_0x6000039f6120;  alias, 1 drivers
v0x6000038f4120_0 .net "q", 0 0, v0x6000038f4240_0;  alias, 1 drivers
v0x6000038f41b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f4240_0 .var "state", 0 0;
v0x6000038f42d0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a371d0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f4cf0_0 .net8 "Bitline1", 0 0, p0x7fe32a310bf8;  1 drivers, strength-aware
v0x6000038f4d80_0 .net8 "Bitline2", 0 0, p0x7fe32a310c28;  1 drivers, strength-aware
v0x6000038f4e10_0 .net "D", 0 0, L_0x6000039f61c0;  1 drivers
v0x6000038f4ea0_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f4f30_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f4fc0_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a310c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f5050_0 name=_ivl_0
o0x7fe32a310c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f50e0_0 name=_ivl_4
v0x6000038f5170_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f5200_0 .net "dffOut", 0 0, v0x6000038f4bd0_0;  1 drivers
v0x6000038f5290_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f4f00 .functor MUXZ 1, o0x7fe32a310c58, v0x6000038f4bd0_0, L_0x60000390d680, C4<>;
L_0x6000039f4fa0 .functor MUXZ 1, o0x7fe32a310c88, v0x6000038f4bd0_0, L_0x60000390e080, C4<>;
S_0x7fe328a37340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a371d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f4990_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f4a20_0 .net "d", 0 0, L_0x6000039f61c0;  alias, 1 drivers
v0x6000038f4ab0_0 .net "q", 0 0, v0x6000038f4bd0_0;  alias, 1 drivers
v0x6000038f4b40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f4bd0_0 .var "state", 0 0;
v0x6000038f4c60_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a374b0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f5680_0 .net8 "Bitline1", 0 0, p0x7fe32a310fb8;  1 drivers, strength-aware
v0x6000038f5710_0 .net8 "Bitline2", 0 0, p0x7fe32a310fe8;  1 drivers, strength-aware
v0x6000038f57a0_0 .net "D", 0 0, L_0x6000039f6260;  1 drivers
v0x6000038f5830_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f58c0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f5950_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a311018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f59e0_0 name=_ivl_0
o0x7fe32a311048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f5a70_0 name=_ivl_4
v0x6000038f5b00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f5b90_0 .net "dffOut", 0 0, v0x6000038f5560_0;  1 drivers
v0x6000038f5c20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5040 .functor MUXZ 1, o0x7fe32a311018, v0x6000038f5560_0, L_0x60000390d680, C4<>;
L_0x6000039f50e0 .functor MUXZ 1, o0x7fe32a311048, v0x6000038f5560_0, L_0x60000390e080, C4<>;
S_0x7fe328a46110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a374b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f5320_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f53b0_0 .net "d", 0 0, L_0x6000039f6260;  alias, 1 drivers
v0x6000038f5440_0 .net "q", 0 0, v0x6000038f5560_0;  alias, 1 drivers
v0x6000038f54d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f5560_0 .var "state", 0 0;
v0x6000038f55f0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a46280 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f6010_0 .net8 "Bitline1", 0 0, p0x7fe32a311378;  1 drivers, strength-aware
v0x6000038f60a0_0 .net8 "Bitline2", 0 0, p0x7fe32a3113a8;  1 drivers, strength-aware
v0x6000038f6130_0 .net "D", 0 0, L_0x6000039f6300;  1 drivers
v0x6000038f61c0_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f6250_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f62e0_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a3113d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f6370_0 name=_ivl_0
o0x7fe32a311408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f6400_0 name=_ivl_4
v0x6000038f6490_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f6520_0 .net "dffOut", 0 0, v0x6000038f5ef0_0;  1 drivers
v0x6000038f65b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5180 .functor MUXZ 1, o0x7fe32a3113d8, v0x6000038f5ef0_0, L_0x60000390d680, C4<>;
L_0x6000039f5220 .functor MUXZ 1, o0x7fe32a311408, v0x6000038f5ef0_0, L_0x60000390e080, C4<>;
S_0x7fe328a463f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a46280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f5cb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f5d40_0 .net "d", 0 0, L_0x6000039f6300;  alias, 1 drivers
v0x6000038f5dd0_0 .net "q", 0 0, v0x6000038f5ef0_0;  alias, 1 drivers
v0x6000038f5e60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f5ef0_0 .var "state", 0 0;
v0x6000038f5f80_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a46560 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f69a0_0 .net8 "Bitline1", 0 0, p0x7fe32a311738;  1 drivers, strength-aware
v0x6000038f6a30_0 .net8 "Bitline2", 0 0, p0x7fe32a311768;  1 drivers, strength-aware
v0x6000038f6ac0_0 .net "D", 0 0, L_0x6000039f63a0;  1 drivers
v0x6000038f6b50_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f6be0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f6c70_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a311798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f6d00_0 name=_ivl_0
o0x7fe32a3117c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f6d90_0 name=_ivl_4
v0x6000038f6e20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f6eb0_0 .net "dffOut", 0 0, v0x6000038f6880_0;  1 drivers
v0x6000038f6f40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f52c0 .functor MUXZ 1, o0x7fe32a311798, v0x6000038f6880_0, L_0x60000390d680, C4<>;
L_0x6000039f5360 .functor MUXZ 1, o0x7fe32a3117c8, v0x6000038f6880_0, L_0x60000390e080, C4<>;
S_0x7fe328a466d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a46560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f6640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f66d0_0 .net "d", 0 0, L_0x6000039f63a0;  alias, 1 drivers
v0x6000038f6760_0 .net "q", 0 0, v0x6000038f6880_0;  alias, 1 drivers
v0x6000038f67f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f6880_0 .var "state", 0 0;
v0x6000038f6910_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a46840 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f7330_0 .net8 "Bitline1", 0 0, p0x7fe32a311af8;  1 drivers, strength-aware
v0x6000038f73c0_0 .net8 "Bitline2", 0 0, p0x7fe32a311b28;  1 drivers, strength-aware
v0x6000038f7450_0 .net "D", 0 0, L_0x6000039f6440;  1 drivers
v0x6000038f74e0_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f7570_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f7600_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a311b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f7690_0 name=_ivl_0
o0x7fe32a311b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f7720_0 name=_ivl_4
v0x6000038f77b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f7840_0 .net "dffOut", 0 0, v0x6000038f7210_0;  1 drivers
v0x6000038f78d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5400 .functor MUXZ 1, o0x7fe32a311b58, v0x6000038f7210_0, L_0x60000390d680, C4<>;
L_0x6000039f54a0 .functor MUXZ 1, o0x7fe32a311b88, v0x6000038f7210_0, L_0x60000390e080, C4<>;
S_0x7fe328a469b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a46840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f6fd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f7060_0 .net "d", 0 0, L_0x6000039f6440;  alias, 1 drivers
v0x6000038f70f0_0 .net "q", 0 0, v0x6000038f7210_0;  alias, 1 drivers
v0x6000038f7180_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f7210_0 .var "state", 0 0;
v0x6000038f72a0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a46b20 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f7cc0_0 .net8 "Bitline1", 0 0, p0x7fe32a311eb8;  1 drivers, strength-aware
v0x6000038f7d50_0 .net8 "Bitline2", 0 0, p0x7fe32a311ee8;  1 drivers, strength-aware
v0x6000038f7de0_0 .net "D", 0 0, L_0x6000039f64e0;  1 drivers
v0x6000038f7e70_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f7f00_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f0000_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a311f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f0090_0 name=_ivl_0
o0x7fe32a311f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f0120_0 name=_ivl_4
v0x6000038f01b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f0240_0 .net "dffOut", 0 0, v0x6000038f7ba0_0;  1 drivers
v0x6000038f02d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5540 .functor MUXZ 1, o0x7fe32a311f18, v0x6000038f7ba0_0, L_0x60000390d680, C4<>;
L_0x6000039f55e0 .functor MUXZ 1, o0x7fe32a311f48, v0x6000038f7ba0_0, L_0x60000390e080, C4<>;
S_0x7fe328a46c90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a46b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f7960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f79f0_0 .net "d", 0 0, L_0x6000039f64e0;  alias, 1 drivers
v0x6000038f7a80_0 .net "q", 0 0, v0x6000038f7ba0_0;  alias, 1 drivers
v0x6000038f7b10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f7ba0_0 .var "state", 0 0;
v0x6000038f7c30_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a46e00 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f06c0_0 .net8 "Bitline1", 0 0, p0x7fe32a312278;  1 drivers, strength-aware
v0x6000038f0750_0 .net8 "Bitline2", 0 0, p0x7fe32a3122a8;  1 drivers, strength-aware
v0x6000038f07e0_0 .net "D", 0 0, L_0x6000039f6580;  1 drivers
v0x6000038f0870_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f0900_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f0990_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a3122d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f0a20_0 name=_ivl_0
o0x7fe32a312308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f0ab0_0 name=_ivl_4
v0x6000038f0b40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f0bd0_0 .net "dffOut", 0 0, v0x6000038f05a0_0;  1 drivers
v0x6000038f0c60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5680 .functor MUXZ 1, o0x7fe32a3122d8, v0x6000038f05a0_0, L_0x60000390d680, C4<>;
L_0x6000039f5720 .functor MUXZ 1, o0x7fe32a312308, v0x6000038f05a0_0, L_0x60000390e080, C4<>;
S_0x7fe328a46f70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a46e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f0360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f03f0_0 .net "d", 0 0, L_0x6000039f6580;  alias, 1 drivers
v0x6000038f0480_0 .net "q", 0 0, v0x6000038f05a0_0;  alias, 1 drivers
v0x6000038f0510_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f05a0_0 .var "state", 0 0;
v0x6000038f0630_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a472e0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f1050_0 .net8 "Bitline1", 0 0, p0x7fe32a312638;  1 drivers, strength-aware
v0x6000038f10e0_0 .net8 "Bitline2", 0 0, p0x7fe32a312668;  1 drivers, strength-aware
v0x6000038f1170_0 .net "D", 0 0, L_0x6000039f6620;  1 drivers
v0x6000038f1200_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f1290_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f1320_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a312698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f13b0_0 name=_ivl_0
o0x7fe32a3126c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f1440_0 name=_ivl_4
v0x6000038f14d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f1560_0 .net "dffOut", 0 0, v0x6000038f0f30_0;  1 drivers
v0x6000038f15f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f57c0 .functor MUXZ 1, o0x7fe32a312698, v0x6000038f0f30_0, L_0x60000390d680, C4<>;
L_0x6000039f5860 .functor MUXZ 1, o0x7fe32a3126c8, v0x6000038f0f30_0, L_0x60000390e080, C4<>;
S_0x7fe328a47450 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a472e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f0cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f0d80_0 .net "d", 0 0, L_0x6000039f6620;  alias, 1 drivers
v0x6000038f0e10_0 .net "q", 0 0, v0x6000038f0f30_0;  alias, 1 drivers
v0x6000038f0ea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f0f30_0 .var "state", 0 0;
v0x6000038f0fc0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a475c0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f19e0_0 .net8 "Bitline1", 0 0, p0x7fe32a3129f8;  1 drivers, strength-aware
v0x6000038f1a70_0 .net8 "Bitline2", 0 0, p0x7fe32a312a28;  1 drivers, strength-aware
v0x6000038f1b00_0 .net "D", 0 0, L_0x6000039f66c0;  1 drivers
v0x6000038f1b90_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f1c20_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f1cb0_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a312a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f1d40_0 name=_ivl_0
o0x7fe32a312a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f1dd0_0 name=_ivl_4
v0x6000038f1e60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f1ef0_0 .net "dffOut", 0 0, v0x6000038f18c0_0;  1 drivers
v0x6000038f1f80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5900 .functor MUXZ 1, o0x7fe32a312a58, v0x6000038f18c0_0, L_0x60000390d680, C4<>;
L_0x6000039f59a0 .functor MUXZ 1, o0x7fe32a312a88, v0x6000038f18c0_0, L_0x60000390e080, C4<>;
S_0x7fe328a47730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a475c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f1680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f1710_0 .net "d", 0 0, L_0x6000039f66c0;  alias, 1 drivers
v0x6000038f17a0_0 .net "q", 0 0, v0x6000038f18c0_0;  alias, 1 drivers
v0x6000038f1830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f18c0_0 .var "state", 0 0;
v0x6000038f1950_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a478a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f2370_0 .net8 "Bitline1", 0 0, p0x7fe32a312db8;  1 drivers, strength-aware
v0x6000038f2400_0 .net8 "Bitline2", 0 0, p0x7fe32a312de8;  1 drivers, strength-aware
v0x6000038f2490_0 .net "D", 0 0, L_0x6000039f6760;  1 drivers
v0x6000038f2520_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f25b0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f2640_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a312e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f26d0_0 name=_ivl_0
o0x7fe32a312e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f2760_0 name=_ivl_4
v0x6000038f27f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f2880_0 .net "dffOut", 0 0, v0x6000038f2250_0;  1 drivers
v0x6000038f2910_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5a40 .functor MUXZ 1, o0x7fe32a312e18, v0x6000038f2250_0, L_0x60000390d680, C4<>;
L_0x6000039f5ae0 .functor MUXZ 1, o0x7fe32a312e48, v0x6000038f2250_0, L_0x60000390e080, C4<>;
S_0x7fe328a47a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a478a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f2010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f20a0_0 .net "d", 0 0, L_0x6000039f6760;  alias, 1 drivers
v0x6000038f2130_0 .net "q", 0 0, v0x6000038f2250_0;  alias, 1 drivers
v0x6000038f21c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f2250_0 .var "state", 0 0;
v0x6000038f22e0_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a47b80 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f2d00_0 .net8 "Bitline1", 0 0, p0x7fe32a313178;  1 drivers, strength-aware
v0x6000038f2d90_0 .net8 "Bitline2", 0 0, p0x7fe32a3131a8;  1 drivers, strength-aware
v0x6000038f2e20_0 .net "D", 0 0, L_0x6000039f6800;  1 drivers
v0x6000038f2eb0_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f2f40_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f2fd0_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a3131d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f3060_0 name=_ivl_0
o0x7fe32a313208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f30f0_0 name=_ivl_4
v0x6000038f3180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f3210_0 .net "dffOut", 0 0, v0x6000038f2be0_0;  1 drivers
v0x6000038f32a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5b80 .functor MUXZ 1, o0x7fe32a3131d8, v0x6000038f2be0_0, L_0x60000390d680, C4<>;
L_0x6000039f5c20 .functor MUXZ 1, o0x7fe32a313208, v0x6000038f2be0_0, L_0x60000390e080, C4<>;
S_0x7fe328a47cf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a47b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f29a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f2a30_0 .net "d", 0 0, L_0x6000039f6800;  alias, 1 drivers
v0x6000038f2ac0_0 .net "q", 0 0, v0x6000038f2be0_0;  alias, 1 drivers
v0x6000038f2b50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f2be0_0 .var "state", 0 0;
v0x6000038f2c70_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a47e60 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038f3690_0 .net8 "Bitline1", 0 0, p0x7fe32a313538;  1 drivers, strength-aware
v0x6000038f3720_0 .net8 "Bitline2", 0 0, p0x7fe32a313568;  1 drivers, strength-aware
v0x6000038f37b0_0 .net "D", 0 0, L_0x6000039f68a0;  1 drivers
v0x6000038f3840_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x6000038f38d0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x6000038f3960_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a313598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f39f0_0 name=_ivl_0
o0x7fe32a3135c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038f3a80_0 name=_ivl_4
v0x6000038f3b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f3ba0_0 .net "dffOut", 0 0, v0x6000038f3570_0;  1 drivers
v0x6000038f3c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5cc0 .functor MUXZ 1, o0x7fe32a313598, v0x6000038f3570_0, L_0x60000390d680, C4<>;
L_0x6000039f5d60 .functor MUXZ 1, o0x7fe32a3135c8, v0x6000038f3570_0, L_0x60000390e080, C4<>;
S_0x7fe328a47fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a47e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f3330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f33c0_0 .net "d", 0 0, L_0x6000039f68a0;  alias, 1 drivers
v0x6000038f3450_0 .net "q", 0 0, v0x6000038f3570_0;  alias, 1 drivers
v0x6000038f34e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f3570_0 .var "state", 0 0;
v0x6000038f3600_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a48140 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380c090_0 .net8 "Bitline1", 0 0, p0x7fe32a3138f8;  1 drivers, strength-aware
v0x60000380c120_0 .net8 "Bitline2", 0 0, p0x7fe32a313928;  1 drivers, strength-aware
v0x60000380c1b0_0 .net "D", 0 0, L_0x6000039f6940;  1 drivers
v0x60000380c240_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x60000380c2d0_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x60000380c360_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a313958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380c3f0_0 name=_ivl_0
o0x7fe32a313988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380c480_0 name=_ivl_4
v0x60000380c510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380c5a0_0 .net "dffOut", 0 0, v0x6000038f3f00_0;  1 drivers
v0x60000380c630_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5e00 .functor MUXZ 1, o0x7fe32a313958, v0x6000038f3f00_0, L_0x60000390d680, C4<>;
L_0x6000039f5ea0 .functor MUXZ 1, o0x7fe32a313988, v0x6000038f3f00_0, L_0x60000390e080, C4<>;
S_0x7fe328a482b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a48140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038f3cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038f3d50_0 .net "d", 0 0, L_0x6000039f6940;  alias, 1 drivers
v0x6000038f3de0_0 .net "q", 0 0, v0x6000038f3f00_0;  alias, 1 drivers
v0x6000038f3e70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038f3f00_0 .var "state", 0 0;
v0x60000380c000_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a48420 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a2b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380ca20_0 .net8 "Bitline1", 0 0, p0x7fe32a313cb8;  1 drivers, strength-aware
v0x60000380cab0_0 .net8 "Bitline2", 0 0, p0x7fe32a313ce8;  1 drivers, strength-aware
v0x60000380cb40_0 .net "D", 0 0, L_0x6000039f69e0;  1 drivers
v0x60000380cbd0_0 .net "ReadEnable1", 0 0, L_0x60000390d680;  alias, 1 drivers
v0x60000380cc60_0 .net "ReadEnable2", 0 0, L_0x60000390e080;  alias, 1 drivers
v0x60000380ccf0_0 .net "WriteEnable", 0 0, L_0x60000390cc80;  alias, 1 drivers
o0x7fe32a313d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380cd80_0 name=_ivl_0
o0x7fe32a313d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380ce10_0 name=_ivl_4
v0x60000380cea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380cf30_0 .net "dffOut", 0 0, v0x60000380c900_0;  1 drivers
v0x60000380cfc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f5f40 .functor MUXZ 1, o0x7fe32a313d18, v0x60000380c900_0, L_0x60000390d680, C4<>;
L_0x6000039f5fe0 .functor MUXZ 1, o0x7fe32a313d48, v0x60000380c900_0, L_0x60000390e080, C4<>;
S_0x7fe328a48590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a48420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380c6c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380c750_0 .net "d", 0 0, L_0x6000039f69e0;  alias, 1 drivers
v0x60000380c7e0_0 .net "q", 0 0, v0x60000380c900_0;  alias, 1 drivers
v0x60000380c870_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380c900_0 .var "state", 0 0;
v0x60000380c990_0 .net "wen", 0 0, L_0x60000390cc80;  alias, 1 drivers
S_0x7fe328a470e0 .scope module, "regArray[13]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003806eb0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x600003806f40_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x600003806fd0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x600003807060_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  1 drivers
v0x6000038070f0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  1 drivers
v0x600003807180_0 .net "WriteReg", 0 0, L_0x60000390cd20;  1 drivers
v0x600003807210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038072a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7e80 .part L_0x600003917340, 0, 1;
L_0x6000039f7f20 .part L_0x600003917340, 1, 1;
L_0x6000039f0000 .part L_0x600003917340, 2, 1;
L_0x6000039f00a0 .part L_0x600003917340, 3, 1;
L_0x6000039f0140 .part L_0x600003917340, 4, 1;
L_0x6000039f01e0 .part L_0x600003917340, 5, 1;
L_0x6000039f0280 .part L_0x600003917340, 6, 1;
L_0x6000039f0320 .part L_0x600003917340, 7, 1;
L_0x6000039f03c0 .part L_0x600003917340, 8, 1;
L_0x6000039f0460 .part L_0x600003917340, 9, 1;
L_0x6000039f0500 .part L_0x600003917340, 10, 1;
L_0x6000039f05a0 .part L_0x600003917340, 11, 1;
L_0x6000039f0640 .part L_0x600003917340, 12, 1;
L_0x6000039f06e0 .part L_0x600003917340, 13, 1;
L_0x6000039f0780 .part L_0x600003917340, 14, 1;
L_0x6000039f0820 .part L_0x600003917340, 15, 1;
p0x7fe32a314228 .port I0x600000894740, L_0x6000039f6a80;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a314228;
p0x7fe32a314648 .port I0x600000894740, L_0x6000039f6bc0;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a314648;
p0x7fe32a314a08 .port I0x600000894740, L_0x6000039f6d00;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a314a08;
p0x7fe32a314dc8 .port I0x600000894740, L_0x6000039f6e40;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a314dc8;
p0x7fe32a315188 .port I0x600000894740, L_0x6000039f6f80;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a315188;
p0x7fe32a315548 .port I0x600000894740, L_0x6000039f70c0;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a315548;
p0x7fe32a315908 .port I0x600000894740, L_0x6000039f7200;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a315908;
p0x7fe32a315cc8 .port I0x600000894740, L_0x6000039f7340;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a315cc8;
p0x7fe32a316088 .port I0x600000894740, L_0x6000039f7480;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a316088;
p0x7fe32a316448 .port I0x600000894740, L_0x6000039f75c0;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a316448;
p0x7fe32a316808 .port I0x600000894740, L_0x6000039f7700;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a316808;
p0x7fe32a316bc8 .port I0x600000894740, L_0x6000039f7840;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a316bc8;
p0x7fe32a316f88 .port I0x600000894740, L_0x6000039f7980;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a316f88;
p0x7fe32a317348 .port I0x600000894740, L_0x6000039f7ac0;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a317348;
p0x7fe32a317708 .port I0x600000894740, L_0x6000039f7c00;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a317708;
p0x7fe32a317ac8 .port I0x600000894740, L_0x6000039f7d40;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a317ac8;
p0x7fe32a314258 .port I0x6000009d9fe0, L_0x6000039f6b20;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a314258;
p0x7fe32a314678 .port I0x6000009d9fe0, L_0x6000039f6c60;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a314678;
p0x7fe32a314a38 .port I0x6000009d9fe0, L_0x6000039f6da0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a314a38;
p0x7fe32a314df8 .port I0x6000009d9fe0, L_0x6000039f6ee0;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a314df8;
p0x7fe32a3151b8 .port I0x6000009d9fe0, L_0x6000039f7020;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3151b8;
p0x7fe32a315578 .port I0x6000009d9fe0, L_0x6000039f7160;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a315578;
p0x7fe32a315938 .port I0x6000009d9fe0, L_0x6000039f72a0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a315938;
p0x7fe32a315cf8 .port I0x6000009d9fe0, L_0x6000039f73e0;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a315cf8;
p0x7fe32a3160b8 .port I0x6000009d9fe0, L_0x6000039f7520;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a3160b8;
p0x7fe32a316478 .port I0x6000009d9fe0, L_0x6000039f7660;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a316478;
p0x7fe32a316838 .port I0x6000009d9fe0, L_0x6000039f77a0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a316838;
p0x7fe32a316bf8 .port I0x6000009d9fe0, L_0x6000039f78e0;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a316bf8;
p0x7fe32a316fb8 .port I0x6000009d9fe0, L_0x6000039f7a20;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a316fb8;
p0x7fe32a317378 .port I0x6000009d9fe0, L_0x6000039f7b60;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a317378;
p0x7fe32a317738 .port I0x6000009d9fe0, L_0x6000039f7ca0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a317738;
p0x7fe32a317af8 .port I0x6000009d9fe0, L_0x6000039f7de0;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a317af8;
S_0x7fe328a48b00 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380d830_0 .net8 "Bitline1", 0 0, p0x7fe32a314228;  1 drivers, strength-aware
v0x60000380d8c0_0 .net8 "Bitline2", 0 0, p0x7fe32a314258;  1 drivers, strength-aware
v0x60000380d950_0 .net "D", 0 0, L_0x6000039f7e80;  1 drivers
v0x60000380d9e0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380da70_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380db00_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3142e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380db90_0 name=_ivl_0
o0x7fe32a314318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380dc20_0 name=_ivl_4
v0x60000380dcb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380dd40_0 .net "dffOut", 0 0, v0x60000380d710_0;  1 drivers
v0x60000380ddd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6a80 .functor MUXZ 1, o0x7fe32a3142e8, v0x60000380d710_0, L_0x60000390d720, C4<>;
L_0x6000039f6b20 .functor MUXZ 1, o0x7fe32a314318, v0x60000380d710_0, L_0x60000390e120, C4<>;
S_0x7fe328a48c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a48b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380d4d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380d560_0 .net "d", 0 0, L_0x6000039f7e80;  alias, 1 drivers
v0x60000380d5f0_0 .net "q", 0 0, v0x60000380d710_0;  alias, 1 drivers
v0x60000380d680_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380d710_0 .var "state", 0 0;
v0x60000380d7a0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a48de0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380e1c0_0 .net8 "Bitline1", 0 0, p0x7fe32a314648;  1 drivers, strength-aware
v0x60000380e250_0 .net8 "Bitline2", 0 0, p0x7fe32a314678;  1 drivers, strength-aware
v0x60000380e2e0_0 .net "D", 0 0, L_0x6000039f7f20;  1 drivers
v0x60000380e370_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380e400_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380e490_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3146a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380e520_0 name=_ivl_0
o0x7fe32a3146d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380e5b0_0 name=_ivl_4
v0x60000380e640_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380e6d0_0 .net "dffOut", 0 0, v0x60000380e0a0_0;  1 drivers
v0x60000380e760_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6bc0 .functor MUXZ 1, o0x7fe32a3146a8, v0x60000380e0a0_0, L_0x60000390d720, C4<>;
L_0x6000039f6c60 .functor MUXZ 1, o0x7fe32a3146d8, v0x60000380e0a0_0, L_0x60000390e120, C4<>;
S_0x7fe328a48f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a48de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380de60_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380def0_0 .net "d", 0 0, L_0x6000039f7f20;  alias, 1 drivers
v0x60000380df80_0 .net "q", 0 0, v0x60000380e0a0_0;  alias, 1 drivers
v0x60000380e010_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380e0a0_0 .var "state", 0 0;
v0x60000380e130_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a490c0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380eb50_0 .net8 "Bitline1", 0 0, p0x7fe32a314a08;  1 drivers, strength-aware
v0x60000380ebe0_0 .net8 "Bitline2", 0 0, p0x7fe32a314a38;  1 drivers, strength-aware
v0x60000380ec70_0 .net "D", 0 0, L_0x6000039f0000;  1 drivers
v0x60000380ed00_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380ed90_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380ee20_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a314a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380eeb0_0 name=_ivl_0
o0x7fe32a314a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380ef40_0 name=_ivl_4
v0x60000380efd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380f060_0 .net "dffOut", 0 0, v0x60000380ea30_0;  1 drivers
v0x60000380f0f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6d00 .functor MUXZ 1, o0x7fe32a314a68, v0x60000380ea30_0, L_0x60000390d720, C4<>;
L_0x6000039f6da0 .functor MUXZ 1, o0x7fe32a314a98, v0x60000380ea30_0, L_0x60000390e120, C4<>;
S_0x7fe328a49230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a490c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380e7f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380e880_0 .net "d", 0 0, L_0x6000039f0000;  alias, 1 drivers
v0x60000380e910_0 .net "q", 0 0, v0x60000380ea30_0;  alias, 1 drivers
v0x60000380e9a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380ea30_0 .var "state", 0 0;
v0x60000380eac0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a493a0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380f4e0_0 .net8 "Bitline1", 0 0, p0x7fe32a314dc8;  1 drivers, strength-aware
v0x60000380f570_0 .net8 "Bitline2", 0 0, p0x7fe32a314df8;  1 drivers, strength-aware
v0x60000380f600_0 .net "D", 0 0, L_0x6000039f00a0;  1 drivers
v0x60000380f690_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380f720_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380f7b0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a314e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380f840_0 name=_ivl_0
o0x7fe32a314e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380f8d0_0 name=_ivl_4
v0x60000380f960_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380f9f0_0 .net "dffOut", 0 0, v0x60000380f3c0_0;  1 drivers
v0x60000380fa80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6e40 .functor MUXZ 1, o0x7fe32a314e28, v0x60000380f3c0_0, L_0x60000390d720, C4<>;
L_0x6000039f6ee0 .functor MUXZ 1, o0x7fe32a314e58, v0x60000380f3c0_0, L_0x60000390e120, C4<>;
S_0x7fe328a49510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a493a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380f180_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380f210_0 .net "d", 0 0, L_0x6000039f00a0;  alias, 1 drivers
v0x60000380f2a0_0 .net "q", 0 0, v0x60000380f3c0_0;  alias, 1 drivers
v0x60000380f330_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380f3c0_0 .var "state", 0 0;
v0x60000380f450_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a49680 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380fe70_0 .net8 "Bitline1", 0 0, p0x7fe32a315188;  1 drivers, strength-aware
v0x60000380ff00_0 .net8 "Bitline2", 0 0, p0x7fe32a3151b8;  1 drivers, strength-aware
v0x600003808000_0 .net "D", 0 0, L_0x6000039f0140;  1 drivers
v0x600003808090_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003808120_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x6000038081b0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3151e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003808240_0 name=_ivl_0
o0x7fe32a315218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038082d0_0 name=_ivl_4
v0x600003808360_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038083f0_0 .net "dffOut", 0 0, v0x60000380fd50_0;  1 drivers
v0x600003808480_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f6f80 .functor MUXZ 1, o0x7fe32a3151e8, v0x60000380fd50_0, L_0x60000390d720, C4<>;
L_0x6000039f7020 .functor MUXZ 1, o0x7fe32a315218, v0x60000380fd50_0, L_0x60000390e120, C4<>;
S_0x7fe328a497f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a49680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380fb10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380fba0_0 .net "d", 0 0, L_0x6000039f0140;  alias, 1 drivers
v0x60000380fc30_0 .net "q", 0 0, v0x60000380fd50_0;  alias, 1 drivers
v0x60000380fcc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380fd50_0 .var "state", 0 0;
v0x60000380fde0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a49960 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003808870_0 .net8 "Bitline1", 0 0, p0x7fe32a315548;  1 drivers, strength-aware
v0x600003808900_0 .net8 "Bitline2", 0 0, p0x7fe32a315578;  1 drivers, strength-aware
v0x600003808990_0 .net "D", 0 0, L_0x6000039f01e0;  1 drivers
v0x600003808a20_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003808ab0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003808b40_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3155a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003808bd0_0 name=_ivl_0
o0x7fe32a3155d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003808c60_0 name=_ivl_4
v0x600003808cf0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003808d80_0 .net "dffOut", 0 0, v0x600003808750_0;  1 drivers
v0x600003808e10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f70c0 .functor MUXZ 1, o0x7fe32a3155a8, v0x600003808750_0, L_0x60000390d720, C4<>;
L_0x6000039f7160 .functor MUXZ 1, o0x7fe32a3155d8, v0x600003808750_0, L_0x60000390e120, C4<>;
S_0x7fe328a49ad0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a49960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003808510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038085a0_0 .net "d", 0 0, L_0x6000039f01e0;  alias, 1 drivers
v0x600003808630_0 .net "q", 0 0, v0x600003808750_0;  alias, 1 drivers
v0x6000038086c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003808750_0 .var "state", 0 0;
v0x6000038087e0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a49c40 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003809200_0 .net8 "Bitline1", 0 0, p0x7fe32a315908;  1 drivers, strength-aware
v0x600003809290_0 .net8 "Bitline2", 0 0, p0x7fe32a315938;  1 drivers, strength-aware
v0x600003809320_0 .net "D", 0 0, L_0x6000039f0280;  1 drivers
v0x6000038093b0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003809440_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x6000038094d0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a315968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003809560_0 name=_ivl_0
o0x7fe32a315998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038095f0_0 name=_ivl_4
v0x600003809680_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003809710_0 .net "dffOut", 0 0, v0x6000038090e0_0;  1 drivers
v0x6000038097a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7200 .functor MUXZ 1, o0x7fe32a315968, v0x6000038090e0_0, L_0x60000390d720, C4<>;
L_0x6000039f72a0 .functor MUXZ 1, o0x7fe32a315998, v0x6000038090e0_0, L_0x60000390e120, C4<>;
S_0x7fe328a49db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a49c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003808ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003808f30_0 .net "d", 0 0, L_0x6000039f0280;  alias, 1 drivers
v0x600003808fc0_0 .net "q", 0 0, v0x6000038090e0_0;  alias, 1 drivers
v0x600003809050_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038090e0_0 .var "state", 0 0;
v0x600003809170_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a49f20 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003809b90_0 .net8 "Bitline1", 0 0, p0x7fe32a315cc8;  1 drivers, strength-aware
v0x600003809c20_0 .net8 "Bitline2", 0 0, p0x7fe32a315cf8;  1 drivers, strength-aware
v0x600003809cb0_0 .net "D", 0 0, L_0x6000039f0320;  1 drivers
v0x600003809d40_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003809dd0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003809e60_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a315d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003809ef0_0 name=_ivl_0
o0x7fe32a315d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003809f80_0 name=_ivl_4
v0x60000380a010_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380a0a0_0 .net "dffOut", 0 0, v0x600003809a70_0;  1 drivers
v0x60000380a130_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7340 .functor MUXZ 1, o0x7fe32a315d28, v0x600003809a70_0, L_0x60000390d720, C4<>;
L_0x6000039f73e0 .functor MUXZ 1, o0x7fe32a315d58, v0x600003809a70_0, L_0x60000390e120, C4<>;
S_0x7fe328a4a090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a49f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003809830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038098c0_0 .net "d", 0 0, L_0x6000039f0320;  alias, 1 drivers
v0x600003809950_0 .net "q", 0 0, v0x600003809a70_0;  alias, 1 drivers
v0x6000038099e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003809a70_0 .var "state", 0 0;
v0x600003809b00_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4a200 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380a520_0 .net8 "Bitline1", 0 0, p0x7fe32a316088;  1 drivers, strength-aware
v0x60000380a5b0_0 .net8 "Bitline2", 0 0, p0x7fe32a3160b8;  1 drivers, strength-aware
v0x60000380a640_0 .net "D", 0 0, L_0x6000039f03c0;  1 drivers
v0x60000380a6d0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380a760_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380a7f0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3160e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380a880_0 name=_ivl_0
o0x7fe32a316118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380a910_0 name=_ivl_4
v0x60000380a9a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380aa30_0 .net "dffOut", 0 0, v0x60000380a400_0;  1 drivers
v0x60000380aac0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7480 .functor MUXZ 1, o0x7fe32a3160e8, v0x60000380a400_0, L_0x60000390d720, C4<>;
L_0x6000039f7520 .functor MUXZ 1, o0x7fe32a316118, v0x60000380a400_0, L_0x60000390e120, C4<>;
S_0x7fe328a4a370 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380a1c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380a250_0 .net "d", 0 0, L_0x6000039f03c0;  alias, 1 drivers
v0x60000380a2e0_0 .net "q", 0 0, v0x60000380a400_0;  alias, 1 drivers
v0x60000380a370_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380a400_0 .var "state", 0 0;
v0x60000380a490_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4a6e0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380aeb0_0 .net8 "Bitline1", 0 0, p0x7fe32a316448;  1 drivers, strength-aware
v0x60000380af40_0 .net8 "Bitline2", 0 0, p0x7fe32a316478;  1 drivers, strength-aware
v0x60000380afd0_0 .net "D", 0 0, L_0x6000039f0460;  1 drivers
v0x60000380b060_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380b0f0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380b180_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3164a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380b210_0 name=_ivl_0
o0x7fe32a3164d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380b2a0_0 name=_ivl_4
v0x60000380b330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380b3c0_0 .net "dffOut", 0 0, v0x60000380ad90_0;  1 drivers
v0x60000380b450_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f75c0 .functor MUXZ 1, o0x7fe32a3164a8, v0x60000380ad90_0, L_0x60000390d720, C4<>;
L_0x6000039f7660 .functor MUXZ 1, o0x7fe32a3164d8, v0x60000380ad90_0, L_0x60000390e120, C4<>;
S_0x7fe328a4a850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4a6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380ab50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380abe0_0 .net "d", 0 0, L_0x6000039f0460;  alias, 1 drivers
v0x60000380ac70_0 .net "q", 0 0, v0x60000380ad90_0;  alias, 1 drivers
v0x60000380ad00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380ad90_0 .var "state", 0 0;
v0x60000380ae20_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4a9c0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000380b840_0 .net8 "Bitline1", 0 0, p0x7fe32a316808;  1 drivers, strength-aware
v0x60000380b8d0_0 .net8 "Bitline2", 0 0, p0x7fe32a316838;  1 drivers, strength-aware
v0x60000380b960_0 .net "D", 0 0, L_0x6000039f0500;  1 drivers
v0x60000380b9f0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x60000380ba80_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x60000380bb10_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a316868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380bba0_0 name=_ivl_0
o0x7fe32a316898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000380bc30_0 name=_ivl_4
v0x60000380bcc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380bd50_0 .net "dffOut", 0 0, v0x60000380b720_0;  1 drivers
v0x60000380bde0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7700 .functor MUXZ 1, o0x7fe32a316868, v0x60000380b720_0, L_0x60000390d720, C4<>;
L_0x6000039f77a0 .functor MUXZ 1, o0x7fe32a316898, v0x60000380b720_0, L_0x60000390e120, C4<>;
S_0x7fe328a4ab30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380b4e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380b570_0 .net "d", 0 0, L_0x6000039f0500;  alias, 1 drivers
v0x60000380b600_0 .net "q", 0 0, v0x60000380b720_0;  alias, 1 drivers
v0x60000380b690_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000380b720_0 .var "state", 0 0;
v0x60000380b7b0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4aca0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003804240_0 .net8 "Bitline1", 0 0, p0x7fe32a316bc8;  1 drivers, strength-aware
v0x6000038042d0_0 .net8 "Bitline2", 0 0, p0x7fe32a316bf8;  1 drivers, strength-aware
v0x600003804360_0 .net "D", 0 0, L_0x6000039f05a0;  1 drivers
v0x6000038043f0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003804480_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003804510_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a316c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038045a0_0 name=_ivl_0
o0x7fe32a316c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003804630_0 name=_ivl_4
v0x6000038046c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003804750_0 .net "dffOut", 0 0, v0x600003804120_0;  1 drivers
v0x6000038047e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7840 .functor MUXZ 1, o0x7fe32a316c28, v0x600003804120_0, L_0x60000390d720, C4<>;
L_0x6000039f78e0 .functor MUXZ 1, o0x7fe32a316c58, v0x600003804120_0, L_0x60000390e120, C4<>;
S_0x7fe328a4ae10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4aca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000380be70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000380bf00_0 .net "d", 0 0, L_0x6000039f05a0;  alias, 1 drivers
v0x600003804000_0 .net "q", 0 0, v0x600003804120_0;  alias, 1 drivers
v0x600003804090_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003804120_0 .var "state", 0 0;
v0x6000038041b0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4af80 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003804bd0_0 .net8 "Bitline1", 0 0, p0x7fe32a316f88;  1 drivers, strength-aware
v0x600003804c60_0 .net8 "Bitline2", 0 0, p0x7fe32a316fb8;  1 drivers, strength-aware
v0x600003804cf0_0 .net "D", 0 0, L_0x6000039f0640;  1 drivers
v0x600003804d80_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003804e10_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003804ea0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a316fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003804f30_0 name=_ivl_0
o0x7fe32a317018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003804fc0_0 name=_ivl_4
v0x600003805050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038050e0_0 .net "dffOut", 0 0, v0x600003804ab0_0;  1 drivers
v0x600003805170_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7980 .functor MUXZ 1, o0x7fe32a316fe8, v0x600003804ab0_0, L_0x60000390d720, C4<>;
L_0x6000039f7a20 .functor MUXZ 1, o0x7fe32a317018, v0x600003804ab0_0, L_0x60000390e120, C4<>;
S_0x7fe328a4b0f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003804870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003804900_0 .net "d", 0 0, L_0x6000039f0640;  alias, 1 drivers
v0x600003804990_0 .net "q", 0 0, v0x600003804ab0_0;  alias, 1 drivers
v0x600003804a20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003804ab0_0 .var "state", 0 0;
v0x600003804b40_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4b260 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003805560_0 .net8 "Bitline1", 0 0, p0x7fe32a317348;  1 drivers, strength-aware
v0x6000038055f0_0 .net8 "Bitline2", 0 0, p0x7fe32a317378;  1 drivers, strength-aware
v0x600003805680_0 .net "D", 0 0, L_0x6000039f06e0;  1 drivers
v0x600003805710_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x6000038057a0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003805830_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a3173a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038058c0_0 name=_ivl_0
o0x7fe32a3173d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003805950_0 name=_ivl_4
v0x6000038059e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003805a70_0 .net "dffOut", 0 0, v0x600003805440_0;  1 drivers
v0x600003805b00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7ac0 .functor MUXZ 1, o0x7fe32a3173a8, v0x600003805440_0, L_0x60000390d720, C4<>;
L_0x6000039f7b60 .functor MUXZ 1, o0x7fe32a3173d8, v0x600003805440_0, L_0x60000390e120, C4<>;
S_0x7fe328a4b3d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003805200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003805290_0 .net "d", 0 0, L_0x6000039f06e0;  alias, 1 drivers
v0x600003805320_0 .net "q", 0 0, v0x600003805440_0;  alias, 1 drivers
v0x6000038053b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003805440_0 .var "state", 0 0;
v0x6000038054d0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4b540 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003805ef0_0 .net8 "Bitline1", 0 0, p0x7fe32a317708;  1 drivers, strength-aware
v0x600003805f80_0 .net8 "Bitline2", 0 0, p0x7fe32a317738;  1 drivers, strength-aware
v0x600003806010_0 .net "D", 0 0, L_0x6000039f0780;  1 drivers
v0x6000038060a0_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003806130_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x6000038061c0_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a317768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003806250_0 name=_ivl_0
o0x7fe32a317798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038062e0_0 name=_ivl_4
v0x600003806370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003806400_0 .net "dffOut", 0 0, v0x600003805dd0_0;  1 drivers
v0x600003806490_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7c00 .functor MUXZ 1, o0x7fe32a317768, v0x600003805dd0_0, L_0x60000390d720, C4<>;
L_0x6000039f7ca0 .functor MUXZ 1, o0x7fe32a317798, v0x600003805dd0_0, L_0x60000390e120, C4<>;
S_0x7fe328a4b6b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003805b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003805c20_0 .net "d", 0 0, L_0x6000039f0780;  alias, 1 drivers
v0x600003805cb0_0 .net "q", 0 0, v0x600003805dd0_0;  alias, 1 drivers
v0x600003805d40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003805dd0_0 .var "state", 0 0;
v0x600003805e60_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4b820 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a470e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003806880_0 .net8 "Bitline1", 0 0, p0x7fe32a317ac8;  1 drivers, strength-aware
v0x600003806910_0 .net8 "Bitline2", 0 0, p0x7fe32a317af8;  1 drivers, strength-aware
v0x6000038069a0_0 .net "D", 0 0, L_0x6000039f0820;  1 drivers
v0x600003806a30_0 .net "ReadEnable1", 0 0, L_0x60000390d720;  alias, 1 drivers
v0x600003806ac0_0 .net "ReadEnable2", 0 0, L_0x60000390e120;  alias, 1 drivers
v0x600003806b50_0 .net "WriteEnable", 0 0, L_0x60000390cd20;  alias, 1 drivers
o0x7fe32a317b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003806be0_0 name=_ivl_0
o0x7fe32a317b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003806c70_0 name=_ivl_4
v0x600003806d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003806d90_0 .net "dffOut", 0 0, v0x600003806760_0;  1 drivers
v0x600003806e20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f7d40 .functor MUXZ 1, o0x7fe32a317b28, v0x600003806760_0, L_0x60000390d720, C4<>;
L_0x6000039f7de0 .functor MUXZ 1, o0x7fe32a317b58, v0x600003806760_0, L_0x60000390e120, C4<>;
S_0x7fe328a4b990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4b820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003806520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038065b0_0 .net "d", 0 0, L_0x6000039f0820;  alias, 1 drivers
v0x600003806640_0 .net "q", 0 0, v0x600003806760_0;  alias, 1 drivers
v0x6000038066d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003806760_0 .var "state", 0 0;
v0x6000038067f0_0 .net "wen", 0 0, L_0x60000390cd20;  alias, 1 drivers
S_0x7fe328a4a4e0 .scope module, "regArray[14]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600003818d80_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x600003818e10_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x600003818ea0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x600003818f30_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  1 drivers
v0x600003818fc0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  1 drivers
v0x600003819050_0 .net "WriteReg", 0 0, L_0x60000390cdc0;  1 drivers
v0x6000038190e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003819170_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1cc0 .part L_0x600003917340, 0, 1;
L_0x6000039f1d60 .part L_0x600003917340, 1, 1;
L_0x6000039f1e00 .part L_0x600003917340, 2, 1;
L_0x6000039f1ea0 .part L_0x600003917340, 3, 1;
L_0x6000039f1f40 .part L_0x600003917340, 4, 1;
L_0x6000039f1fe0 .part L_0x600003917340, 5, 1;
L_0x6000039f2080 .part L_0x600003917340, 6, 1;
L_0x6000039f2120 .part L_0x600003917340, 7, 1;
L_0x6000039f21c0 .part L_0x600003917340, 8, 1;
L_0x6000039f2260 .part L_0x600003917340, 9, 1;
L_0x6000039f2300 .part L_0x600003917340, 10, 1;
L_0x6000039f23a0 .part L_0x600003917340, 11, 1;
L_0x6000039f2440 .part L_0x600003917340, 12, 1;
L_0x6000039f24e0 .part L_0x600003917340, 13, 1;
L_0x6000039f2580 .part L_0x600003917340, 14, 1;
L_0x6000039f2620 .part L_0x600003917340, 15, 1;
p0x7fe32a318038 .port I0x600000894740, L_0x6000039f08c0;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a318038;
p0x7fe32a318458 .port I0x600000894740, L_0x6000039f0a00;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a318458;
p0x7fe32a318818 .port I0x600000894740, L_0x6000039f0b40;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a318818;
p0x7fe32a318bd8 .port I0x600000894740, L_0x6000039f0c80;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a318bd8;
p0x7fe32a318f98 .port I0x600000894740, L_0x6000039f0dc0;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a318f98;
p0x7fe32a319358 .port I0x600000894740, L_0x6000039f0f00;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a319358;
p0x7fe32a319718 .port I0x600000894740, L_0x6000039f1040;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a319718;
p0x7fe32a319ad8 .port I0x600000894740, L_0x6000039f1180;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a319ad8;
p0x7fe32a319e98 .port I0x600000894740, L_0x6000039f12c0;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a319e98;
p0x7fe32a31a258 .port I0x600000894740, L_0x6000039f1400;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31a258;
p0x7fe32a31a618 .port I0x600000894740, L_0x6000039f1540;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31a618;
p0x7fe32a31a9d8 .port I0x600000894740, L_0x6000039f1680;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31a9d8;
p0x7fe32a31ad98 .port I0x600000894740, L_0x6000039f17c0;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31ad98;
p0x7fe32a31b158 .port I0x600000894740, L_0x6000039f1900;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31b158;
p0x7fe32a31b518 .port I0x600000894740, L_0x6000039f1a40;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31b518;
p0x7fe32a31b8d8 .port I0x600000894740, L_0x6000039f1b80;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31b8d8;
p0x7fe32a318068 .port I0x6000009d9fe0, L_0x6000039f0960;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a318068;
p0x7fe32a318488 .port I0x6000009d9fe0, L_0x6000039f0aa0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a318488;
p0x7fe32a318848 .port I0x6000009d9fe0, L_0x6000039f0be0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a318848;
p0x7fe32a318c08 .port I0x6000009d9fe0, L_0x6000039f0d20;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a318c08;
p0x7fe32a318fc8 .port I0x6000009d9fe0, L_0x6000039f0e60;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a318fc8;
p0x7fe32a319388 .port I0x6000009d9fe0, L_0x6000039f0fa0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a319388;
p0x7fe32a319748 .port I0x6000009d9fe0, L_0x6000039f10e0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a319748;
p0x7fe32a319b08 .port I0x6000009d9fe0, L_0x6000039f1220;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a319b08;
p0x7fe32a319ec8 .port I0x6000009d9fe0, L_0x6000039f1360;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a319ec8;
p0x7fe32a31a288 .port I0x6000009d9fe0, L_0x6000039f14a0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31a288;
p0x7fe32a31a648 .port I0x6000009d9fe0, L_0x6000039f15e0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31a648;
p0x7fe32a31aa08 .port I0x6000009d9fe0, L_0x6000039f1720;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31aa08;
p0x7fe32a31adc8 .port I0x6000009d9fe0, L_0x6000039f1860;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31adc8;
p0x7fe32a31b188 .port I0x6000009d9fe0, L_0x6000039f19a0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31b188;
p0x7fe32a31b548 .port I0x6000009d9fe0, L_0x6000039f1ae0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31b548;
p0x7fe32a31b908 .port I0x6000009d9fe0, L_0x6000039f1c20;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31b908;
S_0x7fe328a4bf00 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003807690_0 .net8 "Bitline1", 0 0, p0x7fe32a318038;  1 drivers, strength-aware
v0x600003807720_0 .net8 "Bitline2", 0 0, p0x7fe32a318068;  1 drivers, strength-aware
v0x6000038077b0_0 .net "D", 0 0, L_0x6000039f1cc0;  1 drivers
v0x600003807840_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x6000038078d0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003807960_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a3180f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038079f0_0 name=_ivl_0
o0x7fe32a318128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003807a80_0 name=_ivl_4
v0x600003807b10_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003807ba0_0 .net "dffOut", 0 0, v0x600003807570_0;  1 drivers
v0x600003807c30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f08c0 .functor MUXZ 1, o0x7fe32a3180f8, v0x600003807570_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0960 .functor MUXZ 1, o0x7fe32a318128, v0x600003807570_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4c070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003807330_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038073c0_0 .net "d", 0 0, L_0x6000039f1cc0;  alias, 1 drivers
v0x600003807450_0 .net "q", 0 0, v0x600003807570_0;  alias, 1 drivers
v0x6000038074e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003807570_0 .var "state", 0 0;
v0x600003807600_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4c1e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003800090_0 .net8 "Bitline1", 0 0, p0x7fe32a318458;  1 drivers, strength-aware
v0x600003800120_0 .net8 "Bitline2", 0 0, p0x7fe32a318488;  1 drivers, strength-aware
v0x6000038001b0_0 .net "D", 0 0, L_0x6000039f1d60;  1 drivers
v0x600003800240_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x6000038002d0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003800360_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a3184b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038003f0_0 name=_ivl_0
o0x7fe32a3184e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003800480_0 name=_ivl_4
v0x600003800510_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038005a0_0 .net "dffOut", 0 0, v0x600003807f00_0;  1 drivers
v0x600003800630_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f0a00 .functor MUXZ 1, o0x7fe32a3184b8, v0x600003807f00_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0aa0 .functor MUXZ 1, o0x7fe32a3184e8, v0x600003807f00_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4c350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003807cc0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003807d50_0 .net "d", 0 0, L_0x6000039f1d60;  alias, 1 drivers
v0x600003807de0_0 .net "q", 0 0, v0x600003807f00_0;  alias, 1 drivers
v0x600003807e70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003807f00_0 .var "state", 0 0;
v0x600003800000_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4c4c0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003800a20_0 .net8 "Bitline1", 0 0, p0x7fe32a318818;  1 drivers, strength-aware
v0x600003800ab0_0 .net8 "Bitline2", 0 0, p0x7fe32a318848;  1 drivers, strength-aware
v0x600003800b40_0 .net "D", 0 0, L_0x6000039f1e00;  1 drivers
v0x600003800bd0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003800c60_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003800cf0_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a318878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003800d80_0 name=_ivl_0
o0x7fe32a3188a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003800e10_0 name=_ivl_4
v0x600003800ea0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003800f30_0 .net "dffOut", 0 0, v0x600003800900_0;  1 drivers
v0x600003800fc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f0b40 .functor MUXZ 1, o0x7fe32a318878, v0x600003800900_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0be0 .functor MUXZ 1, o0x7fe32a3188a8, v0x600003800900_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4c630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4c4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038006c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003800750_0 .net "d", 0 0, L_0x6000039f1e00;  alias, 1 drivers
v0x6000038007e0_0 .net "q", 0 0, v0x600003800900_0;  alias, 1 drivers
v0x600003800870_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003800900_0 .var "state", 0 0;
v0x600003800990_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4c7a0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038013b0_0 .net8 "Bitline1", 0 0, p0x7fe32a318bd8;  1 drivers, strength-aware
v0x600003801440_0 .net8 "Bitline2", 0 0, p0x7fe32a318c08;  1 drivers, strength-aware
v0x6000038014d0_0 .net "D", 0 0, L_0x6000039f1ea0;  1 drivers
v0x600003801560_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x6000038015f0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003801680_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a318c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003801710_0 name=_ivl_0
o0x7fe32a318c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038017a0_0 name=_ivl_4
v0x600003801830_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038018c0_0 .net "dffOut", 0 0, v0x600003801290_0;  1 drivers
v0x600003801950_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f0c80 .functor MUXZ 1, o0x7fe32a318c38, v0x600003801290_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0d20 .functor MUXZ 1, o0x7fe32a318c68, v0x600003801290_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4c910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4c7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003801050_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038010e0_0 .net "d", 0 0, L_0x6000039f1ea0;  alias, 1 drivers
v0x600003801170_0 .net "q", 0 0, v0x600003801290_0;  alias, 1 drivers
v0x600003801200_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003801290_0 .var "state", 0 0;
v0x600003801320_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4ca80 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003801d40_0 .net8 "Bitline1", 0 0, p0x7fe32a318f98;  1 drivers, strength-aware
v0x600003801dd0_0 .net8 "Bitline2", 0 0, p0x7fe32a318fc8;  1 drivers, strength-aware
v0x600003801e60_0 .net "D", 0 0, L_0x6000039f1f40;  1 drivers
v0x600003801ef0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003801f80_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003802010_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a318ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038020a0_0 name=_ivl_0
o0x7fe32a319028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003802130_0 name=_ivl_4
v0x6000038021c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003802250_0 .net "dffOut", 0 0, v0x600003801c20_0;  1 drivers
v0x6000038022e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f0dc0 .functor MUXZ 1, o0x7fe32a318ff8, v0x600003801c20_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0e60 .functor MUXZ 1, o0x7fe32a319028, v0x600003801c20_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4cbf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038019e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003801a70_0 .net "d", 0 0, L_0x6000039f1f40;  alias, 1 drivers
v0x600003801b00_0 .net "q", 0 0, v0x600003801c20_0;  alias, 1 drivers
v0x600003801b90_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003801c20_0 .var "state", 0 0;
v0x600003801cb0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4cd60 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038026d0_0 .net8 "Bitline1", 0 0, p0x7fe32a319358;  1 drivers, strength-aware
v0x600003802760_0 .net8 "Bitline2", 0 0, p0x7fe32a319388;  1 drivers, strength-aware
v0x6000038027f0_0 .net "D", 0 0, L_0x6000039f1fe0;  1 drivers
v0x600003802880_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003802910_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x6000038029a0_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a3193b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003802a30_0 name=_ivl_0
o0x7fe32a3193e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003802ac0_0 name=_ivl_4
v0x600003802b50_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003802be0_0 .net "dffOut", 0 0, v0x6000038025b0_0;  1 drivers
v0x600003802c70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f0f00 .functor MUXZ 1, o0x7fe32a3193b8, v0x6000038025b0_0, L_0x60000390d7c0, C4<>;
L_0x6000039f0fa0 .functor MUXZ 1, o0x7fe32a3193e8, v0x6000038025b0_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4ced0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003802370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003802400_0 .net "d", 0 0, L_0x6000039f1fe0;  alias, 1 drivers
v0x600003802490_0 .net "q", 0 0, v0x6000038025b0_0;  alias, 1 drivers
v0x600003802520_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038025b0_0 .var "state", 0 0;
v0x600003802640_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4d040 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003803060_0 .net8 "Bitline1", 0 0, p0x7fe32a319718;  1 drivers, strength-aware
v0x6000038030f0_0 .net8 "Bitline2", 0 0, p0x7fe32a319748;  1 drivers, strength-aware
v0x600003803180_0 .net "D", 0 0, L_0x6000039f2080;  1 drivers
v0x600003803210_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x6000038032a0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003803330_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a319778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038033c0_0 name=_ivl_0
o0x7fe32a3197a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003803450_0 name=_ivl_4
v0x6000038034e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003803570_0 .net "dffOut", 0 0, v0x600003802f40_0;  1 drivers
v0x600003803600_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1040 .functor MUXZ 1, o0x7fe32a319778, v0x600003802f40_0, L_0x60000390d7c0, C4<>;
L_0x6000039f10e0 .functor MUXZ 1, o0x7fe32a3197a8, v0x600003802f40_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4d1b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003802d00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003802d90_0 .net "d", 0 0, L_0x6000039f2080;  alias, 1 drivers
v0x600003802e20_0 .net "q", 0 0, v0x600003802f40_0;  alias, 1 drivers
v0x600003802eb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003802f40_0 .var "state", 0 0;
v0x600003802fd0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4d320 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038039f0_0 .net8 "Bitline1", 0 0, p0x7fe32a319ad8;  1 drivers, strength-aware
v0x600003803a80_0 .net8 "Bitline2", 0 0, p0x7fe32a319b08;  1 drivers, strength-aware
v0x600003803b10_0 .net "D", 0 0, L_0x6000039f2120;  1 drivers
v0x600003803ba0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003803c30_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003803cc0_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a319b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003803d50_0 name=_ivl_0
o0x7fe32a319b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003803de0_0 name=_ivl_4
v0x600003803e70_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003803f00_0 .net "dffOut", 0 0, v0x6000038038d0_0;  1 drivers
v0x60000381c000_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1180 .functor MUXZ 1, o0x7fe32a319b38, v0x6000038038d0_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1220 .functor MUXZ 1, o0x7fe32a319b68, v0x6000038038d0_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4d490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4d320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003803690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003803720_0 .net "d", 0 0, L_0x6000039f2120;  alias, 1 drivers
v0x6000038037b0_0 .net "q", 0 0, v0x6000038038d0_0;  alias, 1 drivers
v0x600003803840_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038038d0_0 .var "state", 0 0;
v0x600003803960_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4d600 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381c3f0_0 .net8 "Bitline1", 0 0, p0x7fe32a319e98;  1 drivers, strength-aware
v0x60000381c480_0 .net8 "Bitline2", 0 0, p0x7fe32a319ec8;  1 drivers, strength-aware
v0x60000381c510_0 .net "D", 0 0, L_0x6000039f21c0;  1 drivers
v0x60000381c5a0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381c630_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381c6c0_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a319ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381c750_0 name=_ivl_0
o0x7fe32a319f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381c7e0_0 name=_ivl_4
v0x60000381c870_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381c900_0 .net "dffOut", 0 0, v0x60000381c2d0_0;  1 drivers
v0x60000381c990_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f12c0 .functor MUXZ 1, o0x7fe32a319ef8, v0x60000381c2d0_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1360 .functor MUXZ 1, o0x7fe32a319f28, v0x60000381c2d0_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4d770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4d600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381c090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381c120_0 .net "d", 0 0, L_0x6000039f21c0;  alias, 1 drivers
v0x60000381c1b0_0 .net "q", 0 0, v0x60000381c2d0_0;  alias, 1 drivers
v0x60000381c240_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381c2d0_0 .var "state", 0 0;
v0x60000381c360_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4dae0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381cd80_0 .net8 "Bitline1", 0 0, p0x7fe32a31a258;  1 drivers, strength-aware
v0x60000381ce10_0 .net8 "Bitline2", 0 0, p0x7fe32a31a288;  1 drivers, strength-aware
v0x60000381cea0_0 .net "D", 0 0, L_0x6000039f2260;  1 drivers
v0x60000381cf30_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381cfc0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381d050_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31a2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381d0e0_0 name=_ivl_0
o0x7fe32a31a2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381d170_0 name=_ivl_4
v0x60000381d200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381d290_0 .net "dffOut", 0 0, v0x60000381cc60_0;  1 drivers
v0x60000381d320_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1400 .functor MUXZ 1, o0x7fe32a31a2b8, v0x60000381cc60_0, L_0x60000390d7c0, C4<>;
L_0x6000039f14a0 .functor MUXZ 1, o0x7fe32a31a2e8, v0x60000381cc60_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4dc50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4dae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381ca20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381cab0_0 .net "d", 0 0, L_0x6000039f2260;  alias, 1 drivers
v0x60000381cb40_0 .net "q", 0 0, v0x60000381cc60_0;  alias, 1 drivers
v0x60000381cbd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381cc60_0 .var "state", 0 0;
v0x60000381ccf0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4ddc0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381d710_0 .net8 "Bitline1", 0 0, p0x7fe32a31a618;  1 drivers, strength-aware
v0x60000381d7a0_0 .net8 "Bitline2", 0 0, p0x7fe32a31a648;  1 drivers, strength-aware
v0x60000381d830_0 .net "D", 0 0, L_0x6000039f2300;  1 drivers
v0x60000381d8c0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381d950_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381d9e0_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31a678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381da70_0 name=_ivl_0
o0x7fe32a31a6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381db00_0 name=_ivl_4
v0x60000381db90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381dc20_0 .net "dffOut", 0 0, v0x60000381d5f0_0;  1 drivers
v0x60000381dcb0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1540 .functor MUXZ 1, o0x7fe32a31a678, v0x60000381d5f0_0, L_0x60000390d7c0, C4<>;
L_0x6000039f15e0 .functor MUXZ 1, o0x7fe32a31a6a8, v0x60000381d5f0_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4df30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4ddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381d3b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381d440_0 .net "d", 0 0, L_0x6000039f2300;  alias, 1 drivers
v0x60000381d4d0_0 .net "q", 0 0, v0x60000381d5f0_0;  alias, 1 drivers
v0x60000381d560_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381d5f0_0 .var "state", 0 0;
v0x60000381d680_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4e0a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381e0a0_0 .net8 "Bitline1", 0 0, p0x7fe32a31a9d8;  1 drivers, strength-aware
v0x60000381e130_0 .net8 "Bitline2", 0 0, p0x7fe32a31aa08;  1 drivers, strength-aware
v0x60000381e1c0_0 .net "D", 0 0, L_0x6000039f23a0;  1 drivers
v0x60000381e250_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381e2e0_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381e370_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31aa38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381e400_0 name=_ivl_0
o0x7fe32a31aa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381e490_0 name=_ivl_4
v0x60000381e520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381e5b0_0 .net "dffOut", 0 0, v0x60000381df80_0;  1 drivers
v0x60000381e640_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1680 .functor MUXZ 1, o0x7fe32a31aa38, v0x60000381df80_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1720 .functor MUXZ 1, o0x7fe32a31aa68, v0x60000381df80_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4e210 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4e0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381dd40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381ddd0_0 .net "d", 0 0, L_0x6000039f23a0;  alias, 1 drivers
v0x60000381de60_0 .net "q", 0 0, v0x60000381df80_0;  alias, 1 drivers
v0x60000381def0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381df80_0 .var "state", 0 0;
v0x60000381e010_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4e380 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381ea30_0 .net8 "Bitline1", 0 0, p0x7fe32a31ad98;  1 drivers, strength-aware
v0x60000381eac0_0 .net8 "Bitline2", 0 0, p0x7fe32a31adc8;  1 drivers, strength-aware
v0x60000381eb50_0 .net "D", 0 0, L_0x6000039f2440;  1 drivers
v0x60000381ebe0_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381ec70_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381ed00_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31adf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381ed90_0 name=_ivl_0
o0x7fe32a31ae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381ee20_0 name=_ivl_4
v0x60000381eeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381ef40_0 .net "dffOut", 0 0, v0x60000381e910_0;  1 drivers
v0x60000381efd0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f17c0 .functor MUXZ 1, o0x7fe32a31adf8, v0x60000381e910_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1860 .functor MUXZ 1, o0x7fe32a31ae28, v0x60000381e910_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4e4f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381e6d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381e760_0 .net "d", 0 0, L_0x6000039f2440;  alias, 1 drivers
v0x60000381e7f0_0 .net "q", 0 0, v0x60000381e910_0;  alias, 1 drivers
v0x60000381e880_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381e910_0 .var "state", 0 0;
v0x60000381e9a0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4e660 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381f3c0_0 .net8 "Bitline1", 0 0, p0x7fe32a31b158;  1 drivers, strength-aware
v0x60000381f450_0 .net8 "Bitline2", 0 0, p0x7fe32a31b188;  1 drivers, strength-aware
v0x60000381f4e0_0 .net "D", 0 0, L_0x6000039f24e0;  1 drivers
v0x60000381f570_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x60000381f600_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x60000381f690_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31b1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381f720_0 name=_ivl_0
o0x7fe32a31b1e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381f7b0_0 name=_ivl_4
v0x60000381f840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381f8d0_0 .net "dffOut", 0 0, v0x60000381f2a0_0;  1 drivers
v0x60000381f960_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1900 .functor MUXZ 1, o0x7fe32a31b1b8, v0x60000381f2a0_0, L_0x60000390d7c0, C4<>;
L_0x6000039f19a0 .functor MUXZ 1, o0x7fe32a31b1e8, v0x60000381f2a0_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4e7d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4e660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381f060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381f0f0_0 .net "d", 0 0, L_0x6000039f24e0;  alias, 1 drivers
v0x60000381f180_0 .net "q", 0 0, v0x60000381f2a0_0;  alias, 1 drivers
v0x60000381f210_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381f2a0_0 .var "state", 0 0;
v0x60000381f330_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4e940 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381fd50_0 .net8 "Bitline1", 0 0, p0x7fe32a31b518;  1 drivers, strength-aware
v0x60000381fde0_0 .net8 "Bitline2", 0 0, p0x7fe32a31b548;  1 drivers, strength-aware
v0x60000381fe70_0 .net "D", 0 0, L_0x6000039f2580;  1 drivers
v0x60000381ff00_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003818000_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003818090_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31b578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003818120_0 name=_ivl_0
o0x7fe32a31b5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038181b0_0 name=_ivl_4
v0x600003818240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038182d0_0 .net "dffOut", 0 0, v0x60000381fc30_0;  1 drivers
v0x600003818360_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1a40 .functor MUXZ 1, o0x7fe32a31b578, v0x60000381fc30_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1ae0 .functor MUXZ 1, o0x7fe32a31b5a8, v0x60000381fc30_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4eab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4e940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381f9f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381fa80_0 .net "d", 0 0, L_0x6000039f2580;  alias, 1 drivers
v0x60000381fb10_0 .net "q", 0 0, v0x60000381fc30_0;  alias, 1 drivers
v0x60000381fba0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381fc30_0 .var "state", 0 0;
v0x60000381fcc0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4ec20 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003818750_0 .net8 "Bitline1", 0 0, p0x7fe32a31b8d8;  1 drivers, strength-aware
v0x6000038187e0_0 .net8 "Bitline2", 0 0, p0x7fe32a31b908;  1 drivers, strength-aware
v0x600003818870_0 .net "D", 0 0, L_0x6000039f2620;  1 drivers
v0x600003818900_0 .net "ReadEnable1", 0 0, L_0x60000390d7c0;  alias, 1 drivers
v0x600003818990_0 .net "ReadEnable2", 0 0, L_0x60000390e1c0;  alias, 1 drivers
v0x600003818a20_0 .net "WriteEnable", 0 0, L_0x60000390cdc0;  alias, 1 drivers
o0x7fe32a31b938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003818ab0_0 name=_ivl_0
o0x7fe32a31b968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003818b40_0 name=_ivl_4
v0x600003818bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003818c60_0 .net "dffOut", 0 0, v0x600003818630_0;  1 drivers
v0x600003818cf0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f1b80 .functor MUXZ 1, o0x7fe32a31b938, v0x600003818630_0, L_0x60000390d7c0, C4<>;
L_0x6000039f1c20 .functor MUXZ 1, o0x7fe32a31b968, v0x600003818630_0, L_0x60000390e1c0, C4<>;
S_0x7fe328a4ed90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4ec20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038183f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003818480_0 .net "d", 0 0, L_0x6000039f2620;  alias, 1 drivers
v0x600003818510_0 .net "q", 0 0, v0x600003818630_0;  alias, 1 drivers
v0x6000038185a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003818630_0 .var "state", 0 0;
v0x6000038186c0_0 .net "wen", 0 0, L_0x60000390cdc0;  alias, 1 drivers
S_0x7fe328a4d8e0 .scope module, "regArray[15]" "Register" 26 24, 14 100 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000382cbd0_0 .net8 "Bitline1", 15 0, p0x7fe3288b95a8;  alias, 0 drivers, strength-aware
v0x60000382cc60_0 .net8 "Bitline2", 15 0, p0x7fe3288b95d8;  alias, 0 drivers, strength-aware
v0x60000382ccf0_0 .net "D", 15 0, L_0x600003917340;  alias, 1 drivers
v0x60000382cd80_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  1 drivers
v0x60000382ce10_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  1 drivers
v0x60000382cea0_0 .net "WriteReg", 0 0, L_0x60000390ce60;  1 drivers
v0x60000382cf30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000382cfc0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3ac0 .part L_0x600003917340, 0, 1;
L_0x6000039f3b60 .part L_0x600003917340, 1, 1;
L_0x6000039f3c00 .part L_0x600003917340, 2, 1;
L_0x6000039f3ca0 .part L_0x600003917340, 3, 1;
L_0x6000039f3d40 .part L_0x600003917340, 4, 1;
L_0x6000039f3de0 .part L_0x600003917340, 5, 1;
L_0x6000039f3e80 .part L_0x600003917340, 6, 1;
L_0x6000039f3f20 .part L_0x600003917340, 7, 1;
L_0x60000390c000 .part L_0x600003917340, 8, 1;
L_0x60000390c0a0 .part L_0x600003917340, 9, 1;
L_0x60000390c140 .part L_0x600003917340, 10, 1;
L_0x60000390c1e0 .part L_0x600003917340, 11, 1;
L_0x60000390c280 .part L_0x600003917340, 12, 1;
L_0x60000390c320 .part L_0x600003917340, 13, 1;
L_0x60000390c3c0 .part L_0x600003917340, 14, 1;
L_0x60000390c460 .part L_0x600003917340, 15, 1;
p0x7fe32a31be48 .port I0x600000894740, L_0x6000039f26c0;
 .tranvp 16 1 0, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31be48;
p0x7fe32a31c268 .port I0x600000894740, L_0x6000039f2800;
 .tranvp 16 1 1, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31c268;
p0x7fe32a31c628 .port I0x600000894740, L_0x6000039f2940;
 .tranvp 16 1 2, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31c628;
p0x7fe32a31c9e8 .port I0x600000894740, L_0x6000039f2a80;
 .tranvp 16 1 3, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31c9e8;
p0x7fe32a31cda8 .port I0x600000894740, L_0x6000039f2bc0;
 .tranvp 16 1 4, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31cda8;
p0x7fe32a31d168 .port I0x600000894740, L_0x6000039f2d00;
 .tranvp 16 1 5, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31d168;
p0x7fe32a31d528 .port I0x600000894740, L_0x6000039f2e40;
 .tranvp 16 1 6, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31d528;
p0x7fe32a31d8e8 .port I0x600000894740, L_0x6000039f2f80;
 .tranvp 16 1 7, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31d8e8;
p0x7fe32a31dca8 .port I0x600000894740, L_0x6000039f30c0;
 .tranvp 16 1 8, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31dca8;
p0x7fe32a31e068 .port I0x600000894740, L_0x6000039f3200;
 .tranvp 16 1 9, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31e068;
p0x7fe32a31e428 .port I0x600000894740, L_0x6000039f3340;
 .tranvp 16 1 10, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31e428;
p0x7fe32a31e7e8 .port I0x600000894740, L_0x6000039f3480;
 .tranvp 16 1 11, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31e7e8;
p0x7fe32a31eba8 .port I0x600000894740, L_0x6000039f35c0;
 .tranvp 16 1 12, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31eba8;
p0x7fe32a31ef68 .port I0x600000894740, L_0x6000039f3700;
 .tranvp 16 1 13, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31ef68;
p0x7fe32a31f328 .port I0x600000894740, L_0x6000039f3840;
 .tranvp 16 1 14, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31f328;
p0x7fe32a31f6e8 .port I0x600000894740, L_0x6000039f3980;
 .tranvp 16 1 15, I0x600000894740, p0x7fe3288b95a8 p0x7fe32a31f6e8;
p0x7fe32a31be78 .port I0x6000009d9fe0, L_0x6000039f2760;
 .tranvp 16 1 0, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31be78;
p0x7fe32a31c298 .port I0x6000009d9fe0, L_0x6000039f28a0;
 .tranvp 16 1 1, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31c298;
p0x7fe32a31c658 .port I0x6000009d9fe0, L_0x6000039f29e0;
 .tranvp 16 1 2, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31c658;
p0x7fe32a31ca18 .port I0x6000009d9fe0, L_0x6000039f2b20;
 .tranvp 16 1 3, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31ca18;
p0x7fe32a31cdd8 .port I0x6000009d9fe0, L_0x6000039f2c60;
 .tranvp 16 1 4, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31cdd8;
p0x7fe32a31d198 .port I0x6000009d9fe0, L_0x6000039f2da0;
 .tranvp 16 1 5, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31d198;
p0x7fe32a31d558 .port I0x6000009d9fe0, L_0x6000039f2ee0;
 .tranvp 16 1 6, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31d558;
p0x7fe32a31d918 .port I0x6000009d9fe0, L_0x6000039f3020;
 .tranvp 16 1 7, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31d918;
p0x7fe32a31dcd8 .port I0x6000009d9fe0, L_0x6000039f3160;
 .tranvp 16 1 8, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31dcd8;
p0x7fe32a31e098 .port I0x6000009d9fe0, L_0x6000039f32a0;
 .tranvp 16 1 9, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31e098;
p0x7fe32a31e458 .port I0x6000009d9fe0, L_0x6000039f33e0;
 .tranvp 16 1 10, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31e458;
p0x7fe32a31e818 .port I0x6000009d9fe0, L_0x6000039f3520;
 .tranvp 16 1 11, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31e818;
p0x7fe32a31ebd8 .port I0x6000009d9fe0, L_0x6000039f3660;
 .tranvp 16 1 12, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31ebd8;
p0x7fe32a31ef98 .port I0x6000009d9fe0, L_0x6000039f37a0;
 .tranvp 16 1 13, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31ef98;
p0x7fe32a31f358 .port I0x6000009d9fe0, L_0x6000039f38e0;
 .tranvp 16 1 14, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31f358;
p0x7fe32a31f718 .port I0x6000009d9fe0, L_0x6000039f3a20;
 .tranvp 16 1 15, I0x6000009d9fe0, p0x7fe3288b95d8 p0x7fe32a31f718;
S_0x7fe328a4f300 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003819560_0 .net8 "Bitline1", 0 0, p0x7fe32a31be48;  1 drivers, strength-aware
v0x6000038195f0_0 .net8 "Bitline2", 0 0, p0x7fe32a31be78;  1 drivers, strength-aware
v0x600003819680_0 .net "D", 0 0, L_0x6000039f3ac0;  1 drivers
v0x600003819710_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038197a0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003819830_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31bf08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038198c0_0 name=_ivl_0
o0x7fe32a31bf38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003819950_0 name=_ivl_4
v0x6000038199e0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003819a70_0 .net "dffOut", 0 0, v0x600003819440_0;  1 drivers
v0x600003819b00_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f26c0 .functor MUXZ 1, o0x7fe32a31bf08, v0x600003819440_0, L_0x60000390d860, C4<>;
L_0x6000039f2760 .functor MUXZ 1, o0x7fe32a31bf38, v0x600003819440_0, L_0x60000390e260, C4<>;
S_0x7fe328a4f470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003819200_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003819290_0 .net "d", 0 0, L_0x6000039f3ac0;  alias, 1 drivers
v0x600003819320_0 .net "q", 0 0, v0x600003819440_0;  alias, 1 drivers
v0x6000038193b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003819440_0 .var "state", 0 0;
v0x6000038194d0_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a4f5e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003819ef0_0 .net8 "Bitline1", 0 0, p0x7fe32a31c268;  1 drivers, strength-aware
v0x600003819f80_0 .net8 "Bitline2", 0 0, p0x7fe32a31c298;  1 drivers, strength-aware
v0x60000381a010_0 .net "D", 0 0, L_0x6000039f3b60;  1 drivers
v0x60000381a0a0_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x60000381a130_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x60000381a1c0_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31c2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381a250_0 name=_ivl_0
o0x7fe32a31c2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381a2e0_0 name=_ivl_4
v0x60000381a370_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381a400_0 .net "dffOut", 0 0, v0x600003819dd0_0;  1 drivers
v0x60000381a490_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2800 .functor MUXZ 1, o0x7fe32a31c2c8, v0x600003819dd0_0, L_0x60000390d860, C4<>;
L_0x6000039f28a0 .functor MUXZ 1, o0x7fe32a31c2f8, v0x600003819dd0_0, L_0x60000390e260, C4<>;
S_0x7fe328a4f750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4f5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003819b90_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003819c20_0 .net "d", 0 0, L_0x6000039f3b60;  alias, 1 drivers
v0x600003819cb0_0 .net "q", 0 0, v0x600003819dd0_0;  alias, 1 drivers
v0x600003819d40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003819dd0_0 .var "state", 0 0;
v0x600003819e60_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a4f8c0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381a880_0 .net8 "Bitline1", 0 0, p0x7fe32a31c628;  1 drivers, strength-aware
v0x60000381a910_0 .net8 "Bitline2", 0 0, p0x7fe32a31c658;  1 drivers, strength-aware
v0x60000381a9a0_0 .net "D", 0 0, L_0x6000039f3c00;  1 drivers
v0x60000381aa30_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x60000381aac0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x60000381ab50_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31c688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381abe0_0 name=_ivl_0
o0x7fe32a31c6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381ac70_0 name=_ivl_4
v0x60000381ad00_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381ad90_0 .net "dffOut", 0 0, v0x60000381a760_0;  1 drivers
v0x60000381ae20_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2940 .functor MUXZ 1, o0x7fe32a31c688, v0x60000381a760_0, L_0x60000390d860, C4<>;
L_0x6000039f29e0 .functor MUXZ 1, o0x7fe32a31c6b8, v0x60000381a760_0, L_0x60000390e260, C4<>;
S_0x7fe328a4fa30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4f8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381a520_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381a5b0_0 .net "d", 0 0, L_0x6000039f3c00;  alias, 1 drivers
v0x60000381a640_0 .net "q", 0 0, v0x60000381a760_0;  alias, 1 drivers
v0x60000381a6d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381a760_0 .var "state", 0 0;
v0x60000381a7f0_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a4fba0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381b210_0 .net8 "Bitline1", 0 0, p0x7fe32a31c9e8;  1 drivers, strength-aware
v0x60000381b2a0_0 .net8 "Bitline2", 0 0, p0x7fe32a31ca18;  1 drivers, strength-aware
v0x60000381b330_0 .net "D", 0 0, L_0x6000039f3ca0;  1 drivers
v0x60000381b3c0_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x60000381b450_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x60000381b4e0_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31ca48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381b570_0 name=_ivl_0
o0x7fe32a31ca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381b600_0 name=_ivl_4
v0x60000381b690_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381b720_0 .net "dffOut", 0 0, v0x60000381b0f0_0;  1 drivers
v0x60000381b7b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2a80 .functor MUXZ 1, o0x7fe32a31ca48, v0x60000381b0f0_0, L_0x60000390d860, C4<>;
L_0x6000039f2b20 .functor MUXZ 1, o0x7fe32a31ca78, v0x60000381b0f0_0, L_0x60000390e260, C4<>;
S_0x7fe328a4fd10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4fba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381aeb0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381af40_0 .net "d", 0 0, L_0x6000039f3ca0;  alias, 1 drivers
v0x60000381afd0_0 .net "q", 0 0, v0x60000381b0f0_0;  alias, 1 drivers
v0x60000381b060_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381b0f0_0 .var "state", 0 0;
v0x60000381b180_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a4fe80 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000381bba0_0 .net8 "Bitline1", 0 0, p0x7fe32a31cda8;  1 drivers, strength-aware
v0x60000381bc30_0 .net8 "Bitline2", 0 0, p0x7fe32a31cdd8;  1 drivers, strength-aware
v0x60000381bcc0_0 .net "D", 0 0, L_0x6000039f3d40;  1 drivers
v0x60000381bd50_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x60000381bde0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x60000381be70_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000381bf00_0 name=_ivl_0
o0x7fe32a31ce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003814000_0 name=_ivl_4
v0x600003814090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003814120_0 .net "dffOut", 0 0, v0x60000381ba80_0;  1 drivers
v0x6000038141b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2bc0 .functor MUXZ 1, o0x7fe32a31ce08, v0x60000381ba80_0, L_0x60000390d860, C4<>;
L_0x6000039f2c60 .functor MUXZ 1, o0x7fe32a31ce38, v0x60000381ba80_0, L_0x60000390e260, C4<>;
S_0x7fe328a4fff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a4fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000381b840_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000381b8d0_0 .net "d", 0 0, L_0x6000039f3d40;  alias, 1 drivers
v0x60000381b960_0 .net "q", 0 0, v0x60000381ba80_0;  alias, 1 drivers
v0x60000381b9f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000381ba80_0 .var "state", 0 0;
v0x60000381bb10_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a50160 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038145a0_0 .net8 "Bitline1", 0 0, p0x7fe32a31d168;  1 drivers, strength-aware
v0x600003814630_0 .net8 "Bitline2", 0 0, p0x7fe32a31d198;  1 drivers, strength-aware
v0x6000038146c0_0 .net "D", 0 0, L_0x6000039f3de0;  1 drivers
v0x600003814750_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038147e0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003814870_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31d1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003814900_0 name=_ivl_0
o0x7fe32a31d1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003814990_0 name=_ivl_4
v0x600003814a20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003814ab0_0 .net "dffOut", 0 0, v0x600003814480_0;  1 drivers
v0x600003814b40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2d00 .functor MUXZ 1, o0x7fe32a31d1c8, v0x600003814480_0, L_0x60000390d860, C4<>;
L_0x6000039f2da0 .functor MUXZ 1, o0x7fe32a31d1f8, v0x600003814480_0, L_0x60000390e260, C4<>;
S_0x7fe328a502d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a50160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003814240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038142d0_0 .net "d", 0 0, L_0x6000039f3de0;  alias, 1 drivers
v0x600003814360_0 .net "q", 0 0, v0x600003814480_0;  alias, 1 drivers
v0x6000038143f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003814480_0 .var "state", 0 0;
v0x600003814510_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a50440 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003814f30_0 .net8 "Bitline1", 0 0, p0x7fe32a31d528;  1 drivers, strength-aware
v0x600003814fc0_0 .net8 "Bitline2", 0 0, p0x7fe32a31d558;  1 drivers, strength-aware
v0x600003815050_0 .net "D", 0 0, L_0x6000039f3e80;  1 drivers
v0x6000038150e0_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x600003815170_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003815200_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31d588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003815290_0 name=_ivl_0
o0x7fe32a31d5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003815320_0 name=_ivl_4
v0x6000038153b0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003815440_0 .net "dffOut", 0 0, v0x600003814e10_0;  1 drivers
v0x6000038154d0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2e40 .functor MUXZ 1, o0x7fe32a31d588, v0x600003814e10_0, L_0x60000390d860, C4<>;
L_0x6000039f2ee0 .functor MUXZ 1, o0x7fe32a31d5b8, v0x600003814e10_0, L_0x60000390e260, C4<>;
S_0x7fe328a505b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a50440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003814bd0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003814c60_0 .net "d", 0 0, L_0x6000039f3e80;  alias, 1 drivers
v0x600003814cf0_0 .net "q", 0 0, v0x600003814e10_0;  alias, 1 drivers
v0x600003814d80_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003814e10_0 .var "state", 0 0;
v0x600003814ea0_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a50720 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000038158c0_0 .net8 "Bitline1", 0 0, p0x7fe32a31d8e8;  1 drivers, strength-aware
v0x600003815950_0 .net8 "Bitline2", 0 0, p0x7fe32a31d918;  1 drivers, strength-aware
v0x6000038159e0_0 .net "D", 0 0, L_0x6000039f3f20;  1 drivers
v0x600003815a70_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x600003815b00_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003815b90_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31d948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003815c20_0 name=_ivl_0
o0x7fe32a31d978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003815cb0_0 name=_ivl_4
v0x600003815d40_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003815dd0_0 .net "dffOut", 0 0, v0x6000038157a0_0;  1 drivers
v0x600003815e60_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f2f80 .functor MUXZ 1, o0x7fe32a31d948, v0x6000038157a0_0, L_0x60000390d860, C4<>;
L_0x6000039f3020 .functor MUXZ 1, o0x7fe32a31d978, v0x6000038157a0_0, L_0x60000390e260, C4<>;
S_0x7fe328a50890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a50720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003815560_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038155f0_0 .net "d", 0 0, L_0x6000039f3f20;  alias, 1 drivers
v0x600003815680_0 .net "q", 0 0, v0x6000038157a0_0;  alias, 1 drivers
v0x600003815710_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038157a0_0 .var "state", 0 0;
v0x600003815830_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a50a00 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003816250_0 .net8 "Bitline1", 0 0, p0x7fe32a31dca8;  1 drivers, strength-aware
v0x6000038162e0_0 .net8 "Bitline2", 0 0, p0x7fe32a31dcd8;  1 drivers, strength-aware
v0x600003816370_0 .net "D", 0 0, L_0x60000390c000;  1 drivers
v0x600003816400_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x600003816490_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003816520_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31dd08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038165b0_0 name=_ivl_0
o0x7fe32a31dd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003816640_0 name=_ivl_4
v0x6000038166d0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003816760_0 .net "dffOut", 0 0, v0x600003816130_0;  1 drivers
v0x6000038167f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f30c0 .functor MUXZ 1, o0x7fe32a31dd08, v0x600003816130_0, L_0x60000390d860, C4<>;
L_0x6000039f3160 .functor MUXZ 1, o0x7fe32a31dd38, v0x600003816130_0, L_0x60000390e260, C4<>;
S_0x7fe328a50b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a50a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003815ef0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003815f80_0 .net "d", 0 0, L_0x60000390c000;  alias, 1 drivers
v0x600003816010_0 .net "q", 0 0, v0x600003816130_0;  alias, 1 drivers
v0x6000038160a0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003816130_0 .var "state", 0 0;
v0x6000038161c0_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a50ee0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003816be0_0 .net8 "Bitline1", 0 0, p0x7fe32a31e068;  1 drivers, strength-aware
v0x600003816c70_0 .net8 "Bitline2", 0 0, p0x7fe32a31e098;  1 drivers, strength-aware
v0x600003816d00_0 .net "D", 0 0, L_0x60000390c0a0;  1 drivers
v0x600003816d90_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x600003816e20_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003816eb0_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31e0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003816f40_0 name=_ivl_0
o0x7fe32a31e0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003816fd0_0 name=_ivl_4
v0x600003817060_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038170f0_0 .net "dffOut", 0 0, v0x600003816ac0_0;  1 drivers
v0x600003817180_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3200 .functor MUXZ 1, o0x7fe32a31e0c8, v0x600003816ac0_0, L_0x60000390d860, C4<>;
L_0x6000039f32a0 .functor MUXZ 1, o0x7fe32a31e0f8, v0x600003816ac0_0, L_0x60000390e260, C4<>;
S_0x7fe328a51050 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a50ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003816880_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003816910_0 .net "d", 0 0, L_0x60000390c0a0;  alias, 1 drivers
v0x6000038169a0_0 .net "q", 0 0, v0x600003816ac0_0;  alias, 1 drivers
v0x600003816a30_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003816ac0_0 .var "state", 0 0;
v0x600003816b50_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a511c0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003817570_0 .net8 "Bitline1", 0 0, p0x7fe32a31e428;  1 drivers, strength-aware
v0x600003817600_0 .net8 "Bitline2", 0 0, p0x7fe32a31e458;  1 drivers, strength-aware
v0x600003817690_0 .net "D", 0 0, L_0x60000390c140;  1 drivers
v0x600003817720_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038177b0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003817840_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31e488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038178d0_0 name=_ivl_0
o0x7fe32a31e4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003817960_0 name=_ivl_4
v0x6000038179f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003817a80_0 .net "dffOut", 0 0, v0x600003817450_0;  1 drivers
v0x600003817b10_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3340 .functor MUXZ 1, o0x7fe32a31e488, v0x600003817450_0, L_0x60000390d860, C4<>;
L_0x6000039f33e0 .functor MUXZ 1, o0x7fe32a31e4b8, v0x600003817450_0, L_0x60000390e260, C4<>;
S_0x7fe328a51330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a511c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003817210_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038172a0_0 .net "d", 0 0, L_0x60000390c140;  alias, 1 drivers
v0x600003817330_0 .net "q", 0 0, v0x600003817450_0;  alias, 1 drivers
v0x6000038173c0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003817450_0 .var "state", 0 0;
v0x6000038174e0_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a514a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003817f00_0 .net8 "Bitline1", 0 0, p0x7fe32a31e7e8;  1 drivers, strength-aware
v0x600003810000_0 .net8 "Bitline2", 0 0, p0x7fe32a31e818;  1 drivers, strength-aware
v0x600003810090_0 .net "D", 0 0, L_0x60000390c1e0;  1 drivers
v0x600003810120_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038101b0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003810240_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31e848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038102d0_0 name=_ivl_0
o0x7fe32a31e878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003810360_0 name=_ivl_4
v0x6000038103f0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003810480_0 .net "dffOut", 0 0, v0x600003817de0_0;  1 drivers
v0x600003810510_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3480 .functor MUXZ 1, o0x7fe32a31e848, v0x600003817de0_0, L_0x60000390d860, C4<>;
L_0x6000039f3520 .functor MUXZ 1, o0x7fe32a31e878, v0x600003817de0_0, L_0x60000390e260, C4<>;
S_0x7fe328a51610 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a514a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003817ba0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003817c30_0 .net "d", 0 0, L_0x60000390c1e0;  alias, 1 drivers
v0x600003817cc0_0 .net "q", 0 0, v0x600003817de0_0;  alias, 1 drivers
v0x600003817d50_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003817de0_0 .var "state", 0 0;
v0x600003817e70_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a51780 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003810900_0 .net8 "Bitline1", 0 0, p0x7fe32a31eba8;  1 drivers, strength-aware
v0x600003810990_0 .net8 "Bitline2", 0 0, p0x7fe32a31ebd8;  1 drivers, strength-aware
v0x600003810a20_0 .net "D", 0 0, L_0x60000390c280;  1 drivers
v0x600003810ab0_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x600003810b40_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003810bd0_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31ec08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003810c60_0 name=_ivl_0
o0x7fe32a31ec38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003810cf0_0 name=_ivl_4
v0x600003810d80_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003810e10_0 .net "dffOut", 0 0, v0x6000038107e0_0;  1 drivers
v0x600003810ea0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f35c0 .functor MUXZ 1, o0x7fe32a31ec08, v0x6000038107e0_0, L_0x60000390d860, C4<>;
L_0x6000039f3660 .functor MUXZ 1, o0x7fe32a31ec38, v0x6000038107e0_0, L_0x60000390e260, C4<>;
S_0x7fe328a518f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a51780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038105a0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003810630_0 .net "d", 0 0, L_0x60000390c280;  alias, 1 drivers
v0x6000038106c0_0 .net "q", 0 0, v0x6000038107e0_0;  alias, 1 drivers
v0x600003810750_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x6000038107e0_0 .var "state", 0 0;
v0x600003810870_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a51a60 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003811290_0 .net8 "Bitline1", 0 0, p0x7fe32a31ef68;  1 drivers, strength-aware
v0x600003811320_0 .net8 "Bitline2", 0 0, p0x7fe32a31ef98;  1 drivers, strength-aware
v0x6000038113b0_0 .net "D", 0 0, L_0x60000390c320;  1 drivers
v0x600003811440_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038114d0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x600003811560_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31efc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038115f0_0 name=_ivl_0
o0x7fe32a31eff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003811680_0 name=_ivl_4
v0x600003811710_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x6000038117a0_0 .net "dffOut", 0 0, v0x600003811170_0;  1 drivers
v0x600003811830_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3700 .functor MUXZ 1, o0x7fe32a31efc8, v0x600003811170_0, L_0x60000390d860, C4<>;
L_0x6000039f37a0 .functor MUXZ 1, o0x7fe32a31eff8, v0x600003811170_0, L_0x60000390e260, C4<>;
S_0x7fe328a51bd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a51a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600003810f30_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003810fc0_0 .net "d", 0 0, L_0x60000390c320;  alias, 1 drivers
v0x600003811050_0 .net "q", 0 0, v0x600003811170_0;  alias, 1 drivers
v0x6000038110e0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003811170_0 .var "state", 0 0;
v0x600003811200_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe328a51d40 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600003811c20_0 .net8 "Bitline1", 0 0, p0x7fe32a31f328;  1 drivers, strength-aware
v0x600003811cb0_0 .net8 "Bitline2", 0 0, p0x7fe32a31f358;  1 drivers, strength-aware
v0x600003811d40_0 .net "D", 0 0, L_0x60000390c3c0;  1 drivers
v0x6000038b3d50_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x6000038b3de0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x6000038b3e70_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31f388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000038b3f00_0 name=_ivl_0
o0x7fe32a31f3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000382c000_0 name=_ivl_4
v0x60000382c090_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000382c120_0 .net "dffOut", 0 0, v0x600003811b00_0;  1 drivers
v0x60000382c1b0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3840 .functor MUXZ 1, o0x7fe32a31f388, v0x600003811b00_0, L_0x60000390d860, C4<>;
L_0x6000039f38e0 .functor MUXZ 1, o0x7fe32a31f3b8, v0x600003811b00_0, L_0x60000390e260, C4<>;
S_0x7fe328a51eb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe328a51d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000038118c0_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x600003811950_0 .net "d", 0 0, L_0x60000390c3c0;  alias, 1 drivers
v0x6000038119e0_0 .net "q", 0 0, v0x600003811b00_0;  alias, 1 drivers
v0x600003811a70_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x600003811b00_0 .var "state", 0 0;
v0x600003811b90_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe32a087400 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fe328a4d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000382c5a0_0 .net8 "Bitline1", 0 0, p0x7fe32a31f6e8;  1 drivers, strength-aware
v0x60000382c630_0 .net8 "Bitline2", 0 0, p0x7fe32a31f718;  1 drivers, strength-aware
v0x60000382c6c0_0 .net "D", 0 0, L_0x60000390c460;  1 drivers
v0x60000382c750_0 .net "ReadEnable1", 0 0, L_0x60000390d860;  alias, 1 drivers
v0x60000382c7e0_0 .net "ReadEnable2", 0 0, L_0x60000390e260;  alias, 1 drivers
v0x60000382c870_0 .net "WriteEnable", 0 0, L_0x60000390ce60;  alias, 1 drivers
o0x7fe32a31f748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000382c900_0 name=_ivl_0
o0x7fe32a31f778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000382c990_0 name=_ivl_4
v0x60000382ca20_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000382cab0_0 .net "dffOut", 0 0, v0x60000382c480_0;  1 drivers
v0x60000382cb40_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
L_0x6000039f3980 .functor MUXZ 1, o0x7fe32a31f748, v0x60000382c480_0, L_0x60000390d860, C4<>;
L_0x6000039f3a20 .functor MUXZ 1, o0x7fe32a31f778, v0x60000382c480_0, L_0x60000390e260, C4<>;
S_0x7fe32a087570 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fe32a087400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000382c240_0 .net "clk", 0 0, v0x600003821680_0;  alias, 1 drivers
v0x60000382c2d0_0 .net "d", 0 0, L_0x60000390c460;  alias, 1 drivers
v0x60000382c360_0 .net "q", 0 0, v0x60000382c480_0;  alias, 1 drivers
v0x60000382c3f0_0 .net "rst", 0 0, L_0x6000023d5260;  alias, 1 drivers
v0x60000382c480_0 .var "state", 0 0;
v0x60000382c510_0 .net "wen", 0 0, L_0x60000390ce60;  alias, 1 drivers
S_0x7fe32a086960 .scope module, "writeDecoder2" "WriteDecoder_4_16" 26 20, 14 76 0, S_0x7fe32a24f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x6000023dc620 .functor AND 1, L_0x6000039d4780, L_0x6000039d46e0, C4<1>, C4<1>;
L_0x6000023dc690 .functor AND 1, L_0x6000023dc620, L_0x6000039d4640, C4<1>, C4<1>;
L_0x6000023dc700 .functor AND 1, L_0x6000023dc690, L_0x6000039d45a0, C4<1>, C4<1>;
L_0x6000023dc770 .functor AND 1, L_0x6000023dc700, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dc7e0 .functor AND 1, L_0x6000039d4500, L_0x6000039d6c60, C4<1>, C4<1>;
L_0x6000023dc850 .functor AND 1, L_0x6000023dc7e0, L_0x6000039d6bc0, C4<1>, C4<1>;
L_0x6000023dc8c0 .functor AND 1, L_0x6000023dc850, L_0x6000039d6a80, C4<1>, C4<1>;
L_0x6000023dc930 .functor AND 1, L_0x6000023dc8c0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dc9a0 .functor AND 1, L_0x6000039d69e0, L_0x6000039d6940, C4<1>, C4<1>;
L_0x6000023dca80 .functor AND 1, L_0x6000023dc9a0, L_0x6000039d6800, C4<1>, C4<1>;
L_0x6000023dcaf0 .functor AND 1, L_0x6000023dca80, L_0x6000039d6760, C4<1>, C4<1>;
L_0x6000023dcb60 .functor AND 1, L_0x6000023dcaf0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dca10 .functor AND 1, L_0x6000039d66c0, L_0x6000039d6620, C4<1>, C4<1>;
L_0x6000023dcc40 .functor AND 1, L_0x6000023dca10, L_0x6000039d64e0, C4<1>, C4<1>;
L_0x6000023dccb0 .functor AND 1, L_0x6000023dcc40, L_0x6000039d6300, C4<1>, C4<1>;
L_0x6000023dcbd0 .functor AND 1, L_0x6000023dccb0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dcd20 .functor AND 1, L_0x6000039c9e00, L_0x6000039c9cc0, C4<1>, C4<1>;
L_0x6000023dcd90 .functor AND 1, L_0x6000023dcd20, L_0x6000039c9c20, C4<1>, C4<1>;
L_0x6000023dce00 .functor AND 1, L_0x6000023dcd90, L_0x6000039c9b80, C4<1>, C4<1>;
L_0x6000023dce70 .functor AND 1, L_0x6000023dce00, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dcee0 .functor AND 1, L_0x6000039c9a40, L_0x6000039c9900, C4<1>, C4<1>;
L_0x6000023dcf50 .functor AND 1, L_0x6000023dcee0, L_0x6000039c9ae0, C4<1>, C4<1>;
L_0x6000023dcfc0 .functor AND 1, L_0x6000023dcf50, L_0x6000039c97c0, C4<1>, C4<1>;
L_0x6000023dd030 .functor AND 1, L_0x6000023dcfc0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd0a0 .functor AND 1, L_0x6000039c9720, L_0x6000039c95e0, C4<1>, C4<1>;
L_0x6000023dd110 .functor AND 1, L_0x6000023dd0a0, L_0x6000039c94a0, C4<1>, C4<1>;
L_0x6000023dd180 .functor AND 1, L_0x6000023dd110, L_0x6000039c8000, C4<1>, C4<1>;
L_0x6000023dd1f0 .functor AND 1, L_0x6000023dd180, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd260 .functor AND 1, L_0x6000039cb520, L_0x6000039cb3e0, C4<1>, C4<1>;
L_0x6000023dd2d0 .functor AND 1, L_0x6000023dd260, L_0x6000039ec000, C4<1>, C4<1>;
L_0x6000023dd340 .functor AND 1, L_0x6000023dd2d0, L_0x6000039ec140, C4<1>, C4<1>;
L_0x6000023dd3b0 .functor AND 1, L_0x6000023dd340, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd420 .functor AND 1, L_0x6000039ec280, L_0x6000039ec320, C4<1>, C4<1>;
L_0x6000023dd490 .functor AND 1, L_0x6000023dd420, L_0x6000039ec3c0, C4<1>, C4<1>;
L_0x6000023dd500 .functor AND 1, L_0x6000023dd490, L_0x6000039ec460, C4<1>, C4<1>;
L_0x6000023dd570 .functor AND 1, L_0x6000023dd500, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd5e0 .functor AND 1, L_0x6000039ec5a0, L_0x6000039ec640, C4<1>, C4<1>;
L_0x6000023dd650 .functor AND 1, L_0x6000023dd5e0, L_0x6000039ec6e0, C4<1>, C4<1>;
L_0x6000023dd6c0 .functor AND 1, L_0x6000023dd650, L_0x6000039ec820, C4<1>, C4<1>;
L_0x6000023dd730 .functor AND 1, L_0x6000023dd6c0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd7a0 .functor AND 1, L_0x6000039ec960, L_0x6000039eca00, C4<1>, C4<1>;
L_0x6000023dd810 .functor AND 1, L_0x6000023dd7a0, L_0x6000039ecb40, C4<1>, C4<1>;
L_0x6000023dd880 .functor AND 1, L_0x6000023dd810, L_0x6000039ecbe0, C4<1>, C4<1>;
L_0x6000023dd8f0 .functor AND 1, L_0x6000023dd880, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023dd960 .functor AND 1, L_0x6000039ecd20, L_0x6000039ecdc0, C4<1>, C4<1>;
L_0x6000023dd9d0 .functor AND 1, L_0x6000023dd960, L_0x6000039ecf00, C4<1>, C4<1>;
L_0x6000023dda40 .functor AND 1, L_0x6000023dd9d0, L_0x6000039ed040, C4<1>, C4<1>;
L_0x6000023ddab0 .functor AND 1, L_0x6000023dda40, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023ddb20 .functor AND 1, L_0x6000039ed180, L_0x6000039ed2c0, C4<1>, C4<1>;
L_0x6000023ddb90 .functor AND 1, L_0x6000023ddb20, L_0x6000039ed360, C4<1>, C4<1>;
L_0x6000023ddc00 .functor AND 1, L_0x6000023ddb90, L_0x6000039ed400, C4<1>, C4<1>;
L_0x6000023ddc70 .functor AND 1, L_0x6000023ddc00, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023ddce0 .functor AND 1, L_0x6000039ed540, L_0x6000039ed680, C4<1>, C4<1>;
L_0x6000023ddd50 .functor AND 1, L_0x6000023ddce0, L_0x6000039ed720, C4<1>, C4<1>;
L_0x6000023dddc0 .functor AND 1, L_0x6000023ddd50, L_0x6000039ed860, C4<1>, C4<1>;
L_0x6000023dde30 .functor AND 1, L_0x6000023dddc0, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023ddea0 .functor AND 1, L_0x6000039ed9a0, L_0x6000039edae0, C4<1>, C4<1>;
L_0x6000023ddf10 .functor AND 1, L_0x6000023ddea0, L_0x6000039edc20, C4<1>, C4<1>;
L_0x6000023ddf80 .functor AND 1, L_0x6000023ddf10, L_0x6000039edcc0, C4<1>, C4<1>;
L_0x6000023ddff0 .functor AND 1, L_0x6000023ddf80, v0x600003bdf960_0, C4<1>, C4<1>;
L_0x6000023de060 .functor AND 1, L_0x6000039edea0, L_0x6000039edfe0, C4<1>, C4<1>;
L_0x6000023de0d0 .functor AND 1, L_0x6000023de060, L_0x6000039ee120, C4<1>, C4<1>;
L_0x6000023de140 .functor AND 1, L_0x6000023de0d0, L_0x6000039ee260, C4<1>, C4<1>;
L_0x6000023de1b0 .functor AND 1, L_0x6000023de140, v0x600003bdf960_0, C4<1>, C4<1>;
v0x60000382d050_0 .net "RegId", 3 0, L_0x60000391b980;  alias, 1 drivers
v0x60000382d0e0_0 .net "Wordline", 15 0, L_0x6000039edd60;  alias, 1 drivers
v0x60000382d170_0 .net "WriteReg", 0 0, v0x600003bdf960_0;  alias, 1 drivers
v0x60000382d200_0 .net *"_ivl_103", 0 0, L_0x6000039c9a40;  1 drivers
v0x60000382d290_0 .net *"_ivl_105", 0 0, L_0x6000039c99a0;  1 drivers
v0x60000382d320_0 .net *"_ivl_107", 0 0, L_0x6000039c9900;  1 drivers
v0x60000382d3b0_0 .net *"_ivl_109", 0 0, L_0x6000023dcee0;  1 drivers
v0x60000382d440_0 .net *"_ivl_11", 0 0, L_0x6000023dc690;  1 drivers
v0x60000382d4d0_0 .net *"_ivl_111", 0 0, L_0x6000039c9ae0;  1 drivers
v0x60000382d560_0 .net *"_ivl_113", 0 0, L_0x6000023dcf50;  1 drivers
v0x60000382d5f0_0 .net *"_ivl_115", 0 0, L_0x6000039c9860;  1 drivers
v0x60000382d680_0 .net *"_ivl_117", 0 0, L_0x6000039c97c0;  1 drivers
v0x60000382d710_0 .net *"_ivl_119", 0 0, L_0x6000023dcfc0;  1 drivers
v0x60000382d7a0_0 .net *"_ivl_121", 0 0, L_0x6000023dd030;  1 drivers
v0x60000382d830_0 .net *"_ivl_125", 0 0, L_0x6000039c9720;  1 drivers
v0x60000382d8c0_0 .net *"_ivl_127", 0 0, L_0x6000039c9680;  1 drivers
v0x60000382d950_0 .net *"_ivl_129", 0 0, L_0x6000039c95e0;  1 drivers
v0x60000382d9e0_0 .net *"_ivl_13", 0 0, L_0x6000039d45a0;  1 drivers
v0x60000382da70_0 .net *"_ivl_131", 0 0, L_0x6000023dd0a0;  1 drivers
v0x60000382db00_0 .net *"_ivl_133", 0 0, L_0x6000039c9540;  1 drivers
v0x60000382db90_0 .net *"_ivl_135", 0 0, L_0x6000039c94a0;  1 drivers
v0x60000382dc20_0 .net *"_ivl_137", 0 0, L_0x6000023dd110;  1 drivers
v0x60000382dcb0_0 .net *"_ivl_139", 0 0, L_0x6000039c8000;  1 drivers
v0x60000382dd40_0 .net *"_ivl_141", 0 0, L_0x6000023dd180;  1 drivers
v0x60000382ddd0_0 .net *"_ivl_143", 0 0, L_0x6000023dd1f0;  1 drivers
v0x60000382de60_0 .net *"_ivl_147", 0 0, L_0x6000039cb520;  1 drivers
v0x60000382def0_0 .net *"_ivl_149", 0 0, L_0x6000039cb480;  1 drivers
v0x60000382df80_0 .net *"_ivl_15", 0 0, L_0x6000023dc700;  1 drivers
v0x60000382e010_0 .net *"_ivl_151", 0 0, L_0x6000039cb3e0;  1 drivers
v0x60000382e0a0_0 .net *"_ivl_153", 0 0, L_0x6000023dd260;  1 drivers
v0x60000382e130_0 .net *"_ivl_155", 0 0, L_0x6000039d63a0;  1 drivers
v0x60000382e1c0_0 .net *"_ivl_157", 0 0, L_0x6000039ec000;  1 drivers
v0x60000382e250_0 .net *"_ivl_159", 0 0, L_0x6000023dd2d0;  1 drivers
v0x60000382e2e0_0 .net *"_ivl_161", 0 0, L_0x6000039ec0a0;  1 drivers
v0x60000382e370_0 .net *"_ivl_163", 0 0, L_0x6000039ec140;  1 drivers
v0x60000382e400_0 .net *"_ivl_165", 0 0, L_0x6000023dd340;  1 drivers
v0x60000382e490_0 .net *"_ivl_167", 0 0, L_0x6000023dd3b0;  1 drivers
v0x60000382e520_0 .net *"_ivl_17", 0 0, L_0x6000023dc770;  1 drivers
v0x60000382e5b0_0 .net *"_ivl_171", 0 0, L_0x6000039ec1e0;  1 drivers
v0x60000382e640_0 .net *"_ivl_173", 0 0, L_0x6000039ec280;  1 drivers
v0x60000382e6d0_0 .net *"_ivl_175", 0 0, L_0x6000039ec320;  1 drivers
v0x60000382e760_0 .net *"_ivl_177", 0 0, L_0x6000023dd420;  1 drivers
v0x60000382e7f0_0 .net *"_ivl_179", 0 0, L_0x6000039ec3c0;  1 drivers
v0x60000382e880_0 .net *"_ivl_181", 0 0, L_0x6000023dd490;  1 drivers
v0x60000382e910_0 .net *"_ivl_183", 0 0, L_0x6000039ec460;  1 drivers
v0x60000382e9a0_0 .net *"_ivl_185", 0 0, L_0x6000023dd500;  1 drivers
v0x60000382ea30_0 .net *"_ivl_187", 0 0, L_0x6000023dd570;  1 drivers
v0x60000382eac0_0 .net *"_ivl_191", 0 0, L_0x6000039ec500;  1 drivers
v0x60000382eb50_0 .net *"_ivl_193", 0 0, L_0x6000039ec5a0;  1 drivers
v0x60000382ebe0_0 .net *"_ivl_195", 0 0, L_0x6000039ec640;  1 drivers
v0x60000382ec70_0 .net *"_ivl_197", 0 0, L_0x6000023dd5e0;  1 drivers
v0x60000382ed00_0 .net *"_ivl_199", 0 0, L_0x6000039ec6e0;  1 drivers
v0x60000382ed90_0 .net *"_ivl_201", 0 0, L_0x6000023dd650;  1 drivers
v0x60000382ee20_0 .net *"_ivl_203", 0 0, L_0x6000039ec780;  1 drivers
v0x60000382eeb0_0 .net *"_ivl_205", 0 0, L_0x6000039ec820;  1 drivers
v0x60000382ef40_0 .net *"_ivl_207", 0 0, L_0x6000023dd6c0;  1 drivers
v0x60000382efd0_0 .net *"_ivl_209", 0 0, L_0x6000023dd730;  1 drivers
v0x60000382f060_0 .net *"_ivl_21", 0 0, L_0x6000039d4500;  1 drivers
v0x60000382f0f0_0 .net *"_ivl_213", 0 0, L_0x6000039ec8c0;  1 drivers
v0x60000382f180_0 .net *"_ivl_215", 0 0, L_0x6000039ec960;  1 drivers
v0x60000382f210_0 .net *"_ivl_217", 0 0, L_0x6000039eca00;  1 drivers
v0x60000382f2a0_0 .net *"_ivl_219", 0 0, L_0x6000023dd7a0;  1 drivers
v0x60000382f330_0 .net *"_ivl_221", 0 0, L_0x6000039ecaa0;  1 drivers
v0x60000382f3c0_0 .net *"_ivl_223", 0 0, L_0x6000039ecb40;  1 drivers
v0x60000382f450_0 .net *"_ivl_225", 0 0, L_0x6000023dd810;  1 drivers
v0x60000382f4e0_0 .net *"_ivl_227", 0 0, L_0x6000039ecbe0;  1 drivers
v0x60000382f570_0 .net *"_ivl_229", 0 0, L_0x6000023dd880;  1 drivers
v0x60000382f600_0 .net *"_ivl_23", 0 0, L_0x6000039d6c60;  1 drivers
v0x60000382f690_0 .net *"_ivl_231", 0 0, L_0x6000023dd8f0;  1 drivers
v0x60000382f720_0 .net *"_ivl_235", 0 0, L_0x6000039ecc80;  1 drivers
v0x60000382f7b0_0 .net *"_ivl_237", 0 0, L_0x6000039ecd20;  1 drivers
v0x60000382f840_0 .net *"_ivl_239", 0 0, L_0x6000039ecdc0;  1 drivers
v0x60000382f8d0_0 .net *"_ivl_241", 0 0, L_0x6000023dd960;  1 drivers
v0x60000382f960_0 .net *"_ivl_243", 0 0, L_0x6000039ece60;  1 drivers
v0x60000382f9f0_0 .net *"_ivl_245", 0 0, L_0x6000039ecf00;  1 drivers
v0x60000382fa80_0 .net *"_ivl_247", 0 0, L_0x6000023dd9d0;  1 drivers
v0x60000382fb10_0 .net *"_ivl_249", 0 0, L_0x6000039ecfa0;  1 drivers
v0x60000382fba0_0 .net *"_ivl_25", 0 0, L_0x6000023dc7e0;  1 drivers
v0x60000382fc30_0 .net *"_ivl_251", 0 0, L_0x6000039ed040;  1 drivers
v0x60000382fcc0_0 .net *"_ivl_253", 0 0, L_0x6000023dda40;  1 drivers
v0x60000382fd50_0 .net *"_ivl_255", 0 0, L_0x6000023ddab0;  1 drivers
v0x60000382fde0_0 .net *"_ivl_259", 0 0, L_0x6000039ed0e0;  1 drivers
v0x60000382fe70_0 .net *"_ivl_261", 0 0, L_0x6000039ed180;  1 drivers
v0x60000382ff00_0 .net *"_ivl_263", 0 0, L_0x6000039ed220;  1 drivers
v0x600003828000_0 .net *"_ivl_265", 0 0, L_0x6000039ed2c0;  1 drivers
v0x600003828090_0 .net *"_ivl_267", 0 0, L_0x6000023ddb20;  1 drivers
v0x600003828120_0 .net *"_ivl_269", 0 0, L_0x6000039ed360;  1 drivers
v0x6000038281b0_0 .net *"_ivl_27", 0 0, L_0x6000039d6bc0;  1 drivers
v0x600003828240_0 .net *"_ivl_271", 0 0, L_0x6000023ddb90;  1 drivers
v0x6000038282d0_0 .net *"_ivl_273", 0 0, L_0x6000039ed400;  1 drivers
v0x600003828360_0 .net *"_ivl_275", 0 0, L_0x6000023ddc00;  1 drivers
v0x6000038283f0_0 .net *"_ivl_277", 0 0, L_0x6000023ddc70;  1 drivers
v0x600003828480_0 .net *"_ivl_281", 0 0, L_0x6000039ed4a0;  1 drivers
v0x600003828510_0 .net *"_ivl_283", 0 0, L_0x6000039ed540;  1 drivers
v0x6000038285a0_0 .net *"_ivl_285", 0 0, L_0x6000039ed5e0;  1 drivers
v0x600003828630_0 .net *"_ivl_287", 0 0, L_0x6000039ed680;  1 drivers
v0x6000038286c0_0 .net *"_ivl_289", 0 0, L_0x6000023ddce0;  1 drivers
v0x600003828750_0 .net *"_ivl_29", 0 0, L_0x6000023dc850;  1 drivers
v0x6000038287e0_0 .net *"_ivl_291", 0 0, L_0x6000039ed720;  1 drivers
v0x600003828870_0 .net *"_ivl_293", 0 0, L_0x6000023ddd50;  1 drivers
v0x600003828900_0 .net *"_ivl_295", 0 0, L_0x6000039ed7c0;  1 drivers
v0x600003828990_0 .net *"_ivl_297", 0 0, L_0x6000039ed860;  1 drivers
v0x600003828a20_0 .net *"_ivl_299", 0 0, L_0x6000023dddc0;  1 drivers
v0x600003828ab0_0 .net *"_ivl_3", 0 0, L_0x6000039d4780;  1 drivers
v0x600003828b40_0 .net *"_ivl_301", 0 0, L_0x6000023dde30;  1 drivers
v0x600003828bd0_0 .net *"_ivl_305", 0 0, L_0x6000039ed900;  1 drivers
v0x600003828c60_0 .net *"_ivl_307", 0 0, L_0x6000039ed9a0;  1 drivers
v0x600003828cf0_0 .net *"_ivl_309", 0 0, L_0x6000039eda40;  1 drivers
v0x600003828d80_0 .net *"_ivl_31", 0 0, L_0x6000039d6b20;  1 drivers
v0x600003828e10_0 .net *"_ivl_311", 0 0, L_0x6000039edae0;  1 drivers
v0x600003828ea0_0 .net *"_ivl_313", 0 0, L_0x6000023ddea0;  1 drivers
v0x600003828f30_0 .net *"_ivl_315", 0 0, L_0x6000039edb80;  1 drivers
v0x600003828fc0_0 .net *"_ivl_317", 0 0, L_0x6000039edc20;  1 drivers
v0x600003829050_0 .net *"_ivl_319", 0 0, L_0x6000023ddf10;  1 drivers
v0x6000038290e0_0 .net *"_ivl_321", 0 0, L_0x6000039edcc0;  1 drivers
v0x600003829170_0 .net *"_ivl_323", 0 0, L_0x6000023ddf80;  1 drivers
v0x600003829200_0 .net *"_ivl_325", 0 0, L_0x6000023ddff0;  1 drivers
v0x600003829290_0 .net *"_ivl_33", 0 0, L_0x6000039d6a80;  1 drivers
v0x600003829320_0 .net *"_ivl_330", 0 0, L_0x6000039ede00;  1 drivers
v0x6000038293b0_0 .net *"_ivl_332", 0 0, L_0x6000039edea0;  1 drivers
v0x600003829440_0 .net *"_ivl_334", 0 0, L_0x6000039edf40;  1 drivers
v0x6000038294d0_0 .net *"_ivl_336", 0 0, L_0x6000039edfe0;  1 drivers
v0x600003829560_0 .net *"_ivl_338", 0 0, L_0x6000023de060;  1 drivers
v0x6000038295f0_0 .net *"_ivl_340", 0 0, L_0x6000039ee080;  1 drivers
v0x600003829680_0 .net *"_ivl_342", 0 0, L_0x6000039ee120;  1 drivers
v0x600003829710_0 .net *"_ivl_344", 0 0, L_0x6000023de0d0;  1 drivers
v0x6000038297a0_0 .net *"_ivl_346", 0 0, L_0x6000039ee1c0;  1 drivers
v0x600003829830_0 .net *"_ivl_348", 0 0, L_0x6000039ee260;  1 drivers
v0x6000038298c0_0 .net *"_ivl_35", 0 0, L_0x6000023dc8c0;  1 drivers
v0x600003829950_0 .net *"_ivl_350", 0 0, L_0x6000023de140;  1 drivers
v0x6000038299e0_0 .net *"_ivl_352", 0 0, L_0x6000023de1b0;  1 drivers
v0x600003829a70_0 .net *"_ivl_37", 0 0, L_0x6000023dc930;  1 drivers
v0x600003829b00_0 .net *"_ivl_41", 0 0, L_0x6000039d69e0;  1 drivers
v0x600003829b90_0 .net *"_ivl_43", 0 0, L_0x6000039d6940;  1 drivers
v0x600003829c20_0 .net *"_ivl_45", 0 0, L_0x6000023dc9a0;  1 drivers
v0x600003829cb0_0 .net *"_ivl_47", 0 0, L_0x6000039d68a0;  1 drivers
v0x600003829d40_0 .net *"_ivl_49", 0 0, L_0x6000039d6800;  1 drivers
v0x600003829dd0_0 .net *"_ivl_5", 0 0, L_0x6000039d46e0;  1 drivers
v0x600003829e60_0 .net *"_ivl_51", 0 0, L_0x6000023dca80;  1 drivers
v0x600003829ef0_0 .net *"_ivl_53", 0 0, L_0x6000039d6760;  1 drivers
v0x600003829f80_0 .net *"_ivl_55", 0 0, L_0x6000023dcaf0;  1 drivers
v0x60000382a010_0 .net *"_ivl_57", 0 0, L_0x6000023dcb60;  1 drivers
v0x60000382a0a0_0 .net *"_ivl_61", 0 0, L_0x6000039d66c0;  1 drivers
v0x60000382a130_0 .net *"_ivl_63", 0 0, L_0x6000039d6620;  1 drivers
v0x60000382a1c0_0 .net *"_ivl_65", 0 0, L_0x6000023dca10;  1 drivers
v0x60000382a250_0 .net *"_ivl_67", 0 0, L_0x6000039d6580;  1 drivers
v0x60000382a2e0_0 .net *"_ivl_69", 0 0, L_0x6000039d64e0;  1 drivers
v0x60000382a370_0 .net *"_ivl_7", 0 0, L_0x6000023dc620;  1 drivers
v0x60000382a400_0 .net *"_ivl_71", 0 0, L_0x6000023dcc40;  1 drivers
v0x60000382a490_0 .net *"_ivl_73", 0 0, L_0x6000039d6440;  1 drivers
v0x60000382a520_0 .net *"_ivl_75", 0 0, L_0x6000039d6300;  1 drivers
v0x60000382a5b0_0 .net *"_ivl_77", 0 0, L_0x6000023dccb0;  1 drivers
v0x60000382a640_0 .net *"_ivl_79", 0 0, L_0x6000023dcbd0;  1 drivers
v0x60000382a6d0_0 .net *"_ivl_83", 0 0, L_0x6000039c9e00;  1 drivers
v0x60000382a760_0 .net *"_ivl_85", 0 0, L_0x6000039c9d60;  1 drivers
v0x60000382a7f0_0 .net *"_ivl_87", 0 0, L_0x6000039c9cc0;  1 drivers
v0x60000382a880_0 .net *"_ivl_89", 0 0, L_0x6000023dcd20;  1 drivers
v0x60000382a910_0 .net *"_ivl_9", 0 0, L_0x6000039d4640;  1 drivers
v0x60000382a9a0_0 .net *"_ivl_91", 0 0, L_0x6000039c9c20;  1 drivers
v0x60000382aa30_0 .net *"_ivl_93", 0 0, L_0x6000023dcd90;  1 drivers
v0x60000382aac0_0 .net *"_ivl_95", 0 0, L_0x6000039c9b80;  1 drivers
v0x60000382ab50_0 .net *"_ivl_97", 0 0, L_0x6000023dce00;  1 drivers
v0x60000382abe0_0 .net *"_ivl_99", 0 0, L_0x6000023dce70;  1 drivers
L_0x6000039d4780 .part L_0x60000391b980, 3, 1;
L_0x6000039d46e0 .part L_0x60000391b980, 2, 1;
L_0x6000039d4640 .part L_0x60000391b980, 1, 1;
L_0x6000039d45a0 .part L_0x60000391b980, 0, 1;
L_0x6000039d4500 .part L_0x60000391b980, 3, 1;
L_0x6000039d6c60 .part L_0x60000391b980, 2, 1;
L_0x6000039d6bc0 .part L_0x60000391b980, 1, 1;
L_0x6000039d6b20 .part L_0x60000391b980, 0, 1;
L_0x6000039d6a80 .reduce/nor L_0x6000039d6b20;
L_0x6000039d69e0 .part L_0x60000391b980, 3, 1;
L_0x6000039d6940 .part L_0x60000391b980, 2, 1;
L_0x6000039d68a0 .part L_0x60000391b980, 1, 1;
L_0x6000039d6800 .reduce/nor L_0x6000039d68a0;
L_0x6000039d6760 .part L_0x60000391b980, 0, 1;
L_0x6000039d66c0 .part L_0x60000391b980, 3, 1;
L_0x6000039d6620 .part L_0x60000391b980, 2, 1;
L_0x6000039d6580 .part L_0x60000391b980, 1, 1;
L_0x6000039d64e0 .reduce/nor L_0x6000039d6580;
L_0x6000039d6440 .part L_0x60000391b980, 0, 1;
L_0x6000039d6300 .reduce/nor L_0x6000039d6440;
L_0x6000039c9e00 .part L_0x60000391b980, 3, 1;
L_0x6000039c9d60 .part L_0x60000391b980, 2, 1;
L_0x6000039c9cc0 .reduce/nor L_0x6000039c9d60;
L_0x6000039c9c20 .part L_0x60000391b980, 1, 1;
L_0x6000039c9b80 .part L_0x60000391b980, 0, 1;
L_0x6000039c9a40 .part L_0x60000391b980, 3, 1;
L_0x6000039c99a0 .part L_0x60000391b980, 2, 1;
L_0x6000039c9900 .reduce/nor L_0x6000039c99a0;
L_0x6000039c9ae0 .part L_0x60000391b980, 1, 1;
L_0x6000039c9860 .part L_0x60000391b980, 0, 1;
L_0x6000039c97c0 .reduce/nor L_0x6000039c9860;
L_0x6000039c9720 .part L_0x60000391b980, 3, 1;
L_0x6000039c9680 .part L_0x60000391b980, 2, 1;
L_0x6000039c95e0 .reduce/nor L_0x6000039c9680;
L_0x6000039c9540 .part L_0x60000391b980, 1, 1;
L_0x6000039c94a0 .reduce/nor L_0x6000039c9540;
L_0x6000039c8000 .part L_0x60000391b980, 0, 1;
L_0x6000039cb520 .part L_0x60000391b980, 3, 1;
L_0x6000039cb480 .part L_0x60000391b980, 2, 1;
L_0x6000039cb3e0 .reduce/nor L_0x6000039cb480;
L_0x6000039d63a0 .part L_0x60000391b980, 1, 1;
L_0x6000039ec000 .reduce/nor L_0x6000039d63a0;
L_0x6000039ec0a0 .part L_0x60000391b980, 0, 1;
L_0x6000039ec140 .reduce/nor L_0x6000039ec0a0;
L_0x6000039ec1e0 .part L_0x60000391b980, 3, 1;
L_0x6000039ec280 .reduce/nor L_0x6000039ec1e0;
L_0x6000039ec320 .part L_0x60000391b980, 2, 1;
L_0x6000039ec3c0 .part L_0x60000391b980, 1, 1;
L_0x6000039ec460 .part L_0x60000391b980, 0, 1;
L_0x6000039ec500 .part L_0x60000391b980, 3, 1;
L_0x6000039ec5a0 .reduce/nor L_0x6000039ec500;
L_0x6000039ec640 .part L_0x60000391b980, 2, 1;
L_0x6000039ec6e0 .part L_0x60000391b980, 1, 1;
L_0x6000039ec780 .part L_0x60000391b980, 0, 1;
L_0x6000039ec820 .reduce/nor L_0x6000039ec780;
L_0x6000039ec8c0 .part L_0x60000391b980, 3, 1;
L_0x6000039ec960 .reduce/nor L_0x6000039ec8c0;
L_0x6000039eca00 .part L_0x60000391b980, 2, 1;
L_0x6000039ecaa0 .part L_0x60000391b980, 1, 1;
L_0x6000039ecb40 .reduce/nor L_0x6000039ecaa0;
L_0x6000039ecbe0 .part L_0x60000391b980, 0, 1;
L_0x6000039ecc80 .part L_0x60000391b980, 3, 1;
L_0x6000039ecd20 .reduce/nor L_0x6000039ecc80;
L_0x6000039ecdc0 .part L_0x60000391b980, 2, 1;
L_0x6000039ece60 .part L_0x60000391b980, 1, 1;
L_0x6000039ecf00 .reduce/nor L_0x6000039ece60;
L_0x6000039ecfa0 .part L_0x60000391b980, 0, 1;
L_0x6000039ed040 .reduce/nor L_0x6000039ecfa0;
L_0x6000039ed0e0 .part L_0x60000391b980, 3, 1;
L_0x6000039ed180 .reduce/nor L_0x6000039ed0e0;
L_0x6000039ed220 .part L_0x60000391b980, 2, 1;
L_0x6000039ed2c0 .reduce/nor L_0x6000039ed220;
L_0x6000039ed360 .part L_0x60000391b980, 1, 1;
L_0x6000039ed400 .part L_0x60000391b980, 0, 1;
L_0x6000039ed4a0 .part L_0x60000391b980, 3, 1;
L_0x6000039ed540 .reduce/nor L_0x6000039ed4a0;
L_0x6000039ed5e0 .part L_0x60000391b980, 2, 1;
L_0x6000039ed680 .reduce/nor L_0x6000039ed5e0;
L_0x6000039ed720 .part L_0x60000391b980, 1, 1;
L_0x6000039ed7c0 .part L_0x60000391b980, 0, 1;
L_0x6000039ed860 .reduce/nor L_0x6000039ed7c0;
L_0x6000039ed900 .part L_0x60000391b980, 3, 1;
L_0x6000039ed9a0 .reduce/nor L_0x6000039ed900;
L_0x6000039eda40 .part L_0x60000391b980, 2, 1;
L_0x6000039edae0 .reduce/nor L_0x6000039eda40;
L_0x6000039edb80 .part L_0x60000391b980, 1, 1;
L_0x6000039edc20 .reduce/nor L_0x6000039edb80;
L_0x6000039edcc0 .part L_0x60000391b980, 0, 1;
LS_0x6000039edd60_0_0 .concat8 [ 1 1 1 1], L_0x6000023de1b0, L_0x6000023ddff0, L_0x6000023dde30, L_0x6000023ddc70;
LS_0x6000039edd60_0_4 .concat8 [ 1 1 1 1], L_0x6000023ddab0, L_0x6000023dd8f0, L_0x6000023dd730, L_0x6000023dd570;
LS_0x6000039edd60_0_8 .concat8 [ 1 1 1 1], L_0x6000023dd3b0, L_0x6000023dd1f0, L_0x6000023dd030, L_0x6000023dce70;
LS_0x6000039edd60_0_12 .concat8 [ 1 1 1 1], L_0x6000023dcbd0, L_0x6000023dcb60, L_0x6000023dc930, L_0x6000023dc770;
L_0x6000039edd60 .concat8 [ 4 4 4 4], LS_0x6000039edd60_0_0, LS_0x6000039edd60_0_4, LS_0x6000039edd60_0_8, LS_0x6000039edd60_0_12;
L_0x6000039ede00 .part L_0x60000391b980, 3, 1;
L_0x6000039edea0 .reduce/nor L_0x6000039ede00;
L_0x6000039edf40 .part L_0x60000391b980, 2, 1;
L_0x6000039edfe0 .reduce/nor L_0x6000039edf40;
L_0x6000039ee080 .part L_0x60000391b980, 1, 1;
L_0x6000039ee120 .reduce/nor L_0x6000039ee080;
L_0x6000039ee1c0 .part L_0x60000391b980, 0, 1;
L_0x6000039ee260 .reduce/nor L_0x6000039ee1c0;
    .scope S_0x7fe32a23f130;
T_0 ;
    %wait E_0x6000012b6240;
    %load/vec4 v0x600003b4b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x600003b4b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x600003b4af40_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x600003b4b0f0_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x600003b4b0f0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe32a23f2a0;
T_1 ;
    %wait E_0x6000012b6380;
    %load/vec4 v0x600003b4b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x600003b4b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x600003b4b2a0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x600003b4b450_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x600003b4b450_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe32a23f6f0;
T_2 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b4ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x600003b4bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x600003b4b960_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x600003b4bb10_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x600003b4bb10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe32a23f9d0;
T_3 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b443f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x600003b44510_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x600003b442d0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x600003b44480_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x600003b44480_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe32a23fcb0;
T_4 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b44cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x600003b44e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x600003b44bd0_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x600003b44d80_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x600003b44d80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe32a23ff90;
T_5 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b455f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x600003b45710_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x600003b454d0_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x600003b45680_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x600003b45680_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe32a240270;
T_6 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b45ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x600003b46010_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x600003b45dd0_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x600003b45f80_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x600003b45f80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe32a240550;
T_7 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b467f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x600003b46910_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600003b466d0_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x600003b46880_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x600003b46880_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe32a240830;
T_8 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b470f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x600003b47210_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600003b46fd0_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x600003b47180_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x600003b47180_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe32a240f10;
T_9 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b479f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x600003b47b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x600003b478d0_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x600003b47a80_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x600003b47a80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe32a2411f0;
T_10 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b40360_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x600003b40480_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x600003b40240_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x600003b403f0_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x600003b403f0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe32a2414d0;
T_11 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b40c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x600003b40d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x600003b40b40_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x600003b40cf0_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x600003b40cf0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fe32a2417b0;
T_12 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b41560_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x600003b41680_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x600003b41440_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x600003b415f0_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x600003b415f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe32a241a90;
T_13 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b41e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x600003b41f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x600003b41d40_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x600003b41ef0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x600003b41ef0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fe32a241d70;
T_14 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b42760_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x600003b42880_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x600003b42640_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x600003b427f0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x600003b427f0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe32a242050;
T_15 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b43060_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x600003b43180_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x600003b42f40_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x600003b430f0_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x600003b430f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fe32a242330;
T_16 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b43960_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x600003b43a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x600003b43840_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x600003b439f0_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x600003b439f0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe32a240b10;
T_17 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600003b5c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x600003b5c1b0_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x600003b5c360_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x600003b5c360_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fe32a245ef0;
T_18 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b565b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x600003b566d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x600003b56490_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x600003b56640_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x600003b56640_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe32a2461d0;
T_19 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b56eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x600003b56fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x600003b56d90_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x600003b56f40_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x600003b56f40_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fe32a2464b0;
T_20 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b577b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x600003b578d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x600003b57690_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x600003b57840_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x600003b57840_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe32a246790;
T_21 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b50120_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x600003b50240_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x600003b50000_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x600003b501b0_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x600003b501b0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fe32a246a70;
T_22 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b50a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x600003b50b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x600003b50900_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x600003b50ab0_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x600003b50ab0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fe32a246d50;
T_23 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b51320_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x600003b51440_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x600003b51200_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x600003b513b0_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x600003b513b0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fe32a247030;
T_24 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b51c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x600003b51d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x600003b51b00_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x600003b51cb0_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x600003b51cb0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fe32a247310;
T_25 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b52520_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x600003b52640_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x600003b52400_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x600003b525b0_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x600003b525b0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fe32a2475f0;
T_26 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b52e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x600003b52f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x600003b52d00_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x600003b52eb0_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x600003b52eb0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fe32a2478d0;
T_27 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b53720_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x600003b53840_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x600003b53600_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x600003b537b0_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x600003b537b0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fe32a247bb0;
T_28 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6c090_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x600003b6c1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x600003b53f00_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x600003b6c120_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x600003b6c120_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fe32a247e90;
T_29 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6c990_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x600003b6cab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x600003b6c870_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x600003b6ca20_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x600003b6ca20_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fe32a248170;
T_30 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x600003b6d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x600003b6d170_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x600003b6d320_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x600003b6d320_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fe32a248450;
T_31 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6db90_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x600003b6dcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x600003b6da70_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x600003b6dc20_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x600003b6dc20_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fe32a248730;
T_32 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6e490_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x600003b6e5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x600003b6e370_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x600003b6e520_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x600003b6e520_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fe32a248a10;
T_33 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b6ed90_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x600003b6eeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x600003b6ec70_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x600003b6ee20_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x600003b6ee20_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fe32a242b80;
T_34 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x600003b5d170_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x600003b5cf30_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x600003b5d0e0_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x600003b5d0e0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fe32a242e60;
T_35 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x600003b5da70_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x600003b5d830_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600003b5d9e0_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x600003b5d9e0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fe32a243140;
T_36 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x600003b5e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x600003b5e130_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x600003b5e2e0_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x600003b5e2e0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fe32a243420;
T_37 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5eb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x600003b5ec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x600003b5ea30_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x600003b5ebe0_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x600003b5ebe0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fe32a243700;
T_38 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x600003b5f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x600003b5f330_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x600003b5f4e0_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x600003b5f4e0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fe32a2439e0;
T_39 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5fd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x600003b5fe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x600003b5fc30_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x600003b5fde0_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x600003b5fde0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fe32a243cc0;
T_40 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b586c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x600003b587e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x600003b585a0_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x600003b58750_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x600003b58750_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fe32a243fa0;
T_41 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b58fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x600003b590e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x600003b58ea0_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x600003b59050_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x600003b59050_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fe32a244280;
T_42 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b598c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x600003b599e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x600003b597a0_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x600003b59950_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x600003b59950_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fe32a244560;
T_43 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x600003b5a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x600003b5a0a0_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x600003b5a250_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x600003b5a250_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fe32a244840;
T_44 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5aac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x600003b5abe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x600003b5a9a0_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x600003b5ab50_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x600003b5ab50_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fe32a244b20;
T_45 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x600003b5b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x600003b5b2a0_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x600003b5b450_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x600003b5b450_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fe32a244e00;
T_46 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b5bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x600003b5bde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x600003b5bba0_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x600003b5bd50_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x600003b5bd50_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fe32a2450e0;
T_47 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b54630_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x600003b54750_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x600003b54510_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x600003b546c0_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x600003b546c0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fe32a2453c0;
T_48 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b54f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x600003b55050_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x600003b54e10_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x600003b54fc0_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x600003b54fc0_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fe32a2456a0;
T_49 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b55830_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x600003b55950_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x600003b55710_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x600003b558c0_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x600003b558c0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fe32a24a880;
T_50 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b65950_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x600003b65a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x600003b65830_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x600003b659e0_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x600003b659e0_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fe32a24ab60;
T_51 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b66250_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x600003b66370_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x600003b66130_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x600003b662e0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x600003b662e0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fe32a24ae40;
T_52 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b66b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x600003b66c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x600003b66a30_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x600003b66be0_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x600003b66be0_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fe32a24b120;
T_53 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b67450_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x600003b67570_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x600003b67330_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x600003b674e0_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x600003b674e0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fe32a24b400;
T_54 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b67d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x600003b67e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x600003b67c30_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x600003b67de0_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x600003b67de0_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fe32a24b6e0;
T_55 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b606c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x600003b607e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x600003b605a0_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x600003b60750_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x600003b60750_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fe32a24b9c0;
T_56 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b60fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x600003b610e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x600003b60ea0_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x600003b61050_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x600003b61050_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fe32a24bca0;
T_57 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b618c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x600003b619e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x600003b617a0_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x600003b61950_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x600003b61950_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fe32a24bf80;
T_58 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b621c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x600003b622e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x600003b620a0_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x600003b62250_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x600003b62250_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fe32a24c860;
T_59 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b62ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x600003b62be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x600003b629a0_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x600003b62b50_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x600003b62b50_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fe32a24cb40;
T_60 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b633c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x600003b634e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x600003b632a0_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x600003b63450_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x600003b63450_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fe32a24ce20;
T_61 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b63cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x600003b63de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x600003b63ba0_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x600003b63d50_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x600003b63d50_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fe32a24d100;
T_62 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b7c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x600003b7c750_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x600003b7c510_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x600003b7c6c0_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x600003b7c6c0_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fe32a24d3e0;
T_63 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b7cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x600003b7d050_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x600003b7ce10_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x600003b7cfc0_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x600003b7cfc0_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fe32a24d6c0;
T_64 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b7d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x600003b7d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x600003b7d710_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x600003b7d8c0_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x600003b7d8c0_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fe32a24d9a0;
T_65 ;
    %wait E_0x6000012b0840;
    %load/vec4 v0x600003b7e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x600003b7e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x600003b7e010_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x600003b7e1c0_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x600003b7e1c0_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fe32a24c3d0;
T_66 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b7eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x600003b7efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x600003b7ed90_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x600003b7ef40_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x600003b7ef40_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fe32a24df10;
T_67 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b7f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x600003b7f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x600003b7f690_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x600003b7f840_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x600003b7f840_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fe32a24e1f0;
T_68 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b78120_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x600003b78240_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x600003b78000_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x600003b781b0_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x600003b781b0_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fe32a24e4d0;
T_69 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b78a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x600003b78b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x600003b78900_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x600003b78ab0_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x600003b78ab0_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fe32a24e7b0;
T_70 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b79320_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x600003b79440_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x600003b79200_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x600003b793b0_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x600003b793b0_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fe32a24ea90;
T_71 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b79c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x600003b79d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x600003b79b00_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x600003b79cb0_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x600003b79cb0_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fe32a24ed70;
T_72 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b7a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x600003b7a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x600003b7a400_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x600003b7a5b0_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0x600003b7a5b0_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fe32a24f050;
T_73 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b7ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x600003b7af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x600003b7ad00_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x600003b7aeb0_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x600003b7aeb0_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fe32a24f330;
T_74 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b7b720_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x600003b7b840_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x600003b7b600_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x600003b7b7b0_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x600003b7b7b0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7fe32a24fa10;
T_75 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b74090_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x600003b741b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x600003b7bf00_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x600003b74120_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x600003b74120_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fe32a24fcf0;
T_76 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b74990_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x600003b74ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x600003b74870_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x600003b74a20_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x600003b74a20_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fe32a24ffd0;
T_77 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b75290_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x600003b753b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003b75170_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x600003b75320_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x600003b75320_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7fe32a2502b0;
T_78 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b75b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x600003b75cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x600003b75a70_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x600003b75c20_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0x600003b75c20_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fe32a250590;
T_79 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b76490_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x600003b765b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x600003b76370_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x600003b76520_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x600003b76520_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fe32a250870;
T_80 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b76d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x600003b76eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x600003b76c70_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x600003b76e20_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0x600003b76e20_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fe32a250b50;
T_81 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b77690_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x600003b777b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600003b77570_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x600003b77720_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x600003b77720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fe32a24a2c0;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b65560_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x7fe32a24a2c0;
T_83 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b65680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x600003b65560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %vpi_call/w 20 56 "$readmemh", "test1.img", v0x600003b655f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b65560_0, 0, 1;
T_83.2 ;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x600003b654d0_0;
    %load/vec4 v0x600003b65710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x600003b653b0_0;
    %load/vec4 v0x600003b65290_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x600003b655f0, 4, 0;
T_83.4 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fe3289c57c0;
T_84 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a07ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x600003a077b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x600003a00000_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x600003a079f0_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x600003a079f0_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fe3289c4280;
T_85 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a04c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x600003a0fe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x600003a05050_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x600003a04ab0_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x600003a04ab0_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7fe3289c37e0;
T_86 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a0e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x600003a0ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x600003a0e5b0_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x600003a0df80_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0x600003a0df80_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7fe3289c4d20;
T_87 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a06400_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x600003a06010_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x600003a067f0_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x600003a06250_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x600003a06250_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fe3289c47d0;
T_88 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a05830_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x600003a05440_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x600003a05c20_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x600003a05680_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x600003a05680_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fe32a214640;
T_89 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bad9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x600003badb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x600003bad8c0_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x600003bada70_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x600003bada70_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7fe32a207e20;
T_90 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003badd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x600003bade60_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x600003badc20_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x600003baddd0_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x600003baddd0_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7fe3289c3d30;
T_91 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a0f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x600003a0e9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x600003a0fa80_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x600003a0eb50_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x600003a0eb50_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fe3289c3290;
T_92 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a0d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x600003a0d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x600003a0d9e0_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x600003a0d3b0_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x600003a0d3b0_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fe32a207f90;
T_93 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bae0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x600003bae1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x600003badf80_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x600003bae130_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x600003bae130_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7fe3289c5270;
T_94 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a06fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x600003a06be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x600003a073c0_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x600003a06e20_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x600003a06e20_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7fe3289888e0;
T_95 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcb9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x600003bcbb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x600003bcb8d0_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x600003bcba80_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x600003bcba80_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fe328988a50;
T_96 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcbd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x600003bcbe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x600003bcbc30_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x600003bcbde0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x600003bcbde0_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fe328988bc0;
T_97 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc4120_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x600003bc4240_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x600003bc4000_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x600003bc41b0_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x600003bc41b0_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7fe3289a4cb0;
T_98 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x600003bc45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x600003bc4360_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x600003bc4510_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0x600003bc4510_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7fe3289c2d40;
T_99 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a0ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x600003a0c630_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x600003a0ce10_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x600003a0c7e0_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x600003a0c7e0_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fe3289c27f0;
T_100 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af3960_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x600003af3570_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x600003af3d50_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x600003af3720_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0x600003af3720_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fe3289c22a0;
T_101 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af2d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x600003af29a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x600003af3180_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x600003af2b50_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x600003af2b50_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7fe3289c1d50;
T_102 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af1950_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x600003af1560_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x600003af2640_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x600003af1710_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0x600003af1710_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7fe3289c1800;
T_103 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af0d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x600003af0990_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x600003af1170_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x600003af0b40_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x600003af0b40_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fe3289c12b0;
T_104 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x600003af78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x600003af05a0_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x600003af7a80_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0x600003af7a80_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fe3289c0700;
T_105 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af70f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x600003af6d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x600003af74e0_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x600003af6eb0_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x600003af6eb0_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fe3289c01b0;
T_106 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af6520_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x600003af6130_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x600003af6910_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x600003af62e0_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x600003af62e0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7fe328999e50;
T_107 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba7960_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x600003ba7a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x600003ba7840_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x600003ba79f0_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x600003ba79f0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7fe328999900;
T_108 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba02d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x600003ba03f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x600003ba01b0_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x600003ba0360_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0x600003ba0360_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7fe3289993b0;
T_109 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba0bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600003ba0cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x600003ba0ab0_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x600003ba0c60_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x600003ba0c60_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7fe3289982b0;
T_110 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba14d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x600003ba15f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x600003ba13b0_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x600003ba1560_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x600003ba1560_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7fe32898df10;
T_111 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba1dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x600003ba1ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x600003ba1cb0_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x600003ba1e60_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x600003ba1e60_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7fe32898e1f0;
T_112 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x600003ba27f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x600003ba25b0_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x600003ba2760_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x600003ba2760_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7fe328993630;
T_113 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba2fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x600003ba30f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x600003ba2eb0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x600003ba3060_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x600003ba3060_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7fe328993910;
T_114 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x600003ba39f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x600003ba37b0_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x600003ba3960_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0x600003ba3960_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7fe3289930e0;
T_115 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbc240_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x600003bbc360_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x600003bbc120_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x600003bbc2d0_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x600003bbc2d0_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7fe328992b90;
T_116 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbcb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x600003bbcc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x600003bbca20_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x600003bbcbd0_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x600003bbcbd0_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7fe328992640;
T_117 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbd440_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x600003bbd560_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x600003bbd320_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x600003bbd4d0_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x600003bbd4d0_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7fe3289920f0;
T_118 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbdd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x600003bbde60_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x600003bbdc20_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x600003bbddd0_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0x600003bbddd0_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7fe328991ba0;
T_119 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbe640_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x600003bbe760_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x600003bbe520_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x600003bbe6d0_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x600003bbe6d0_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7fe328991650;
T_120 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x600003bbf060_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x600003bbee20_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x600003bbefd0_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0x600003bbefd0_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7fe328991100;
T_121 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbf840_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x600003bbf960_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x600003bbf720_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x600003bbf8d0_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x600003bbf8d0_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7fe328990bb0;
T_122 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb81b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x600003bb82d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x600003bb8090_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x600003bb8240_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0x600003bb8240_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7fe3289bf1c0;
T_123 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af5950_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x600003af5560_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x600003af5d40_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x600003af5710_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x600003af5710_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7fe3289e9d90;
T_124 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003afb960_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x600003afb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x600003afbd50_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x600003afb720_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x600003afb720_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7fe3289e8630;
T_125 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003af9b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x600003af9710_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x600003af9dd0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x600003af98c0_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x600003af98c0_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7fe3289e0270;
T_126 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ad7060_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x600003ad6c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x600003ad7450_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x600003ad6eb0_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0x600003ad6eb0_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7fe3289edf70;
T_127 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ad50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x600003ad4cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x600003ad54d0_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x600003ad4f30_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x600003ad4f30_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7fe3289f6330;
T_128 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ac22e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x600003ac1ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x600003ac2ac0_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x600003ac20a0_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x600003ac20a0_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7fe32a218f30;
T_129 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ac0360_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x600003ac7f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x600003ac0750_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x600003ac0120_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x600003ac0120_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7fe32a208590;
T_130 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ac5950_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x600003ac5560_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x600003ac5d40_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x600003ac5710_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0x600003ac5710_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7fe32a236710;
T_131 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003acb960_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x600003acb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x600003acbd50_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x600003acb720_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x600003acb720_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7fe3289a8a50;
T_132 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ac8fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x600003ac8bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x600003ac93b0_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x600003ac8d80_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x600003ac8d80_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7fe3289bec70;
T_133 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ab3060_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x600003ab2c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x600003ab3450_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x600003ab2eb0_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x600003ab2eb0_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7fe32890ac40;
T_134 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ab10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x600003aabf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x600003ab14d0_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x600003ab0f30_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x600003ab0f30_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7fe32890baf0;
T_135 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aaa370_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x600003aa9f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x600003aaa760_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x600003aaa1c0_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x600003aaa1c0_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7fe3289053c0;
T_136 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a92fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600003a92be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x600003aa87e0_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600003a92e20_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0x600003a92e20_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7fe32899ff80;
T_137 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a91050_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x600003a90c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600003a91440_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x600003a90ea0_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x600003a90ea0_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7fe3289c0dc0;
T_138 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a96e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600003a96a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600003a97210_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x600003a96be0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x600003a96be0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7fe3289d69e0;
T_139 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a9ad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x600003a9a9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600003a9b180_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x600003a9ab50_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x600003a9ab50_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7fe3289db920;
T_140 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a98e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x600003a98a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x600003a99200_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x600003a98bd0_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0x600003a98bd0_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7fe3289e7ec0;
T_141 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a9e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x600003a9e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x600003a9e7f0_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x600003a9e1c0_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x600003a9e1c0_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7fe3289e3ce0;
T_142 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a9c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x600003a9c090_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600003a9c870_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x600003a9c240_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0x600003a9c240_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7fe3289dfb00;
T_143 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a81a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x600003a81680_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x600003a81e60_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x600003a81830_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x600003a81830_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7fe3289f19e0;
T_144 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a8ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600003a8b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x600003a8be70_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x600003a8b840_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0x600003a8b840_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7fe3289f9da0;
T_145 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a8b720_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x600003a8b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x600003a8b8d0_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x600003a8b7b0_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x600003a8b7b0_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fe3289f5bc0;
T_146 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aac7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x600003aac3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x600003aacbd0_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x600003aac630_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0x600003aac630_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7fe3289ed800;
T_147 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aac360_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x600003aac120_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x600003aac510_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x600003aac090_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x600003aac090_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7fe32a2354e0;
T_148 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aa2910_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x600003aa2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x600003aa2d00_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x600003aa2760_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0x600003aa2760_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7fe32a2200e0;
T_149 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aced90_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x600003ace9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x600003acf180_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x600003acebe0_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x600003acebe0_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7fe32a214c40;
T_150 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003aff450_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x600003aff060_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x600003aff840_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x600003aff2a0_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0x600003aff2a0_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7fe32a20c770;
T_151 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a094d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x600003a090e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x600003afcfc0_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x600003a09320_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x600003a09320_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7fe32a21c9a0;
T_152 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003a39290_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x600003a38ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x600003a39680_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x600003a39050_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0x600003a39050_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7fe32a2187c0;
T_153 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bac360_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x600003bac480_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x600003bac240_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x600003bac3f0_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x600003bac3f0_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7fe32a2144d0;
T_154 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bacc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x600003bacd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x600003bacb40_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x600003baccf0_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0x600003baccf0_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7fe3289aa270;
T_155 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bae400_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x600003bae520_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x600003bae2e0_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x600003bae490_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x600003bae490_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7fe3289d7c90;
T_156 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003baed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x600003baee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x600003baebe0_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x600003baed90_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0x600003baed90_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7fe32899e360;
T_157 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003baf600_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x600003baf720_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x600003baf4e0_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x600003baf690_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x600003baf690_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7fe32899e640;
T_158 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003baff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x600003ba8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x600003bafde0_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x600003ba8000_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x600003ba8000_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7fe328998db0;
T_159 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba8870_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x600003ba8990_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x600003ba8750_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x600003ba8900_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x600003ba8900_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7fe328999090;
T_160 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba9170_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x600003ba9290_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x600003ba9050_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x600003ba9200_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0x600003ba9200_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7fe32899df80;
T_161 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba9a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x600003ba9b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x600003ba9950_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x600003ba9b00_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x600003ba9b00_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7fe32899da30;
T_162 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003baa370_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x600003baa490_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x600003baa250_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x600003baa400_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x600003baa400_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7fe32899d4e0;
T_163 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003baac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x600003baad90_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x600003baab50_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x600003baad00_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x600003baad00_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7fe32899cf90;
T_164 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bab570_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x600003bab690_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x600003bab450_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x600003bab600_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0x600003bab600_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7fe32899ca40;
T_165 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003babe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x600003ba4000_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600003babd50_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x600003babf00_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x600003babf00_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7fe32899c4f0;
T_166 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba47e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x600003ba4900_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x600003ba46c0_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x600003ba4870_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0x600003ba4870_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7fe32899bfa0;
T_167 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x600003ba5200_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x600003ba4fc0_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x600003ba5170_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x600003ba5170_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7fe32899ba50;
T_168 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba59e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x600003ba5b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x600003ba58c0_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x600003ba5a70_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0x600003ba5a70_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7fe32899b500;
T_169 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba62e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x600003ba6400_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x600003ba61c0_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x600003ba6370_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x600003ba6370_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7fe32899afb0;
T_170 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ba6be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x600003ba6d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x600003ba6ac0_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x600003ba6c70_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x600003ba6c70_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7fe328993da0;
T_171 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb2490_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x600003bb25b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x600003bb2370_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x600003bb2520_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x600003bb2520_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7fe32898d9c0;
T_172 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb2d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x600003bb2eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x600003bb2c70_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x600003bb2e20_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0x600003bb2e20_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7fe32898d470;
T_173 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb3690_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x600003bb37b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x600003bb3570_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x600003bb3720_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x600003bb3720_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7fe32898cf20;
T_174 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcc000_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x600003bcc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x600003bb3e70_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x600003bcc090_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0x600003bcc090_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7fe32898c9d0;
T_175 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcc900_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600003bcca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600003bcc7e0_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x600003bcc990_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x600003bcc990_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7fe32898c480;
T_176 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcd200_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600003bcd320_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600003bcd0e0_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x600003bcd290_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0x600003bcd290_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7fe32898bf30;
T_177 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcdb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x600003bcdc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x600003bcd9e0_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x600003bcdb90_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x600003bcdb90_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7fe32898b9e0;
T_178 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bce400_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x600003bce520_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x600003bce2e0_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x600003bce490_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x600003bce490_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7fe32898b490;
T_179 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bced00_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x600003bcee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x600003bcebe0_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x600003bced90_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x600003bced90_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7fe32898af40;
T_180 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcf600_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x600003bcf720_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x600003bcf4e0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x600003bcf690_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0x600003bcf690_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7fe32898a9f0;
T_181 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x600003bc8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x600003bcfde0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x600003bc8000_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x600003bc8000_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7fe32898a4a0;
T_182 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc8870_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x600003bc8990_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x600003bc8750_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x600003bc8900_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x600003bc8900_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7fe328989f50;
T_183 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc9170_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x600003bc9290_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x600003bc9050_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x600003bc9200_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x600003bc9200_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7fe328989a00;
T_184 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc9a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x600003bc9b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x600003bc9950_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x600003bc9b00_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0x600003bc9b00_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7fe3289894b0;
T_185 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bca370_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x600003bca490_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x600003bca250_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x600003bca400_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x600003bca400_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7fe328988f60;
T_186 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bcac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x600003bcad90_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x600003bcab50_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x600003bcad00_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x600003bcad00_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7fe328990280;
T_187 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb8f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x600003bb9050_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x600003bb8e10_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x600003bb8fc0_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x600003bb8fc0_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7fe32898fd30;
T_188 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x600003bb9950_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x600003bb9710_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x600003bb98c0_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0x600003bb98c0_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7fe32898f7e0;
T_189 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bba130_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x600003bba250_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x600003bba010_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x600003bba1c0_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x600003bba1c0_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7fe32898f290;
T_190 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbaa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x600003bbab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x600003bba910_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x600003bbaac0_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x600003bbaac0_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7fe32898ed40;
T_191 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbb330_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x600003bbb450_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x600003bbb210_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x600003bbb3c0_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x600003bbb3c0_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7fe32898e7f0;
T_192 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bbbc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x600003bbbd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x600003bbbb10_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x600003bbbcc0_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x600003bbbcc0_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7fe328997ed0;
T_193 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb45a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x600003bb46c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x600003bb4480_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x600003bb4630_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x600003bb4630_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7fe328997980;
T_194 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb4ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x600003bb4fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x600003bb4d80_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x600003bb4f30_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0x600003bb4f30_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7fe328997430;
T_195 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb57a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x600003bb58c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x600003bb5680_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x600003bb5830_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x600003bb5830_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7fe328996ee0;
T_196 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb60a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x600003bb61c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x600003bb5f80_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x600003bb6130_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x600003bb6130_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7fe328996990;
T_197 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb69a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x600003bb6ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x600003bb6880_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x600003bb6a30_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x600003bb6a30_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7fe328996440;
T_198 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb72a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x600003bb73c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600003bb7180_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x600003bb7330_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0x600003bb7330_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7fe328995ef0;
T_199 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb7ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600003bb7cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x600003bb7a80_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x600003bb7c30_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x600003bb7c30_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7fe3289959a0;
T_200 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb0510_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x600003bb0630_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x600003bb03f0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x600003bb05a0_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0x600003bb05a0_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7fe328995450;
T_201 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600003bb0f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x600003bb0cf0_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x600003bb0ea0_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x600003bb0ea0_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7fe328994f00;
T_202 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bb1710_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x600003bb1830_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x600003bb15f0_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x600003bb17a0_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0x600003bb17a0_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7fe32a251630;
T_203 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000388b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x60000388b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x60000388b0f0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x60000388b2a0_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x60000388b2a0_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7fe32a251910;
T_204 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000388bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x60000388bcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x60000388ba80_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x60000388bc30_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0x60000388bc30_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7fe32a251bf0;
T_205 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038845a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x6000038846c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x600003884480_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x600003884630_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0x600003884630_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7fe32a251ed0;
T_206 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003884f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x600003885050_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x600003884e10_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x600003884fc0_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0x600003884fc0_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7fe32a2521b0;
T_207 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038858c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x6000038859e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x6000038857a0_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x600003885950_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x600003885950_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7fe32a252490;
T_208 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003886250_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x600003886370_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x600003886130_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x6000038862e0_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0x6000038862e0_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7fe32a252770;
T_209 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003886be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x600003886d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x600003886ac0_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x600003886c70_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x600003886c70_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7fe32a252a50;
T_210 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003887570_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600003887690_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x600003887450_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x600003887600_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x600003887600_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7fe32a252d30;
T_211 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003887f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x600003880090_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x600003887de0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600003880000_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0x600003880000_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7fe32a253410;
T_212 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003880900_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x600003880a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x6000038807e0_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x600003880990_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0x600003880990_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7fe32a2536f0;
T_213 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003881290_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x6000038813b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x600003881170_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x600003881320_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x600003881320_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7fe32a2539d0;
T_214 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003881c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x600003881d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x600003881b00_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x600003881cb0_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0x600003881cb0_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7fe32a253cb0;
T_215 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038825b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x6000038826d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x600003882490_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x600003882640_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0x600003882640_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7fe32a253f90;
T_216 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003882f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x600003883060_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x600003882e20_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x600003882fd0_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0x600003882fd0_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7fe32a254270;
T_217 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038838d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x6000038839f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x6000038837b0_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x600003883960_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0x600003883960_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7fe32a254550;
T_218 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x60000389c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x60000389c1b0_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x60000389c360_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0x60000389c360_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7fe32a254ac0;
T_219 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x60000389d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x60000389cfc0_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x60000389d170_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0x60000389d170_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7fe32a254da0;
T_220 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x60000389db90_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x60000389d950_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x60000389db00_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0x60000389db00_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7fe32a255080;
T_221 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x60000389e520_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x60000389e2e0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x60000389e490_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x60000389e490_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7fe32a255360;
T_222 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389ed90_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x60000389eeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x60000389ec70_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x60000389ee20_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0x60000389ee20_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7fe32a255640;
T_223 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389f720_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x60000389f840_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x60000389f600_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x60000389f7b0_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0x60000389f7b0_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7fe32a255920;
T_224 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003898120_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x600003898240_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x600003898000_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x6000038981b0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0x6000038981b0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7fe32a255c00;
T_225 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003898ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x600003898bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x600003898990_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x600003898b40_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x600003898b40_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7fe32a255ee0;
T_226 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003899440_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x600003899560_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x600003899320_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x6000038994d0_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x6000038994d0_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7fe32a2561c0;
T_227 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003899dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x600003899ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x600003899cb0_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x600003899e60_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0x600003899e60_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7fe32a2566a0;
T_228 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x60000389a880_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x60000389a640_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x60000389a7f0_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0x60000389a7f0_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7fe32a256980;
T_229 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389b0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x60000389b210_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x60000389afd0_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x60000389b180_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0x60000389b180_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7fe32a256c60;
T_230 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000389ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x60000389bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x60000389b960_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x60000389bb10_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x60000389bb10_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7fe32a256f40;
T_231 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003894480_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x6000038945a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x600003894360_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x600003894510_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0x600003894510_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7fe32a257220;
T_232 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003894e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x600003894f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x600003894cf0_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x600003894ea0_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0x600003894ea0_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7fe32a257500;
T_233 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038957a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x6000038958c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x600003895680_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x600003895830_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0x600003895830_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7fe32a2577e0;
T_234 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003896130_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x600003896250_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x600003896010_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x6000038961c0_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0x6000038961c0_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7fe32a257ec0;
T_235 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003896f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x600003897060_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x600003896e20_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x600003896fd0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0x600003896fd0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7fe32a2581a0;
T_236 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038978d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x6000038979f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x6000038977b0_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x600003897960_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0x600003897960_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7fe32a258480;
T_237 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038902d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x6000038903f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x6000038901b0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x600003890360_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0x600003890360_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7fe32a258760;
T_238 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003890c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x600003890d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x600003890b40_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x600003890cf0_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0x600003890cf0_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7fe32a258a40;
T_239 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038915f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x600003891710_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x6000038914d0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x600003891680_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x600003891680_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7fe32a258d20;
T_240 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003891f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x6000038920a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x600003891e60_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x600003892010_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0x600003892010_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7fe32a259000;
T_241 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003892910_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x600003892a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x6000038927f0_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x6000038929a0_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0x6000038929a0_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7fe32a2592e0;
T_242 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038932a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x6000038933c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x600003893180_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x600003893330_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0x600003893330_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7fe32a2595c0;
T_243 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003893c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x600003893d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600003893b10_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x600003893cc0_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x600003893cc0_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7fe32a259aa0;
T_244 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ac630_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x6000038ac750_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x6000038ac510_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x6000038ac6c0_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0x6000038ac6c0_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7fe32a259d80;
T_245 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038acfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x6000038ad0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x6000038acea0_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x6000038ad050_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0x6000038ad050_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7fe32a25a060;
T_246 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ad950_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x6000038ada70_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x6000038ad830_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x6000038ad9e0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0x6000038ad9e0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7fe32a25a340;
T_247 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ae2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x6000038ae400_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x6000038ae1c0_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x6000038ae370_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x6000038ae370_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7fe32a25a620;
T_248 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038aec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x6000038aed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x6000038aeb50_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x6000038aed00_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0x6000038aed00_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7fe32a25a900;
T_249 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038af600_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x6000038af720_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x6000038af4e0_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x6000038af690_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0x6000038af690_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7fe32a25abe0;
T_250 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x6000038a8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x6000038afe70_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x6000038a8090_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0x6000038a8090_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7fe32a25b2c0;
T_251 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x6000038a8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x6000038a8cf0_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x6000038a8ea0_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0x6000038a8ea0_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7fe32a25b5a0;
T_252 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x6000038a98c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x6000038a9680_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x6000038a9830_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0x6000038a9830_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7fe32a25b880;
T_253 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038aa130_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x6000038aa250_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x6000038aa010_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x6000038aa1c0_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0x6000038aa1c0_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7fe32a25bb60;
T_254 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038aaac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x6000038aabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x6000038aa9a0_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x6000038aab50_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0x6000038aab50_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7fe328f0c990;
T_255 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003ababe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x600003aba7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x600003ad8750_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x600003abaa30_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0x600003abaa30_0, 0, 1;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7fe328bb39d0;
T_256 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b80ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_256.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_256.1, 8;
T_256.0 ; End of true expr.
    %load/vec4 v0x600003b80fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_256.2, 9;
    %load/vec4 v0x600003b80d80_0;
    %jmp/1 T_256.3, 9;
T_256.2 ; End of true expr.
    %load/vec4 v0x600003b80f30_0;
    %jmp/0 T_256.3, 9;
 ; End of false expr.
    %blend;
T_256.3;
    %jmp/0 T_256.1, 8;
 ; End of false expr.
    %blend;
T_256.1;
    %store/vec4 v0x600003b80f30_0, 0, 1;
    %jmp T_256;
    .thread T_256;
    .scope S_0x7fe32a09af90;
T_257 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b81830_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x600003b81950_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x600003b81710_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x600003b818c0_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x600003b818c0_0, 0, 1;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7fe32a09a4f0;
T_258 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b821c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x600003b822e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x600003b820a0_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x600003b82250_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %store/vec4 v0x600003b82250_0, 0, 1;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7fe32a099a50;
T_259 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b82b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x600003b82c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x600003b82a30_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x600003b82be0_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %store/vec4 v0x600003b82be0_0, 0, 1;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7fe32a098a60;
T_260 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b834e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x600003b83600_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x600003b833c0_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x600003b83570_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x600003b83570_0, 0, 1;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7fe32a097fc0;
T_261 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b83e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x6000038a4000_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x600003b83d50_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x600003b83f00_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x600003b83f00_0, 0, 1;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7fe32a097520;
T_262 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a4870_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x6000038a4990_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x6000038a4750_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x6000038a4900_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %store/vec4 v0x6000038a4900_0, 0, 1;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7fe32a096a80;
T_263 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a5200_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x6000038a5320_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x6000038a50e0_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x6000038a5290_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %store/vec4 v0x6000038a5290_0, 0, 1;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7fe32a095fe0;
T_264 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a5b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x6000038a5cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x6000038a5a70_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x6000038a5c20_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x6000038a5c20_0, 0, 1;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7fe32a076730;
T_265 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a6520_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x6000038a6640_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x6000038a6400_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x6000038a65b0_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %store/vec4 v0x6000038a65b0_0, 0, 1;
    %jmp T_265;
    .thread T_265;
    .scope S_0x7fe32a0a06b0;
T_266 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a6eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x6000038a6fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x6000038a6d90_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x6000038a6f40_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %store/vec4 v0x6000038a6f40_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7fe32a086690;
T_267 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a7cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x6000038a7de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x6000038a7ba0_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x6000038a7d50_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %store/vec4 v0x6000038a7d50_0, 0, 1;
    %jmp T_267;
    .thread T_267;
    .scope S_0x7fe32a077340;
T_268 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a06c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x6000038a07e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x6000038a05a0_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x6000038a0750_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %store/vec4 v0x6000038a0750_0, 0, 1;
    %jmp T_268;
    .thread T_268;
    .scope S_0x7fe32a07bd40;
T_269 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x6000038a1170_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x6000038a0f30_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x6000038a10e0_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %store/vec4 v0x6000038a10e0_0, 0, 1;
    %jmp T_269;
    .thread T_269;
    .scope S_0x7fe32a07b7f0;
T_270 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x6000038a1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x6000038a18c0_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x6000038a1a70_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %store/vec4 v0x6000038a1a70_0, 0, 1;
    %jmp T_270;
    .thread T_270;
    .scope S_0x7fe32a07b2a0;
T_271 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a2370_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x6000038a2490_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x6000038a2250_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x6000038a2400_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %store/vec4 v0x6000038a2400_0, 0, 1;
    %jmp T_271;
    .thread T_271;
    .scope S_0x7fe32a07ad50;
T_272 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a2d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x6000038a2e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x6000038a2be0_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x6000038a2d90_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %store/vec4 v0x6000038a2d90_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0x7fe32a07a800;
T_273 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038a3690_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x6000038a37b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x6000038a3570_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x6000038a3720_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %store/vec4 v0x6000038a3720_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0x7fe32a07a2b0;
T_274 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bc090_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x6000038bc1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x6000038a3f00_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x6000038bc120_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %store/vec4 v0x6000038bc120_0, 0, 1;
    %jmp T_274;
    .thread T_274;
    .scope S_0x7fe32a079d60;
T_275 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x6000038bcb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x6000038bc900_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x6000038bcab0_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x6000038bcab0_0, 0, 1;
    %jmp T_275;
    .thread T_275;
    .scope S_0x7fe32a079980;
T_276 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bd3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x6000038bd4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x6000038bd290_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x6000038bd440_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %store/vec4 v0x6000038bd440_0, 0, 1;
    %jmp T_276;
    .thread T_276;
    .scope S_0x7fe32a079430;
T_277 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bdd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_277.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_277.1, 8;
T_277.0 ; End of true expr.
    %load/vec4 v0x6000038bde60_0;
    %flag_set/vec4 9;
    %jmp/0 T_277.2, 9;
    %load/vec4 v0x6000038bdc20_0;
    %jmp/1 T_277.3, 9;
T_277.2 ; End of true expr.
    %load/vec4 v0x6000038bddd0_0;
    %jmp/0 T_277.3, 9;
 ; End of false expr.
    %blend;
T_277.3;
    %jmp/0 T_277.1, 8;
 ; End of false expr.
    %blend;
T_277.1;
    %store/vec4 v0x6000038bddd0_0, 0, 1;
    %jmp T_277;
    .thread T_277;
    .scope S_0x7fe32a078ee0;
T_278 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038be6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_278.1, 8;
T_278.0 ; End of true expr.
    %load/vec4 v0x6000038be7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_278.2, 9;
    %load/vec4 v0x6000038be5b0_0;
    %jmp/1 T_278.3, 9;
T_278.2 ; End of true expr.
    %load/vec4 v0x6000038be760_0;
    %jmp/0 T_278.3, 9;
 ; End of false expr.
    %blend;
T_278.3;
    %jmp/0 T_278.1, 8;
 ; End of false expr.
    %blend;
T_278.1;
    %store/vec4 v0x6000038be760_0, 0, 1;
    %jmp T_278;
    .thread T_278;
    .scope S_0x7fe32a078990;
T_279 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bf060_0;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %load/vec4 v0x6000038bf180_0;
    %flag_set/vec4 9;
    %jmp/0 T_279.2, 9;
    %load/vec4 v0x6000038bef40_0;
    %jmp/1 T_279.3, 9;
T_279.2 ; End of true expr.
    %load/vec4 v0x6000038bf0f0_0;
    %jmp/0 T_279.3, 9;
 ; End of false expr.
    %blend;
T_279.3;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x6000038bf0f0_0, 0, 1;
    %jmp T_279;
    .thread T_279;
    .scope S_0x7fe32a078440;
T_280 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bf9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_280.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_280.1, 8;
T_280.0 ; End of true expr.
    %load/vec4 v0x6000038bfb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_280.2, 9;
    %load/vec4 v0x6000038bf8d0_0;
    %jmp/1 T_280.3, 9;
T_280.2 ; End of true expr.
    %load/vec4 v0x6000038bfa80_0;
    %jmp/0 T_280.3, 9;
 ; End of false expr.
    %blend;
T_280.3;
    %jmp/0 T_280.1, 8;
 ; End of false expr.
    %blend;
T_280.1;
    %store/vec4 v0x6000038bfa80_0, 0, 1;
    %jmp T_280;
    .thread T_280;
    .scope S_0x7fe32a077ef0;
T_281 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b83f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_281.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_281.1, 8;
T_281.0 ; End of true expr.
    %load/vec4 v0x6000038b8510_0;
    %flag_set/vec4 9;
    %jmp/0 T_281.2, 9;
    %load/vec4 v0x6000038b82d0_0;
    %jmp/1 T_281.3, 9;
T_281.2 ; End of true expr.
    %load/vec4 v0x6000038b8480_0;
    %jmp/0 T_281.3, 9;
 ; End of false expr.
    %blend;
T_281.3;
    %jmp/0 T_281.1, 8;
 ; End of false expr.
    %blend;
T_281.1;
    %store/vec4 v0x6000038b8480_0, 0, 1;
    %jmp T_281;
    .thread T_281;
    .scope S_0x7fe32a0779a0;
T_282 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b8d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_282.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_282.1, 8;
T_282.0 ; End of true expr.
    %load/vec4 v0x6000038b8ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_282.2, 9;
    %load/vec4 v0x6000038b8c60_0;
    %jmp/1 T_282.3, 9;
T_282.2 ; End of true expr.
    %load/vec4 v0x6000038b8e10_0;
    %jmp/0 T_282.3, 9;
 ; End of false expr.
    %blend;
T_282.3;
    %jmp/0 T_282.1, 8;
 ; End of false expr.
    %blend;
T_282.1;
    %store/vec4 v0x6000038b8e10_0, 0, 1;
    %jmp T_282;
    .thread T_282;
    .scope S_0x7fe32a09c200;
T_283 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b9b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_283.1, 8;
T_283.0 ; End of true expr.
    %load/vec4 v0x6000038b9cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_283.2, 9;
    %load/vec4 v0x6000038b9a70_0;
    %jmp/1 T_283.3, 9;
T_283.2 ; End of true expr.
    %load/vec4 v0x6000038b9c20_0;
    %jmp/0 T_283.3, 9;
 ; End of false expr.
    %blend;
T_283.3;
    %jmp/0 T_283.1, 8;
 ; End of false expr.
    %blend;
T_283.1;
    %store/vec4 v0x6000038b9c20_0, 0, 1;
    %jmp T_283;
    .thread T_283;
    .scope S_0x7fe32a09c4e0;
T_284 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ba520_0;
    %flag_set/vec4 8;
    %jmp/0 T_284.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_284.1, 8;
T_284.0 ; End of true expr.
    %load/vec4 v0x6000038ba640_0;
    %flag_set/vec4 9;
    %jmp/0 T_284.2, 9;
    %load/vec4 v0x6000038ba400_0;
    %jmp/1 T_284.3, 9;
T_284.2 ; End of true expr.
    %load/vec4 v0x6000038ba5b0_0;
    %jmp/0 T_284.3, 9;
 ; End of false expr.
    %blend;
T_284.3;
    %jmp/0 T_284.1, 8;
 ; End of false expr.
    %blend;
T_284.1;
    %store/vec4 v0x6000038ba5b0_0, 0, 1;
    %jmp T_284;
    .thread T_284;
    .scope S_0x7fe32a076a60;
T_285 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038baeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_285.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_285.1, 8;
T_285.0 ; End of true expr.
    %load/vec4 v0x6000038bafd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_285.2, 9;
    %load/vec4 v0x6000038bad90_0;
    %jmp/1 T_285.3, 9;
T_285.2 ; End of true expr.
    %load/vec4 v0x6000038baf40_0;
    %jmp/0 T_285.3, 9;
 ; End of false expr.
    %blend;
T_285.3;
    %jmp/0 T_285.1, 8;
 ; End of false expr.
    %blend;
T_285.1;
    %store/vec4 v0x6000038baf40_0, 0, 1;
    %jmp T_285;
    .thread T_285;
    .scope S_0x7fe32a09df60;
T_286 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038bb840_0;
    %flag_set/vec4 8;
    %jmp/0 T_286.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_286.1, 8;
T_286.0 ; End of true expr.
    %load/vec4 v0x6000038bb960_0;
    %flag_set/vec4 9;
    %jmp/0 T_286.2, 9;
    %load/vec4 v0x6000038bb720_0;
    %jmp/1 T_286.3, 9;
T_286.2 ; End of true expr.
    %load/vec4 v0x6000038bb8d0_0;
    %jmp/0 T_286.3, 9;
 ; End of false expr.
    %blend;
T_286.3;
    %jmp/0 T_286.1, 8;
 ; End of false expr.
    %blend;
T_286.1;
    %store/vec4 v0x6000038bb8d0_0, 0, 1;
    %jmp T_286;
    .thread T_286;
    .scope S_0x7fe32a09e240;
T_287 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b4240_0;
    %flag_set/vec4 8;
    %jmp/0 T_287.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_287.1, 8;
T_287.0 ; End of true expr.
    %load/vec4 v0x6000038b4360_0;
    %flag_set/vec4 9;
    %jmp/0 T_287.2, 9;
    %load/vec4 v0x6000038b4120_0;
    %jmp/1 T_287.3, 9;
T_287.2 ; End of true expr.
    %load/vec4 v0x6000038b42d0_0;
    %jmp/0 T_287.3, 9;
 ; End of false expr.
    %blend;
T_287.3;
    %jmp/0 T_287.1, 8;
 ; End of false expr.
    %blend;
T_287.1;
    %store/vec4 v0x6000038b42d0_0, 0, 1;
    %jmp T_287;
    .thread T_287;
    .scope S_0x7fe32a0a0160;
T_288 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_288.1, 8;
T_288.0 ; End of true expr.
    %load/vec4 v0x6000038b4cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_288.2, 9;
    %load/vec4 v0x6000038b4ab0_0;
    %jmp/1 T_288.3, 9;
T_288.2 ; End of true expr.
    %load/vec4 v0x6000038b4c60_0;
    %jmp/0 T_288.3, 9;
 ; End of false expr.
    %blend;
T_288.3;
    %jmp/0 T_288.1, 8;
 ; End of false expr.
    %blend;
T_288.1;
    %store/vec4 v0x6000038b4c60_0, 0, 1;
    %jmp T_288;
    .thread T_288;
    .scope S_0x7fe32a09fc10;
T_289 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b5560_0;
    %flag_set/vec4 8;
    %jmp/0 T_289.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_289.1, 8;
T_289.0 ; End of true expr.
    %load/vec4 v0x6000038b5680_0;
    %flag_set/vec4 9;
    %jmp/0 T_289.2, 9;
    %load/vec4 v0x6000038b5440_0;
    %jmp/1 T_289.3, 9;
T_289.2 ; End of true expr.
    %load/vec4 v0x6000038b55f0_0;
    %jmp/0 T_289.3, 9;
 ; End of false expr.
    %blend;
T_289.3;
    %jmp/0 T_289.1, 8;
 ; End of false expr.
    %blend;
T_289.1;
    %store/vec4 v0x6000038b55f0_0, 0, 1;
    %jmp T_289;
    .thread T_289;
    .scope S_0x7fe32a09f6c0;
T_290 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b5ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_290.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_290.1, 8;
T_290.0 ; End of true expr.
    %load/vec4 v0x6000038b6010_0;
    %flag_set/vec4 9;
    %jmp/0 T_290.2, 9;
    %load/vec4 v0x6000038b5dd0_0;
    %jmp/1 T_290.3, 9;
T_290.2 ; End of true expr.
    %load/vec4 v0x6000038b5f80_0;
    %jmp/0 T_290.3, 9;
 ; End of false expr.
    %blend;
T_290.3;
    %jmp/0 T_290.1, 8;
 ; End of false expr.
    %blend;
T_290.1;
    %store/vec4 v0x6000038b5f80_0, 0, 1;
    %jmp T_290;
    .thread T_290;
    .scope S_0x7fe32a09f170;
T_291 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b6880_0;
    %flag_set/vec4 8;
    %jmp/0 T_291.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_291.1, 8;
T_291.0 ; End of true expr.
    %load/vec4 v0x6000038b69a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_291.2, 9;
    %load/vec4 v0x6000038b6760_0;
    %jmp/1 T_291.3, 9;
T_291.2 ; End of true expr.
    %load/vec4 v0x6000038b6910_0;
    %jmp/0 T_291.3, 9;
 ; End of false expr.
    %blend;
T_291.3;
    %jmp/0 T_291.1, 8;
 ; End of false expr.
    %blend;
T_291.1;
    %store/vec4 v0x6000038b6910_0, 0, 1;
    %jmp T_291;
    .thread T_291;
    .scope S_0x7fe32a09ed90;
T_292 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b7210_0;
    %flag_set/vec4 8;
    %jmp/0 T_292.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_292.1, 8;
T_292.0 ; End of true expr.
    %load/vec4 v0x6000038b7330_0;
    %flag_set/vec4 9;
    %jmp/0 T_292.2, 9;
    %load/vec4 v0x6000038b70f0_0;
    %jmp/1 T_292.3, 9;
T_292.2 ; End of true expr.
    %load/vec4 v0x6000038b72a0_0;
    %jmp/0 T_292.3, 9;
 ; End of false expr.
    %blend;
T_292.3;
    %jmp/0 T_292.1, 8;
 ; End of false expr.
    %blend;
T_292.1;
    %store/vec4 v0x6000038b72a0_0, 0, 1;
    %jmp T_292;
    .thread T_292;
    .scope S_0x7fe32a09e840;
T_293 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b7ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_293.1, 8;
T_293.0 ; End of true expr.
    %load/vec4 v0x6000038b7cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_293.2, 9;
    %load/vec4 v0x6000038b7a80_0;
    %jmp/1 T_293.3, 9;
T_293.2 ; End of true expr.
    %load/vec4 v0x6000038b7c30_0;
    %jmp/0 T_293.3, 9;
 ; End of false expr.
    %blend;
T_293.3;
    %jmp/0 T_293.1, 8;
 ; End of false expr.
    %blend;
T_293.1;
    %store/vec4 v0x6000038b7c30_0, 0, 1;
    %jmp T_293;
    .thread T_293;
    .scope S_0x7fe32a09db80;
T_294 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b05a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_294.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_294.1, 8;
T_294.0 ; End of true expr.
    %load/vec4 v0x6000038b06c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_294.2, 9;
    %load/vec4 v0x6000038b0480_0;
    %jmp/1 T_294.3, 9;
T_294.2 ; End of true expr.
    %load/vec4 v0x6000038b0630_0;
    %jmp/0 T_294.3, 9;
 ; End of false expr.
    %blend;
T_294.3;
    %jmp/0 T_294.1, 8;
 ; End of false expr.
    %blend;
T_294.1;
    %store/vec4 v0x6000038b0630_0, 0, 1;
    %jmp T_294;
    .thread T_294;
    .scope S_0x7fe32a09d630;
T_295 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_295.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_295.1, 8;
T_295.0 ; End of true expr.
    %load/vec4 v0x6000038b1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_295.2, 9;
    %load/vec4 v0x6000038b0e10_0;
    %jmp/1 T_295.3, 9;
T_295.2 ; End of true expr.
    %load/vec4 v0x6000038b0fc0_0;
    %jmp/0 T_295.3, 9;
 ; End of false expr.
    %blend;
T_295.3;
    %jmp/0 T_295.1, 8;
 ; End of false expr.
    %blend;
T_295.1;
    %store/vec4 v0x6000038b0fc0_0, 0, 1;
    %jmp T_295;
    .thread T_295;
    .scope S_0x7fe32a09d0e0;
T_296 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b18c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_296.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_296.1, 8;
T_296.0 ; End of true expr.
    %load/vec4 v0x6000038b19e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_296.2, 9;
    %load/vec4 v0x6000038b17a0_0;
    %jmp/1 T_296.3, 9;
T_296.2 ; End of true expr.
    %load/vec4 v0x6000038b1950_0;
    %jmp/0 T_296.3, 9;
 ; End of false expr.
    %blend;
T_296.3;
    %jmp/0 T_296.1, 8;
 ; End of false expr.
    %blend;
T_296.1;
    %store/vec4 v0x6000038b1950_0, 0, 1;
    %jmp T_296;
    .thread T_296;
    .scope S_0x7fe32a088010;
T_297 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b2250_0;
    %flag_set/vec4 8;
    %jmp/0 T_297.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_297.1, 8;
T_297.0 ; End of true expr.
    %load/vec4 v0x6000038b2370_0;
    %flag_set/vec4 9;
    %jmp/0 T_297.2, 9;
    %load/vec4 v0x6000038b2130_0;
    %jmp/1 T_297.3, 9;
T_297.2 ; End of true expr.
    %load/vec4 v0x6000038b22e0_0;
    %jmp/0 T_297.3, 9;
 ; End of false expr.
    %blend;
T_297.3;
    %jmp/0 T_297.1, 8;
 ; End of false expr.
    %blend;
T_297.1;
    %store/vec4 v0x6000038b22e0_0, 0, 1;
    %jmp T_297;
    .thread T_297;
    .scope S_0x7fe32a0882f0;
T_298 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038b2be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_298.1, 8;
T_298.0 ; End of true expr.
    %load/vec4 v0x6000038b2d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_298.2, 9;
    %load/vec4 v0x6000038b2ac0_0;
    %jmp/1 T_298.3, 9;
T_298.2 ; End of true expr.
    %load/vec4 v0x6000038b2c70_0;
    %jmp/0 T_298.3, 9;
 ; End of false expr.
    %blend;
T_298.3;
    %jmp/0 T_298.1, 8;
 ; End of false expr.
    %blend;
T_298.1;
    %store/vec4 v0x6000038b2c70_0, 0, 1;
    %jmp T_298;
    .thread T_298;
    .scope S_0x7fe32a087ac0;
T_299 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b84b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_299.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_299.1, 8;
T_299.0 ; End of true expr.
    %load/vec4 v0x600003b84750_0;
    %flag_set/vec4 9;
    %jmp/0 T_299.2, 9;
    %load/vec4 v0x600003b84f30_0;
    %jmp/1 T_299.3, 9;
T_299.2 ; End of true expr.
    %load/vec4 v0x600003b84990_0;
    %jmp/0 T_299.3, 9;
 ; End of false expr.
    %blend;
T_299.3;
    %jmp/0 T_299.1, 8;
 ; End of false expr.
    %blend;
T_299.1;
    %store/vec4 v0x600003b84990_0, 0, 1;
    %jmp T_299;
    .thread T_299;
    .scope S_0x7fe328a13490;
T_300 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b846c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_300.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_300.1, 8;
T_300.0 ; End of true expr.
    %load/vec4 v0x600003b84480_0;
    %flag_set/vec4 9;
    %jmp/0 T_300.2, 9;
    %load/vec4 v0x600003b84870_0;
    %jmp/1 T_300.3, 9;
T_300.2 ; End of true expr.
    %load/vec4 v0x600003b843f0_0;
    %jmp/0 T_300.3, 9;
 ; End of false expr.
    %blend;
T_300.3;
    %jmp/0 T_300.1, 8;
 ; End of false expr.
    %blend;
T_300.1;
    %store/vec4 v0x600003b843f0_0, 0, 1;
    %jmp T_300;
    .thread T_300;
    .scope S_0x7fe328a129f0;
T_301 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b85830_0;
    %flag_set/vec4 8;
    %jmp/0 T_301.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_301.1, 8;
T_301.0 ; End of true expr.
    %load/vec4 v0x600003b85950_0;
    %flag_set/vec4 9;
    %jmp/0 T_301.2, 9;
    %load/vec4 v0x600003b85710_0;
    %jmp/1 T_301.3, 9;
T_301.2 ; End of true expr.
    %load/vec4 v0x600003b858c0_0;
    %jmp/0 T_301.3, 9;
 ; End of false expr.
    %blend;
T_301.3;
    %jmp/0 T_301.1, 8;
 ; End of false expr.
    %blend;
T_301.1;
    %store/vec4 v0x600003b858c0_0, 0, 1;
    %jmp T_301;
    .thread T_301;
    .scope S_0x7fe328a11f50;
T_302 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b861c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_302.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_302.1, 8;
T_302.0 ; End of true expr.
    %load/vec4 v0x600003b862e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_302.2, 9;
    %load/vec4 v0x600003b860a0_0;
    %jmp/1 T_302.3, 9;
T_302.2 ; End of true expr.
    %load/vec4 v0x600003b86250_0;
    %jmp/0 T_302.3, 9;
 ; End of false expr.
    %blend;
T_302.3;
    %jmp/0 T_302.1, 8;
 ; End of false expr.
    %blend;
T_302.1;
    %store/vec4 v0x600003b86250_0, 0, 1;
    %jmp T_302;
    .thread T_302;
    .scope S_0x7fe328a114b0;
T_303 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b86b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_303.1, 8;
T_303.0 ; End of true expr.
    %load/vec4 v0x600003b86c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_303.2, 9;
    %load/vec4 v0x600003b86a30_0;
    %jmp/1 T_303.3, 9;
T_303.2 ; End of true expr.
    %load/vec4 v0x600003b86be0_0;
    %jmp/0 T_303.3, 9;
 ; End of false expr.
    %blend;
T_303.3;
    %jmp/0 T_303.1, 8;
 ; End of false expr.
    %blend;
T_303.1;
    %store/vec4 v0x600003b86be0_0, 0, 1;
    %jmp T_303;
    .thread T_303;
    .scope S_0x7fe328a10a10;
T_304 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b874e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_304.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_304.1, 8;
T_304.0 ; End of true expr.
    %load/vec4 v0x600003b87600_0;
    %flag_set/vec4 9;
    %jmp/0 T_304.2, 9;
    %load/vec4 v0x600003b873c0_0;
    %jmp/1 T_304.3, 9;
T_304.2 ; End of true expr.
    %load/vec4 v0x600003b87570_0;
    %jmp/0 T_304.3, 9;
 ; End of false expr.
    %blend;
T_304.3;
    %jmp/0 T_304.1, 8;
 ; End of false expr.
    %blend;
T_304.1;
    %store/vec4 v0x600003b87570_0, 0, 1;
    %jmp T_304;
    .thread T_304;
    .scope S_0x7fe328a0ff70;
T_305 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b87e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_305.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_305.1, 8;
T_305.0 ; End of true expr.
    %load/vec4 v0x6000038cc000_0;
    %flag_set/vec4 9;
    %jmp/0 T_305.2, 9;
    %load/vec4 v0x600003b87d50_0;
    %jmp/1 T_305.3, 9;
T_305.2 ; End of true expr.
    %load/vec4 v0x600003b87f00_0;
    %jmp/0 T_305.3, 9;
 ; End of false expr.
    %blend;
T_305.3;
    %jmp/0 T_305.1, 8;
 ; End of false expr.
    %blend;
T_305.1;
    %store/vec4 v0x600003b87f00_0, 0, 1;
    %jmp T_305;
    .thread T_305;
    .scope S_0x7fe328a17bc0;
T_306 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_306.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_306.1, 8;
T_306.0 ; End of true expr.
    %load/vec4 v0x6000038cc510_0;
    %flag_set/vec4 9;
    %jmp/0 T_306.2, 9;
    %load/vec4 v0x6000038cc2d0_0;
    %jmp/1 T_306.3, 9;
T_306.2 ; End of true expr.
    %load/vec4 v0x6000038cc480_0;
    %jmp/0 T_306.3, 9;
 ; End of false expr.
    %blend;
T_306.3;
    %jmp/0 T_306.1, 8;
 ; End of false expr.
    %blend;
T_306.1;
    %store/vec4 v0x6000038cc480_0, 0, 1;
    %jmp T_306;
    .thread T_306;
    .scope S_0x7fe328a45ef0;
T_307 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ccd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_307.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_307.1, 8;
T_307.0 ; End of true expr.
    %load/vec4 v0x6000038ccea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_307.2, 9;
    %load/vec4 v0x6000038ccc60_0;
    %jmp/1 T_307.3, 9;
T_307.2 ; End of true expr.
    %load/vec4 v0x6000038cce10_0;
    %jmp/0 T_307.3, 9;
 ; End of false expr.
    %blend;
T_307.3;
    %jmp/0 T_307.1, 8;
 ; End of false expr.
    %blend;
T_307.1;
    %store/vec4 v0x6000038cce10_0, 0, 1;
    %jmp T_307;
    .thread T_307;
    .scope S_0x7fe328a04400;
T_308 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cd710_0;
    %flag_set/vec4 8;
    %jmp/0 T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_308.1, 8;
T_308.0 ; End of true expr.
    %load/vec4 v0x6000038cd830_0;
    %flag_set/vec4 9;
    %jmp/0 T_308.2, 9;
    %load/vec4 v0x6000038cd5f0_0;
    %jmp/1 T_308.3, 9;
T_308.2 ; End of true expr.
    %load/vec4 v0x6000038cd7a0_0;
    %jmp/0 T_308.3, 9;
 ; End of false expr.
    %blend;
T_308.3;
    %jmp/0 T_308.1, 8;
 ; End of false expr.
    %blend;
T_308.1;
    %store/vec4 v0x6000038cd7a0_0, 0, 1;
    %jmp T_308;
    .thread T_308;
    .scope S_0x7fe328a0d550;
T_309 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ce0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_309.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_309.1, 8;
T_309.0 ; End of true expr.
    %load/vec4 v0x6000038ce1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_309.2, 9;
    %load/vec4 v0x6000038cdf80_0;
    %jmp/1 T_309.3, 9;
T_309.2 ; End of true expr.
    %load/vec4 v0x6000038ce130_0;
    %jmp/0 T_309.3, 9;
 ; End of false expr.
    %blend;
T_309.3;
    %jmp/0 T_309.1, 8;
 ; End of false expr.
    %blend;
T_309.1;
    %store/vec4 v0x6000038ce130_0, 0, 1;
    %jmp T_309;
    .thread T_309;
    .scope S_0x7fe328a38cc0;
T_310 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_310.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_310.1, 8;
T_310.0 ; End of true expr.
    %load/vec4 v0x6000038ceb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_310.2, 9;
    %load/vec4 v0x6000038ce910_0;
    %jmp/1 T_310.3, 9;
T_310.2 ; End of true expr.
    %load/vec4 v0x6000038ceac0_0;
    %jmp/0 T_310.3, 9;
 ; End of false expr.
    %blend;
T_310.3;
    %jmp/0 T_310.1, 8;
 ; End of false expr.
    %blend;
T_310.1;
    %store/vec4 v0x6000038ceac0_0, 0, 1;
    %jmp T_310;
    .thread T_310;
    .scope S_0x7fe328a16a10;
T_311 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cf3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_311.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_311.1, 8;
T_311.0 ; End of true expr.
    %load/vec4 v0x6000038cf4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_311.2, 9;
    %load/vec4 v0x6000038cf2a0_0;
    %jmp/1 T_311.3, 9;
T_311.2 ; End of true expr.
    %load/vec4 v0x6000038cf450_0;
    %jmp/0 T_311.3, 9;
 ; End of false expr.
    %blend;
T_311.3;
    %jmp/0 T_311.1, 8;
 ; End of false expr.
    %blend;
T_311.1;
    %store/vec4 v0x6000038cf450_0, 0, 1;
    %jmp T_311;
    .thread T_311;
    .scope S_0x7fe328a16cf0;
T_312 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cfd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_312.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_312.1, 8;
T_312.0 ; End of true expr.
    %load/vec4 v0x6000038cfe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_312.2, 9;
    %load/vec4 v0x6000038cfc30_0;
    %jmp/1 T_312.3, 9;
T_312.2 ; End of true expr.
    %load/vec4 v0x6000038cfde0_0;
    %jmp/0 T_312.3, 9;
 ; End of false expr.
    %blend;
T_312.3;
    %jmp/0 T_312.1, 8;
 ; End of false expr.
    %blend;
T_312.1;
    %store/vec4 v0x6000038cfde0_0, 0, 1;
    %jmp T_312;
    .thread T_312;
    .scope S_0x7fe328a15e60;
T_313 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c8750_0;
    %flag_set/vec4 8;
    %jmp/0 T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_313.1, 8;
T_313.0 ; End of true expr.
    %load/vec4 v0x6000038c8870_0;
    %flag_set/vec4 9;
    %jmp/0 T_313.2, 9;
    %load/vec4 v0x6000038c8630_0;
    %jmp/1 T_313.3, 9;
T_313.2 ; End of true expr.
    %load/vec4 v0x6000038c87e0_0;
    %jmp/0 T_313.3, 9;
 ; End of false expr.
    %blend;
T_313.3;
    %jmp/0 T_313.1, 8;
 ; End of false expr.
    %blend;
T_313.1;
    %store/vec4 v0x6000038c87e0_0, 0, 1;
    %jmp T_313;
    .thread T_313;
    .scope S_0x7fe328a16140;
T_314 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c90e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_314.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_314.1, 8;
T_314.0 ; End of true expr.
    %load/vec4 v0x6000038c9200_0;
    %flag_set/vec4 9;
    %jmp/0 T_314.2, 9;
    %load/vec4 v0x6000038c8fc0_0;
    %jmp/1 T_314.3, 9;
T_314.2 ; End of true expr.
    %load/vec4 v0x6000038c9170_0;
    %jmp/0 T_314.3, 9;
 ; End of false expr.
    %blend;
T_314.3;
    %jmp/0 T_314.1, 8;
 ; End of false expr.
    %blend;
T_314.1;
    %store/vec4 v0x6000038c9170_0, 0, 1;
    %jmp T_314;
    .thread T_314;
    .scope S_0x7fe328a149f0;
T_315 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c9ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_315.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_315.1, 8;
T_315.0 ; End of true expr.
    %load/vec4 v0x6000038ca010_0;
    %flag_set/vec4 9;
    %jmp/0 T_315.2, 9;
    %load/vec4 v0x6000038c9dd0_0;
    %jmp/1 T_315.3, 9;
T_315.2 ; End of true expr.
    %load/vec4 v0x6000038c9f80_0;
    %jmp/0 T_315.3, 9;
 ; End of false expr.
    %blend;
T_315.3;
    %jmp/0 T_315.1, 8;
 ; End of false expr.
    %blend;
T_315.1;
    %store/vec4 v0x6000038c9f80_0, 0, 1;
    %jmp T_315;
    .thread T_315;
    .scope S_0x7fe328a14cd0;
T_316 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_316.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_316.1, 8;
T_316.0 ; End of true expr.
    %load/vec4 v0x6000038ca9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_316.2, 9;
    %load/vec4 v0x6000038ca760_0;
    %jmp/1 T_316.3, 9;
T_316.2 ; End of true expr.
    %load/vec4 v0x6000038ca910_0;
    %jmp/0 T_316.3, 9;
 ; End of false expr.
    %blend;
T_316.3;
    %jmp/0 T_316.1, 8;
 ; End of false expr.
    %blend;
T_316.1;
    %store/vec4 v0x6000038ca910_0, 0, 1;
    %jmp T_316;
    .thread T_316;
    .scope S_0x7fe328a13b50;
T_317 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_317.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_317.1, 8;
T_317.0 ; End of true expr.
    %load/vec4 v0x6000038cb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_317.2, 9;
    %load/vec4 v0x6000038cb0f0_0;
    %jmp/1 T_317.3, 9;
T_317.2 ; End of true expr.
    %load/vec4 v0x6000038cb2a0_0;
    %jmp/0 T_317.3, 9;
 ; End of false expr.
    %blend;
T_317.3;
    %jmp/0 T_317.1, 8;
 ; End of false expr.
    %blend;
T_317.1;
    %store/vec4 v0x6000038cb2a0_0, 0, 1;
    %jmp T_317;
    .thread T_317;
    .scope S_0x7fe328a13e30;
T_318 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038cbba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_318.1, 8;
T_318.0 ; End of true expr.
    %load/vec4 v0x6000038cbcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_318.2, 9;
    %load/vec4 v0x6000038cba80_0;
    %jmp/1 T_318.3, 9;
T_318.2 ; End of true expr.
    %load/vec4 v0x6000038cbc30_0;
    %jmp/0 T_318.3, 9;
 ; End of false expr.
    %blend;
T_318.3;
    %jmp/0 T_318.1, 8;
 ; End of false expr.
    %blend;
T_318.1;
    %store/vec4 v0x6000038cbc30_0, 0, 1;
    %jmp T_318;
    .thread T_318;
    .scope S_0x7fe328a34840;
T_319 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c45a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_319.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_319.1, 8;
T_319.0 ; End of true expr.
    %load/vec4 v0x6000038c46c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_319.2, 9;
    %load/vec4 v0x6000038c4480_0;
    %jmp/1 T_319.3, 9;
T_319.2 ; End of true expr.
    %load/vec4 v0x6000038c4630_0;
    %jmp/0 T_319.3, 9;
 ; End of false expr.
    %blend;
T_319.3;
    %jmp/0 T_319.1, 8;
 ; End of false expr.
    %blend;
T_319.1;
    %store/vec4 v0x6000038c4630_0, 0, 1;
    %jmp T_319;
    .thread T_319;
    .scope S_0x7fe328a34b20;
T_320 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c4f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_320.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_320.1, 8;
T_320.0 ; End of true expr.
    %load/vec4 v0x6000038c5050_0;
    %flag_set/vec4 9;
    %jmp/0 T_320.2, 9;
    %load/vec4 v0x6000038c4e10_0;
    %jmp/1 T_320.3, 9;
T_320.2 ; End of true expr.
    %load/vec4 v0x6000038c4fc0_0;
    %jmp/0 T_320.3, 9;
 ; End of false expr.
    %blend;
T_320.3;
    %jmp/0 T_320.1, 8;
 ; End of false expr.
    %blend;
T_320.1;
    %store/vec4 v0x6000038c4fc0_0, 0, 1;
    %jmp T_320;
    .thread T_320;
    .scope S_0x7fe328a2f120;
T_321 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_321.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_321.1, 8;
T_321.0 ; End of true expr.
    %load/vec4 v0x6000038c59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x6000038c57a0_0;
    %jmp/1 T_321.3, 9;
T_321.2 ; End of true expr.
    %load/vec4 v0x6000038c5950_0;
    %jmp/0 T_321.3, 9;
 ; End of false expr.
    %blend;
T_321.3;
    %jmp/0 T_321.1, 8;
 ; End of false expr.
    %blend;
T_321.1;
    %store/vec4 v0x6000038c5950_0, 0, 1;
    %jmp T_321;
    .thread T_321;
    .scope S_0x7fe328a2f400;
T_322 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_322.1, 8;
T_322.0 ; End of true expr.
    %load/vec4 v0x6000038c6370_0;
    %flag_set/vec4 9;
    %jmp/0 T_322.2, 9;
    %load/vec4 v0x6000038c6130_0;
    %jmp/1 T_322.3, 9;
T_322.2 ; End of true expr.
    %load/vec4 v0x6000038c62e0_0;
    %jmp/0 T_322.3, 9;
 ; End of false expr.
    %blend;
T_322.3;
    %jmp/0 T_322.1, 8;
 ; End of false expr.
    %blend;
T_322.1;
    %store/vec4 v0x6000038c62e0_0, 0, 1;
    %jmp T_322;
    .thread T_322;
    .scope S_0x7fe328a29f50;
T_323 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c6be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_323.1, 8;
T_323.0 ; End of true expr.
    %load/vec4 v0x6000038c6d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_323.2, 9;
    %load/vec4 v0x6000038c6ac0_0;
    %jmp/1 T_323.3, 9;
T_323.2 ; End of true expr.
    %load/vec4 v0x6000038c6c70_0;
    %jmp/0 T_323.3, 9;
 ; End of false expr.
    %blend;
T_323.3;
    %jmp/0 T_323.1, 8;
 ; End of false expr.
    %blend;
T_323.1;
    %store/vec4 v0x6000038c6c70_0, 0, 1;
    %jmp T_323;
    .thread T_323;
    .scope S_0x7fe328a2a430;
T_324 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_324.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_324.1, 8;
T_324.0 ; End of true expr.
    %load/vec4 v0x6000038c7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_324.2, 9;
    %load/vec4 v0x6000038c7450_0;
    %jmp/1 T_324.3, 9;
T_324.2 ; End of true expr.
    %load/vec4 v0x6000038c7600_0;
    %jmp/0 T_324.3, 9;
 ; End of false expr.
    %blend;
T_324.3;
    %jmp/0 T_324.1, 8;
 ; End of false expr.
    %blend;
T_324.1;
    %store/vec4 v0x6000038c7600_0, 0, 1;
    %jmp T_324;
    .thread T_324;
    .scope S_0x7fe328a249a0;
T_325 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c7f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_325.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_325.1, 8;
T_325.0 ; End of true expr.
    %load/vec4 v0x6000038c0090_0;
    %flag_set/vec4 9;
    %jmp/0 T_325.2, 9;
    %load/vec4 v0x6000038c7de0_0;
    %jmp/1 T_325.3, 9;
T_325.2 ; End of true expr.
    %load/vec4 v0x6000038c0000_0;
    %jmp/0 T_325.3, 9;
 ; End of false expr.
    %blend;
T_325.3;
    %jmp/0 T_325.1, 8;
 ; End of false expr.
    %blend;
T_325.1;
    %store/vec4 v0x6000038c0000_0, 0, 1;
    %jmp T_325;
    .thread T_325;
    .scope S_0x7fe328a24c80;
T_326 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c0900_0;
    %flag_set/vec4 8;
    %jmp/0 T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_326.1, 8;
T_326.0 ; End of true expr.
    %load/vec4 v0x6000038c0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_326.2, 9;
    %load/vec4 v0x6000038c07e0_0;
    %jmp/1 T_326.3, 9;
T_326.2 ; End of true expr.
    %load/vec4 v0x6000038c0990_0;
    %jmp/0 T_326.3, 9;
 ; End of false expr.
    %blend;
T_326.3;
    %jmp/0 T_326.1, 8;
 ; End of false expr.
    %blend;
T_326.1;
    %store/vec4 v0x6000038c0990_0, 0, 1;
    %jmp T_326;
    .thread T_326;
    .scope S_0x7fe328a34460;
T_327 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c1290_0;
    %flag_set/vec4 8;
    %jmp/0 T_327.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_327.1, 8;
T_327.0 ; End of true expr.
    %load/vec4 v0x6000038c13b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_327.2, 9;
    %load/vec4 v0x6000038c1170_0;
    %jmp/1 T_327.3, 9;
T_327.2 ; End of true expr.
    %load/vec4 v0x6000038c1320_0;
    %jmp/0 T_327.3, 9;
 ; End of false expr.
    %blend;
T_327.3;
    %jmp/0 T_327.1, 8;
 ; End of false expr.
    %blend;
T_327.1;
    %store/vec4 v0x6000038c1320_0, 0, 1;
    %jmp T_327;
    .thread T_327;
    .scope S_0x7fe328a33f10;
T_328 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c1c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_328.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_328.1, 8;
T_328.0 ; End of true expr.
    %load/vec4 v0x6000038c1d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_328.2, 9;
    %load/vec4 v0x6000038c1b00_0;
    %jmp/1 T_328.3, 9;
T_328.2 ; End of true expr.
    %load/vec4 v0x6000038c1cb0_0;
    %jmp/0 T_328.3, 9;
 ; End of false expr.
    %blend;
T_328.3;
    %jmp/0 T_328.1, 8;
 ; End of false expr.
    %blend;
T_328.1;
    %store/vec4 v0x6000038c1cb0_0, 0, 1;
    %jmp T_328;
    .thread T_328;
    .scope S_0x7fe328a339c0;
T_329 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_329.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_329.1, 8;
T_329.0 ; End of true expr.
    %load/vec4 v0x6000038c26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_329.2, 9;
    %load/vec4 v0x6000038c2490_0;
    %jmp/1 T_329.3, 9;
T_329.2 ; End of true expr.
    %load/vec4 v0x6000038c2640_0;
    %jmp/0 T_329.3, 9;
 ; End of false expr.
    %blend;
T_329.3;
    %jmp/0 T_329.1, 8;
 ; End of false expr.
    %blend;
T_329.1;
    %store/vec4 v0x6000038c2640_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x7fe328a33470;
T_330 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c2f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_330.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_330.1, 8;
T_330.0 ; End of true expr.
    %load/vec4 v0x6000038c3060_0;
    %flag_set/vec4 9;
    %jmp/0 T_330.2, 9;
    %load/vec4 v0x6000038c2e20_0;
    %jmp/1 T_330.3, 9;
T_330.2 ; End of true expr.
    %load/vec4 v0x6000038c2fd0_0;
    %jmp/0 T_330.3, 9;
 ; End of false expr.
    %blend;
T_330.3;
    %jmp/0 T_330.1, 8;
 ; End of false expr.
    %blend;
T_330.1;
    %store/vec4 v0x6000038c2fd0_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x7fe328a329d0;
T_331 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038c3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_331.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_331.1, 8;
T_331.0 ; End of true expr.
    %load/vec4 v0x6000038c3e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_331.2, 9;
    %load/vec4 v0x6000038c3c30_0;
    %jmp/1 T_331.3, 9;
T_331.2 ; End of true expr.
    %load/vec4 v0x6000038c3de0_0;
    %jmp/0 T_331.3, 9;
 ; End of false expr.
    %blend;
T_331.3;
    %jmp/0 T_331.1, 8;
 ; End of false expr.
    %blend;
T_331.1;
    %store/vec4 v0x6000038c3de0_0, 0, 1;
    %jmp T_331;
    .thread T_331;
    .scope S_0x7fe328a32480;
T_332 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038dc750_0;
    %flag_set/vec4 8;
    %jmp/0 T_332.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_332.1, 8;
T_332.0 ; End of true expr.
    %load/vec4 v0x6000038dc870_0;
    %flag_set/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x6000038dc630_0;
    %jmp/1 T_332.3, 9;
T_332.2 ; End of true expr.
    %load/vec4 v0x6000038dc7e0_0;
    %jmp/0 T_332.3, 9;
 ; End of false expr.
    %blend;
T_332.3;
    %jmp/0 T_332.1, 8;
 ; End of false expr.
    %blend;
T_332.1;
    %store/vec4 v0x6000038dc7e0_0, 0, 1;
    %jmp T_332;
    .thread T_332;
    .scope S_0x7fe328a31f30;
T_333 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038dd0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_333.1, 8;
T_333.0 ; End of true expr.
    %load/vec4 v0x6000038dd200_0;
    %flag_set/vec4 9;
    %jmp/0 T_333.2, 9;
    %load/vec4 v0x6000038dcfc0_0;
    %jmp/1 T_333.3, 9;
T_333.2 ; End of true expr.
    %load/vec4 v0x6000038dd170_0;
    %jmp/0 T_333.3, 9;
 ; End of false expr.
    %blend;
T_333.3;
    %jmp/0 T_333.1, 8;
 ; End of false expr.
    %blend;
T_333.1;
    %store/vec4 v0x6000038dd170_0, 0, 1;
    %jmp T_333;
    .thread T_333;
    .scope S_0x7fe328a319e0;
T_334 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038dda70_0;
    %flag_set/vec4 8;
    %jmp/0 T_334.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_334.1, 8;
T_334.0 ; End of true expr.
    %load/vec4 v0x6000038ddb90_0;
    %flag_set/vec4 9;
    %jmp/0 T_334.2, 9;
    %load/vec4 v0x6000038dd950_0;
    %jmp/1 T_334.3, 9;
T_334.2 ; End of true expr.
    %load/vec4 v0x6000038ddb00_0;
    %jmp/0 T_334.3, 9;
 ; End of false expr.
    %blend;
T_334.3;
    %jmp/0 T_334.1, 8;
 ; End of false expr.
    %blend;
T_334.1;
    %store/vec4 v0x6000038ddb00_0, 0, 1;
    %jmp T_334;
    .thread T_334;
    .scope S_0x7fe328a31490;
T_335 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038de400_0;
    %flag_set/vec4 8;
    %jmp/0 T_335.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_335.1, 8;
T_335.0 ; End of true expr.
    %load/vec4 v0x6000038de520_0;
    %flag_set/vec4 9;
    %jmp/0 T_335.2, 9;
    %load/vec4 v0x6000038de2e0_0;
    %jmp/1 T_335.3, 9;
T_335.2 ; End of true expr.
    %load/vec4 v0x6000038de490_0;
    %jmp/0 T_335.3, 9;
 ; End of false expr.
    %blend;
T_335.3;
    %jmp/0 T_335.1, 8;
 ; End of false expr.
    %blend;
T_335.1;
    %store/vec4 v0x6000038de490_0, 0, 1;
    %jmp T_335;
    .thread T_335;
    .scope S_0x7fe328a30f40;
T_336 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ded90_0;
    %flag_set/vec4 8;
    %jmp/0 T_336.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_336.1, 8;
T_336.0 ; End of true expr.
    %load/vec4 v0x6000038deeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_336.2, 9;
    %load/vec4 v0x6000038dec70_0;
    %jmp/1 T_336.3, 9;
T_336.2 ; End of true expr.
    %load/vec4 v0x6000038dee20_0;
    %jmp/0 T_336.3, 9;
 ; End of false expr.
    %blend;
T_336.3;
    %jmp/0 T_336.1, 8;
 ; End of false expr.
    %blend;
T_336.1;
    %store/vec4 v0x6000038dee20_0, 0, 1;
    %jmp T_336;
    .thread T_336;
    .scope S_0x7fe328a309f0;
T_337 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038df720_0;
    %flag_set/vec4 8;
    %jmp/0 T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_337.1, 8;
T_337.0 ; End of true expr.
    %load/vec4 v0x6000038df840_0;
    %flag_set/vec4 9;
    %jmp/0 T_337.2, 9;
    %load/vec4 v0x6000038df600_0;
    %jmp/1 T_337.3, 9;
T_337.2 ; End of true expr.
    %load/vec4 v0x6000038df7b0_0;
    %jmp/0 T_337.3, 9;
 ; End of false expr.
    %blend;
T_337.3;
    %jmp/0 T_337.1, 8;
 ; End of false expr.
    %blend;
T_337.1;
    %store/vec4 v0x6000038df7b0_0, 0, 1;
    %jmp T_337;
    .thread T_337;
    .scope S_0x7fe328a304a0;
T_338 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d8120_0;
    %flag_set/vec4 8;
    %jmp/0 T_338.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_338.1, 8;
T_338.0 ; End of true expr.
    %load/vec4 v0x6000038d8240_0;
    %flag_set/vec4 9;
    %jmp/0 T_338.2, 9;
    %load/vec4 v0x6000038d8000_0;
    %jmp/1 T_338.3, 9;
T_338.2 ; End of true expr.
    %load/vec4 v0x6000038d81b0_0;
    %jmp/0 T_338.3, 9;
 ; End of false expr.
    %blend;
T_338.3;
    %jmp/0 T_338.1, 8;
 ; End of false expr.
    %blend;
T_338.1;
    %store/vec4 v0x6000038d81b0_0, 0, 1;
    %jmp T_338;
    .thread T_338;
    .scope S_0x7fe328a2ff50;
T_339 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d8ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_339.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_339.1, 8;
T_339.0 ; End of true expr.
    %load/vec4 v0x6000038d8bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_339.2, 9;
    %load/vec4 v0x6000038d8990_0;
    %jmp/1 T_339.3, 9;
T_339.2 ; End of true expr.
    %load/vec4 v0x6000038d8b40_0;
    %jmp/0 T_339.3, 9;
 ; End of false expr.
    %blend;
T_339.3;
    %jmp/0 T_339.1, 8;
 ; End of false expr.
    %blend;
T_339.1;
    %store/vec4 v0x6000038d8b40_0, 0, 1;
    %jmp T_339;
    .thread T_339;
    .scope S_0x7fe328a364f0;
T_340 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_340.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_340.1, 8;
T_340.0 ; End of true expr.
    %load/vec4 v0x6000038d9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_340.2, 9;
    %load/vec4 v0x6000038d9320_0;
    %jmp/1 T_340.3, 9;
T_340.2 ; End of true expr.
    %load/vec4 v0x6000038d94d0_0;
    %jmp/0 T_340.3, 9;
 ; End of false expr.
    %blend;
T_340.3;
    %jmp/0 T_340.1, 8;
 ; End of false expr.
    %blend;
T_340.1;
    %store/vec4 v0x6000038d94d0_0, 0, 1;
    %jmp T_340;
    .thread T_340;
    .scope S_0x7fe328a35fa0;
T_341 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_341.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_341.1, 8;
T_341.0 ; End of true expr.
    %load/vec4 v0x6000038d9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_341.2, 9;
    %load/vec4 v0x6000038d9cb0_0;
    %jmp/1 T_341.3, 9;
T_341.2 ; End of true expr.
    %load/vec4 v0x6000038d9e60_0;
    %jmp/0 T_341.3, 9;
 ; End of false expr.
    %blend;
T_341.3;
    %jmp/0 T_341.1, 8;
 ; End of false expr.
    %blend;
T_341.1;
    %store/vec4 v0x6000038d9e60_0, 0, 1;
    %jmp T_341;
    .thread T_341;
    .scope S_0x7fe328a35a50;
T_342 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038da760_0;
    %flag_set/vec4 8;
    %jmp/0 T_342.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_342.1, 8;
T_342.0 ; End of true expr.
    %load/vec4 v0x6000038da880_0;
    %flag_set/vec4 9;
    %jmp/0 T_342.2, 9;
    %load/vec4 v0x6000038da640_0;
    %jmp/1 T_342.3, 9;
T_342.2 ; End of true expr.
    %load/vec4 v0x6000038da7f0_0;
    %jmp/0 T_342.3, 9;
 ; End of false expr.
    %blend;
T_342.3;
    %jmp/0 T_342.1, 8;
 ; End of false expr.
    %blend;
T_342.1;
    %store/vec4 v0x6000038da7f0_0, 0, 1;
    %jmp T_342;
    .thread T_342;
    .scope S_0x7fe328a35500;
T_343 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038db0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_343.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_343.1, 8;
T_343.0 ; End of true expr.
    %load/vec4 v0x6000038db210_0;
    %flag_set/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x6000038dafd0_0;
    %jmp/1 T_343.3, 9;
T_343.2 ; End of true expr.
    %load/vec4 v0x6000038db180_0;
    %jmp/0 T_343.3, 9;
 ; End of false expr.
    %blend;
T_343.3;
    %jmp/0 T_343.1, 8;
 ; End of false expr.
    %blend;
T_343.1;
    %store/vec4 v0x6000038db180_0, 0, 1;
    %jmp T_343;
    .thread T_343;
    .scope S_0x7fe328a34fb0;
T_344 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038dba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_344.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_344.1, 8;
T_344.0 ; End of true expr.
    %load/vec4 v0x6000038dbba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_344.2, 9;
    %load/vec4 v0x6000038db960_0;
    %jmp/1 T_344.3, 9;
T_344.2 ; End of true expr.
    %load/vec4 v0x6000038dbb10_0;
    %jmp/0 T_344.3, 9;
 ; End of false expr.
    %blend;
T_344.3;
    %jmp/0 T_344.1, 8;
 ; End of false expr.
    %blend;
T_344.1;
    %store/vec4 v0x6000038dbb10_0, 0, 1;
    %jmp T_344;
    .thread T_344;
    .scope S_0x7fe328a242e0;
T_345 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_345.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_345.1, 8;
T_345.0 ; End of true expr.
    %load/vec4 v0x6000038d45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_345.2, 9;
    %load/vec4 v0x6000038d4360_0;
    %jmp/1 T_345.3, 9;
T_345.2 ; End of true expr.
    %load/vec4 v0x6000038d4510_0;
    %jmp/0 T_345.3, 9;
 ; End of false expr.
    %blend;
T_345.3;
    %jmp/0 T_345.1, 8;
 ; End of false expr.
    %blend;
T_345.1;
    %store/vec4 v0x6000038d4510_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x7fe328a23d90;
T_346 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d4e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_346.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_346.1, 8;
T_346.0 ; End of true expr.
    %load/vec4 v0x6000038d4f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_346.2, 9;
    %load/vec4 v0x6000038d4cf0_0;
    %jmp/1 T_346.3, 9;
T_346.2 ; End of true expr.
    %load/vec4 v0x6000038d4ea0_0;
    %jmp/0 T_346.3, 9;
 ; End of false expr.
    %blend;
T_346.3;
    %jmp/0 T_346.1, 8;
 ; End of false expr.
    %blend;
T_346.1;
    %store/vec4 v0x6000038d4ea0_0, 0, 1;
    %jmp T_346;
    .thread T_346;
    .scope S_0x7fe328a232f0;
T_347 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_347.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_347.1, 8;
T_347.0 ; End of true expr.
    %load/vec4 v0x6000038d5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_347.2, 9;
    %load/vec4 v0x6000038d5b00_0;
    %jmp/1 T_347.3, 9;
T_347.2 ; End of true expr.
    %load/vec4 v0x6000038d5cb0_0;
    %jmp/0 T_347.3, 9;
 ; End of false expr.
    %blend;
T_347.3;
    %jmp/0 T_347.1, 8;
 ; End of false expr.
    %blend;
T_347.1;
    %store/vec4 v0x6000038d5cb0_0, 0, 1;
    %jmp T_347;
    .thread T_347;
    .scope S_0x7fe328a22da0;
T_348 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d65b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_348.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_348.1, 8;
T_348.0 ; End of true expr.
    %load/vec4 v0x6000038d66d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_348.2, 9;
    %load/vec4 v0x6000038d6490_0;
    %jmp/1 T_348.3, 9;
T_348.2 ; End of true expr.
    %load/vec4 v0x6000038d6640_0;
    %jmp/0 T_348.3, 9;
 ; End of false expr.
    %blend;
T_348.3;
    %jmp/0 T_348.1, 8;
 ; End of false expr.
    %blend;
T_348.1;
    %store/vec4 v0x6000038d6640_0, 0, 1;
    %jmp T_348;
    .thread T_348;
    .scope S_0x7fe328a22850;
T_349 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d6f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_349.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_349.1, 8;
T_349.0 ; End of true expr.
    %load/vec4 v0x6000038d7060_0;
    %flag_set/vec4 9;
    %jmp/0 T_349.2, 9;
    %load/vec4 v0x6000038d6e20_0;
    %jmp/1 T_349.3, 9;
T_349.2 ; End of true expr.
    %load/vec4 v0x6000038d6fd0_0;
    %jmp/0 T_349.3, 9;
 ; End of false expr.
    %blend;
T_349.3;
    %jmp/0 T_349.1, 8;
 ; End of false expr.
    %blend;
T_349.1;
    %store/vec4 v0x6000038d6fd0_0, 0, 1;
    %jmp T_349;
    .thread T_349;
    .scope S_0x7fe328a22300;
T_350 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d78d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_350.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_350.1, 8;
T_350.0 ; End of true expr.
    %load/vec4 v0x6000038d79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_350.2, 9;
    %load/vec4 v0x6000038d77b0_0;
    %jmp/1 T_350.3, 9;
T_350.2 ; End of true expr.
    %load/vec4 v0x6000038d7960_0;
    %jmp/0 T_350.3, 9;
 ; End of false expr.
    %blend;
T_350.3;
    %jmp/0 T_350.1, 8;
 ; End of false expr.
    %blend;
T_350.1;
    %store/vec4 v0x6000038d7960_0, 0, 1;
    %jmp T_350;
    .thread T_350;
    .scope S_0x7fe328a21db0;
T_351 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d02d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_351.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_351.1, 8;
T_351.0 ; End of true expr.
    %load/vec4 v0x6000038d03f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_351.2, 9;
    %load/vec4 v0x6000038d01b0_0;
    %jmp/1 T_351.3, 9;
T_351.2 ; End of true expr.
    %load/vec4 v0x6000038d0360_0;
    %jmp/0 T_351.3, 9;
 ; End of false expr.
    %blend;
T_351.3;
    %jmp/0 T_351.1, 8;
 ; End of false expr.
    %blend;
T_351.1;
    %store/vec4 v0x6000038d0360_0, 0, 1;
    %jmp T_351;
    .thread T_351;
    .scope S_0x7fe328a21860;
T_352 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_352.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_352.1, 8;
T_352.0 ; End of true expr.
    %load/vec4 v0x6000038d0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_352.2, 9;
    %load/vec4 v0x6000038d0b40_0;
    %jmp/1 T_352.3, 9;
T_352.2 ; End of true expr.
    %load/vec4 v0x6000038d0cf0_0;
    %jmp/0 T_352.3, 9;
 ; End of false expr.
    %blend;
T_352.3;
    %jmp/0 T_352.1, 8;
 ; End of false expr.
    %blend;
T_352.1;
    %store/vec4 v0x6000038d0cf0_0, 0, 1;
    %jmp T_352;
    .thread T_352;
    .scope S_0x7fe328a21310;
T_353 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d15f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_353.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_353.1, 8;
T_353.0 ; End of true expr.
    %load/vec4 v0x6000038d1710_0;
    %flag_set/vec4 9;
    %jmp/0 T_353.2, 9;
    %load/vec4 v0x6000038d14d0_0;
    %jmp/1 T_353.3, 9;
T_353.2 ; End of true expr.
    %load/vec4 v0x6000038d1680_0;
    %jmp/0 T_353.3, 9;
 ; End of false expr.
    %blend;
T_353.3;
    %jmp/0 T_353.1, 8;
 ; End of false expr.
    %blend;
T_353.1;
    %store/vec4 v0x6000038d1680_0, 0, 1;
    %jmp T_353;
    .thread T_353;
    .scope S_0x7fe328a20dc0;
T_354 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d1f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_354.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_354.1, 8;
T_354.0 ; End of true expr.
    %load/vec4 v0x6000038d20a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_354.2, 9;
    %load/vec4 v0x6000038d1e60_0;
    %jmp/1 T_354.3, 9;
T_354.2 ; End of true expr.
    %load/vec4 v0x6000038d2010_0;
    %jmp/0 T_354.3, 9;
 ; End of false expr.
    %blend;
T_354.3;
    %jmp/0 T_354.1, 8;
 ; End of false expr.
    %blend;
T_354.1;
    %store/vec4 v0x6000038d2010_0, 0, 1;
    %jmp T_354;
    .thread T_354;
    .scope S_0x7fe328a20870;
T_355 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d2910_0;
    %flag_set/vec4 8;
    %jmp/0 T_355.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_355.1, 8;
T_355.0 ; End of true expr.
    %load/vec4 v0x6000038d2a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_355.2, 9;
    %load/vec4 v0x6000038d27f0_0;
    %jmp/1 T_355.3, 9;
T_355.2 ; End of true expr.
    %load/vec4 v0x6000038d29a0_0;
    %jmp/0 T_355.3, 9;
 ; End of false expr.
    %blend;
T_355.3;
    %jmp/0 T_355.1, 8;
 ; End of false expr.
    %blend;
T_355.1;
    %store/vec4 v0x6000038d29a0_0, 0, 1;
    %jmp T_355;
    .thread T_355;
    .scope S_0x7fe328a20490;
T_356 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d32a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_356.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_356.1, 8;
T_356.0 ; End of true expr.
    %load/vec4 v0x6000038d33c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_356.2, 9;
    %load/vec4 v0x6000038d3180_0;
    %jmp/1 T_356.3, 9;
T_356.2 ; End of true expr.
    %load/vec4 v0x6000038d3330_0;
    %jmp/0 T_356.3, 9;
 ; End of false expr.
    %blend;
T_356.3;
    %jmp/0 T_356.1, 8;
 ; End of false expr.
    %blend;
T_356.1;
    %store/vec4 v0x6000038d3330_0, 0, 1;
    %jmp T_356;
    .thread T_356;
    .scope S_0x7fe328a1ff40;
T_357 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038d3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_357.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_357.1, 8;
T_357.0 ; End of true expr.
    %load/vec4 v0x6000038d3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_357.2, 9;
    %load/vec4 v0x6000038d3b10_0;
    %jmp/1 T_357.3, 9;
T_357.2 ; End of true expr.
    %load/vec4 v0x6000038d3cc0_0;
    %jmp/0 T_357.3, 9;
 ; End of false expr.
    %blend;
T_357.3;
    %jmp/0 T_357.1, 8;
 ; End of false expr.
    %blend;
T_357.1;
    %store/vec4 v0x6000038d3cc0_0, 0, 1;
    %jmp T_357;
    .thread T_357;
    .scope S_0x7fe328a1f9f0;
T_358 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ec630_0;
    %flag_set/vec4 8;
    %jmp/0 T_358.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_358.1, 8;
T_358.0 ; End of true expr.
    %load/vec4 v0x6000038ec750_0;
    %flag_set/vec4 9;
    %jmp/0 T_358.2, 9;
    %load/vec4 v0x6000038ec510_0;
    %jmp/1 T_358.3, 9;
T_358.2 ; End of true expr.
    %load/vec4 v0x6000038ec6c0_0;
    %jmp/0 T_358.3, 9;
 ; End of false expr.
    %blend;
T_358.3;
    %jmp/0 T_358.1, 8;
 ; End of false expr.
    %blend;
T_358.1;
    %store/vec4 v0x6000038ec6c0_0, 0, 1;
    %jmp T_358;
    .thread T_358;
    .scope S_0x7fe328a1e5c0;
T_359 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ecfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_359.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_359.1, 8;
T_359.0 ; End of true expr.
    %load/vec4 v0x6000038ed0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_359.2, 9;
    %load/vec4 v0x6000038ecea0_0;
    %jmp/1 T_359.3, 9;
T_359.2 ; End of true expr.
    %load/vec4 v0x6000038ed050_0;
    %jmp/0 T_359.3, 9;
 ; End of false expr.
    %blend;
T_359.3;
    %jmp/0 T_359.1, 8;
 ; End of false expr.
    %blend;
T_359.1;
    %store/vec4 v0x6000038ed050_0, 0, 1;
    %jmp T_359;
    .thread T_359;
    .scope S_0x7fe328a1e8a0;
T_360 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ed950_0;
    %flag_set/vec4 8;
    %jmp/0 T_360.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_360.1, 8;
T_360.0 ; End of true expr.
    %load/vec4 v0x6000038eda70_0;
    %flag_set/vec4 9;
    %jmp/0 T_360.2, 9;
    %load/vec4 v0x6000038ed830_0;
    %jmp/1 T_360.3, 9;
T_360.2 ; End of true expr.
    %load/vec4 v0x6000038ed9e0_0;
    %jmp/0 T_360.3, 9;
 ; End of false expr.
    %blend;
T_360.3;
    %jmp/0 T_360.1, 8;
 ; End of false expr.
    %blend;
T_360.1;
    %store/vec4 v0x6000038ed9e0_0, 0, 1;
    %jmp T_360;
    .thread T_360;
    .scope S_0x7fe328a1eb80;
T_361 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ee2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_361.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_361.1, 8;
T_361.0 ; End of true expr.
    %load/vec4 v0x6000038ee400_0;
    %flag_set/vec4 9;
    %jmp/0 T_361.2, 9;
    %load/vec4 v0x6000038ee1c0_0;
    %jmp/1 T_361.3, 9;
T_361.2 ; End of true expr.
    %load/vec4 v0x6000038ee370_0;
    %jmp/0 T_361.3, 9;
 ; End of false expr.
    %blend;
T_361.3;
    %jmp/0 T_361.1, 8;
 ; End of false expr.
    %blend;
T_361.1;
    %store/vec4 v0x6000038ee370_0, 0, 1;
    %jmp T_361;
    .thread T_361;
    .scope S_0x7fe328a1ee60;
T_362 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038eec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_362.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_362.1, 8;
T_362.0 ; End of true expr.
    %load/vec4 v0x6000038eed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_362.2, 9;
    %load/vec4 v0x6000038eeb50_0;
    %jmp/1 T_362.3, 9;
T_362.2 ; End of true expr.
    %load/vec4 v0x6000038eed00_0;
    %jmp/0 T_362.3, 9;
 ; End of false expr.
    %blend;
T_362.3;
    %jmp/0 T_362.1, 8;
 ; End of false expr.
    %blend;
T_362.1;
    %store/vec4 v0x6000038eed00_0, 0, 1;
    %jmp T_362;
    .thread T_362;
    .scope S_0x7fe328a1f540;
T_363 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038efa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_363.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_363.1, 8;
T_363.0 ; End of true expr.
    %load/vec4 v0x6000038efba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_363.2, 9;
    %load/vec4 v0x6000038ef960_0;
    %jmp/1 T_363.3, 9;
T_363.2 ; End of true expr.
    %load/vec4 v0x6000038efb10_0;
    %jmp/0 T_363.3, 9;
 ; End of false expr.
    %blend;
T_363.3;
    %jmp/0 T_363.1, 8;
 ; End of false expr.
    %blend;
T_363.1;
    %store/vec4 v0x6000038efb10_0, 0, 1;
    %jmp T_363;
    .thread T_363;
    .scope S_0x7fe328a29b70;
T_364 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e8480_0;
    %flag_set/vec4 8;
    %jmp/0 T_364.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_364.1, 8;
T_364.0 ; End of true expr.
    %load/vec4 v0x6000038e85a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_364.2, 9;
    %load/vec4 v0x6000038e8360_0;
    %jmp/1 T_364.3, 9;
T_364.2 ; End of true expr.
    %load/vec4 v0x6000038e8510_0;
    %jmp/0 T_364.3, 9;
 ; End of false expr.
    %blend;
T_364.3;
    %jmp/0 T_364.1, 8;
 ; End of false expr.
    %blend;
T_364.1;
    %store/vec4 v0x6000038e8510_0, 0, 1;
    %jmp T_364;
    .thread T_364;
    .scope S_0x7fe328a29620;
T_365 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_365.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_365.1, 8;
T_365.0 ; End of true expr.
    %load/vec4 v0x6000038e8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_365.2, 9;
    %load/vec4 v0x6000038e8cf0_0;
    %jmp/1 T_365.3, 9;
T_365.2 ; End of true expr.
    %load/vec4 v0x6000038e8ea0_0;
    %jmp/0 T_365.3, 9;
 ; End of false expr.
    %blend;
T_365.3;
    %jmp/0 T_365.1, 8;
 ; End of false expr.
    %blend;
T_365.1;
    %store/vec4 v0x6000038e8ea0_0, 0, 1;
    %jmp T_365;
    .thread T_365;
    .scope S_0x7fe328a290d0;
T_366 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_366.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_366.1, 8;
T_366.0 ; End of true expr.
    %load/vec4 v0x6000038e98c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_366.2, 9;
    %load/vec4 v0x6000038e9680_0;
    %jmp/1 T_366.3, 9;
T_366.2 ; End of true expr.
    %load/vec4 v0x6000038e9830_0;
    %jmp/0 T_366.3, 9;
 ; End of false expr.
    %blend;
T_366.3;
    %jmp/0 T_366.1, 8;
 ; End of false expr.
    %blend;
T_366.1;
    %store/vec4 v0x6000038e9830_0, 0, 1;
    %jmp T_366;
    .thread T_366;
    .scope S_0x7fe328a28b80;
T_367 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ea130_0;
    %flag_set/vec4 8;
    %jmp/0 T_367.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_367.1, 8;
T_367.0 ; End of true expr.
    %load/vec4 v0x6000038ea250_0;
    %flag_set/vec4 9;
    %jmp/0 T_367.2, 9;
    %load/vec4 v0x6000038ea010_0;
    %jmp/1 T_367.3, 9;
T_367.2 ; End of true expr.
    %load/vec4 v0x6000038ea1c0_0;
    %jmp/0 T_367.3, 9;
 ; End of false expr.
    %blend;
T_367.3;
    %jmp/0 T_367.1, 8;
 ; End of false expr.
    %blend;
T_367.1;
    %store/vec4 v0x6000038ea1c0_0, 0, 1;
    %jmp T_367;
    .thread T_367;
    .scope S_0x7fe328a28630;
T_368 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038eaac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_368.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_368.1, 8;
T_368.0 ; End of true expr.
    %load/vec4 v0x6000038eabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_368.2, 9;
    %load/vec4 v0x6000038ea9a0_0;
    %jmp/1 T_368.3, 9;
T_368.2 ; End of true expr.
    %load/vec4 v0x6000038eab50_0;
    %jmp/0 T_368.3, 9;
 ; End of false expr.
    %blend;
T_368.3;
    %jmp/0 T_368.1, 8;
 ; End of false expr.
    %blend;
T_368.1;
    %store/vec4 v0x6000038eab50_0, 0, 1;
    %jmp T_368;
    .thread T_368;
    .scope S_0x7fe328a280e0;
T_369 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038eb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_369.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_369.1, 8;
T_369.0 ; End of true expr.
    %load/vec4 v0x6000038eb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_369.2, 9;
    %load/vec4 v0x6000038eb330_0;
    %jmp/1 T_369.3, 9;
T_369.2 ; End of true expr.
    %load/vec4 v0x6000038eb4e0_0;
    %jmp/0 T_369.3, 9;
 ; End of false expr.
    %blend;
T_369.3;
    %jmp/0 T_369.1, 8;
 ; End of false expr.
    %blend;
T_369.1;
    %store/vec4 v0x6000038eb4e0_0, 0, 1;
    %jmp T_369;
    .thread T_369;
    .scope S_0x7fe328a27b90;
T_370 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ebde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_370.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_370.1, 8;
T_370.0 ; End of true expr.
    %load/vec4 v0x6000038ebf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_370.2, 9;
    %load/vec4 v0x6000038ebcc0_0;
    %jmp/1 T_370.3, 9;
T_370.2 ; End of true expr.
    %load/vec4 v0x6000038ebe70_0;
    %jmp/0 T_370.3, 9;
 ; End of false expr.
    %blend;
T_370.3;
    %jmp/0 T_370.1, 8;
 ; End of false expr.
    %blend;
T_370.1;
    %store/vec4 v0x6000038ebe70_0, 0, 1;
    %jmp T_370;
    .thread T_370;
    .scope S_0x7fe328a27640;
T_371 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e47e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_371.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_371.1, 8;
T_371.0 ; End of true expr.
    %load/vec4 v0x6000038e4900_0;
    %flag_set/vec4 9;
    %jmp/0 T_371.2, 9;
    %load/vec4 v0x6000038e46c0_0;
    %jmp/1 T_371.3, 9;
T_371.2 ; End of true expr.
    %load/vec4 v0x6000038e4870_0;
    %jmp/0 T_371.3, 9;
 ; End of false expr.
    %blend;
T_371.3;
    %jmp/0 T_371.1, 8;
 ; End of false expr.
    %blend;
T_371.1;
    %store/vec4 v0x6000038e4870_0, 0, 1;
    %jmp T_371;
    .thread T_371;
    .scope S_0x7fe328a26a30;
T_372 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e5170_0;
    %flag_set/vec4 8;
    %jmp/0 T_372.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_372.1, 8;
T_372.0 ; End of true expr.
    %load/vec4 v0x6000038e5290_0;
    %flag_set/vec4 9;
    %jmp/0 T_372.2, 9;
    %load/vec4 v0x6000038e5050_0;
    %jmp/1 T_372.3, 9;
T_372.2 ; End of true expr.
    %load/vec4 v0x6000038e5200_0;
    %jmp/0 T_372.3, 9;
 ; End of false expr.
    %blend;
T_372.3;
    %jmp/0 T_372.1, 8;
 ; End of false expr.
    %blend;
T_372.1;
    %store/vec4 v0x6000038e5200_0, 0, 1;
    %jmp T_372;
    .thread T_372;
    .scope S_0x7fe328a264e0;
T_373 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e5b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_373.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_373.1, 8;
T_373.0 ; End of true expr.
    %load/vec4 v0x6000038e5c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_373.2, 9;
    %load/vec4 v0x6000038e59e0_0;
    %jmp/1 T_373.3, 9;
T_373.2 ; End of true expr.
    %load/vec4 v0x6000038e5b90_0;
    %jmp/0 T_373.3, 9;
 ; End of false expr.
    %blend;
T_373.3;
    %jmp/0 T_373.1, 8;
 ; End of false expr.
    %blend;
T_373.1;
    %store/vec4 v0x6000038e5b90_0, 0, 1;
    %jmp T_373;
    .thread T_373;
    .scope S_0x7fe328a25f90;
T_374 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e6490_0;
    %flag_set/vec4 8;
    %jmp/0 T_374.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_374.1, 8;
T_374.0 ; End of true expr.
    %load/vec4 v0x6000038e65b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_374.2, 9;
    %load/vec4 v0x6000038e6370_0;
    %jmp/1 T_374.3, 9;
T_374.2 ; End of true expr.
    %load/vec4 v0x6000038e6520_0;
    %jmp/0 T_374.3, 9;
 ; End of false expr.
    %blend;
T_374.3;
    %jmp/0 T_374.1, 8;
 ; End of false expr.
    %blend;
T_374.1;
    %store/vec4 v0x6000038e6520_0, 0, 1;
    %jmp T_374;
    .thread T_374;
    .scope S_0x7fe328a25a40;
T_375 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_375.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_375.1, 8;
T_375.0 ; End of true expr.
    %load/vec4 v0x6000038e6f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_375.2, 9;
    %load/vec4 v0x6000038e6d00_0;
    %jmp/1 T_375.3, 9;
T_375.2 ; End of true expr.
    %load/vec4 v0x6000038e6eb0_0;
    %jmp/0 T_375.3, 9;
 ; End of false expr.
    %blend;
T_375.3;
    %jmp/0 T_375.1, 8;
 ; End of false expr.
    %blend;
T_375.1;
    %store/vec4 v0x6000038e6eb0_0, 0, 1;
    %jmp T_375;
    .thread T_375;
    .scope S_0x7fe328a254f0;
T_376 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e77b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_376.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_376.1, 8;
T_376.0 ; End of true expr.
    %load/vec4 v0x6000038e78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_376.2, 9;
    %load/vec4 v0x6000038e7690_0;
    %jmp/1 T_376.3, 9;
T_376.2 ; End of true expr.
    %load/vec4 v0x6000038e7840_0;
    %jmp/0 T_376.3, 9;
 ; End of false expr.
    %blend;
T_376.3;
    %jmp/0 T_376.1, 8;
 ; End of false expr.
    %blend;
T_376.1;
    %store/vec4 v0x6000038e7840_0, 0, 1;
    %jmp T_376;
    .thread T_376;
    .scope S_0x7fe328a24fa0;
T_377 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_377.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_377.1, 8;
T_377.0 ; End of true expr.
    %load/vec4 v0x6000038e02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_377.2, 9;
    %load/vec4 v0x6000038e0090_0;
    %jmp/1 T_377.3, 9;
T_377.2 ; End of true expr.
    %load/vec4 v0x6000038e0240_0;
    %jmp/0 T_377.3, 9;
 ; End of false expr.
    %blend;
T_377.3;
    %jmp/0 T_377.1, 8;
 ; End of false expr.
    %blend;
T_377.1;
    %store/vec4 v0x6000038e0240_0, 0, 1;
    %jmp T_377;
    .thread T_377;
    .scope S_0x7fe328a2ebd0;
T_378 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e0b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_378.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_378.1, 8;
T_378.0 ; End of true expr.
    %load/vec4 v0x6000038e0c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_378.2, 9;
    %load/vec4 v0x6000038e0a20_0;
    %jmp/1 T_378.3, 9;
T_378.2 ; End of true expr.
    %load/vec4 v0x6000038e0bd0_0;
    %jmp/0 T_378.3, 9;
 ; End of false expr.
    %blend;
T_378.3;
    %jmp/0 T_378.1, 8;
 ; End of false expr.
    %blend;
T_378.1;
    %store/vec4 v0x6000038e0bd0_0, 0, 1;
    %jmp T_378;
    .thread T_378;
    .scope S_0x7fe328a2e130;
T_379 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e1950_0;
    %flag_set/vec4 8;
    %jmp/0 T_379.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_379.1, 8;
T_379.0 ; End of true expr.
    %load/vec4 v0x6000038e1a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_379.2, 9;
    %load/vec4 v0x6000038e1830_0;
    %jmp/1 T_379.3, 9;
T_379.2 ; End of true expr.
    %load/vec4 v0x6000038e19e0_0;
    %jmp/0 T_379.3, 9;
 ; End of false expr.
    %blend;
T_379.3;
    %jmp/0 T_379.1, 8;
 ; End of false expr.
    %blend;
T_379.1;
    %store/vec4 v0x6000038e19e0_0, 0, 1;
    %jmp T_379;
    .thread T_379;
    .scope S_0x7fe328a2dbe0;
T_380 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e22e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_380.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_380.1, 8;
T_380.0 ; End of true expr.
    %load/vec4 v0x6000038e2400_0;
    %flag_set/vec4 9;
    %jmp/0 T_380.2, 9;
    %load/vec4 v0x6000038e21c0_0;
    %jmp/1 T_380.3, 9;
T_380.2 ; End of true expr.
    %load/vec4 v0x6000038e2370_0;
    %jmp/0 T_380.3, 9;
 ; End of false expr.
    %blend;
T_380.3;
    %jmp/0 T_380.1, 8;
 ; End of false expr.
    %blend;
T_380.1;
    %store/vec4 v0x6000038e2370_0, 0, 1;
    %jmp T_380;
    .thread T_380;
    .scope S_0x7fe328a2d690;
T_381 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e2c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_381.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_381.1, 8;
T_381.0 ; End of true expr.
    %load/vec4 v0x6000038e2d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_381.2, 9;
    %load/vec4 v0x6000038e2b50_0;
    %jmp/1 T_381.3, 9;
T_381.2 ; End of true expr.
    %load/vec4 v0x6000038e2d00_0;
    %jmp/0 T_381.3, 9;
 ; End of false expr.
    %blend;
T_381.3;
    %jmp/0 T_381.1, 8;
 ; End of false expr.
    %blend;
T_381.1;
    %store/vec4 v0x6000038e2d00_0, 0, 1;
    %jmp T_381;
    .thread T_381;
    .scope S_0x7fe328a2d140;
T_382 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038e3600_0;
    %flag_set/vec4 8;
    %jmp/0 T_382.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_382.1, 8;
T_382.0 ; End of true expr.
    %load/vec4 v0x6000038e3720_0;
    %flag_set/vec4 9;
    %jmp/0 T_382.2, 9;
    %load/vec4 v0x6000038e34e0_0;
    %jmp/1 T_382.3, 9;
T_382.2 ; End of true expr.
    %load/vec4 v0x6000038e3690_0;
    %jmp/0 T_382.3, 9;
 ; End of false expr.
    %blend;
T_382.3;
    %jmp/0 T_382.1, 8;
 ; End of false expr.
    %blend;
T_382.1;
    %store/vec4 v0x6000038e3690_0, 0, 1;
    %jmp T_382;
    .thread T_382;
    .scope S_0x7fe328a2cbf0;
T_383 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fc000_0;
    %flag_set/vec4 8;
    %jmp/0 T_383.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_383.1, 8;
T_383.0 ; End of true expr.
    %load/vec4 v0x6000038fc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_383.2, 9;
    %load/vec4 v0x6000038e3e70_0;
    %jmp/1 T_383.3, 9;
T_383.2 ; End of true expr.
    %load/vec4 v0x6000038fc090_0;
    %jmp/0 T_383.3, 9;
 ; End of false expr.
    %blend;
T_383.3;
    %jmp/0 T_383.1, 8;
 ; End of false expr.
    %blend;
T_383.1;
    %store/vec4 v0x6000038fc090_0, 0, 1;
    %jmp T_383;
    .thread T_383;
    .scope S_0x7fe328a2c6a0;
T_384 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fc990_0;
    %flag_set/vec4 8;
    %jmp/0 T_384.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_384.1, 8;
T_384.0 ; End of true expr.
    %load/vec4 v0x6000038fcab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_384.2, 9;
    %load/vec4 v0x6000038fc870_0;
    %jmp/1 T_384.3, 9;
T_384.2 ; End of true expr.
    %load/vec4 v0x6000038fca20_0;
    %jmp/0 T_384.3, 9;
 ; End of false expr.
    %blend;
T_384.3;
    %jmp/0 T_384.1, 8;
 ; End of false expr.
    %blend;
T_384.1;
    %store/vec4 v0x6000038fca20_0, 0, 1;
    %jmp T_384;
    .thread T_384;
    .scope S_0x7fe328a2c150;
T_385 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fd320_0;
    %flag_set/vec4 8;
    %jmp/0 T_385.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_385.1, 8;
T_385.0 ; End of true expr.
    %load/vec4 v0x6000038fd440_0;
    %flag_set/vec4 9;
    %jmp/0 T_385.2, 9;
    %load/vec4 v0x6000038fd200_0;
    %jmp/1 T_385.3, 9;
T_385.2 ; End of true expr.
    %load/vec4 v0x6000038fd3b0_0;
    %jmp/0 T_385.3, 9;
 ; End of false expr.
    %blend;
T_385.3;
    %jmp/0 T_385.1, 8;
 ; End of false expr.
    %blend;
T_385.1;
    %store/vec4 v0x6000038fd3b0_0, 0, 1;
    %jmp T_385;
    .thread T_385;
    .scope S_0x7fe328a2bc00;
T_386 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fdcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_386.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_386.1, 8;
T_386.0 ; End of true expr.
    %load/vec4 v0x6000038fddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_386.2, 9;
    %load/vec4 v0x6000038fdb90_0;
    %jmp/1 T_386.3, 9;
T_386.2 ; End of true expr.
    %load/vec4 v0x6000038fdd40_0;
    %jmp/0 T_386.3, 9;
 ; End of false expr.
    %blend;
T_386.3;
    %jmp/0 T_386.1, 8;
 ; End of false expr.
    %blend;
T_386.1;
    %store/vec4 v0x6000038fdd40_0, 0, 1;
    %jmp T_386;
    .thread T_386;
    .scope S_0x7fe328a2b6b0;
T_387 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fe640_0;
    %flag_set/vec4 8;
    %jmp/0 T_387.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_387.1, 8;
T_387.0 ; End of true expr.
    %load/vec4 v0x6000038fe760_0;
    %flag_set/vec4 9;
    %jmp/0 T_387.2, 9;
    %load/vec4 v0x6000038fe520_0;
    %jmp/1 T_387.3, 9;
T_387.2 ; End of true expr.
    %load/vec4 v0x6000038fe6d0_0;
    %jmp/0 T_387.3, 9;
 ; End of false expr.
    %blend;
T_387.3;
    %jmp/0 T_387.1, 8;
 ; End of false expr.
    %blend;
T_387.1;
    %store/vec4 v0x6000038fe6d0_0, 0, 1;
    %jmp T_387;
    .thread T_387;
    .scope S_0x7fe328a2b2d0;
T_388 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fefd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_388.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_388.1, 8;
T_388.0 ; End of true expr.
    %load/vec4 v0x6000038ff0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_388.2, 9;
    %load/vec4 v0x6000038feeb0_0;
    %jmp/1 T_388.3, 9;
T_388.2 ; End of true expr.
    %load/vec4 v0x6000038ff060_0;
    %jmp/0 T_388.3, 9;
 ; End of false expr.
    %blend;
T_388.3;
    %jmp/0 T_388.1, 8;
 ; End of false expr.
    %blend;
T_388.1;
    %store/vec4 v0x6000038ff060_0, 0, 1;
    %jmp T_388;
    .thread T_388;
    .scope S_0x7fe328a2ad80;
T_389 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038ff960_0;
    %flag_set/vec4 8;
    %jmp/0 T_389.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_389.1, 8;
T_389.0 ; End of true expr.
    %load/vec4 v0x6000038ffa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_389.2, 9;
    %load/vec4 v0x6000038ff840_0;
    %jmp/1 T_389.3, 9;
T_389.2 ; End of true expr.
    %load/vec4 v0x6000038ff9f0_0;
    %jmp/0 T_389.3, 9;
 ; End of false expr.
    %blend;
T_389.3;
    %jmp/0 T_389.1, 8;
 ; End of false expr.
    %blend;
T_389.1;
    %store/vec4 v0x6000038ff9f0_0, 0, 1;
    %jmp T_389;
    .thread T_389;
    .scope S_0x7fe328a2a830;
T_390 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_390.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_390.1, 8;
T_390.0 ; End of true expr.
    %load/vec4 v0x6000038f8480_0;
    %flag_set/vec4 9;
    %jmp/0 T_390.2, 9;
    %load/vec4 v0x6000038f8240_0;
    %jmp/1 T_390.3, 9;
T_390.2 ; End of true expr.
    %load/vec4 v0x6000038f83f0_0;
    %jmp/0 T_390.3, 9;
 ; End of false expr.
    %blend;
T_390.3;
    %jmp/0 T_390.1, 8;
 ; End of false expr.
    %blend;
T_390.1;
    %store/vec4 v0x6000038f83f0_0, 0, 1;
    %jmp T_390;
    .thread T_390;
    .scope S_0x7fe328a442a0;
T_391 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f8cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_391.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_391.1, 8;
T_391.0 ; End of true expr.
    %load/vec4 v0x6000038f8e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_391.2, 9;
    %load/vec4 v0x6000038f8bd0_0;
    %jmp/1 T_391.3, 9;
T_391.2 ; End of true expr.
    %load/vec4 v0x6000038f8d80_0;
    %jmp/0 T_391.3, 9;
 ; End of false expr.
    %blend;
T_391.3;
    %jmp/0 T_391.1, 8;
 ; End of false expr.
    %blend;
T_391.1;
    %store/vec4 v0x6000038f8d80_0, 0, 1;
    %jmp T_391;
    .thread T_391;
    .scope S_0x7fe328a44580;
T_392 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f9680_0;
    %flag_set/vec4 8;
    %jmp/0 T_392.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_392.1, 8;
T_392.0 ; End of true expr.
    %load/vec4 v0x6000038f97a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_392.2, 9;
    %load/vec4 v0x6000038f9560_0;
    %jmp/1 T_392.3, 9;
T_392.2 ; End of true expr.
    %load/vec4 v0x6000038f9710_0;
    %jmp/0 T_392.3, 9;
 ; End of false expr.
    %blend;
T_392.3;
    %jmp/0 T_392.1, 8;
 ; End of false expr.
    %blend;
T_392.1;
    %store/vec4 v0x6000038f9710_0, 0, 1;
    %jmp T_392;
    .thread T_392;
    .scope S_0x7fe328a44860;
T_393 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fa010_0;
    %flag_set/vec4 8;
    %jmp/0 T_393.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_393.1, 8;
T_393.0 ; End of true expr.
    %load/vec4 v0x6000038fa130_0;
    %flag_set/vec4 9;
    %jmp/0 T_393.2, 9;
    %load/vec4 v0x6000038f9ef0_0;
    %jmp/1 T_393.3, 9;
T_393.2 ; End of true expr.
    %load/vec4 v0x6000038fa0a0_0;
    %jmp/0 T_393.3, 9;
 ; End of false expr.
    %blend;
T_393.3;
    %jmp/0 T_393.1, 8;
 ; End of false expr.
    %blend;
T_393.1;
    %store/vec4 v0x6000038fa0a0_0, 0, 1;
    %jmp T_393;
    .thread T_393;
    .scope S_0x7fe328a44b40;
T_394 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_394.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_394.1, 8;
T_394.0 ; End of true expr.
    %load/vec4 v0x6000038faac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_394.2, 9;
    %load/vec4 v0x6000038fa880_0;
    %jmp/1 T_394.3, 9;
T_394.2 ; End of true expr.
    %load/vec4 v0x6000038faa30_0;
    %jmp/0 T_394.3, 9;
 ; End of false expr.
    %blend;
T_394.3;
    %jmp/0 T_394.1, 8;
 ; End of false expr.
    %blend;
T_394.1;
    %store/vec4 v0x6000038faa30_0, 0, 1;
    %jmp T_394;
    .thread T_394;
    .scope S_0x7fe328a455c0;
T_395 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038fb7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_395.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_395.1, 8;
T_395.0 ; End of true expr.
    %load/vec4 v0x6000038fb8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_395.2, 9;
    %load/vec4 v0x6000038fb690_0;
    %jmp/1 T_395.3, 9;
T_395.2 ; End of true expr.
    %load/vec4 v0x6000038fb840_0;
    %jmp/0 T_395.3, 9;
 ; End of false expr.
    %blend;
T_395.3;
    %jmp/0 T_395.1, 8;
 ; End of false expr.
    %blend;
T_395.1;
    %store/vec4 v0x6000038fb840_0, 0, 1;
    %jmp T_395;
    .thread T_395;
    .scope S_0x7fe328a45070;
T_396 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f41b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_396.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_396.1, 8;
T_396.0 ; End of true expr.
    %load/vec4 v0x6000038f42d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_396.2, 9;
    %load/vec4 v0x6000038f4090_0;
    %jmp/1 T_396.3, 9;
T_396.2 ; End of true expr.
    %load/vec4 v0x6000038f4240_0;
    %jmp/0 T_396.3, 9;
 ; End of false expr.
    %blend;
T_396.3;
    %jmp/0 T_396.1, 8;
 ; End of false expr.
    %blend;
T_396.1;
    %store/vec4 v0x6000038f4240_0, 0, 1;
    %jmp T_396;
    .thread T_396;
    .scope S_0x7fe328a37340;
T_397 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f4b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_397.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_397.1, 8;
T_397.0 ; End of true expr.
    %load/vec4 v0x6000038f4c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_397.2, 9;
    %load/vec4 v0x6000038f4a20_0;
    %jmp/1 T_397.3, 9;
T_397.2 ; End of true expr.
    %load/vec4 v0x6000038f4bd0_0;
    %jmp/0 T_397.3, 9;
 ; End of false expr.
    %blend;
T_397.3;
    %jmp/0 T_397.1, 8;
 ; End of false expr.
    %blend;
T_397.1;
    %store/vec4 v0x6000038f4bd0_0, 0, 1;
    %jmp T_397;
    .thread T_397;
    .scope S_0x7fe328a46110;
T_398 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f54d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_398.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_398.1, 8;
T_398.0 ; End of true expr.
    %load/vec4 v0x6000038f55f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_398.2, 9;
    %load/vec4 v0x6000038f53b0_0;
    %jmp/1 T_398.3, 9;
T_398.2 ; End of true expr.
    %load/vec4 v0x6000038f5560_0;
    %jmp/0 T_398.3, 9;
 ; End of false expr.
    %blend;
T_398.3;
    %jmp/0 T_398.1, 8;
 ; End of false expr.
    %blend;
T_398.1;
    %store/vec4 v0x6000038f5560_0, 0, 1;
    %jmp T_398;
    .thread T_398;
    .scope S_0x7fe328a463f0;
T_399 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f5e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_399.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_399.1, 8;
T_399.0 ; End of true expr.
    %load/vec4 v0x6000038f5f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_399.2, 9;
    %load/vec4 v0x6000038f5d40_0;
    %jmp/1 T_399.3, 9;
T_399.2 ; End of true expr.
    %load/vec4 v0x6000038f5ef0_0;
    %jmp/0 T_399.3, 9;
 ; End of false expr.
    %blend;
T_399.3;
    %jmp/0 T_399.1, 8;
 ; End of false expr.
    %blend;
T_399.1;
    %store/vec4 v0x6000038f5ef0_0, 0, 1;
    %jmp T_399;
    .thread T_399;
    .scope S_0x7fe328a466d0;
T_400 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f67f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_400.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_400.1, 8;
T_400.0 ; End of true expr.
    %load/vec4 v0x6000038f6910_0;
    %flag_set/vec4 9;
    %jmp/0 T_400.2, 9;
    %load/vec4 v0x6000038f66d0_0;
    %jmp/1 T_400.3, 9;
T_400.2 ; End of true expr.
    %load/vec4 v0x6000038f6880_0;
    %jmp/0 T_400.3, 9;
 ; End of false expr.
    %blend;
T_400.3;
    %jmp/0 T_400.1, 8;
 ; End of false expr.
    %blend;
T_400.1;
    %store/vec4 v0x6000038f6880_0, 0, 1;
    %jmp T_400;
    .thread T_400;
    .scope S_0x7fe328a469b0;
T_401 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f7180_0;
    %flag_set/vec4 8;
    %jmp/0 T_401.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_401.1, 8;
T_401.0 ; End of true expr.
    %load/vec4 v0x6000038f72a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_401.2, 9;
    %load/vec4 v0x6000038f7060_0;
    %jmp/1 T_401.3, 9;
T_401.2 ; End of true expr.
    %load/vec4 v0x6000038f7210_0;
    %jmp/0 T_401.3, 9;
 ; End of false expr.
    %blend;
T_401.3;
    %jmp/0 T_401.1, 8;
 ; End of false expr.
    %blend;
T_401.1;
    %store/vec4 v0x6000038f7210_0, 0, 1;
    %jmp T_401;
    .thread T_401;
    .scope S_0x7fe328a46c90;
T_402 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_402.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_402.1, 8;
T_402.0 ; End of true expr.
    %load/vec4 v0x6000038f7c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_402.2, 9;
    %load/vec4 v0x6000038f79f0_0;
    %jmp/1 T_402.3, 9;
T_402.2 ; End of true expr.
    %load/vec4 v0x6000038f7ba0_0;
    %jmp/0 T_402.3, 9;
 ; End of false expr.
    %blend;
T_402.3;
    %jmp/0 T_402.1, 8;
 ; End of false expr.
    %blend;
T_402.1;
    %store/vec4 v0x6000038f7ba0_0, 0, 1;
    %jmp T_402;
    .thread T_402;
    .scope S_0x7fe328a46f70;
T_403 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f0510_0;
    %flag_set/vec4 8;
    %jmp/0 T_403.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_403.1, 8;
T_403.0 ; End of true expr.
    %load/vec4 v0x6000038f0630_0;
    %flag_set/vec4 9;
    %jmp/0 T_403.2, 9;
    %load/vec4 v0x6000038f03f0_0;
    %jmp/1 T_403.3, 9;
T_403.2 ; End of true expr.
    %load/vec4 v0x6000038f05a0_0;
    %jmp/0 T_403.3, 9;
 ; End of false expr.
    %blend;
T_403.3;
    %jmp/0 T_403.1, 8;
 ; End of false expr.
    %blend;
T_403.1;
    %store/vec4 v0x6000038f05a0_0, 0, 1;
    %jmp T_403;
    .thread T_403;
    .scope S_0x7fe328a47450;
T_404 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f0ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_404.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_404.1, 8;
T_404.0 ; End of true expr.
    %load/vec4 v0x6000038f0fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_404.2, 9;
    %load/vec4 v0x6000038f0d80_0;
    %jmp/1 T_404.3, 9;
T_404.2 ; End of true expr.
    %load/vec4 v0x6000038f0f30_0;
    %jmp/0 T_404.3, 9;
 ; End of false expr.
    %blend;
T_404.3;
    %jmp/0 T_404.1, 8;
 ; End of false expr.
    %blend;
T_404.1;
    %store/vec4 v0x6000038f0f30_0, 0, 1;
    %jmp T_404;
    .thread T_404;
    .scope S_0x7fe328a47730;
T_405 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_405.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_405.1, 8;
T_405.0 ; End of true expr.
    %load/vec4 v0x6000038f1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_405.2, 9;
    %load/vec4 v0x6000038f1710_0;
    %jmp/1 T_405.3, 9;
T_405.2 ; End of true expr.
    %load/vec4 v0x6000038f18c0_0;
    %jmp/0 T_405.3, 9;
 ; End of false expr.
    %blend;
T_405.3;
    %jmp/0 T_405.1, 8;
 ; End of false expr.
    %blend;
T_405.1;
    %store/vec4 v0x6000038f18c0_0, 0, 1;
    %jmp T_405;
    .thread T_405;
    .scope S_0x7fe328a47a10;
T_406 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_406.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_406.1, 8;
T_406.0 ; End of true expr.
    %load/vec4 v0x6000038f22e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_406.2, 9;
    %load/vec4 v0x6000038f20a0_0;
    %jmp/1 T_406.3, 9;
T_406.2 ; End of true expr.
    %load/vec4 v0x6000038f2250_0;
    %jmp/0 T_406.3, 9;
 ; End of false expr.
    %blend;
T_406.3;
    %jmp/0 T_406.1, 8;
 ; End of false expr.
    %blend;
T_406.1;
    %store/vec4 v0x6000038f2250_0, 0, 1;
    %jmp T_406;
    .thread T_406;
    .scope S_0x7fe328a47cf0;
T_407 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f2b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_407.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_407.1, 8;
T_407.0 ; End of true expr.
    %load/vec4 v0x6000038f2c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_407.2, 9;
    %load/vec4 v0x6000038f2a30_0;
    %jmp/1 T_407.3, 9;
T_407.2 ; End of true expr.
    %load/vec4 v0x6000038f2be0_0;
    %jmp/0 T_407.3, 9;
 ; End of false expr.
    %blend;
T_407.3;
    %jmp/0 T_407.1, 8;
 ; End of false expr.
    %blend;
T_407.1;
    %store/vec4 v0x6000038f2be0_0, 0, 1;
    %jmp T_407;
    .thread T_407;
    .scope S_0x7fe328a47fd0;
T_408 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f34e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_408.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_408.1, 8;
T_408.0 ; End of true expr.
    %load/vec4 v0x6000038f3600_0;
    %flag_set/vec4 9;
    %jmp/0 T_408.2, 9;
    %load/vec4 v0x6000038f33c0_0;
    %jmp/1 T_408.3, 9;
T_408.2 ; End of true expr.
    %load/vec4 v0x6000038f3570_0;
    %jmp/0 T_408.3, 9;
 ; End of false expr.
    %blend;
T_408.3;
    %jmp/0 T_408.1, 8;
 ; End of false expr.
    %blend;
T_408.1;
    %store/vec4 v0x6000038f3570_0, 0, 1;
    %jmp T_408;
    .thread T_408;
    .scope S_0x7fe328a482b0;
T_409 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038f3e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_409.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_409.1, 8;
T_409.0 ; End of true expr.
    %load/vec4 v0x60000380c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_409.2, 9;
    %load/vec4 v0x6000038f3d50_0;
    %jmp/1 T_409.3, 9;
T_409.2 ; End of true expr.
    %load/vec4 v0x6000038f3f00_0;
    %jmp/0 T_409.3, 9;
 ; End of false expr.
    %blend;
T_409.3;
    %jmp/0 T_409.1, 8;
 ; End of false expr.
    %blend;
T_409.1;
    %store/vec4 v0x6000038f3f00_0, 0, 1;
    %jmp T_409;
    .thread T_409;
    .scope S_0x7fe328a48590;
T_410 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_410.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_410.1, 8;
T_410.0 ; End of true expr.
    %load/vec4 v0x60000380c990_0;
    %flag_set/vec4 9;
    %jmp/0 T_410.2, 9;
    %load/vec4 v0x60000380c750_0;
    %jmp/1 T_410.3, 9;
T_410.2 ; End of true expr.
    %load/vec4 v0x60000380c900_0;
    %jmp/0 T_410.3, 9;
 ; End of false expr.
    %blend;
T_410.3;
    %jmp/0 T_410.1, 8;
 ; End of false expr.
    %blend;
T_410.1;
    %store/vec4 v0x60000380c900_0, 0, 1;
    %jmp T_410;
    .thread T_410;
    .scope S_0x7fe328a48c70;
T_411 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380d680_0;
    %flag_set/vec4 8;
    %jmp/0 T_411.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_411.1, 8;
T_411.0 ; End of true expr.
    %load/vec4 v0x60000380d7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_411.2, 9;
    %load/vec4 v0x60000380d560_0;
    %jmp/1 T_411.3, 9;
T_411.2 ; End of true expr.
    %load/vec4 v0x60000380d710_0;
    %jmp/0 T_411.3, 9;
 ; End of false expr.
    %blend;
T_411.3;
    %jmp/0 T_411.1, 8;
 ; End of false expr.
    %blend;
T_411.1;
    %store/vec4 v0x60000380d710_0, 0, 1;
    %jmp T_411;
    .thread T_411;
    .scope S_0x7fe328a48f50;
T_412 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380e010_0;
    %flag_set/vec4 8;
    %jmp/0 T_412.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_412.1, 8;
T_412.0 ; End of true expr.
    %load/vec4 v0x60000380e130_0;
    %flag_set/vec4 9;
    %jmp/0 T_412.2, 9;
    %load/vec4 v0x60000380def0_0;
    %jmp/1 T_412.3, 9;
T_412.2 ; End of true expr.
    %load/vec4 v0x60000380e0a0_0;
    %jmp/0 T_412.3, 9;
 ; End of false expr.
    %blend;
T_412.3;
    %jmp/0 T_412.1, 8;
 ; End of false expr.
    %blend;
T_412.1;
    %store/vec4 v0x60000380e0a0_0, 0, 1;
    %jmp T_412;
    .thread T_412;
    .scope S_0x7fe328a49230;
T_413 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_413.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_413.1, 8;
T_413.0 ; End of true expr.
    %load/vec4 v0x60000380eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_413.2, 9;
    %load/vec4 v0x60000380e880_0;
    %jmp/1 T_413.3, 9;
T_413.2 ; End of true expr.
    %load/vec4 v0x60000380ea30_0;
    %jmp/0 T_413.3, 9;
 ; End of false expr.
    %blend;
T_413.3;
    %jmp/0 T_413.1, 8;
 ; End of false expr.
    %blend;
T_413.1;
    %store/vec4 v0x60000380ea30_0, 0, 1;
    %jmp T_413;
    .thread T_413;
    .scope S_0x7fe328a49510;
T_414 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_414.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_414.1, 8;
T_414.0 ; End of true expr.
    %load/vec4 v0x60000380f450_0;
    %flag_set/vec4 9;
    %jmp/0 T_414.2, 9;
    %load/vec4 v0x60000380f210_0;
    %jmp/1 T_414.3, 9;
T_414.2 ; End of true expr.
    %load/vec4 v0x60000380f3c0_0;
    %jmp/0 T_414.3, 9;
 ; End of false expr.
    %blend;
T_414.3;
    %jmp/0 T_414.1, 8;
 ; End of false expr.
    %blend;
T_414.1;
    %store/vec4 v0x60000380f3c0_0, 0, 1;
    %jmp T_414;
    .thread T_414;
    .scope S_0x7fe328a497f0;
T_415 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_415.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_415.1, 8;
T_415.0 ; End of true expr.
    %load/vec4 v0x60000380fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_415.2, 9;
    %load/vec4 v0x60000380fba0_0;
    %jmp/1 T_415.3, 9;
T_415.2 ; End of true expr.
    %load/vec4 v0x60000380fd50_0;
    %jmp/0 T_415.3, 9;
 ; End of false expr.
    %blend;
T_415.3;
    %jmp/0 T_415.1, 8;
 ; End of false expr.
    %blend;
T_415.1;
    %store/vec4 v0x60000380fd50_0, 0, 1;
    %jmp T_415;
    .thread T_415;
    .scope S_0x7fe328a49ad0;
T_416 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038086c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_416.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_416.1, 8;
T_416.0 ; End of true expr.
    %load/vec4 v0x6000038087e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_416.2, 9;
    %load/vec4 v0x6000038085a0_0;
    %jmp/1 T_416.3, 9;
T_416.2 ; End of true expr.
    %load/vec4 v0x600003808750_0;
    %jmp/0 T_416.3, 9;
 ; End of false expr.
    %blend;
T_416.3;
    %jmp/0 T_416.1, 8;
 ; End of false expr.
    %blend;
T_416.1;
    %store/vec4 v0x600003808750_0, 0, 1;
    %jmp T_416;
    .thread T_416;
    .scope S_0x7fe328a49db0;
T_417 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003809050_0;
    %flag_set/vec4 8;
    %jmp/0 T_417.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_417.1, 8;
T_417.0 ; End of true expr.
    %load/vec4 v0x600003809170_0;
    %flag_set/vec4 9;
    %jmp/0 T_417.2, 9;
    %load/vec4 v0x600003808f30_0;
    %jmp/1 T_417.3, 9;
T_417.2 ; End of true expr.
    %load/vec4 v0x6000038090e0_0;
    %jmp/0 T_417.3, 9;
 ; End of false expr.
    %blend;
T_417.3;
    %jmp/0 T_417.1, 8;
 ; End of false expr.
    %blend;
T_417.1;
    %store/vec4 v0x6000038090e0_0, 0, 1;
    %jmp T_417;
    .thread T_417;
    .scope S_0x7fe328a4a090;
T_418 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038099e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_418.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_418.1, 8;
T_418.0 ; End of true expr.
    %load/vec4 v0x600003809b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_418.2, 9;
    %load/vec4 v0x6000038098c0_0;
    %jmp/1 T_418.3, 9;
T_418.2 ; End of true expr.
    %load/vec4 v0x600003809a70_0;
    %jmp/0 T_418.3, 9;
 ; End of false expr.
    %blend;
T_418.3;
    %jmp/0 T_418.1, 8;
 ; End of false expr.
    %blend;
T_418.1;
    %store/vec4 v0x600003809a70_0, 0, 1;
    %jmp T_418;
    .thread T_418;
    .scope S_0x7fe328a4a370;
T_419 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_419.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_419.1, 8;
T_419.0 ; End of true expr.
    %load/vec4 v0x60000380a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_419.2, 9;
    %load/vec4 v0x60000380a250_0;
    %jmp/1 T_419.3, 9;
T_419.2 ; End of true expr.
    %load/vec4 v0x60000380a400_0;
    %jmp/0 T_419.3, 9;
 ; End of false expr.
    %blend;
T_419.3;
    %jmp/0 T_419.1, 8;
 ; End of false expr.
    %blend;
T_419.1;
    %store/vec4 v0x60000380a400_0, 0, 1;
    %jmp T_419;
    .thread T_419;
    .scope S_0x7fe328a4a850;
T_420 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380ad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_420.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_420.1, 8;
T_420.0 ; End of true expr.
    %load/vec4 v0x60000380ae20_0;
    %flag_set/vec4 9;
    %jmp/0 T_420.2, 9;
    %load/vec4 v0x60000380abe0_0;
    %jmp/1 T_420.3, 9;
T_420.2 ; End of true expr.
    %load/vec4 v0x60000380ad90_0;
    %jmp/0 T_420.3, 9;
 ; End of false expr.
    %blend;
T_420.3;
    %jmp/0 T_420.1, 8;
 ; End of false expr.
    %blend;
T_420.1;
    %store/vec4 v0x60000380ad90_0, 0, 1;
    %jmp T_420;
    .thread T_420;
    .scope S_0x7fe328a4ab30;
T_421 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000380b690_0;
    %flag_set/vec4 8;
    %jmp/0 T_421.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_421.1, 8;
T_421.0 ; End of true expr.
    %load/vec4 v0x60000380b7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_421.2, 9;
    %load/vec4 v0x60000380b570_0;
    %jmp/1 T_421.3, 9;
T_421.2 ; End of true expr.
    %load/vec4 v0x60000380b720_0;
    %jmp/0 T_421.3, 9;
 ; End of false expr.
    %blend;
T_421.3;
    %jmp/0 T_421.1, 8;
 ; End of false expr.
    %blend;
T_421.1;
    %store/vec4 v0x60000380b720_0, 0, 1;
    %jmp T_421;
    .thread T_421;
    .scope S_0x7fe328a4ae10;
T_422 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003804090_0;
    %flag_set/vec4 8;
    %jmp/0 T_422.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_422.1, 8;
T_422.0 ; End of true expr.
    %load/vec4 v0x6000038041b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_422.2, 9;
    %load/vec4 v0x60000380bf00_0;
    %jmp/1 T_422.3, 9;
T_422.2 ; End of true expr.
    %load/vec4 v0x600003804120_0;
    %jmp/0 T_422.3, 9;
 ; End of false expr.
    %blend;
T_422.3;
    %jmp/0 T_422.1, 8;
 ; End of false expr.
    %blend;
T_422.1;
    %store/vec4 v0x600003804120_0, 0, 1;
    %jmp T_422;
    .thread T_422;
    .scope S_0x7fe328a4b0f0;
T_423 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003804a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_423.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_423.1, 8;
T_423.0 ; End of true expr.
    %load/vec4 v0x600003804b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_423.2, 9;
    %load/vec4 v0x600003804900_0;
    %jmp/1 T_423.3, 9;
T_423.2 ; End of true expr.
    %load/vec4 v0x600003804ab0_0;
    %jmp/0 T_423.3, 9;
 ; End of false expr.
    %blend;
T_423.3;
    %jmp/0 T_423.1, 8;
 ; End of false expr.
    %blend;
T_423.1;
    %store/vec4 v0x600003804ab0_0, 0, 1;
    %jmp T_423;
    .thread T_423;
    .scope S_0x7fe328a4b3d0;
T_424 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038053b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_424.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_424.1, 8;
T_424.0 ; End of true expr.
    %load/vec4 v0x6000038054d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_424.2, 9;
    %load/vec4 v0x600003805290_0;
    %jmp/1 T_424.3, 9;
T_424.2 ; End of true expr.
    %load/vec4 v0x600003805440_0;
    %jmp/0 T_424.3, 9;
 ; End of false expr.
    %blend;
T_424.3;
    %jmp/0 T_424.1, 8;
 ; End of false expr.
    %blend;
T_424.1;
    %store/vec4 v0x600003805440_0, 0, 1;
    %jmp T_424;
    .thread T_424;
    .scope S_0x7fe328a4b6b0;
T_425 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003805d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_425.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_425.1, 8;
T_425.0 ; End of true expr.
    %load/vec4 v0x600003805e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_425.2, 9;
    %load/vec4 v0x600003805c20_0;
    %jmp/1 T_425.3, 9;
T_425.2 ; End of true expr.
    %load/vec4 v0x600003805dd0_0;
    %jmp/0 T_425.3, 9;
 ; End of false expr.
    %blend;
T_425.3;
    %jmp/0 T_425.1, 8;
 ; End of false expr.
    %blend;
T_425.1;
    %store/vec4 v0x600003805dd0_0, 0, 1;
    %jmp T_425;
    .thread T_425;
    .scope S_0x7fe328a4b990;
T_426 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038066d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_426.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_426.1, 8;
T_426.0 ; End of true expr.
    %load/vec4 v0x6000038067f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_426.2, 9;
    %load/vec4 v0x6000038065b0_0;
    %jmp/1 T_426.3, 9;
T_426.2 ; End of true expr.
    %load/vec4 v0x600003806760_0;
    %jmp/0 T_426.3, 9;
 ; End of false expr.
    %blend;
T_426.3;
    %jmp/0 T_426.1, 8;
 ; End of false expr.
    %blend;
T_426.1;
    %store/vec4 v0x600003806760_0, 0, 1;
    %jmp T_426;
    .thread T_426;
    .scope S_0x7fe328a4c070;
T_427 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038074e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_427.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_427.1, 8;
T_427.0 ; End of true expr.
    %load/vec4 v0x600003807600_0;
    %flag_set/vec4 9;
    %jmp/0 T_427.2, 9;
    %load/vec4 v0x6000038073c0_0;
    %jmp/1 T_427.3, 9;
T_427.2 ; End of true expr.
    %load/vec4 v0x600003807570_0;
    %jmp/0 T_427.3, 9;
 ; End of false expr.
    %blend;
T_427.3;
    %jmp/0 T_427.1, 8;
 ; End of false expr.
    %blend;
T_427.1;
    %store/vec4 v0x600003807570_0, 0, 1;
    %jmp T_427;
    .thread T_427;
    .scope S_0x7fe328a4c350;
T_428 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003807e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_428.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_428.1, 8;
T_428.0 ; End of true expr.
    %load/vec4 v0x600003800000_0;
    %flag_set/vec4 9;
    %jmp/0 T_428.2, 9;
    %load/vec4 v0x600003807d50_0;
    %jmp/1 T_428.3, 9;
T_428.2 ; End of true expr.
    %load/vec4 v0x600003807f00_0;
    %jmp/0 T_428.3, 9;
 ; End of false expr.
    %blend;
T_428.3;
    %jmp/0 T_428.1, 8;
 ; End of false expr.
    %blend;
T_428.1;
    %store/vec4 v0x600003807f00_0, 0, 1;
    %jmp T_428;
    .thread T_428;
    .scope S_0x7fe328a4c630;
T_429 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003800870_0;
    %flag_set/vec4 8;
    %jmp/0 T_429.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_429.1, 8;
T_429.0 ; End of true expr.
    %load/vec4 v0x600003800990_0;
    %flag_set/vec4 9;
    %jmp/0 T_429.2, 9;
    %load/vec4 v0x600003800750_0;
    %jmp/1 T_429.3, 9;
T_429.2 ; End of true expr.
    %load/vec4 v0x600003800900_0;
    %jmp/0 T_429.3, 9;
 ; End of false expr.
    %blend;
T_429.3;
    %jmp/0 T_429.1, 8;
 ; End of false expr.
    %blend;
T_429.1;
    %store/vec4 v0x600003800900_0, 0, 1;
    %jmp T_429;
    .thread T_429;
    .scope S_0x7fe328a4c910;
T_430 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003801200_0;
    %flag_set/vec4 8;
    %jmp/0 T_430.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_430.1, 8;
T_430.0 ; End of true expr.
    %load/vec4 v0x600003801320_0;
    %flag_set/vec4 9;
    %jmp/0 T_430.2, 9;
    %load/vec4 v0x6000038010e0_0;
    %jmp/1 T_430.3, 9;
T_430.2 ; End of true expr.
    %load/vec4 v0x600003801290_0;
    %jmp/0 T_430.3, 9;
 ; End of false expr.
    %blend;
T_430.3;
    %jmp/0 T_430.1, 8;
 ; End of false expr.
    %blend;
T_430.1;
    %store/vec4 v0x600003801290_0, 0, 1;
    %jmp T_430;
    .thread T_430;
    .scope S_0x7fe328a4cbf0;
T_431 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003801b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_431.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_431.1, 8;
T_431.0 ; End of true expr.
    %load/vec4 v0x600003801cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_431.2, 9;
    %load/vec4 v0x600003801a70_0;
    %jmp/1 T_431.3, 9;
T_431.2 ; End of true expr.
    %load/vec4 v0x600003801c20_0;
    %jmp/0 T_431.3, 9;
 ; End of false expr.
    %blend;
T_431.3;
    %jmp/0 T_431.1, 8;
 ; End of false expr.
    %blend;
T_431.1;
    %store/vec4 v0x600003801c20_0, 0, 1;
    %jmp T_431;
    .thread T_431;
    .scope S_0x7fe328a4ced0;
T_432 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003802520_0;
    %flag_set/vec4 8;
    %jmp/0 T_432.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_432.1, 8;
T_432.0 ; End of true expr.
    %load/vec4 v0x600003802640_0;
    %flag_set/vec4 9;
    %jmp/0 T_432.2, 9;
    %load/vec4 v0x600003802400_0;
    %jmp/1 T_432.3, 9;
T_432.2 ; End of true expr.
    %load/vec4 v0x6000038025b0_0;
    %jmp/0 T_432.3, 9;
 ; End of false expr.
    %blend;
T_432.3;
    %jmp/0 T_432.1, 8;
 ; End of false expr.
    %blend;
T_432.1;
    %store/vec4 v0x6000038025b0_0, 0, 1;
    %jmp T_432;
    .thread T_432;
    .scope S_0x7fe328a4d1b0;
T_433 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003802eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_433.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_433.1, 8;
T_433.0 ; End of true expr.
    %load/vec4 v0x600003802fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_433.2, 9;
    %load/vec4 v0x600003802d90_0;
    %jmp/1 T_433.3, 9;
T_433.2 ; End of true expr.
    %load/vec4 v0x600003802f40_0;
    %jmp/0 T_433.3, 9;
 ; End of false expr.
    %blend;
T_433.3;
    %jmp/0 T_433.1, 8;
 ; End of false expr.
    %blend;
T_433.1;
    %store/vec4 v0x600003802f40_0, 0, 1;
    %jmp T_433;
    .thread T_433;
    .scope S_0x7fe328a4d490;
T_434 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003803840_0;
    %flag_set/vec4 8;
    %jmp/0 T_434.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_434.1, 8;
T_434.0 ; End of true expr.
    %load/vec4 v0x600003803960_0;
    %flag_set/vec4 9;
    %jmp/0 T_434.2, 9;
    %load/vec4 v0x600003803720_0;
    %jmp/1 T_434.3, 9;
T_434.2 ; End of true expr.
    %load/vec4 v0x6000038038d0_0;
    %jmp/0 T_434.3, 9;
 ; End of false expr.
    %blend;
T_434.3;
    %jmp/0 T_434.1, 8;
 ; End of false expr.
    %blend;
T_434.1;
    %store/vec4 v0x6000038038d0_0, 0, 1;
    %jmp T_434;
    .thread T_434;
    .scope S_0x7fe328a4d770;
T_435 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381c240_0;
    %flag_set/vec4 8;
    %jmp/0 T_435.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_435.1, 8;
T_435.0 ; End of true expr.
    %load/vec4 v0x60000381c360_0;
    %flag_set/vec4 9;
    %jmp/0 T_435.2, 9;
    %load/vec4 v0x60000381c120_0;
    %jmp/1 T_435.3, 9;
T_435.2 ; End of true expr.
    %load/vec4 v0x60000381c2d0_0;
    %jmp/0 T_435.3, 9;
 ; End of false expr.
    %blend;
T_435.3;
    %jmp/0 T_435.1, 8;
 ; End of false expr.
    %blend;
T_435.1;
    %store/vec4 v0x60000381c2d0_0, 0, 1;
    %jmp T_435;
    .thread T_435;
    .scope S_0x7fe328a4dc50;
T_436 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_436.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_436.1, 8;
T_436.0 ; End of true expr.
    %load/vec4 v0x60000381ccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_436.2, 9;
    %load/vec4 v0x60000381cab0_0;
    %jmp/1 T_436.3, 9;
T_436.2 ; End of true expr.
    %load/vec4 v0x60000381cc60_0;
    %jmp/0 T_436.3, 9;
 ; End of false expr.
    %blend;
T_436.3;
    %jmp/0 T_436.1, 8;
 ; End of false expr.
    %blend;
T_436.1;
    %store/vec4 v0x60000381cc60_0, 0, 1;
    %jmp T_436;
    .thread T_436;
    .scope S_0x7fe328a4df30;
T_437 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_437.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_437.1, 8;
T_437.0 ; End of true expr.
    %load/vec4 v0x60000381d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_437.2, 9;
    %load/vec4 v0x60000381d440_0;
    %jmp/1 T_437.3, 9;
T_437.2 ; End of true expr.
    %load/vec4 v0x60000381d5f0_0;
    %jmp/0 T_437.3, 9;
 ; End of false expr.
    %blend;
T_437.3;
    %jmp/0 T_437.1, 8;
 ; End of false expr.
    %blend;
T_437.1;
    %store/vec4 v0x60000381d5f0_0, 0, 1;
    %jmp T_437;
    .thread T_437;
    .scope S_0x7fe328a4e210;
T_438 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_438.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_438.1, 8;
T_438.0 ; End of true expr.
    %load/vec4 v0x60000381e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_438.2, 9;
    %load/vec4 v0x60000381ddd0_0;
    %jmp/1 T_438.3, 9;
T_438.2 ; End of true expr.
    %load/vec4 v0x60000381df80_0;
    %jmp/0 T_438.3, 9;
 ; End of false expr.
    %blend;
T_438.3;
    %jmp/0 T_438.1, 8;
 ; End of false expr.
    %blend;
T_438.1;
    %store/vec4 v0x60000381df80_0, 0, 1;
    %jmp T_438;
    .thread T_438;
    .scope S_0x7fe328a4e4f0;
T_439 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_439.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_439.1, 8;
T_439.0 ; End of true expr.
    %load/vec4 v0x60000381e9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_439.2, 9;
    %load/vec4 v0x60000381e760_0;
    %jmp/1 T_439.3, 9;
T_439.2 ; End of true expr.
    %load/vec4 v0x60000381e910_0;
    %jmp/0 T_439.3, 9;
 ; End of false expr.
    %blend;
T_439.3;
    %jmp/0 T_439.1, 8;
 ; End of false expr.
    %blend;
T_439.1;
    %store/vec4 v0x60000381e910_0, 0, 1;
    %jmp T_439;
    .thread T_439;
    .scope S_0x7fe328a4e7d0;
T_440 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381f210_0;
    %flag_set/vec4 8;
    %jmp/0 T_440.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_440.1, 8;
T_440.0 ; End of true expr.
    %load/vec4 v0x60000381f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_440.2, 9;
    %load/vec4 v0x60000381f0f0_0;
    %jmp/1 T_440.3, 9;
T_440.2 ; End of true expr.
    %load/vec4 v0x60000381f2a0_0;
    %jmp/0 T_440.3, 9;
 ; End of false expr.
    %blend;
T_440.3;
    %jmp/0 T_440.1, 8;
 ; End of false expr.
    %blend;
T_440.1;
    %store/vec4 v0x60000381f2a0_0, 0, 1;
    %jmp T_440;
    .thread T_440;
    .scope S_0x7fe328a4eab0;
T_441 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_441.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_441.1, 8;
T_441.0 ; End of true expr.
    %load/vec4 v0x60000381fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_441.2, 9;
    %load/vec4 v0x60000381fa80_0;
    %jmp/1 T_441.3, 9;
T_441.2 ; End of true expr.
    %load/vec4 v0x60000381fc30_0;
    %jmp/0 T_441.3, 9;
 ; End of false expr.
    %blend;
T_441.3;
    %jmp/0 T_441.1, 8;
 ; End of false expr.
    %blend;
T_441.1;
    %store/vec4 v0x60000381fc30_0, 0, 1;
    %jmp T_441;
    .thread T_441;
    .scope S_0x7fe328a4ed90;
T_442 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038185a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_442.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_442.1, 8;
T_442.0 ; End of true expr.
    %load/vec4 v0x6000038186c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_442.2, 9;
    %load/vec4 v0x600003818480_0;
    %jmp/1 T_442.3, 9;
T_442.2 ; End of true expr.
    %load/vec4 v0x600003818630_0;
    %jmp/0 T_442.3, 9;
 ; End of false expr.
    %blend;
T_442.3;
    %jmp/0 T_442.1, 8;
 ; End of false expr.
    %blend;
T_442.1;
    %store/vec4 v0x600003818630_0, 0, 1;
    %jmp T_442;
    .thread T_442;
    .scope S_0x7fe328a4f470;
T_443 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038193b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_443.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_443.1, 8;
T_443.0 ; End of true expr.
    %load/vec4 v0x6000038194d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_443.2, 9;
    %load/vec4 v0x600003819290_0;
    %jmp/1 T_443.3, 9;
T_443.2 ; End of true expr.
    %load/vec4 v0x600003819440_0;
    %jmp/0 T_443.3, 9;
 ; End of false expr.
    %blend;
T_443.3;
    %jmp/0 T_443.1, 8;
 ; End of false expr.
    %blend;
T_443.1;
    %store/vec4 v0x600003819440_0, 0, 1;
    %jmp T_443;
    .thread T_443;
    .scope S_0x7fe328a4f750;
T_444 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003819d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_444.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_444.1, 8;
T_444.0 ; End of true expr.
    %load/vec4 v0x600003819e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_444.2, 9;
    %load/vec4 v0x600003819c20_0;
    %jmp/1 T_444.3, 9;
T_444.2 ; End of true expr.
    %load/vec4 v0x600003819dd0_0;
    %jmp/0 T_444.3, 9;
 ; End of false expr.
    %blend;
T_444.3;
    %jmp/0 T_444.1, 8;
 ; End of false expr.
    %blend;
T_444.1;
    %store/vec4 v0x600003819dd0_0, 0, 1;
    %jmp T_444;
    .thread T_444;
    .scope S_0x7fe328a4fa30;
T_445 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_445.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_445.1, 8;
T_445.0 ; End of true expr.
    %load/vec4 v0x60000381a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_445.2, 9;
    %load/vec4 v0x60000381a5b0_0;
    %jmp/1 T_445.3, 9;
T_445.2 ; End of true expr.
    %load/vec4 v0x60000381a760_0;
    %jmp/0 T_445.3, 9;
 ; End of false expr.
    %blend;
T_445.3;
    %jmp/0 T_445.1, 8;
 ; End of false expr.
    %blend;
T_445.1;
    %store/vec4 v0x60000381a760_0, 0, 1;
    %jmp T_445;
    .thread T_445;
    .scope S_0x7fe328a4fd10;
T_446 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_446.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_446.1, 8;
T_446.0 ; End of true expr.
    %load/vec4 v0x60000381b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_446.2, 9;
    %load/vec4 v0x60000381af40_0;
    %jmp/1 T_446.3, 9;
T_446.2 ; End of true expr.
    %load/vec4 v0x60000381b0f0_0;
    %jmp/0 T_446.3, 9;
 ; End of false expr.
    %blend;
T_446.3;
    %jmp/0 T_446.1, 8;
 ; End of false expr.
    %blend;
T_446.1;
    %store/vec4 v0x60000381b0f0_0, 0, 1;
    %jmp T_446;
    .thread T_446;
    .scope S_0x7fe328a4fff0;
T_447 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000381b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_447.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_447.1, 8;
T_447.0 ; End of true expr.
    %load/vec4 v0x60000381bb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_447.2, 9;
    %load/vec4 v0x60000381b8d0_0;
    %jmp/1 T_447.3, 9;
T_447.2 ; End of true expr.
    %load/vec4 v0x60000381ba80_0;
    %jmp/0 T_447.3, 9;
 ; End of false expr.
    %blend;
T_447.3;
    %jmp/0 T_447.1, 8;
 ; End of false expr.
    %blend;
T_447.1;
    %store/vec4 v0x60000381ba80_0, 0, 1;
    %jmp T_447;
    .thread T_447;
    .scope S_0x7fe328a502d0;
T_448 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038143f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_448.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_448.1, 8;
T_448.0 ; End of true expr.
    %load/vec4 v0x600003814510_0;
    %flag_set/vec4 9;
    %jmp/0 T_448.2, 9;
    %load/vec4 v0x6000038142d0_0;
    %jmp/1 T_448.3, 9;
T_448.2 ; End of true expr.
    %load/vec4 v0x600003814480_0;
    %jmp/0 T_448.3, 9;
 ; End of false expr.
    %blend;
T_448.3;
    %jmp/0 T_448.1, 8;
 ; End of false expr.
    %blend;
T_448.1;
    %store/vec4 v0x600003814480_0, 0, 1;
    %jmp T_448;
    .thread T_448;
    .scope S_0x7fe328a505b0;
T_449 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003814d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_449.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_449.1, 8;
T_449.0 ; End of true expr.
    %load/vec4 v0x600003814ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_449.2, 9;
    %load/vec4 v0x600003814c60_0;
    %jmp/1 T_449.3, 9;
T_449.2 ; End of true expr.
    %load/vec4 v0x600003814e10_0;
    %jmp/0 T_449.3, 9;
 ; End of false expr.
    %blend;
T_449.3;
    %jmp/0 T_449.1, 8;
 ; End of false expr.
    %blend;
T_449.1;
    %store/vec4 v0x600003814e10_0, 0, 1;
    %jmp T_449;
    .thread T_449;
    .scope S_0x7fe328a50890;
T_450 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003815710_0;
    %flag_set/vec4 8;
    %jmp/0 T_450.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_450.1, 8;
T_450.0 ; End of true expr.
    %load/vec4 v0x600003815830_0;
    %flag_set/vec4 9;
    %jmp/0 T_450.2, 9;
    %load/vec4 v0x6000038155f0_0;
    %jmp/1 T_450.3, 9;
T_450.2 ; End of true expr.
    %load/vec4 v0x6000038157a0_0;
    %jmp/0 T_450.3, 9;
 ; End of false expr.
    %blend;
T_450.3;
    %jmp/0 T_450.1, 8;
 ; End of false expr.
    %blend;
T_450.1;
    %store/vec4 v0x6000038157a0_0, 0, 1;
    %jmp T_450;
    .thread T_450;
    .scope S_0x7fe328a50b70;
T_451 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038160a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_451.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_451.1, 8;
T_451.0 ; End of true expr.
    %load/vec4 v0x6000038161c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_451.2, 9;
    %load/vec4 v0x600003815f80_0;
    %jmp/1 T_451.3, 9;
T_451.2 ; End of true expr.
    %load/vec4 v0x600003816130_0;
    %jmp/0 T_451.3, 9;
 ; End of false expr.
    %blend;
T_451.3;
    %jmp/0 T_451.1, 8;
 ; End of false expr.
    %blend;
T_451.1;
    %store/vec4 v0x600003816130_0, 0, 1;
    %jmp T_451;
    .thread T_451;
    .scope S_0x7fe328a51050;
T_452 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003816a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_452.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_452.1, 8;
T_452.0 ; End of true expr.
    %load/vec4 v0x600003816b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_452.2, 9;
    %load/vec4 v0x600003816910_0;
    %jmp/1 T_452.3, 9;
T_452.2 ; End of true expr.
    %load/vec4 v0x600003816ac0_0;
    %jmp/0 T_452.3, 9;
 ; End of false expr.
    %blend;
T_452.3;
    %jmp/0 T_452.1, 8;
 ; End of false expr.
    %blend;
T_452.1;
    %store/vec4 v0x600003816ac0_0, 0, 1;
    %jmp T_452;
    .thread T_452;
    .scope S_0x7fe328a51330;
T_453 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038173c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_453.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_453.1, 8;
T_453.0 ; End of true expr.
    %load/vec4 v0x6000038174e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_453.2, 9;
    %load/vec4 v0x6000038172a0_0;
    %jmp/1 T_453.3, 9;
T_453.2 ; End of true expr.
    %load/vec4 v0x600003817450_0;
    %jmp/0 T_453.3, 9;
 ; End of false expr.
    %blend;
T_453.3;
    %jmp/0 T_453.1, 8;
 ; End of false expr.
    %blend;
T_453.1;
    %store/vec4 v0x600003817450_0, 0, 1;
    %jmp T_453;
    .thread T_453;
    .scope S_0x7fe328a51610;
T_454 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003817d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_454.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_454.1, 8;
T_454.0 ; End of true expr.
    %load/vec4 v0x600003817e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_454.2, 9;
    %load/vec4 v0x600003817c30_0;
    %jmp/1 T_454.3, 9;
T_454.2 ; End of true expr.
    %load/vec4 v0x600003817de0_0;
    %jmp/0 T_454.3, 9;
 ; End of false expr.
    %blend;
T_454.3;
    %jmp/0 T_454.1, 8;
 ; End of false expr.
    %blend;
T_454.1;
    %store/vec4 v0x600003817de0_0, 0, 1;
    %jmp T_454;
    .thread T_454;
    .scope S_0x7fe328a518f0;
T_455 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003810750_0;
    %flag_set/vec4 8;
    %jmp/0 T_455.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_455.1, 8;
T_455.0 ; End of true expr.
    %load/vec4 v0x600003810870_0;
    %flag_set/vec4 9;
    %jmp/0 T_455.2, 9;
    %load/vec4 v0x600003810630_0;
    %jmp/1 T_455.3, 9;
T_455.2 ; End of true expr.
    %load/vec4 v0x6000038107e0_0;
    %jmp/0 T_455.3, 9;
 ; End of false expr.
    %blend;
T_455.3;
    %jmp/0 T_455.1, 8;
 ; End of false expr.
    %blend;
T_455.1;
    %store/vec4 v0x6000038107e0_0, 0, 1;
    %jmp T_455;
    .thread T_455;
    .scope S_0x7fe328a51bd0;
T_456 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x6000038110e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_456.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_456.1, 8;
T_456.0 ; End of true expr.
    %load/vec4 v0x600003811200_0;
    %flag_set/vec4 9;
    %jmp/0 T_456.2, 9;
    %load/vec4 v0x600003810fc0_0;
    %jmp/1 T_456.3, 9;
T_456.2 ; End of true expr.
    %load/vec4 v0x600003811170_0;
    %jmp/0 T_456.3, 9;
 ; End of false expr.
    %blend;
T_456.3;
    %jmp/0 T_456.1, 8;
 ; End of false expr.
    %blend;
T_456.1;
    %store/vec4 v0x600003811170_0, 0, 1;
    %jmp T_456;
    .thread T_456;
    .scope S_0x7fe328a51eb0;
T_457 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003811a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_457.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_457.1, 8;
T_457.0 ; End of true expr.
    %load/vec4 v0x600003811b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_457.2, 9;
    %load/vec4 v0x600003811950_0;
    %jmp/1 T_457.3, 9;
T_457.2 ; End of true expr.
    %load/vec4 v0x600003811b00_0;
    %jmp/0 T_457.3, 9;
 ; End of false expr.
    %blend;
T_457.3;
    %jmp/0 T_457.1, 8;
 ; End of false expr.
    %blend;
T_457.1;
    %store/vec4 v0x600003811b00_0, 0, 1;
    %jmp T_457;
    .thread T_457;
    .scope S_0x7fe32a087570;
T_458 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x60000382c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_458.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_458.1, 8;
T_458.0 ; End of true expr.
    %load/vec4 v0x60000382c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_458.2, 9;
    %load/vec4 v0x60000382c2d0_0;
    %jmp/1 T_458.3, 9;
T_458.2 ; End of true expr.
    %load/vec4 v0x60000382c480_0;
    %jmp/0 T_458.3, 9;
 ; End of false expr.
    %blend;
T_458.3;
    %jmp/0 T_458.1, 8;
 ; End of false expr.
    %blend;
T_458.1;
    %store/vec4 v0x60000382c480_0, 0, 1;
    %jmp T_458;
    .thread T_458;
    .scope S_0x7fe32a249260;
T_459 ;
    %wait E_0x6000012bb780;
    %load/vec4 v0x600003b682d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_459.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_459.1, 8;
T_459.0 ; End of true expr.
    %load/vec4 v0x600003b683f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_459.2, 9;
    %load/vec4 v0x600003b681b0_0;
    %jmp/1 T_459.3, 9;
T_459.2 ; End of true expr.
    %load/vec4 v0x600003b68360_0;
    %jmp/0 T_459.3, 9;
 ; End of false expr.
    %blend;
T_459.3;
    %jmp/0 T_459.1, 8;
 ; End of false expr.
    %blend;
T_459.1;
    %store/vec4 v0x600003b68360_0, 0, 1;
    %jmp T_459;
    .thread T_459;
    .scope S_0x7fe32a2493d0;
T_460 ;
    %wait E_0x600001d81d40;
    %load/vec4 v0x600003b68630_0;
    %flag_set/vec4 8;
    %jmp/0 T_460.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_460.1, 8;
T_460.0 ; End of true expr.
    %load/vec4 v0x600003b68750_0;
    %flag_set/vec4 9;
    %jmp/0 T_460.2, 9;
    %load/vec4 v0x600003b68510_0;
    %jmp/1 T_460.3, 9;
T_460.2 ; End of true expr.
    %load/vec4 v0x600003b686c0_0;
    %jmp/0 T_460.3, 9;
 ; End of false expr.
    %blend;
T_460.3;
    %jmp/0 T_460.1, 8;
 ; End of false expr.
    %blend;
T_460.1;
    %store/vec4 v0x600003b686c0_0, 0, 1;
    %jmp T_460;
    .thread T_460;
    .scope S_0x7fe32a2496b0;
T_461 ;
    %wait E_0x6000012b0140;
    %load/vec4 v0x600003b68cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_461.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_461.1, 8;
T_461.0 ; End of true expr.
    %load/vec4 v0x600003b68e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_461.2, 9;
    %load/vec4 v0x600003b68bd0_0;
    %jmp/1 T_461.3, 9;
T_461.2 ; End of true expr.
    %load/vec4 v0x600003b68d80_0;
    %jmp/0 T_461.3, 9;
 ; End of false expr.
    %blend;
T_461.3;
    %jmp/0 T_461.1, 8;
 ; End of false expr.
    %blend;
T_461.1;
    %store/vec4 v0x600003b68d80_0, 0, 1;
    %jmp T_461;
    .thread T_461;
    .scope S_0x7fe32a249820;
T_462 ;
    %wait E_0x6000012b01c0;
    %load/vec4 v0x600003b69050_0;
    %flag_set/vec4 8;
    %jmp/0 T_462.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_462.1, 8;
T_462.0 ; End of true expr.
    %load/vec4 v0x600003b69170_0;
    %flag_set/vec4 9;
    %jmp/0 T_462.2, 9;
    %load/vec4 v0x600003b68f30_0;
    %jmp/1 T_462.3, 9;
T_462.2 ; End of true expr.
    %load/vec4 v0x600003b690e0_0;
    %jmp/0 T_462.3, 9;
 ; End of false expr.
    %blend;
T_462.3;
    %jmp/0 T_462.1, 8;
 ; End of false expr.
    %blend;
T_462.1;
    %store/vec4 v0x600003b690e0_0, 0, 1;
    %jmp T_462;
    .thread T_462;
    .scope S_0x7fe32a249b00;
T_463 ;
    %wait E_0x6000012b0340;
    %load/vec4 v0x600003b69710_0;
    %flag_set/vec4 8;
    %jmp/0 T_463.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_463.1, 8;
T_463.0 ; End of true expr.
    %load/vec4 v0x600003b69830_0;
    %flag_set/vec4 9;
    %jmp/0 T_463.2, 9;
    %load/vec4 v0x600003b695f0_0;
    %jmp/1 T_463.3, 9;
T_463.2 ; End of true expr.
    %load/vec4 v0x600003b697a0_0;
    %jmp/0 T_463.3, 9;
 ; End of false expr.
    %blend;
T_463.3;
    %jmp/0 T_463.1, 8;
 ; End of false expr.
    %blend;
T_463.1;
    %store/vec4 v0x600003b697a0_0, 0, 1;
    %jmp T_463;
    .thread T_463;
    .scope S_0x7fe32a249c70;
T_464 ;
    %wait E_0x6000012b03c0;
    %load/vec4 v0x600003b69a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_464.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_464.1, 8;
T_464.0 ; End of true expr.
    %load/vec4 v0x600003b69b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_464.2, 9;
    %load/vec4 v0x600003b69950_0;
    %jmp/1 T_464.3, 9;
T_464.2 ; End of true expr.
    %load/vec4 v0x600003b69b00_0;
    %jmp/0 T_464.3, 9;
 ; End of false expr.
    %blend;
T_464.3;
    %jmp/0 T_464.1, 8;
 ; End of false expr.
    %blend;
T_464.1;
    %store/vec4 v0x600003b69b00_0, 0, 1;
    %jmp T_464;
    .thread T_464;
    .scope S_0x7fe32a234f90;
T_465 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b093b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_465.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_465.1, 8;
T_465.0 ; End of true expr.
    %load/vec4 v0x600003b094d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_465.2, 9;
    %load/vec4 v0x600003b09290_0;
    %jmp/1 T_465.3, 9;
T_465.2 ; End of true expr.
    %load/vec4 v0x600003b09440_0;
    %jmp/0 T_465.3, 9;
 ; End of false expr.
    %blend;
T_465.3;
    %jmp/0 T_465.1, 8;
 ; End of false expr.
    %blend;
T_465.1;
    %store/vec4 v0x600003b09440_0, 0, 1;
    %jmp T_465;
    .thread T_465;
    .scope S_0x7fe32a22d890;
T_466 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b08990_0;
    %flag_set/vec4 8;
    %jmp/0 T_466.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_466.1, 8;
T_466.0 ; End of true expr.
    %load/vec4 v0x600003b08ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_466.2, 9;
    %load/vec4 v0x600003b08870_0;
    %jmp/1 T_466.3, 9;
T_466.2 ; End of true expr.
    %load/vec4 v0x600003b08a20_0;
    %jmp/0 T_466.3, 9;
 ; End of false expr.
    %blend;
T_466.3;
    %jmp/0 T_466.1, 8;
 ; End of false expr.
    %blend;
T_466.1;
    %store/vec4 v0x600003b08a20_0, 0, 1;
    %jmp T_466;
    .thread T_466;
    .scope S_0x7fe32a22b010;
T_467 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b08cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_467.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_467.1, 8;
T_467.0 ; End of true expr.
    %load/vec4 v0x600003b08e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_467.2, 9;
    %load/vec4 v0x600003b08bd0_0;
    %jmp/1 T_467.3, 9;
T_467.2 ; End of true expr.
    %load/vec4 v0x600003b08d80_0;
    %jmp/0 T_467.3, 9;
 ; End of false expr.
    %blend;
T_467.3;
    %jmp/0 T_467.1, 8;
 ; End of false expr.
    %blend;
T_467.1;
    %store/vec4 v0x600003b08d80_0, 0, 1;
    %jmp T_467;
    .thread T_467;
    .scope S_0x7fe32a22df50;
T_468 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b09050_0;
    %flag_set/vec4 8;
    %jmp/0 T_468.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_468.1, 8;
T_468.0 ; End of true expr.
    %load/vec4 v0x600003b09170_0;
    %flag_set/vec4 9;
    %jmp/0 T_468.2, 9;
    %load/vec4 v0x600003b08f30_0;
    %jmp/1 T_468.3, 9;
T_468.2 ; End of true expr.
    %load/vec4 v0x600003b090e0_0;
    %jmp/0 T_468.3, 9;
 ; End of false expr.
    %blend;
T_468.3;
    %jmp/0 T_468.1, 8;
 ; End of false expr.
    %blend;
T_468.1;
    %store/vec4 v0x600003b090e0_0, 0, 1;
    %jmp T_468;
    .thread T_468;
    .scope S_0x7fe32a235100;
T_469 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b09710_0;
    %flag_set/vec4 8;
    %jmp/0 T_469.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_469.1, 8;
T_469.0 ; End of true expr.
    %load/vec4 v0x600003b09830_0;
    %flag_set/vec4 9;
    %jmp/0 T_469.2, 9;
    %load/vec4 v0x600003b095f0_0;
    %jmp/1 T_469.3, 9;
T_469.2 ; End of true expr.
    %load/vec4 v0x600003b097a0_0;
    %jmp/0 T_469.3, 9;
 ; End of false expr.
    %blend;
T_469.3;
    %jmp/0 T_469.1, 8;
 ; End of false expr.
    %blend;
T_469.1;
    %store/vec4 v0x600003b097a0_0, 0, 1;
    %jmp T_469;
    .thread T_469;
    .scope S_0x7fe32a2231a0;
T_470 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b03d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_470.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_470.1, 8;
T_470.0 ; End of true expr.
    %load/vec4 v0x600003b03e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_470.2, 9;
    %load/vec4 v0x600003b03c30_0;
    %jmp/1 T_470.3, 9;
T_470.2 ; End of true expr.
    %load/vec4 v0x600003b03de0_0;
    %jmp/0 T_470.3, 9;
 ; End of false expr.
    %blend;
T_470.3;
    %jmp/0 T_470.1, 8;
 ; End of false expr.
    %blend;
T_470.1;
    %store/vec4 v0x600003b03de0_0, 0, 1;
    %jmp T_470;
    .thread T_470;
    .scope S_0x7fe32a23bc10;
T_471 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b201b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_471.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_471.1, 8;
T_471.0 ; End of true expr.
    %load/vec4 v0x600003b202d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_471.2, 9;
    %load/vec4 v0x600003b20090_0;
    %jmp/1 T_471.3, 9;
T_471.2 ; End of true expr.
    %load/vec4 v0x600003b20240_0;
    %jmp/0 T_471.3, 9;
 ; End of false expr.
    %blend;
T_471.3;
    %jmp/0 T_471.1, 8;
 ; End of false expr.
    %blend;
T_471.1;
    %store/vec4 v0x600003b20240_0, 0, 1;
    %jmp T_471;
    .thread T_471;
    .scope S_0x7fe32a23bd80;
T_472 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b20510_0;
    %flag_set/vec4 8;
    %jmp/0 T_472.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_472.1, 8;
T_472.0 ; End of true expr.
    %load/vec4 v0x600003b20630_0;
    %flag_set/vec4 9;
    %jmp/0 T_472.2, 9;
    %load/vec4 v0x600003b203f0_0;
    %jmp/1 T_472.3, 9;
T_472.2 ; End of true expr.
    %load/vec4 v0x600003b205a0_0;
    %jmp/0 T_472.3, 9;
 ; End of false expr.
    %blend;
T_472.3;
    %jmp/0 T_472.1, 8;
 ; End of false expr.
    %blend;
T_472.1;
    %store/vec4 v0x600003b205a0_0, 0, 1;
    %jmp T_472;
    .thread T_472;
    .scope S_0x7fe32a23bef0;
T_473 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b20870_0;
    %flag_set/vec4 8;
    %jmp/0 T_473.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_473.1, 8;
T_473.0 ; End of true expr.
    %load/vec4 v0x600003b20990_0;
    %flag_set/vec4 9;
    %jmp/0 T_473.2, 9;
    %load/vec4 v0x600003b20750_0;
    %jmp/1 T_473.3, 9;
T_473.2 ; End of true expr.
    %load/vec4 v0x600003b20900_0;
    %jmp/0 T_473.3, 9;
 ; End of false expr.
    %blend;
T_473.3;
    %jmp/0 T_473.1, 8;
 ; End of false expr.
    %blend;
T_473.1;
    %store/vec4 v0x600003b20900_0, 0, 1;
    %jmp T_473;
    .thread T_473;
    .scope S_0x7fe32a23c060;
T_474 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b20bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_474.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_474.1, 8;
T_474.0 ; End of true expr.
    %load/vec4 v0x600003b20cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_474.2, 9;
    %load/vec4 v0x600003b20ab0_0;
    %jmp/1 T_474.3, 9;
T_474.2 ; End of true expr.
    %load/vec4 v0x600003b20c60_0;
    %jmp/0 T_474.3, 9;
 ; End of false expr.
    %blend;
T_474.3;
    %jmp/0 T_474.1, 8;
 ; End of false expr.
    %blend;
T_474.1;
    %store/vec4 v0x600003b20c60_0, 0, 1;
    %jmp T_474;
    .thread T_474;
    .scope S_0x7fe32a234a40;
T_475 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b09a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_475.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_475.1, 8;
T_475.0 ; End of true expr.
    %load/vec4 v0x600003b09b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_475.2, 9;
    %load/vec4 v0x600003b09950_0;
    %jmp/1 T_475.3, 9;
T_475.2 ; End of true expr.
    %load/vec4 v0x600003b09b00_0;
    %jmp/0 T_475.3, 9;
 ; End of false expr.
    %blend;
T_475.3;
    %jmp/0 T_475.1, 8;
 ; End of false expr.
    %blend;
T_475.1;
    %store/vec4 v0x600003b09b00_0, 0, 1;
    %jmp T_475;
    .thread T_475;
    .scope S_0x7fe32a234bb0;
T_476 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b09dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_476.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_476.1, 8;
T_476.0 ; End of true expr.
    %load/vec4 v0x600003b09ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_476.2, 9;
    %load/vec4 v0x600003b09cb0_0;
    %jmp/1 T_476.3, 9;
T_476.2 ; End of true expr.
    %load/vec4 v0x600003b09e60_0;
    %jmp/0 T_476.3, 9;
 ; End of false expr.
    %blend;
T_476.3;
    %jmp/0 T_476.1, 8;
 ; End of false expr.
    %blend;
T_476.1;
    %store/vec4 v0x600003b09e60_0, 0, 1;
    %jmp T_476;
    .thread T_476;
    .scope S_0x7fe32a2344f0;
T_477 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_477.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_477.1, 8;
T_477.0 ; End of true expr.
    %load/vec4 v0x600003b0a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_477.2, 9;
    %load/vec4 v0x600003b0a010_0;
    %jmp/1 T_477.3, 9;
T_477.2 ; End of true expr.
    %load/vec4 v0x600003b0a1c0_0;
    %jmp/0 T_477.3, 9;
 ; End of false expr.
    %blend;
T_477.3;
    %jmp/0 T_477.1, 8;
 ; End of false expr.
    %blend;
T_477.1;
    %store/vec4 v0x600003b0a1c0_0, 0, 1;
    %jmp T_477;
    .thread T_477;
    .scope S_0x7fe32a234660;
T_478 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_478.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_478.1, 8;
T_478.0 ; End of true expr.
    %load/vec4 v0x600003b0a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_478.2, 9;
    %load/vec4 v0x600003b0a370_0;
    %jmp/1 T_478.3, 9;
T_478.2 ; End of true expr.
    %load/vec4 v0x600003b0a520_0;
    %jmp/0 T_478.3, 9;
 ; End of false expr.
    %blend;
T_478.3;
    %jmp/0 T_478.1, 8;
 ; End of false expr.
    %blend;
T_478.1;
    %store/vec4 v0x600003b0a520_0, 0, 1;
    %jmp T_478;
    .thread T_478;
    .scope S_0x7fe32a222500;
T_479 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_479.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_479.1, 8;
T_479.0 ; End of true expr.
    %load/vec4 v0x600003b1c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_479.2, 9;
    %load/vec4 v0x600003b1c000_0;
    %jmp/1 T_479.3, 9;
T_479.2 ; End of true expr.
    %load/vec4 v0x600003b1c1b0_0;
    %jmp/0 T_479.3, 9;
 ; End of false expr.
    %blend;
T_479.3;
    %jmp/0 T_479.1, 8;
 ; End of false expr.
    %blend;
T_479.1;
    %store/vec4 v0x600003b1c1b0_0, 0, 1;
    %jmp T_479;
    .thread T_479;
    .scope S_0x7fe32a221fb0;
T_480 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_480.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_480.1, 8;
T_480.0 ; End of true expr.
    %load/vec4 v0x600003b1cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_480.2, 9;
    %load/vec4 v0x600003b1c900_0;
    %jmp/1 T_480.3, 9;
T_480.2 ; End of true expr.
    %load/vec4 v0x600003b1cab0_0;
    %jmp/0 T_480.3, 9;
 ; End of false expr.
    %blend;
T_480.3;
    %jmp/0 T_480.1, 8;
 ; End of false expr.
    %blend;
T_480.1;
    %store/vec4 v0x600003b1cab0_0, 0, 1;
    %jmp T_480;
    .thread T_480;
    .scope S_0x7fe32a221a60;
T_481 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1d320_0;
    %flag_set/vec4 8;
    %jmp/0 T_481.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_481.1, 8;
T_481.0 ; End of true expr.
    %load/vec4 v0x600003b1d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_481.2, 9;
    %load/vec4 v0x600003b1d200_0;
    %jmp/1 T_481.3, 9;
T_481.2 ; End of true expr.
    %load/vec4 v0x600003b1d3b0_0;
    %jmp/0 T_481.3, 9;
 ; End of false expr.
    %blend;
T_481.3;
    %jmp/0 T_481.1, 8;
 ; End of false expr.
    %blend;
T_481.1;
    %store/vec4 v0x600003b1d3b0_0, 0, 1;
    %jmp T_481;
    .thread T_481;
    .scope S_0x7fe32a221510;
T_482 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1dc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_482.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_482.1, 8;
T_482.0 ; End of true expr.
    %load/vec4 v0x600003b1dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_482.2, 9;
    %load/vec4 v0x600003b1db00_0;
    %jmp/1 T_482.3, 9;
T_482.2 ; End of true expr.
    %load/vec4 v0x600003b1dcb0_0;
    %jmp/0 T_482.3, 9;
 ; End of false expr.
    %blend;
T_482.3;
    %jmp/0 T_482.1, 8;
 ; End of false expr.
    %blend;
T_482.1;
    %store/vec4 v0x600003b1dcb0_0, 0, 1;
    %jmp T_482;
    .thread T_482;
    .scope S_0x7fe32a220fc0;
T_483 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1e520_0;
    %flag_set/vec4 8;
    %jmp/0 T_483.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_483.1, 8;
T_483.0 ; End of true expr.
    %load/vec4 v0x600003b1e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_483.2, 9;
    %load/vec4 v0x600003b1e400_0;
    %jmp/1 T_483.3, 9;
T_483.2 ; End of true expr.
    %load/vec4 v0x600003b1e5b0_0;
    %jmp/0 T_483.3, 9;
 ; End of false expr.
    %blend;
T_483.3;
    %jmp/0 T_483.1, 8;
 ; End of false expr.
    %blend;
T_483.1;
    %store/vec4 v0x600003b1e5b0_0, 0, 1;
    %jmp T_483;
    .thread T_483;
    .scope S_0x7fe32a220a70;
T_484 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_484.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_484.1, 8;
T_484.0 ; End of true expr.
    %load/vec4 v0x600003b1ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_484.2, 9;
    %load/vec4 v0x600003b1ed00_0;
    %jmp/1 T_484.3, 9;
T_484.2 ; End of true expr.
    %load/vec4 v0x600003b1eeb0_0;
    %jmp/0 T_484.3, 9;
 ; End of false expr.
    %blend;
T_484.3;
    %jmp/0 T_484.1, 8;
 ; End of false expr.
    %blend;
T_484.1;
    %store/vec4 v0x600003b1eeb0_0, 0, 1;
    %jmp T_484;
    .thread T_484;
    .scope S_0x7fe32a220520;
T_485 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1f720_0;
    %flag_set/vec4 8;
    %jmp/0 T_485.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_485.1, 8;
T_485.0 ; End of true expr.
    %load/vec4 v0x600003b1f840_0;
    %flag_set/vec4 9;
    %jmp/0 T_485.2, 9;
    %load/vec4 v0x600003b1f600_0;
    %jmp/1 T_485.3, 9;
T_485.2 ; End of true expr.
    %load/vec4 v0x600003b1f7b0_0;
    %jmp/0 T_485.3, 9;
 ; End of false expr.
    %blend;
T_485.3;
    %jmp/0 T_485.1, 8;
 ; End of false expr.
    %blend;
T_485.1;
    %store/vec4 v0x600003b1f7b0_0, 0, 1;
    %jmp T_485;
    .thread T_485;
    .scope S_0x7fe32a22a150;
T_486 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b18090_0;
    %flag_set/vec4 8;
    %jmp/0 T_486.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_486.1, 8;
T_486.0 ; End of true expr.
    %load/vec4 v0x600003b181b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_486.2, 9;
    %load/vec4 v0x600003b1ff00_0;
    %jmp/1 T_486.3, 9;
T_486.2 ; End of true expr.
    %load/vec4 v0x600003b18120_0;
    %jmp/0 T_486.3, 9;
 ; End of false expr.
    %blend;
T_486.3;
    %jmp/0 T_486.1, 8;
 ; End of false expr.
    %blend;
T_486.1;
    %store/vec4 v0x600003b18120_0, 0, 1;
    %jmp T_486;
    .thread T_486;
    .scope S_0x7fe32a229c00;
T_487 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b18990_0;
    %flag_set/vec4 8;
    %jmp/0 T_487.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_487.1, 8;
T_487.0 ; End of true expr.
    %load/vec4 v0x600003b18ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_487.2, 9;
    %load/vec4 v0x600003b18870_0;
    %jmp/1 T_487.3, 9;
T_487.2 ; End of true expr.
    %load/vec4 v0x600003b18a20_0;
    %jmp/0 T_487.3, 9;
 ; End of false expr.
    %blend;
T_487.3;
    %jmp/0 T_487.1, 8;
 ; End of false expr.
    %blend;
T_487.1;
    %store/vec4 v0x600003b18a20_0, 0, 1;
    %jmp T_487;
    .thread T_487;
    .scope S_0x7fe32a2296b0;
T_488 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b19290_0;
    %flag_set/vec4 8;
    %jmp/0 T_488.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_488.1, 8;
T_488.0 ; End of true expr.
    %load/vec4 v0x600003b193b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_488.2, 9;
    %load/vec4 v0x600003b19170_0;
    %jmp/1 T_488.3, 9;
T_488.2 ; End of true expr.
    %load/vec4 v0x600003b19320_0;
    %jmp/0 T_488.3, 9;
 ; End of false expr.
    %blend;
T_488.3;
    %jmp/0 T_488.1, 8;
 ; End of false expr.
    %blend;
T_488.1;
    %store/vec4 v0x600003b19320_0, 0, 1;
    %jmp T_488;
    .thread T_488;
    .scope S_0x7fe32a229160;
T_489 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b19b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_489.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_489.1, 8;
T_489.0 ; End of true expr.
    %load/vec4 v0x600003b19cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_489.2, 9;
    %load/vec4 v0x600003b19a70_0;
    %jmp/1 T_489.3, 9;
T_489.2 ; End of true expr.
    %load/vec4 v0x600003b19c20_0;
    %jmp/0 T_489.3, 9;
 ; End of false expr.
    %blend;
T_489.3;
    %jmp/0 T_489.1, 8;
 ; End of false expr.
    %blend;
T_489.1;
    %store/vec4 v0x600003b19c20_0, 0, 1;
    %jmp T_489;
    .thread T_489;
    .scope S_0x7fe32a228c10;
T_490 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_490.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_490.1, 8;
T_490.0 ; End of true expr.
    %load/vec4 v0x600003b1a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_490.2, 9;
    %load/vec4 v0x600003b1a370_0;
    %jmp/1 T_490.3, 9;
T_490.2 ; End of true expr.
    %load/vec4 v0x600003b1a520_0;
    %jmp/0 T_490.3, 9;
 ; End of false expr.
    %blend;
T_490.3;
    %jmp/0 T_490.1, 8;
 ; End of false expr.
    %blend;
T_490.1;
    %store/vec4 v0x600003b1a520_0, 0, 1;
    %jmp T_490;
    .thread T_490;
    .scope S_0x7fe32a2286c0;
T_491 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1ad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_491.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_491.1, 8;
T_491.0 ; End of true expr.
    %load/vec4 v0x600003b1aeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_491.2, 9;
    %load/vec4 v0x600003b1ac70_0;
    %jmp/1 T_491.3, 9;
T_491.2 ; End of true expr.
    %load/vec4 v0x600003b1ae20_0;
    %jmp/0 T_491.3, 9;
 ; End of false expr.
    %blend;
T_491.3;
    %jmp/0 T_491.1, 8;
 ; End of false expr.
    %blend;
T_491.1;
    %store/vec4 v0x600003b1ae20_0, 0, 1;
    %jmp T_491;
    .thread T_491;
    .scope S_0x7fe32a228170;
T_492 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b1b690_0;
    %flag_set/vec4 8;
    %jmp/0 T_492.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_492.1, 8;
T_492.0 ; End of true expr.
    %load/vec4 v0x600003b1b7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_492.2, 9;
    %load/vec4 v0x600003b1b570_0;
    %jmp/1 T_492.3, 9;
T_492.2 ; End of true expr.
    %load/vec4 v0x600003b1b720_0;
    %jmp/0 T_492.3, 9;
 ; End of false expr.
    %blend;
T_492.3;
    %jmp/0 T_492.1, 8;
 ; End of false expr.
    %blend;
T_492.1;
    %store/vec4 v0x600003b1b720_0, 0, 1;
    %jmp T_492;
    .thread T_492;
    .scope S_0x7fe32a227c20;
T_493 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b14000_0;
    %flag_set/vec4 8;
    %jmp/0 T_493.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_493.1, 8;
T_493.0 ; End of true expr.
    %load/vec4 v0x600003b14120_0;
    %flag_set/vec4 9;
    %jmp/0 T_493.2, 9;
    %load/vec4 v0x600003b1be70_0;
    %jmp/1 T_493.3, 9;
T_493.2 ; End of true expr.
    %load/vec4 v0x600003b14090_0;
    %jmp/0 T_493.3, 9;
 ; End of false expr.
    %blend;
T_493.3;
    %jmp/0 T_493.1, 8;
 ; End of false expr.
    %blend;
T_493.1;
    %store/vec4 v0x600003b14090_0, 0, 1;
    %jmp T_493;
    .thread T_493;
    .scope S_0x7fe32a2276d0;
T_494 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b14900_0;
    %flag_set/vec4 8;
    %jmp/0 T_494.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_494.1, 8;
T_494.0 ; End of true expr.
    %load/vec4 v0x600003b14a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_494.2, 9;
    %load/vec4 v0x600003b147e0_0;
    %jmp/1 T_494.3, 9;
T_494.2 ; End of true expr.
    %load/vec4 v0x600003b14990_0;
    %jmp/0 T_494.3, 9;
 ; End of false expr.
    %blend;
T_494.3;
    %jmp/0 T_494.1, 8;
 ; End of false expr.
    %blend;
T_494.1;
    %store/vec4 v0x600003b14990_0, 0, 1;
    %jmp T_494;
    .thread T_494;
    .scope S_0x7fe32a233a50;
T_495 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_495.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_495.1, 8;
T_495.0 ; End of true expr.
    %load/vec4 v0x600003b0a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_495.2, 9;
    %load/vec4 v0x600003b0a6d0_0;
    %jmp/1 T_495.3, 9;
T_495.2 ; End of true expr.
    %load/vec4 v0x600003b0a880_0;
    %jmp/0 T_495.3, 9;
 ; End of false expr.
    %blend;
T_495.3;
    %jmp/0 T_495.1, 8;
 ; End of false expr.
    %blend;
T_495.1;
    %store/vec4 v0x600003b0a880_0, 0, 1;
    %jmp T_495;
    .thread T_495;
    .scope S_0x7fe32a233500;
T_496 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0b0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_496.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_496.1, 8;
T_496.0 ; End of true expr.
    %load/vec4 v0x600003b0b210_0;
    %flag_set/vec4 9;
    %jmp/0 T_496.2, 9;
    %load/vec4 v0x600003b0afd0_0;
    %jmp/1 T_496.3, 9;
T_496.2 ; End of true expr.
    %load/vec4 v0x600003b0b180_0;
    %jmp/0 T_496.3, 9;
 ; End of false expr.
    %blend;
T_496.3;
    %jmp/0 T_496.1, 8;
 ; End of false expr.
    %blend;
T_496.1;
    %store/vec4 v0x600003b0b180_0, 0, 1;
    %jmp T_496;
    .thread T_496;
    .scope S_0x7fe32a232fb0;
T_497 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_497.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_497.1, 8;
T_497.0 ; End of true expr.
    %load/vec4 v0x600003b0bb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_497.2, 9;
    %load/vec4 v0x600003b0b8d0_0;
    %jmp/1 T_497.3, 9;
T_497.2 ; End of true expr.
    %load/vec4 v0x600003b0ba80_0;
    %jmp/0 T_497.3, 9;
 ; End of false expr.
    %blend;
T_497.3;
    %jmp/0 T_497.1, 8;
 ; End of false expr.
    %blend;
T_497.1;
    %store/vec4 v0x600003b0ba80_0, 0, 1;
    %jmp T_497;
    .thread T_497;
    .scope S_0x7fe32a232a60;
T_498 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b04360_0;
    %flag_set/vec4 8;
    %jmp/0 T_498.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_498.1, 8;
T_498.0 ; End of true expr.
    %load/vec4 v0x600003b04480_0;
    %flag_set/vec4 9;
    %jmp/0 T_498.2, 9;
    %load/vec4 v0x600003b04240_0;
    %jmp/1 T_498.3, 9;
T_498.2 ; End of true expr.
    %load/vec4 v0x600003b043f0_0;
    %jmp/0 T_498.3, 9;
 ; End of false expr.
    %blend;
T_498.3;
    %jmp/0 T_498.1, 8;
 ; End of false expr.
    %blend;
T_498.1;
    %store/vec4 v0x600003b043f0_0, 0, 1;
    %jmp T_498;
    .thread T_498;
    .scope S_0x7fe32a232510;
T_499 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b04c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_499.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_499.1, 8;
T_499.0 ; End of true expr.
    %load/vec4 v0x600003b04d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_499.2, 9;
    %load/vec4 v0x600003b04b40_0;
    %jmp/1 T_499.3, 9;
T_499.2 ; End of true expr.
    %load/vec4 v0x600003b04cf0_0;
    %jmp/0 T_499.3, 9;
 ; End of false expr.
    %blend;
T_499.3;
    %jmp/0 T_499.1, 8;
 ; End of false expr.
    %blend;
T_499.1;
    %store/vec4 v0x600003b04cf0_0, 0, 1;
    %jmp T_499;
    .thread T_499;
    .scope S_0x7fe32a231fc0;
T_500 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b05560_0;
    %flag_set/vec4 8;
    %jmp/0 T_500.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_500.1, 8;
T_500.0 ; End of true expr.
    %load/vec4 v0x600003b05680_0;
    %flag_set/vec4 9;
    %jmp/0 T_500.2, 9;
    %load/vec4 v0x600003b05440_0;
    %jmp/1 T_500.3, 9;
T_500.2 ; End of true expr.
    %load/vec4 v0x600003b055f0_0;
    %jmp/0 T_500.3, 9;
 ; End of false expr.
    %blend;
T_500.3;
    %jmp/0 T_500.1, 8;
 ; End of false expr.
    %blend;
T_500.1;
    %store/vec4 v0x600003b055f0_0, 0, 1;
    %jmp T_500;
    .thread T_500;
    .scope S_0x7fe32a231a70;
T_501 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b05e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_501.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_501.1, 8;
T_501.0 ; End of true expr.
    %load/vec4 v0x600003b05f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_501.2, 9;
    %load/vec4 v0x600003b05d40_0;
    %jmp/1 T_501.3, 9;
T_501.2 ; End of true expr.
    %load/vec4 v0x600003b05ef0_0;
    %jmp/0 T_501.3, 9;
 ; End of false expr.
    %blend;
T_501.3;
    %jmp/0 T_501.1, 8;
 ; End of false expr.
    %blend;
T_501.1;
    %store/vec4 v0x600003b05ef0_0, 0, 1;
    %jmp T_501;
    .thread T_501;
    .scope S_0x7fe32a231520;
T_502 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b06760_0;
    %flag_set/vec4 8;
    %jmp/0 T_502.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_502.1, 8;
T_502.0 ; End of true expr.
    %load/vec4 v0x600003b06880_0;
    %flag_set/vec4 9;
    %jmp/0 T_502.2, 9;
    %load/vec4 v0x600003b06640_0;
    %jmp/1 T_502.3, 9;
T_502.2 ; End of true expr.
    %load/vec4 v0x600003b067f0_0;
    %jmp/0 T_502.3, 9;
 ; End of false expr.
    %blend;
T_502.3;
    %jmp/0 T_502.1, 8;
 ; End of false expr.
    %blend;
T_502.1;
    %store/vec4 v0x600003b067f0_0, 0, 1;
    %jmp T_502;
    .thread T_502;
    .scope S_0x7fe32a230fd0;
T_503 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b07060_0;
    %flag_set/vec4 8;
    %jmp/0 T_503.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_503.1, 8;
T_503.0 ; End of true expr.
    %load/vec4 v0x600003b07180_0;
    %flag_set/vec4 9;
    %jmp/0 T_503.2, 9;
    %load/vec4 v0x600003b06f40_0;
    %jmp/1 T_503.3, 9;
T_503.2 ; End of true expr.
    %load/vec4 v0x600003b070f0_0;
    %jmp/0 T_503.3, 9;
 ; End of false expr.
    %blend;
T_503.3;
    %jmp/0 T_503.1, 8;
 ; End of false expr.
    %blend;
T_503.1;
    %store/vec4 v0x600003b070f0_0, 0, 1;
    %jmp T_503;
    .thread T_503;
    .scope S_0x7fe32a230a80;
T_504 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b07960_0;
    %flag_set/vec4 8;
    %jmp/0 T_504.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_504.1, 8;
T_504.0 ; End of true expr.
    %load/vec4 v0x600003b07a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_504.2, 9;
    %load/vec4 v0x600003b07840_0;
    %jmp/1 T_504.3, 9;
T_504.2 ; End of true expr.
    %load/vec4 v0x600003b079f0_0;
    %jmp/0 T_504.3, 9;
 ; End of false expr.
    %blend;
T_504.3;
    %jmp/0 T_504.1, 8;
 ; End of false expr.
    %blend;
T_504.1;
    %store/vec4 v0x600003b079f0_0, 0, 1;
    %jmp T_504;
    .thread T_504;
    .scope S_0x7fe32a230530;
T_505 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b002d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_505.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_505.1, 8;
T_505.0 ; End of true expr.
    %load/vec4 v0x600003b003f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_505.2, 9;
    %load/vec4 v0x600003b001b0_0;
    %jmp/1 T_505.3, 9;
T_505.2 ; End of true expr.
    %load/vec4 v0x600003b00360_0;
    %jmp/0 T_505.3, 9;
 ; End of false expr.
    %blend;
T_505.3;
    %jmp/0 T_505.1, 8;
 ; End of false expr.
    %blend;
T_505.1;
    %store/vec4 v0x600003b00360_0, 0, 1;
    %jmp T_505;
    .thread T_505;
    .scope S_0x7fe32a224a30;
T_506 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b00bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_506.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_506.1, 8;
T_506.0 ; End of true expr.
    %load/vec4 v0x600003b00cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_506.2, 9;
    %load/vec4 v0x600003b00ab0_0;
    %jmp/1 T_506.3, 9;
T_506.2 ; End of true expr.
    %load/vec4 v0x600003b00c60_0;
    %jmp/0 T_506.3, 9;
 ; End of false expr.
    %blend;
T_506.3;
    %jmp/0 T_506.1, 8;
 ; End of false expr.
    %blend;
T_506.1;
    %store/vec4 v0x600003b00c60_0, 0, 1;
    %jmp T_506;
    .thread T_506;
    .scope S_0x7fe32a2244e0;
T_507 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b014d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_507.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_507.1, 8;
T_507.0 ; End of true expr.
    %load/vec4 v0x600003b015f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_507.2, 9;
    %load/vec4 v0x600003b013b0_0;
    %jmp/1 T_507.3, 9;
T_507.2 ; End of true expr.
    %load/vec4 v0x600003b01560_0;
    %jmp/0 T_507.3, 9;
 ; End of false expr.
    %blend;
T_507.3;
    %jmp/0 T_507.1, 8;
 ; End of false expr.
    %blend;
T_507.1;
    %store/vec4 v0x600003b01560_0, 0, 1;
    %jmp T_507;
    .thread T_507;
    .scope S_0x7fe32a223f90;
T_508 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b01dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_508.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_508.1, 8;
T_508.0 ; End of true expr.
    %load/vec4 v0x600003b01ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_508.2, 9;
    %load/vec4 v0x600003b01cb0_0;
    %jmp/1 T_508.3, 9;
T_508.2 ; End of true expr.
    %load/vec4 v0x600003b01e60_0;
    %jmp/0 T_508.3, 9;
 ; End of false expr.
    %blend;
T_508.3;
    %jmp/0 T_508.1, 8;
 ; End of false expr.
    %blend;
T_508.1;
    %store/vec4 v0x600003b01e60_0, 0, 1;
    %jmp T_508;
    .thread T_508;
    .scope S_0x7fe32a223a40;
T_509 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b026d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_509.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_509.1, 8;
T_509.0 ; End of true expr.
    %load/vec4 v0x600003b027f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_509.2, 9;
    %load/vec4 v0x600003b025b0_0;
    %jmp/1 T_509.3, 9;
T_509.2 ; End of true expr.
    %load/vec4 v0x600003b02760_0;
    %jmp/0 T_509.3, 9;
 ; End of false expr.
    %blend;
T_509.3;
    %jmp/0 T_509.1, 8;
 ; End of false expr.
    %blend;
T_509.1;
    %store/vec4 v0x600003b02760_0, 0, 1;
    %jmp T_509;
    .thread T_509;
    .scope S_0x7fe32a2234f0;
T_510 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b02fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_510.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_510.1, 8;
T_510.0 ; End of true expr.
    %load/vec4 v0x600003b030f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_510.2, 9;
    %load/vec4 v0x600003b02eb0_0;
    %jmp/1 T_510.3, 9;
T_510.2 ; End of true expr.
    %load/vec4 v0x600003b03060_0;
    %jmp/0 T_510.3, 9;
 ; End of false expr.
    %blend;
T_510.3;
    %jmp/0 T_510.1, 8;
 ; End of false expr.
    %blend;
T_510.1;
    %store/vec4 v0x600003b03060_0, 0, 1;
    %jmp T_510;
    .thread T_510;
    .scope S_0x7fe32a22a980;
T_511 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf73c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_511.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_511.1, 8;
T_511.0 ; End of true expr.
    %load/vec4 v0x600003bf74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_511.2, 9;
    %load/vec4 v0x600003bf72a0_0;
    %jmp/1 T_511.3, 9;
T_511.2 ; End of true expr.
    %load/vec4 v0x600003bf7450_0;
    %jmp/0 T_511.3, 9;
 ; End of false expr.
    %blend;
T_511.3;
    %jmp/0 T_511.1, 8;
 ; End of false expr.
    %blend;
T_511.1;
    %store/vec4 v0x600003bf7450_0, 0, 1;
    %jmp T_511;
    .thread T_511;
    .scope S_0x7fe32a224f80;
T_512 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf7cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_512.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_512.1, 8;
T_512.0 ; End of true expr.
    %load/vec4 v0x600003bf7de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_512.2, 9;
    %load/vec4 v0x600003bf7ba0_0;
    %jmp/1 T_512.3, 9;
T_512.2 ; End of true expr.
    %load/vec4 v0x600003bf7d50_0;
    %jmp/0 T_512.3, 9;
 ; End of false expr.
    %blend;
T_512.3;
    %jmp/0 T_512.1, 8;
 ; End of false expr.
    %blend;
T_512.1;
    %store/vec4 v0x600003bf7d50_0, 0, 1;
    %jmp T_512;
    .thread T_512;
    .scope S_0x7fe32a225260;
T_513 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_513.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_513.1, 8;
T_513.0 ; End of true expr.
    %load/vec4 v0x600003bf0750_0;
    %flag_set/vec4 9;
    %jmp/0 T_513.2, 9;
    %load/vec4 v0x600003bf0510_0;
    %jmp/1 T_513.3, 9;
T_513.2 ; End of true expr.
    %load/vec4 v0x600003bf06c0_0;
    %jmp/0 T_513.3, 9;
 ; End of false expr.
    %blend;
T_513.3;
    %jmp/0 T_513.1, 8;
 ; End of false expr.
    %blend;
T_513.1;
    %store/vec4 v0x600003bf06c0_0, 0, 1;
    %jmp T_513;
    .thread T_513;
    .scope S_0x7fe32a22f870;
T_514 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_514.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_514.1, 8;
T_514.0 ; End of true expr.
    %load/vec4 v0x600003bf1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_514.2, 9;
    %load/vec4 v0x600003bf0e10_0;
    %jmp/1 T_514.3, 9;
T_514.2 ; End of true expr.
    %load/vec4 v0x600003bf0fc0_0;
    %jmp/0 T_514.3, 9;
 ; End of false expr.
    %blend;
T_514.3;
    %jmp/0 T_514.1, 8;
 ; End of false expr.
    %blend;
T_514.1;
    %store/vec4 v0x600003bf0fc0_0, 0, 1;
    %jmp T_514;
    .thread T_514;
    .scope S_0x7fe32a22f320;
T_515 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_515.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_515.1, 8;
T_515.0 ; End of true expr.
    %load/vec4 v0x600003bf1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_515.2, 9;
    %load/vec4 v0x600003bf1710_0;
    %jmp/1 T_515.3, 9;
T_515.2 ; End of true expr.
    %load/vec4 v0x600003bf18c0_0;
    %jmp/0 T_515.3, 9;
 ; End of false expr.
    %blend;
T_515.3;
    %jmp/0 T_515.1, 8;
 ; End of false expr.
    %blend;
T_515.1;
    %store/vec4 v0x600003bf18c0_0, 0, 1;
    %jmp T_515;
    .thread T_515;
    .scope S_0x7fe32a22edd0;
T_516 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_516.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_516.1, 8;
T_516.0 ; End of true expr.
    %load/vec4 v0x600003bf2250_0;
    %flag_set/vec4 9;
    %jmp/0 T_516.2, 9;
    %load/vec4 v0x600003bf2010_0;
    %jmp/1 T_516.3, 9;
T_516.2 ; End of true expr.
    %load/vec4 v0x600003bf21c0_0;
    %jmp/0 T_516.3, 9;
 ; End of false expr.
    %blend;
T_516.3;
    %jmp/0 T_516.1, 8;
 ; End of false expr.
    %blend;
T_516.1;
    %store/vec4 v0x600003bf21c0_0, 0, 1;
    %jmp T_516;
    .thread T_516;
    .scope S_0x7fe32a22e880;
T_517 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_517.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_517.1, 8;
T_517.0 ; End of true expr.
    %load/vec4 v0x600003bf2b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_517.2, 9;
    %load/vec4 v0x600003bf2910_0;
    %jmp/1 T_517.3, 9;
T_517.2 ; End of true expr.
    %load/vec4 v0x600003bf2ac0_0;
    %jmp/0 T_517.3, 9;
 ; End of false expr.
    %blend;
T_517.3;
    %jmp/0 T_517.1, 8;
 ; End of false expr.
    %blend;
T_517.1;
    %store/vec4 v0x600003bf2ac0_0, 0, 1;
    %jmp T_517;
    .thread T_517;
    .scope S_0x7fe32a22e330;
T_518 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf3330_0;
    %flag_set/vec4 8;
    %jmp/0 T_518.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_518.1, 8;
T_518.0 ; End of true expr.
    %load/vec4 v0x600003bf3450_0;
    %flag_set/vec4 9;
    %jmp/0 T_518.2, 9;
    %load/vec4 v0x600003bf3210_0;
    %jmp/1 T_518.3, 9;
T_518.2 ; End of true expr.
    %load/vec4 v0x600003bf33c0_0;
    %jmp/0 T_518.3, 9;
 ; End of false expr.
    %blend;
T_518.3;
    %jmp/0 T_518.1, 8;
 ; End of false expr.
    %blend;
T_518.1;
    %store/vec4 v0x600003bf33c0_0, 0, 1;
    %jmp T_518;
    .thread T_518;
    .scope S_0x7fe32a22dde0;
T_519 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_519.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_519.1, 8;
T_519.0 ; End of true expr.
    %load/vec4 v0x600003bf3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_519.2, 9;
    %load/vec4 v0x600003bf3b10_0;
    %jmp/1 T_519.3, 9;
T_519.2 ; End of true expr.
    %load/vec4 v0x600003bf3cc0_0;
    %jmp/0 T_519.3, 9;
 ; End of false expr.
    %blend;
T_519.3;
    %jmp/0 T_519.1, 8;
 ; End of false expr.
    %blend;
T_519.1;
    %store/vec4 v0x600003bf3cc0_0, 0, 1;
    %jmp T_519;
    .thread T_519;
    .scope S_0x7fe32a22d340;
T_520 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_520.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_520.1, 8;
T_520.0 ; End of true expr.
    %load/vec4 v0x600003b0c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_520.2, 9;
    %load/vec4 v0x600003b0c480_0;
    %jmp/1 T_520.3, 9;
T_520.2 ; End of true expr.
    %load/vec4 v0x600003b0c630_0;
    %jmp/0 T_520.3, 9;
 ; End of false expr.
    %blend;
T_520.3;
    %jmp/0 T_520.1, 8;
 ; End of false expr.
    %blend;
T_520.1;
    %store/vec4 v0x600003b0c630_0, 0, 1;
    %jmp T_520;
    .thread T_520;
    .scope S_0x7fe32a22cdf0;
T_521 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_521.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_521.1, 8;
T_521.0 ; End of true expr.
    %load/vec4 v0x600003b0cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_521.2, 9;
    %load/vec4 v0x600003b0cd80_0;
    %jmp/1 T_521.3, 9;
T_521.2 ; End of true expr.
    %load/vec4 v0x600003b0cf30_0;
    %jmp/0 T_521.3, 9;
 ; End of false expr.
    %blend;
T_521.3;
    %jmp/0 T_521.1, 8;
 ; End of false expr.
    %blend;
T_521.1;
    %store/vec4 v0x600003b0cf30_0, 0, 1;
    %jmp T_521;
    .thread T_521;
    .scope S_0x7fe32a22c8a0;
T_522 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_522.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_522.1, 8;
T_522.0 ; End of true expr.
    %load/vec4 v0x600003b0d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_522.2, 9;
    %load/vec4 v0x600003b0d680_0;
    %jmp/1 T_522.3, 9;
T_522.2 ; End of true expr.
    %load/vec4 v0x600003b0d830_0;
    %jmp/0 T_522.3, 9;
 ; End of false expr.
    %blend;
T_522.3;
    %jmp/0 T_522.1, 8;
 ; End of false expr.
    %blend;
T_522.1;
    %store/vec4 v0x600003b0d830_0, 0, 1;
    %jmp T_522;
    .thread T_522;
    .scope S_0x7fe32a22c350;
T_523 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0e0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_523.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_523.1, 8;
T_523.0 ; End of true expr.
    %load/vec4 v0x600003b0e1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_523.2, 9;
    %load/vec4 v0x600003b0df80_0;
    %jmp/1 T_523.3, 9;
T_523.2 ; End of true expr.
    %load/vec4 v0x600003b0e130_0;
    %jmp/0 T_523.3, 9;
 ; End of false expr.
    %blend;
T_523.3;
    %jmp/0 T_523.1, 8;
 ; End of false expr.
    %blend;
T_523.1;
    %store/vec4 v0x600003b0e130_0, 0, 1;
    %jmp T_523;
    .thread T_523;
    .scope S_0x7fe32a22be00;
T_524 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_524.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_524.1, 8;
T_524.0 ; End of true expr.
    %load/vec4 v0x600003b0eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_524.2, 9;
    %load/vec4 v0x600003b0e880_0;
    %jmp/1 T_524.3, 9;
T_524.2 ; End of true expr.
    %load/vec4 v0x600003b0ea30_0;
    %jmp/0 T_524.3, 9;
 ; End of false expr.
    %blend;
T_524.3;
    %jmp/0 T_524.1, 8;
 ; End of false expr.
    %blend;
T_524.1;
    %store/vec4 v0x600003b0ea30_0, 0, 1;
    %jmp T_524;
    .thread T_524;
    .scope S_0x7fe32a22b8b0;
T_525 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0f2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_525.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_525.1, 8;
T_525.0 ; End of true expr.
    %load/vec4 v0x600003b0f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_525.2, 9;
    %load/vec4 v0x600003b0f180_0;
    %jmp/1 T_525.3, 9;
T_525.2 ; End of true expr.
    %load/vec4 v0x600003b0f330_0;
    %jmp/0 T_525.3, 9;
 ; End of false expr.
    %blend;
T_525.3;
    %jmp/0 T_525.1, 8;
 ; End of false expr.
    %blend;
T_525.1;
    %store/vec4 v0x600003b0f330_0, 0, 1;
    %jmp T_525;
    .thread T_525;
    .scope S_0x7fe32a22b360;
T_526 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b0fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_526.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_526.1, 8;
T_526.0 ; End of true expr.
    %load/vec4 v0x600003b0fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_526.2, 9;
    %load/vec4 v0x600003b0fa80_0;
    %jmp/1 T_526.3, 9;
T_526.2 ; End of true expr.
    %load/vec4 v0x600003b0fc30_0;
    %jmp/0 T_526.3, 9;
 ; End of false expr.
    %blend;
T_526.3;
    %jmp/0 T_526.1, 8;
 ; End of false expr.
    %blend;
T_526.1;
    %store/vec4 v0x600003b0fc30_0, 0, 1;
    %jmp T_526;
    .thread T_526;
    .scope S_0x7fe32a238b80;
T_527 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_527.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_527.1, 8;
T_527.0 ; End of true expr.
    %load/vec4 v0x600003b2ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_527.2, 9;
    %load/vec4 v0x600003b2eac0_0;
    %jmp/1 T_527.3, 9;
T_527.2 ; End of true expr.
    %load/vec4 v0x600003b2ec70_0;
    %jmp/0 T_527.3, 9;
 ; End of false expr.
    %blend;
T_527.3;
    %jmp/0 T_527.1, 8;
 ; End of false expr.
    %blend;
T_527.1;
    %store/vec4 v0x600003b2ec70_0, 0, 1;
    %jmp T_527;
    .thread T_527;
    .scope S_0x7fe32a238e60;
T_528 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2f4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_528.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_528.1, 8;
T_528.0 ; End of true expr.
    %load/vec4 v0x600003b2f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_528.2, 9;
    %load/vec4 v0x600003b2f3c0_0;
    %jmp/1 T_528.3, 9;
T_528.2 ; End of true expr.
    %load/vec4 v0x600003b2f570_0;
    %jmp/0 T_528.3, 9;
 ; End of false expr.
    %blend;
T_528.3;
    %jmp/0 T_528.1, 8;
 ; End of false expr.
    %blend;
T_528.1;
    %store/vec4 v0x600003b2f570_0, 0, 1;
    %jmp T_528;
    .thread T_528;
    .scope S_0x7fe32a239140;
T_529 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_529.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_529.1, 8;
T_529.0 ; End of true expr.
    %load/vec4 v0x600003b2ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_529.2, 9;
    %load/vec4 v0x600003b2fcc0_0;
    %jmp/1 T_529.3, 9;
T_529.2 ; End of true expr.
    %load/vec4 v0x600003b2fe70_0;
    %jmp/0 T_529.3, 9;
 ; End of false expr.
    %blend;
T_529.3;
    %jmp/0 T_529.1, 8;
 ; End of false expr.
    %blend;
T_529.1;
    %store/vec4 v0x600003b2fe70_0, 0, 1;
    %jmp T_529;
    .thread T_529;
    .scope S_0x7fe32a239420;
T_530 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b28750_0;
    %flag_set/vec4 8;
    %jmp/0 T_530.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_530.1, 8;
T_530.0 ; End of true expr.
    %load/vec4 v0x600003b28870_0;
    %flag_set/vec4 9;
    %jmp/0 T_530.2, 9;
    %load/vec4 v0x600003b28630_0;
    %jmp/1 T_530.3, 9;
T_530.2 ; End of true expr.
    %load/vec4 v0x600003b287e0_0;
    %jmp/0 T_530.3, 9;
 ; End of false expr.
    %blend;
T_530.3;
    %jmp/0 T_530.1, 8;
 ; End of false expr.
    %blend;
T_530.1;
    %store/vec4 v0x600003b287e0_0, 0, 1;
    %jmp T_530;
    .thread T_530;
    .scope S_0x7fe32a239700;
T_531 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b29050_0;
    %flag_set/vec4 8;
    %jmp/0 T_531.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_531.1, 8;
T_531.0 ; End of true expr.
    %load/vec4 v0x600003b29170_0;
    %flag_set/vec4 9;
    %jmp/0 T_531.2, 9;
    %load/vec4 v0x600003b28f30_0;
    %jmp/1 T_531.3, 9;
T_531.2 ; End of true expr.
    %load/vec4 v0x600003b290e0_0;
    %jmp/0 T_531.3, 9;
 ; End of false expr.
    %blend;
T_531.3;
    %jmp/0 T_531.1, 8;
 ; End of false expr.
    %blend;
T_531.1;
    %store/vec4 v0x600003b290e0_0, 0, 1;
    %jmp T_531;
    .thread T_531;
    .scope S_0x7fe32a2399e0;
T_532 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b29950_0;
    %flag_set/vec4 8;
    %jmp/0 T_532.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_532.1, 8;
T_532.0 ; End of true expr.
    %load/vec4 v0x600003b29a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_532.2, 9;
    %load/vec4 v0x600003b29830_0;
    %jmp/1 T_532.3, 9;
T_532.2 ; End of true expr.
    %load/vec4 v0x600003b299e0_0;
    %jmp/0 T_532.3, 9;
 ; End of false expr.
    %blend;
T_532.3;
    %jmp/0 T_532.1, 8;
 ; End of false expr.
    %blend;
T_532.1;
    %store/vec4 v0x600003b299e0_0, 0, 1;
    %jmp T_532;
    .thread T_532;
    .scope S_0x7fe32a239cc0;
T_533 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_533.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_533.1, 8;
T_533.0 ; End of true expr.
    %load/vec4 v0x600003b2a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_533.2, 9;
    %load/vec4 v0x600003b2a130_0;
    %jmp/1 T_533.3, 9;
T_533.2 ; End of true expr.
    %load/vec4 v0x600003b2a2e0_0;
    %jmp/0 T_533.3, 9;
 ; End of false expr.
    %blend;
T_533.3;
    %jmp/0 T_533.1, 8;
 ; End of false expr.
    %blend;
T_533.1;
    %store/vec4 v0x600003b2a2e0_0, 0, 1;
    %jmp T_533;
    .thread T_533;
    .scope S_0x7fe32a239fa0;
T_534 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2ab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_534.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_534.1, 8;
T_534.0 ; End of true expr.
    %load/vec4 v0x600003b2ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_534.2, 9;
    %load/vec4 v0x600003b2aa30_0;
    %jmp/1 T_534.3, 9;
T_534.2 ; End of true expr.
    %load/vec4 v0x600003b2abe0_0;
    %jmp/0 T_534.3, 9;
 ; End of false expr.
    %blend;
T_534.3;
    %jmp/0 T_534.1, 8;
 ; End of false expr.
    %blend;
T_534.1;
    %store/vec4 v0x600003b2abe0_0, 0, 1;
    %jmp T_534;
    .thread T_534;
    .scope S_0x7fe32a23a280;
T_535 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_535.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_535.1, 8;
T_535.0 ; End of true expr.
    %load/vec4 v0x600003b2b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_535.2, 9;
    %load/vec4 v0x600003b2b330_0;
    %jmp/1 T_535.3, 9;
T_535.2 ; End of true expr.
    %load/vec4 v0x600003b2b4e0_0;
    %jmp/0 T_535.3, 9;
 ; End of false expr.
    %blend;
T_535.3;
    %jmp/0 T_535.1, 8;
 ; End of false expr.
    %blend;
T_535.1;
    %store/vec4 v0x600003b2b4e0_0, 0, 1;
    %jmp T_535;
    .thread T_535;
    .scope S_0x7fe32a23a560;
T_536 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2bd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_536.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_536.1, 8;
T_536.0 ; End of true expr.
    %load/vec4 v0x600003b2be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_536.2, 9;
    %load/vec4 v0x600003b2bc30_0;
    %jmp/1 T_536.3, 9;
T_536.2 ; End of true expr.
    %load/vec4 v0x600003b2bde0_0;
    %jmp/0 T_536.3, 9;
 ; End of false expr.
    %blend;
T_536.3;
    %jmp/0 T_536.1, 8;
 ; End of false expr.
    %blend;
T_536.1;
    %store/vec4 v0x600003b2bde0_0, 0, 1;
    %jmp T_536;
    .thread T_536;
    .scope S_0x7fe32a23a840;
T_537 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b246c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_537.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_537.1, 8;
T_537.0 ; End of true expr.
    %load/vec4 v0x600003b247e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_537.2, 9;
    %load/vec4 v0x600003b245a0_0;
    %jmp/1 T_537.3, 9;
T_537.2 ; End of true expr.
    %load/vec4 v0x600003b24750_0;
    %jmp/0 T_537.3, 9;
 ; End of false expr.
    %blend;
T_537.3;
    %jmp/0 T_537.1, 8;
 ; End of false expr.
    %blend;
T_537.1;
    %store/vec4 v0x600003b24750_0, 0, 1;
    %jmp T_537;
    .thread T_537;
    .scope S_0x7fe32a23ab20;
T_538 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b24fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_538.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_538.1, 8;
T_538.0 ; End of true expr.
    %load/vec4 v0x600003b250e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_538.2, 9;
    %load/vec4 v0x600003b24ea0_0;
    %jmp/1 T_538.3, 9;
T_538.2 ; End of true expr.
    %load/vec4 v0x600003b25050_0;
    %jmp/0 T_538.3, 9;
 ; End of false expr.
    %blend;
T_538.3;
    %jmp/0 T_538.1, 8;
 ; End of false expr.
    %blend;
T_538.1;
    %store/vec4 v0x600003b25050_0, 0, 1;
    %jmp T_538;
    .thread T_538;
    .scope S_0x7fe32a23ae00;
T_539 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b258c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_539.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_539.1, 8;
T_539.0 ; End of true expr.
    %load/vec4 v0x600003b259e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_539.2, 9;
    %load/vec4 v0x600003b257a0_0;
    %jmp/1 T_539.3, 9;
T_539.2 ; End of true expr.
    %load/vec4 v0x600003b25950_0;
    %jmp/0 T_539.3, 9;
 ; End of false expr.
    %blend;
T_539.3;
    %jmp/0 T_539.1, 8;
 ; End of false expr.
    %blend;
T_539.1;
    %store/vec4 v0x600003b25950_0, 0, 1;
    %jmp T_539;
    .thread T_539;
    .scope S_0x7fe32a23b0e0;
T_540 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b261c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_540.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_540.1, 8;
T_540.0 ; End of true expr.
    %load/vec4 v0x600003b262e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_540.2, 9;
    %load/vec4 v0x600003b260a0_0;
    %jmp/1 T_540.3, 9;
T_540.2 ; End of true expr.
    %load/vec4 v0x600003b26250_0;
    %jmp/0 T_540.3, 9;
 ; End of false expr.
    %blend;
T_540.3;
    %jmp/0 T_540.1, 8;
 ; End of false expr.
    %blend;
T_540.1;
    %store/vec4 v0x600003b26250_0, 0, 1;
    %jmp T_540;
    .thread T_540;
    .scope S_0x7fe32a23b3c0;
T_541 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b26ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_541.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_541.1, 8;
T_541.0 ; End of true expr.
    %load/vec4 v0x600003b26be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_541.2, 9;
    %load/vec4 v0x600003b269a0_0;
    %jmp/1 T_541.3, 9;
T_541.2 ; End of true expr.
    %load/vec4 v0x600003b26b50_0;
    %jmp/0 T_541.3, 9;
 ; End of false expr.
    %blend;
T_541.3;
    %jmp/0 T_541.1, 8;
 ; End of false expr.
    %blend;
T_541.1;
    %store/vec4 v0x600003b26b50_0, 0, 1;
    %jmp T_541;
    .thread T_541;
    .scope S_0x7fe32a23b6a0;
T_542 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b273c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_542.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_542.1, 8;
T_542.0 ; End of true expr.
    %load/vec4 v0x600003b274e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_542.2, 9;
    %load/vec4 v0x600003b272a0_0;
    %jmp/1 T_542.3, 9;
T_542.2 ; End of true expr.
    %load/vec4 v0x600003b27450_0;
    %jmp/0 T_542.3, 9;
 ; End of false expr.
    %blend;
T_542.3;
    %jmp/0 T_542.1, 8;
 ; End of false expr.
    %blend;
T_542.1;
    %store/vec4 v0x600003b27450_0, 0, 1;
    %jmp T_542;
    .thread T_542;
    .scope S_0x7fe32a226da0;
T_543 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b15680_0;
    %flag_set/vec4 8;
    %jmp/0 T_543.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_543.1, 8;
T_543.0 ; End of true expr.
    %load/vec4 v0x600003b157a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_543.2, 9;
    %load/vec4 v0x600003b15560_0;
    %jmp/1 T_543.3, 9;
T_543.2 ; End of true expr.
    %load/vec4 v0x600003b15710_0;
    %jmp/0 T_543.3, 9;
 ; End of false expr.
    %blend;
T_543.3;
    %jmp/0 T_543.1, 8;
 ; End of false expr.
    %blend;
T_543.1;
    %store/vec4 v0x600003b15710_0, 0, 1;
    %jmp T_543;
    .thread T_543;
    .scope S_0x7fe32a226850;
T_544 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b15f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_544.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_544.1, 8;
T_544.0 ; End of true expr.
    %load/vec4 v0x600003b160a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_544.2, 9;
    %load/vec4 v0x600003b15e60_0;
    %jmp/1 T_544.3, 9;
T_544.2 ; End of true expr.
    %load/vec4 v0x600003b16010_0;
    %jmp/0 T_544.3, 9;
 ; End of false expr.
    %blend;
T_544.3;
    %jmp/0 T_544.1, 8;
 ; End of false expr.
    %blend;
T_544.1;
    %store/vec4 v0x600003b16010_0, 0, 1;
    %jmp T_544;
    .thread T_544;
    .scope S_0x7fe32a226300;
T_545 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b16880_0;
    %flag_set/vec4 8;
    %jmp/0 T_545.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_545.1, 8;
T_545.0 ; End of true expr.
    %load/vec4 v0x600003b169a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_545.2, 9;
    %load/vec4 v0x600003b16760_0;
    %jmp/1 T_545.3, 9;
T_545.2 ; End of true expr.
    %load/vec4 v0x600003b16910_0;
    %jmp/0 T_545.3, 9;
 ; End of false expr.
    %blend;
T_545.3;
    %jmp/0 T_545.1, 8;
 ; End of false expr.
    %blend;
T_545.1;
    %store/vec4 v0x600003b16910_0, 0, 1;
    %jmp T_545;
    .thread T_545;
    .scope S_0x7fe32a225db0;
T_546 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b17180_0;
    %flag_set/vec4 8;
    %jmp/0 T_546.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_546.1, 8;
T_546.0 ; End of true expr.
    %load/vec4 v0x600003b172a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_546.2, 9;
    %load/vec4 v0x600003b17060_0;
    %jmp/1 T_546.3, 9;
T_546.2 ; End of true expr.
    %load/vec4 v0x600003b17210_0;
    %jmp/0 T_546.3, 9;
 ; End of false expr.
    %blend;
T_546.3;
    %jmp/0 T_546.1, 8;
 ; End of false expr.
    %blend;
T_546.1;
    %store/vec4 v0x600003b17210_0, 0, 1;
    %jmp T_546;
    .thread T_546;
    .scope S_0x7fe32a225860;
T_547 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b17a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_547.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_547.1, 8;
T_547.0 ; End of true expr.
    %load/vec4 v0x600003b17ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_547.2, 9;
    %load/vec4 v0x600003b17960_0;
    %jmp/1 T_547.3, 9;
T_547.2 ; End of true expr.
    %load/vec4 v0x600003b17b10_0;
    %jmp/0 T_547.3, 9;
 ; End of false expr.
    %blend;
T_547.3;
    %jmp/0 T_547.1, 8;
 ; End of false expr.
    %blend;
T_547.1;
    %store/vec4 v0x600003b17b10_0, 0, 1;
    %jmp T_547;
    .thread T_547;
    .scope S_0x7fe32a21dd20;
T_548 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b103f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_548.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_548.1, 8;
T_548.0 ; End of true expr.
    %load/vec4 v0x600003b10510_0;
    %flag_set/vec4 9;
    %jmp/0 T_548.2, 9;
    %load/vec4 v0x600003b102d0_0;
    %jmp/1 T_548.3, 9;
T_548.2 ; End of true expr.
    %load/vec4 v0x600003b10480_0;
    %jmp/0 T_548.3, 9;
 ; End of false expr.
    %blend;
T_548.3;
    %jmp/0 T_548.1, 8;
 ; End of false expr.
    %blend;
T_548.1;
    %store/vec4 v0x600003b10480_0, 0, 1;
    %jmp T_548;
    .thread T_548;
    .scope S_0x7fe32a21d110;
T_549 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b10cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_549.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_549.1, 8;
T_549.0 ; End of true expr.
    %load/vec4 v0x600003b10e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_549.2, 9;
    %load/vec4 v0x600003b10bd0_0;
    %jmp/1 T_549.3, 9;
T_549.2 ; End of true expr.
    %load/vec4 v0x600003b10d80_0;
    %jmp/0 T_549.3, 9;
 ; End of false expr.
    %blend;
T_549.3;
    %jmp/0 T_549.1, 8;
 ; End of false expr.
    %blend;
T_549.1;
    %store/vec4 v0x600003b10d80_0, 0, 1;
    %jmp T_549;
    .thread T_549;
    .scope S_0x7fe32a21d3f0;
T_550 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b115f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_550.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_550.1, 8;
T_550.0 ; End of true expr.
    %load/vec4 v0x600003b11710_0;
    %flag_set/vec4 9;
    %jmp/0 T_550.2, 9;
    %load/vec4 v0x600003b114d0_0;
    %jmp/1 T_550.3, 9;
T_550.2 ; End of true expr.
    %load/vec4 v0x600003b11680_0;
    %jmp/0 T_550.3, 9;
 ; End of false expr.
    %blend;
T_550.3;
    %jmp/0 T_550.1, 8;
 ; End of false expr.
    %blend;
T_550.1;
    %store/vec4 v0x600003b11680_0, 0, 1;
    %jmp T_550;
    .thread T_550;
    .scope S_0x7fe32a236f10;
T_551 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b11ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_551.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_551.1, 8;
T_551.0 ; End of true expr.
    %load/vec4 v0x600003b12010_0;
    %flag_set/vec4 9;
    %jmp/0 T_551.2, 9;
    %load/vec4 v0x600003b11dd0_0;
    %jmp/1 T_551.3, 9;
T_551.2 ; End of true expr.
    %load/vec4 v0x600003b11f80_0;
    %jmp/0 T_551.3, 9;
 ; End of false expr.
    %blend;
T_551.3;
    %jmp/0 T_551.1, 8;
 ; End of false expr.
    %blend;
T_551.1;
    %store/vec4 v0x600003b11f80_0, 0, 1;
    %jmp T_551;
    .thread T_551;
    .scope S_0x7fe32a2371f0;
T_552 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b127f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_552.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_552.1, 8;
T_552.0 ; End of true expr.
    %load/vec4 v0x600003b12910_0;
    %flag_set/vec4 9;
    %jmp/0 T_552.2, 9;
    %load/vec4 v0x600003b126d0_0;
    %jmp/1 T_552.3, 9;
T_552.2 ; End of true expr.
    %load/vec4 v0x600003b12880_0;
    %jmp/0 T_552.3, 9;
 ; End of false expr.
    %blend;
T_552.3;
    %jmp/0 T_552.1, 8;
 ; End of false expr.
    %blend;
T_552.1;
    %store/vec4 v0x600003b12880_0, 0, 1;
    %jmp T_552;
    .thread T_552;
    .scope S_0x7fe32a2374d0;
T_553 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b130f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_553.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_553.1, 8;
T_553.0 ; End of true expr.
    %load/vec4 v0x600003b13210_0;
    %flag_set/vec4 9;
    %jmp/0 T_553.2, 9;
    %load/vec4 v0x600003b12fd0_0;
    %jmp/1 T_553.3, 9;
T_553.2 ; End of true expr.
    %load/vec4 v0x600003b13180_0;
    %jmp/0 T_553.3, 9;
 ; End of false expr.
    %blend;
T_553.3;
    %jmp/0 T_553.1, 8;
 ; End of false expr.
    %blend;
T_553.1;
    %store/vec4 v0x600003b13180_0, 0, 1;
    %jmp T_553;
    .thread T_553;
    .scope S_0x7fe32a2377b0;
T_554 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b139f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_554.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_554.1, 8;
T_554.0 ; End of true expr.
    %load/vec4 v0x600003b13b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_554.2, 9;
    %load/vec4 v0x600003b138d0_0;
    %jmp/1 T_554.3, 9;
T_554.2 ; End of true expr.
    %load/vec4 v0x600003b13a80_0;
    %jmp/0 T_554.3, 9;
 ; End of false expr.
    %blend;
T_554.3;
    %jmp/0 T_554.1, 8;
 ; End of false expr.
    %blend;
T_554.1;
    %store/vec4 v0x600003b13a80_0, 0, 1;
    %jmp T_554;
    .thread T_554;
    .scope S_0x7fe32a237a90;
T_555 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_555.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_555.1, 8;
T_555.0 ; End of true expr.
    %load/vec4 v0x600003b2c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_555.2, 9;
    %load/vec4 v0x600003b2c240_0;
    %jmp/1 T_555.3, 9;
T_555.2 ; End of true expr.
    %load/vec4 v0x600003b2c3f0_0;
    %jmp/0 T_555.3, 9;
 ; End of false expr.
    %blend;
T_555.3;
    %jmp/0 T_555.1, 8;
 ; End of false expr.
    %blend;
T_555.1;
    %store/vec4 v0x600003b2c3f0_0, 0, 1;
    %jmp T_555;
    .thread T_555;
    .scope S_0x7fe32a237d70;
T_556 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2cc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_556.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_556.1, 8;
T_556.0 ; End of true expr.
    %load/vec4 v0x600003b2cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_556.2, 9;
    %load/vec4 v0x600003b2cb40_0;
    %jmp/1 T_556.3, 9;
T_556.2 ; End of true expr.
    %load/vec4 v0x600003b2ccf0_0;
    %jmp/0 T_556.3, 9;
 ; End of false expr.
    %blend;
T_556.3;
    %jmp/0 T_556.1, 8;
 ; End of false expr.
    %blend;
T_556.1;
    %store/vec4 v0x600003b2ccf0_0, 0, 1;
    %jmp T_556;
    .thread T_556;
    .scope S_0x7fe32a238050;
T_557 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_557.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_557.1, 8;
T_557.0 ; End of true expr.
    %load/vec4 v0x600003b2d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_557.2, 9;
    %load/vec4 v0x600003b2d440_0;
    %jmp/1 T_557.3, 9;
T_557.2 ; End of true expr.
    %load/vec4 v0x600003b2d5f0_0;
    %jmp/0 T_557.3, 9;
 ; End of false expr.
    %blend;
T_557.3;
    %jmp/0 T_557.1, 8;
 ; End of false expr.
    %blend;
T_557.1;
    %store/vec4 v0x600003b2d5f0_0, 0, 1;
    %jmp T_557;
    .thread T_557;
    .scope S_0x7fe32a238330;
T_558 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b2de60_0;
    %flag_set/vec4 8;
    %jmp/0 T_558.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_558.1, 8;
T_558.0 ; End of true expr.
    %load/vec4 v0x600003b2df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_558.2, 9;
    %load/vec4 v0x600003b2dd40_0;
    %jmp/1 T_558.3, 9;
T_558.2 ; End of true expr.
    %load/vec4 v0x600003b2def0_0;
    %jmp/0 T_558.3, 9;
 ; End of false expr.
    %blend;
T_558.3;
    %jmp/0 T_558.1, 8;
 ; End of false expr.
    %blend;
T_558.1;
    %store/vec4 v0x600003b2def0_0, 0, 1;
    %jmp T_558;
    .thread T_558;
    .scope S_0x7fe3289b2e40;
T_559 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_559.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_559.1, 8;
T_559.0 ; End of true expr.
    %load/vec4 v0x600003bd8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_559.2, 9;
    %load/vec4 v0x600003bdfe70_0;
    %jmp/1 T_559.3, 9;
T_559.2 ; End of true expr.
    %load/vec4 v0x600003bd8090_0;
    %jmp/0 T_559.3, 9;
 ; End of false expr.
    %blend;
T_559.3;
    %jmp/0 T_559.1, 8;
 ; End of false expr.
    %blend;
T_559.1;
    %store/vec4 v0x600003bd8090_0, 0, 1;
    %jmp T_559;
    .thread T_559;
    .scope S_0x7fe3289ba540;
T_560 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdf570_0;
    %flag_set/vec4 8;
    %jmp/0 T_560.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_560.1, 8;
T_560.0 ; End of true expr.
    %load/vec4 v0x600003bdf690_0;
    %flag_set/vec4 9;
    %jmp/0 T_560.2, 9;
    %load/vec4 v0x600003bdf450_0;
    %jmp/1 T_560.3, 9;
T_560.2 ; End of true expr.
    %load/vec4 v0x600003bdf600_0;
    %jmp/0 T_560.3, 9;
 ; End of false expr.
    %blend;
T_560.3;
    %jmp/0 T_560.1, 8;
 ; End of false expr.
    %blend;
T_560.1;
    %store/vec4 v0x600003bdf600_0, 0, 1;
    %jmp T_560;
    .thread T_560;
    .scope S_0x7fe3289b3590;
T_561 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdf8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_561.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_561.1, 8;
T_561.0 ; End of true expr.
    %load/vec4 v0x600003bdf9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_561.2, 9;
    %load/vec4 v0x600003bdf7b0_0;
    %jmp/1 T_561.3, 9;
T_561.2 ; End of true expr.
    %load/vec4 v0x600003bdf960_0;
    %jmp/0 T_561.3, 9;
 ; End of false expr.
    %blend;
T_561.3;
    %jmp/0 T_561.1, 8;
 ; End of false expr.
    %blend;
T_561.1;
    %store/vec4 v0x600003bdf960_0, 0, 1;
    %jmp T_561;
    .thread T_561;
    .scope S_0x7fe3289d3630;
T_562 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_562.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_562.1, 8;
T_562.0 ; End of true expr.
    %load/vec4 v0x600003bdfd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_562.2, 9;
    %load/vec4 v0x600003bdfb10_0;
    %jmp/1 T_562.3, 9;
T_562.2 ; End of true expr.
    %load/vec4 v0x600003bdfcc0_0;
    %jmp/0 T_562.3, 9;
 ; End of false expr.
    %blend;
T_562.3;
    %jmp/0 T_562.1, 8;
 ; End of false expr.
    %blend;
T_562.1;
    %store/vec4 v0x600003bdfcc0_0, 0, 1;
    %jmp T_562;
    .thread T_562;
    .scope S_0x7fe3289048d0;
T_563 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf5950_0;
    %flag_set/vec4 8;
    %jmp/0 T_563.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_563.1, 8;
T_563.0 ; End of true expr.
    %load/vec4 v0x600003bf5a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_563.2, 9;
    %load/vec4 v0x600003bf5830_0;
    %jmp/1 T_563.3, 9;
T_563.2 ; End of true expr.
    %load/vec4 v0x600003bf59e0_0;
    %jmp/0 T_563.3, 9;
 ; End of false expr.
    %blend;
T_563.3;
    %jmp/0 T_563.1, 8;
 ; End of false expr.
    %blend;
T_563.1;
    %store/vec4 v0x600003bf59e0_0, 0, 1;
    %jmp T_563;
    .thread T_563;
    .scope S_0x7fe32a235a50;
T_564 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf5cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_564.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_564.1, 8;
T_564.0 ; End of true expr.
    %load/vec4 v0x600003bf5dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_564.2, 9;
    %load/vec4 v0x600003bf5b90_0;
    %jmp/1 T_564.3, 9;
T_564.2 ; End of true expr.
    %load/vec4 v0x600003bf5d40_0;
    %jmp/0 T_564.3, 9;
 ; End of false expr.
    %blend;
T_564.3;
    %jmp/0 T_564.1, 8;
 ; End of false expr.
    %blend;
T_564.1;
    %store/vec4 v0x600003bf5d40_0, 0, 1;
    %jmp T_564;
    .thread T_564;
    .scope S_0x7fe32a235bc0;
T_565 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf6010_0;
    %flag_set/vec4 8;
    %jmp/0 T_565.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_565.1, 8;
T_565.0 ; End of true expr.
    %load/vec4 v0x600003bf6130_0;
    %flag_set/vec4 9;
    %jmp/0 T_565.2, 9;
    %load/vec4 v0x600003bf5ef0_0;
    %jmp/1 T_565.3, 9;
T_565.2 ; End of true expr.
    %load/vec4 v0x600003bf60a0_0;
    %jmp/0 T_565.3, 9;
 ; End of false expr.
    %blend;
T_565.3;
    %jmp/0 T_565.1, 8;
 ; End of false expr.
    %blend;
T_565.1;
    %store/vec4 v0x600003bf60a0_0, 0, 1;
    %jmp T_565;
    .thread T_565;
    .scope S_0x7fe32a22fdc0;
T_566 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf6370_0;
    %flag_set/vec4 8;
    %jmp/0 T_566.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_566.1, 8;
T_566.0 ; End of true expr.
    %load/vec4 v0x600003bf6490_0;
    %flag_set/vec4 9;
    %jmp/0 T_566.2, 9;
    %load/vec4 v0x600003bf6250_0;
    %jmp/1 T_566.3, 9;
T_566.2 ; End of true expr.
    %load/vec4 v0x600003bf6400_0;
    %jmp/0 T_566.3, 9;
 ; End of false expr.
    %blend;
T_566.3;
    %jmp/0 T_566.1, 8;
 ; End of false expr.
    %blend;
T_566.1;
    %store/vec4 v0x600003bf6400_0, 0, 1;
    %jmp T_566;
    .thread T_566;
    .scope S_0x7fe3289b2a60;
T_567 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_567.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_567.1, 8;
T_567.0 ; End of true expr.
    %load/vec4 v0x600003bd8480_0;
    %flag_set/vec4 9;
    %jmp/0 T_567.2, 9;
    %load/vec4 v0x600003bd8240_0;
    %jmp/1 T_567.3, 9;
T_567.2 ; End of true expr.
    %load/vec4 v0x600003bd83f0_0;
    %jmp/0 T_567.3, 9;
 ; End of false expr.
    %blend;
T_567.3;
    %jmp/0 T_567.1, 8;
 ; End of false expr.
    %blend;
T_567.1;
    %store/vec4 v0x600003bd83f0_0, 0, 1;
    %jmp T_567;
    .thread T_567;
    .scope S_0x7fe3289b2510;
T_568 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd8c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_568.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_568.1, 8;
T_568.0 ; End of true expr.
    %load/vec4 v0x600003bd8d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_568.2, 9;
    %load/vec4 v0x600003bd8b40_0;
    %jmp/1 T_568.3, 9;
T_568.2 ; End of true expr.
    %load/vec4 v0x600003bd8cf0_0;
    %jmp/0 T_568.3, 9;
 ; End of false expr.
    %blend;
T_568.3;
    %jmp/0 T_568.1, 8;
 ; End of false expr.
    %blend;
T_568.1;
    %store/vec4 v0x600003bd8cf0_0, 0, 1;
    %jmp T_568;
    .thread T_568;
    .scope S_0x7fe3289b1fc0;
T_569 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd9560_0;
    %flag_set/vec4 8;
    %jmp/0 T_569.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_569.1, 8;
T_569.0 ; End of true expr.
    %load/vec4 v0x600003bd9680_0;
    %flag_set/vec4 9;
    %jmp/0 T_569.2, 9;
    %load/vec4 v0x600003bd9440_0;
    %jmp/1 T_569.3, 9;
T_569.2 ; End of true expr.
    %load/vec4 v0x600003bd95f0_0;
    %jmp/0 T_569.3, 9;
 ; End of false expr.
    %blend;
T_569.3;
    %jmp/0 T_569.1, 8;
 ; End of false expr.
    %blend;
T_569.1;
    %store/vec4 v0x600003bd95f0_0, 0, 1;
    %jmp T_569;
    .thread T_569;
    .scope S_0x7fe3289b1a70;
T_570 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd9e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_570.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_570.1, 8;
T_570.0 ; End of true expr.
    %load/vec4 v0x600003bd9f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_570.2, 9;
    %load/vec4 v0x600003bd9d40_0;
    %jmp/1 T_570.3, 9;
T_570.2 ; End of true expr.
    %load/vec4 v0x600003bd9ef0_0;
    %jmp/0 T_570.3, 9;
 ; End of false expr.
    %blend;
T_570.3;
    %jmp/0 T_570.1, 8;
 ; End of false expr.
    %blend;
T_570.1;
    %store/vec4 v0x600003bd9ef0_0, 0, 1;
    %jmp T_570;
    .thread T_570;
    .scope S_0x7fe3289b1520;
T_571 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bda760_0;
    %flag_set/vec4 8;
    %jmp/0 T_571.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_571.1, 8;
T_571.0 ; End of true expr.
    %load/vec4 v0x600003bda880_0;
    %flag_set/vec4 9;
    %jmp/0 T_571.2, 9;
    %load/vec4 v0x600003bda640_0;
    %jmp/1 T_571.3, 9;
T_571.2 ; End of true expr.
    %load/vec4 v0x600003bda7f0_0;
    %jmp/0 T_571.3, 9;
 ; End of false expr.
    %blend;
T_571.3;
    %jmp/0 T_571.1, 8;
 ; End of false expr.
    %blend;
T_571.1;
    %store/vec4 v0x600003bda7f0_0, 0, 1;
    %jmp T_571;
    .thread T_571;
    .scope S_0x7fe3289b0fd0;
T_572 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdb060_0;
    %flag_set/vec4 8;
    %jmp/0 T_572.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_572.1, 8;
T_572.0 ; End of true expr.
    %load/vec4 v0x600003bdb180_0;
    %flag_set/vec4 9;
    %jmp/0 T_572.2, 9;
    %load/vec4 v0x600003bdaf40_0;
    %jmp/1 T_572.3, 9;
T_572.2 ; End of true expr.
    %load/vec4 v0x600003bdb0f0_0;
    %jmp/0 T_572.3, 9;
 ; End of false expr.
    %blend;
T_572.3;
    %jmp/0 T_572.1, 8;
 ; End of false expr.
    %blend;
T_572.1;
    %store/vec4 v0x600003bdb0f0_0, 0, 1;
    %jmp T_572;
    .thread T_572;
    .scope S_0x7fe3289b0a80;
T_573 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdb960_0;
    %flag_set/vec4 8;
    %jmp/0 T_573.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_573.1, 8;
T_573.0 ; End of true expr.
    %load/vec4 v0x600003bdba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_573.2, 9;
    %load/vec4 v0x600003bdb840_0;
    %jmp/1 T_573.3, 9;
T_573.2 ; End of true expr.
    %load/vec4 v0x600003bdb9f0_0;
    %jmp/0 T_573.3, 9;
 ; End of false expr.
    %blend;
T_573.3;
    %jmp/0 T_573.1, 8;
 ; End of false expr.
    %blend;
T_573.1;
    %store/vec4 v0x600003bdb9f0_0, 0, 1;
    %jmp T_573;
    .thread T_573;
    .scope S_0x7fe3289b0530;
T_574 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd42d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_574.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_574.1, 8;
T_574.0 ; End of true expr.
    %load/vec4 v0x600003bd43f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_574.2, 9;
    %load/vec4 v0x600003bd41b0_0;
    %jmp/1 T_574.3, 9;
T_574.2 ; End of true expr.
    %load/vec4 v0x600003bd4360_0;
    %jmp/0 T_574.3, 9;
 ; End of false expr.
    %blend;
T_574.3;
    %jmp/0 T_574.1, 8;
 ; End of false expr.
    %blend;
T_574.1;
    %store/vec4 v0x600003bd4360_0, 0, 1;
    %jmp T_574;
    .thread T_574;
    .scope S_0x7fe3289affe0;
T_575 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_575.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_575.1, 8;
T_575.0 ; End of true expr.
    %load/vec4 v0x600003bd4cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_575.2, 9;
    %load/vec4 v0x600003bd4ab0_0;
    %jmp/1 T_575.3, 9;
T_575.2 ; End of true expr.
    %load/vec4 v0x600003bd4c60_0;
    %jmp/0 T_575.3, 9;
 ; End of false expr.
    %blend;
T_575.3;
    %jmp/0 T_575.1, 8;
 ; End of false expr.
    %blend;
T_575.1;
    %store/vec4 v0x600003bd4c60_0, 0, 1;
    %jmp T_575;
    .thread T_575;
    .scope S_0x7fe3289ae2e0;
T_576 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd54d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_576.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_576.1, 8;
T_576.0 ; End of true expr.
    %load/vec4 v0x600003bd55f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_576.2, 9;
    %load/vec4 v0x600003bd53b0_0;
    %jmp/1 T_576.3, 9;
T_576.2 ; End of true expr.
    %load/vec4 v0x600003bd5560_0;
    %jmp/0 T_576.3, 9;
 ; End of false expr.
    %blend;
T_576.3;
    %jmp/0 T_576.1, 8;
 ; End of false expr.
    %blend;
T_576.1;
    %store/vec4 v0x600003bd5560_0, 0, 1;
    %jmp T_576;
    .thread T_576;
    .scope S_0x7fe3289ae5c0;
T_577 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd5dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_577.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_577.1, 8;
T_577.0 ; End of true expr.
    %load/vec4 v0x600003bd5ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_577.2, 9;
    %load/vec4 v0x600003bd5cb0_0;
    %jmp/1 T_577.3, 9;
T_577.2 ; End of true expr.
    %load/vec4 v0x600003bd5e60_0;
    %jmp/0 T_577.3, 9;
 ; End of false expr.
    %blend;
T_577.3;
    %jmp/0 T_577.1, 8;
 ; End of false expr.
    %blend;
T_577.1;
    %store/vec4 v0x600003bd5e60_0, 0, 1;
    %jmp T_577;
    .thread T_577;
    .scope S_0x7fe3289ae8a0;
T_578 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd66d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_578.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_578.1, 8;
T_578.0 ; End of true expr.
    %load/vec4 v0x600003bd67f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_578.2, 9;
    %load/vec4 v0x600003bd65b0_0;
    %jmp/1 T_578.3, 9;
T_578.2 ; End of true expr.
    %load/vec4 v0x600003bd6760_0;
    %jmp/0 T_578.3, 9;
 ; End of false expr.
    %blend;
T_578.3;
    %jmp/0 T_578.1, 8;
 ; End of false expr.
    %blend;
T_578.1;
    %store/vec4 v0x600003bd6760_0, 0, 1;
    %jmp T_578;
    .thread T_578;
    .scope S_0x7fe3289aeb80;
T_579 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd6fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_579.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_579.1, 8;
T_579.0 ; End of true expr.
    %load/vec4 v0x600003bd70f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_579.2, 9;
    %load/vec4 v0x600003bd6eb0_0;
    %jmp/1 T_579.3, 9;
T_579.2 ; End of true expr.
    %load/vec4 v0x600003bd7060_0;
    %jmp/0 T_579.3, 9;
 ; End of false expr.
    %blend;
T_579.3;
    %jmp/0 T_579.1, 8;
 ; End of false expr.
    %blend;
T_579.1;
    %store/vec4 v0x600003bd7060_0, 0, 1;
    %jmp T_579;
    .thread T_579;
    .scope S_0x7fe3289aee60;
T_580 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd78d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_580.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_580.1, 8;
T_580.0 ; End of true expr.
    %load/vec4 v0x600003bd79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_580.2, 9;
    %load/vec4 v0x600003bd77b0_0;
    %jmp/1 T_580.3, 9;
T_580.2 ; End of true expr.
    %load/vec4 v0x600003bd7960_0;
    %jmp/0 T_580.3, 9;
 ; End of false expr.
    %blend;
T_580.3;
    %jmp/0 T_580.1, 8;
 ; End of false expr.
    %blend;
T_580.1;
    %store/vec4 v0x600003bd7960_0, 0, 1;
    %jmp T_580;
    .thread T_580;
    .scope S_0x7fe3289af140;
T_581 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd0240_0;
    %flag_set/vec4 8;
    %jmp/0 T_581.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_581.1, 8;
T_581.0 ; End of true expr.
    %load/vec4 v0x600003bd0360_0;
    %flag_set/vec4 9;
    %jmp/0 T_581.2, 9;
    %load/vec4 v0x600003bd0120_0;
    %jmp/1 T_581.3, 9;
T_581.2 ; End of true expr.
    %load/vec4 v0x600003bd02d0_0;
    %jmp/0 T_581.3, 9;
 ; End of false expr.
    %blend;
T_581.3;
    %jmp/0 T_581.1, 8;
 ; End of false expr.
    %blend;
T_581.1;
    %store/vec4 v0x600003bd02d0_0, 0, 1;
    %jmp T_581;
    .thread T_581;
    .scope S_0x7fe3289af420;
T_582 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd0b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_582.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_582.1, 8;
T_582.0 ; End of true expr.
    %load/vec4 v0x600003bd0c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_582.2, 9;
    %load/vec4 v0x600003bd0a20_0;
    %jmp/1 T_582.3, 9;
T_582.2 ; End of true expr.
    %load/vec4 v0x600003bd0bd0_0;
    %jmp/0 T_582.3, 9;
 ; End of false expr.
    %blend;
T_582.3;
    %jmp/0 T_582.1, 8;
 ; End of false expr.
    %blend;
T_582.1;
    %store/vec4 v0x600003bd0bd0_0, 0, 1;
    %jmp T_582;
    .thread T_582;
    .scope S_0x7fe3289bdc80;
T_583 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd18c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_583.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_583.1, 8;
T_583.0 ; End of true expr.
    %load/vec4 v0x600003bd19e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_583.2, 9;
    %load/vec4 v0x600003bd17a0_0;
    %jmp/1 T_583.3, 9;
T_583.2 ; End of true expr.
    %load/vec4 v0x600003bd1950_0;
    %jmp/0 T_583.3, 9;
 ; End of false expr.
    %blend;
T_583.3;
    %jmp/0 T_583.1, 8;
 ; End of false expr.
    %blend;
T_583.1;
    %store/vec4 v0x600003bd1950_0, 0, 1;
    %jmp T_583;
    .thread T_583;
    .scope S_0x7fe3289bd730;
T_584 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_584.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_584.1, 8;
T_584.0 ; End of true expr.
    %load/vec4 v0x600003bd22e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_584.2, 9;
    %load/vec4 v0x600003bd20a0_0;
    %jmp/1 T_584.3, 9;
T_584.2 ; End of true expr.
    %load/vec4 v0x600003bd2250_0;
    %jmp/0 T_584.3, 9;
 ; End of false expr.
    %blend;
T_584.3;
    %jmp/0 T_584.1, 8;
 ; End of false expr.
    %blend;
T_584.1;
    %store/vec4 v0x600003bd2250_0, 0, 1;
    %jmp T_584;
    .thread T_584;
    .scope S_0x7fe3289bd1e0;
T_585 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd2ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_585.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_585.1, 8;
T_585.0 ; End of true expr.
    %load/vec4 v0x600003bd2be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_585.2, 9;
    %load/vec4 v0x600003bd29a0_0;
    %jmp/1 T_585.3, 9;
T_585.2 ; End of true expr.
    %load/vec4 v0x600003bd2b50_0;
    %jmp/0 T_585.3, 9;
 ; End of false expr.
    %blend;
T_585.3;
    %jmp/0 T_585.1, 8;
 ; End of false expr.
    %blend;
T_585.1;
    %store/vec4 v0x600003bd2b50_0, 0, 1;
    %jmp T_585;
    .thread T_585;
    .scope S_0x7fe3289bcc90;
T_586 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd33c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_586.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_586.1, 8;
T_586.0 ; End of true expr.
    %load/vec4 v0x600003bd34e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_586.2, 9;
    %load/vec4 v0x600003bd32a0_0;
    %jmp/1 T_586.3, 9;
T_586.2 ; End of true expr.
    %load/vec4 v0x600003bd3450_0;
    %jmp/0 T_586.3, 9;
 ; End of false expr.
    %blend;
T_586.3;
    %jmp/0 T_586.1, 8;
 ; End of false expr.
    %blend;
T_586.1;
    %store/vec4 v0x600003bd3450_0, 0, 1;
    %jmp T_586;
    .thread T_586;
    .scope S_0x7fe3289bc740;
T_587 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bd3cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_587.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_587.1, 8;
T_587.0 ; End of true expr.
    %load/vec4 v0x600003bd3de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_587.2, 9;
    %load/vec4 v0x600003bd3ba0_0;
    %jmp/1 T_587.3, 9;
T_587.2 ; End of true expr.
    %load/vec4 v0x600003bd3d50_0;
    %jmp/0 T_587.3, 9;
 ; End of false expr.
    %blend;
T_587.3;
    %jmp/0 T_587.1, 8;
 ; End of false expr.
    %blend;
T_587.1;
    %store/vec4 v0x600003bd3d50_0, 0, 1;
    %jmp T_587;
    .thread T_587;
    .scope S_0x7fe3289bc1f0;
T_588 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bec630_0;
    %flag_set/vec4 8;
    %jmp/0 T_588.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_588.1, 8;
T_588.0 ; End of true expr.
    %load/vec4 v0x600003bec750_0;
    %flag_set/vec4 9;
    %jmp/0 T_588.2, 9;
    %load/vec4 v0x600003bec510_0;
    %jmp/1 T_588.3, 9;
T_588.2 ; End of true expr.
    %load/vec4 v0x600003bec6c0_0;
    %jmp/0 T_588.3, 9;
 ; End of false expr.
    %blend;
T_588.3;
    %jmp/0 T_588.1, 8;
 ; End of false expr.
    %blend;
T_588.1;
    %store/vec4 v0x600003bec6c0_0, 0, 1;
    %jmp T_588;
    .thread T_588;
    .scope S_0x7fe3289bbca0;
T_589 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003becf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_589.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_589.1, 8;
T_589.0 ; End of true expr.
    %load/vec4 v0x600003bed050_0;
    %flag_set/vec4 9;
    %jmp/0 T_589.2, 9;
    %load/vec4 v0x600003bece10_0;
    %jmp/1 T_589.3, 9;
T_589.2 ; End of true expr.
    %load/vec4 v0x600003becfc0_0;
    %jmp/0 T_589.3, 9;
 ; End of false expr.
    %blend;
T_589.3;
    %jmp/0 T_589.1, 8;
 ; End of false expr.
    %blend;
T_589.1;
    %store/vec4 v0x600003becfc0_0, 0, 1;
    %jmp T_589;
    .thread T_589;
    .scope S_0x7fe3289bb750;
T_590 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bed830_0;
    %flag_set/vec4 8;
    %jmp/0 T_590.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_590.1, 8;
T_590.0 ; End of true expr.
    %load/vec4 v0x600003bed950_0;
    %flag_set/vec4 9;
    %jmp/0 T_590.2, 9;
    %load/vec4 v0x600003bed710_0;
    %jmp/1 T_590.3, 9;
T_590.2 ; End of true expr.
    %load/vec4 v0x600003bed8c0_0;
    %jmp/0 T_590.3, 9;
 ; End of false expr.
    %blend;
T_590.3;
    %jmp/0 T_590.1, 8;
 ; End of false expr.
    %blend;
T_590.1;
    %store/vec4 v0x600003bed8c0_0, 0, 1;
    %jmp T_590;
    .thread T_590;
    .scope S_0x7fe3289bb200;
T_591 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bee130_0;
    %flag_set/vec4 8;
    %jmp/0 T_591.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_591.1, 8;
T_591.0 ; End of true expr.
    %load/vec4 v0x600003bee250_0;
    %flag_set/vec4 9;
    %jmp/0 T_591.2, 9;
    %load/vec4 v0x600003bee010_0;
    %jmp/1 T_591.3, 9;
T_591.2 ; End of true expr.
    %load/vec4 v0x600003bee1c0_0;
    %jmp/0 T_591.3, 9;
 ; End of false expr.
    %blend;
T_591.3;
    %jmp/0 T_591.1, 8;
 ; End of false expr.
    %blend;
T_591.1;
    %store/vec4 v0x600003bee1c0_0, 0, 1;
    %jmp T_591;
    .thread T_591;
    .scope S_0x7fe3289bacb0;
T_592 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003beea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_592.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_592.1, 8;
T_592.0 ; End of true expr.
    %load/vec4 v0x600003beeb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_592.2, 9;
    %load/vec4 v0x600003bee910_0;
    %jmp/1 T_592.3, 9;
T_592.2 ; End of true expr.
    %load/vec4 v0x600003beeac0_0;
    %jmp/0 T_592.3, 9;
 ; End of false expr.
    %blend;
T_592.3;
    %jmp/0 T_592.1, 8;
 ; End of false expr.
    %blend;
T_592.1;
    %store/vec4 v0x600003beeac0_0, 0, 1;
    %jmp T_592;
    .thread T_592;
    .scope S_0x7fe3289b9ff0;
T_593 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bef330_0;
    %flag_set/vec4 8;
    %jmp/0 T_593.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_593.1, 8;
T_593.0 ; End of true expr.
    %load/vec4 v0x600003bef450_0;
    %flag_set/vec4 9;
    %jmp/0 T_593.2, 9;
    %load/vec4 v0x600003bef210_0;
    %jmp/1 T_593.3, 9;
T_593.2 ; End of true expr.
    %load/vec4 v0x600003bef3c0_0;
    %jmp/0 T_593.3, 9;
 ; End of false expr.
    %blend;
T_593.3;
    %jmp/0 T_593.1, 8;
 ; End of false expr.
    %blend;
T_593.1;
    %store/vec4 v0x600003bef3c0_0, 0, 1;
    %jmp T_593;
    .thread T_593;
    .scope S_0x7fe3289b9aa0;
T_594 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003befc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_594.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_594.1, 8;
T_594.0 ; End of true expr.
    %load/vec4 v0x600003befd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_594.2, 9;
    %load/vec4 v0x600003befb10_0;
    %jmp/1 T_594.3, 9;
T_594.2 ; End of true expr.
    %load/vec4 v0x600003befcc0_0;
    %jmp/0 T_594.3, 9;
 ; End of false expr.
    %blend;
T_594.3;
    %jmp/0 T_594.1, 8;
 ; End of false expr.
    %blend;
T_594.1;
    %store/vec4 v0x600003befcc0_0, 0, 1;
    %jmp T_594;
    .thread T_594;
    .scope S_0x7fe3289b9550;
T_595 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be85a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_595.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_595.1, 8;
T_595.0 ; End of true expr.
    %load/vec4 v0x600003be86c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_595.2, 9;
    %load/vec4 v0x600003be8480_0;
    %jmp/1 T_595.3, 9;
T_595.2 ; End of true expr.
    %load/vec4 v0x600003be8630_0;
    %jmp/0 T_595.3, 9;
 ; End of false expr.
    %blend;
T_595.3;
    %jmp/0 T_595.1, 8;
 ; End of false expr.
    %blend;
T_595.1;
    %store/vec4 v0x600003be8630_0, 0, 1;
    %jmp T_595;
    .thread T_595;
    .scope S_0x7fe3289b9000;
T_596 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_596.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_596.1, 8;
T_596.0 ; End of true expr.
    %load/vec4 v0x600003be8fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_596.2, 9;
    %load/vec4 v0x600003be8d80_0;
    %jmp/1 T_596.3, 9;
T_596.2 ; End of true expr.
    %load/vec4 v0x600003be8f30_0;
    %jmp/0 T_596.3, 9;
 ; End of false expr.
    %blend;
T_596.3;
    %jmp/0 T_596.1, 8;
 ; End of false expr.
    %blend;
T_596.1;
    %store/vec4 v0x600003be8f30_0, 0, 1;
    %jmp T_596;
    .thread T_596;
    .scope S_0x7fe3289b8ab0;
T_597 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_597.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_597.1, 8;
T_597.0 ; End of true expr.
    %load/vec4 v0x600003be98c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_597.2, 9;
    %load/vec4 v0x600003be9680_0;
    %jmp/1 T_597.3, 9;
T_597.2 ; End of true expr.
    %load/vec4 v0x600003be9830_0;
    %jmp/0 T_597.3, 9;
 ; End of false expr.
    %blend;
T_597.3;
    %jmp/0 T_597.1, 8;
 ; End of false expr.
    %blend;
T_597.1;
    %store/vec4 v0x600003be9830_0, 0, 1;
    %jmp T_597;
    .thread T_597;
    .scope S_0x7fe3289b8560;
T_598 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bea0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_598.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_598.1, 8;
T_598.0 ; End of true expr.
    %load/vec4 v0x600003bea1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_598.2, 9;
    %load/vec4 v0x600003be9f80_0;
    %jmp/1 T_598.3, 9;
T_598.2 ; End of true expr.
    %load/vec4 v0x600003bea130_0;
    %jmp/0 T_598.3, 9;
 ; End of false expr.
    %blend;
T_598.3;
    %jmp/0 T_598.1, 8;
 ; End of false expr.
    %blend;
T_598.1;
    %store/vec4 v0x600003bea130_0, 0, 1;
    %jmp T_598;
    .thread T_598;
    .scope S_0x7fe3289d5f40;
T_599 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc6010_0;
    %flag_set/vec4 8;
    %jmp/0 T_599.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_599.1, 8;
T_599.0 ; End of true expr.
    %load/vec4 v0x600003bc6130_0;
    %flag_set/vec4 9;
    %jmp/0 T_599.2, 9;
    %load/vec4 v0x600003bc5ef0_0;
    %jmp/1 T_599.3, 9;
T_599.2 ; End of true expr.
    %load/vec4 v0x600003bc60a0_0;
    %jmp/0 T_599.3, 9;
 ; End of false expr.
    %blend;
T_599.3;
    %jmp/0 T_599.1, 8;
 ; End of false expr.
    %blend;
T_599.1;
    %store/vec4 v0x600003bc60a0_0, 0, 1;
    %jmp T_599;
    .thread T_599;
    .scope S_0x7fe3289d59f0;
T_600 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc6910_0;
    %flag_set/vec4 8;
    %jmp/0 T_600.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_600.1, 8;
T_600.0 ; End of true expr.
    %load/vec4 v0x600003bc6a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_600.2, 9;
    %load/vec4 v0x600003bc67f0_0;
    %jmp/1 T_600.3, 9;
T_600.2 ; End of true expr.
    %load/vec4 v0x600003bc69a0_0;
    %jmp/0 T_600.3, 9;
 ; End of false expr.
    %blend;
T_600.3;
    %jmp/0 T_600.1, 8;
 ; End of false expr.
    %blend;
T_600.1;
    %store/vec4 v0x600003bc69a0_0, 0, 1;
    %jmp T_600;
    .thread T_600;
    .scope S_0x7fe3289d54a0;
T_601 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc7210_0;
    %flag_set/vec4 8;
    %jmp/0 T_601.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_601.1, 8;
T_601.0 ; End of true expr.
    %load/vec4 v0x600003bc7330_0;
    %flag_set/vec4 9;
    %jmp/0 T_601.2, 9;
    %load/vec4 v0x600003bc70f0_0;
    %jmp/1 T_601.3, 9;
T_601.2 ; End of true expr.
    %load/vec4 v0x600003bc72a0_0;
    %jmp/0 T_601.3, 9;
 ; End of false expr.
    %blend;
T_601.3;
    %jmp/0 T_601.1, 8;
 ; End of false expr.
    %blend;
T_601.1;
    %store/vec4 v0x600003bc72a0_0, 0, 1;
    %jmp T_601;
    .thread T_601;
    .scope S_0x7fe3289d4f50;
T_602 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_602.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_602.1, 8;
T_602.0 ; End of true expr.
    %load/vec4 v0x600003bc7c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_602.2, 9;
    %load/vec4 v0x600003bc79f0_0;
    %jmp/1 T_602.3, 9;
T_602.2 ; End of true expr.
    %load/vec4 v0x600003bc7ba0_0;
    %jmp/0 T_602.3, 9;
 ; End of false expr.
    %blend;
T_602.3;
    %jmp/0 T_602.1, 8;
 ; End of false expr.
    %blend;
T_602.1;
    %store/vec4 v0x600003bc7ba0_0, 0, 1;
    %jmp T_602;
    .thread T_602;
    .scope S_0x7fe3289d4a00;
T_603 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc0480_0;
    %flag_set/vec4 8;
    %jmp/0 T_603.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_603.1, 8;
T_603.0 ; End of true expr.
    %load/vec4 v0x600003bc05a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_603.2, 9;
    %load/vec4 v0x600003bc0360_0;
    %jmp/1 T_603.3, 9;
T_603.2 ; End of true expr.
    %load/vec4 v0x600003bc0510_0;
    %jmp/0 T_603.3, 9;
 ; End of false expr.
    %blend;
T_603.3;
    %jmp/0 T_603.1, 8;
 ; End of false expr.
    %blend;
T_603.1;
    %store/vec4 v0x600003bc0510_0, 0, 1;
    %jmp T_603;
    .thread T_603;
    .scope S_0x7fe3289d44b0;
T_604 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc0d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_604.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_604.1, 8;
T_604.0 ; End of true expr.
    %load/vec4 v0x600003bc0ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_604.2, 9;
    %load/vec4 v0x600003bc0c60_0;
    %jmp/1 T_604.3, 9;
T_604.2 ; End of true expr.
    %load/vec4 v0x600003bc0e10_0;
    %jmp/0 T_604.3, 9;
 ; End of false expr.
    %blend;
T_604.3;
    %jmp/0 T_604.1, 8;
 ; End of false expr.
    %blend;
T_604.1;
    %store/vec4 v0x600003bc0e10_0, 0, 1;
    %jmp T_604;
    .thread T_604;
    .scope S_0x7fe3289d3f60;
T_605 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc1680_0;
    %flag_set/vec4 8;
    %jmp/0 T_605.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_605.1, 8;
T_605.0 ; End of true expr.
    %load/vec4 v0x600003bc17a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_605.2, 9;
    %load/vec4 v0x600003bc1560_0;
    %jmp/1 T_605.3, 9;
T_605.2 ; End of true expr.
    %load/vec4 v0x600003bc1710_0;
    %jmp/0 T_605.3, 9;
 ; End of false expr.
    %blend;
T_605.3;
    %jmp/0 T_605.1, 8;
 ; End of false expr.
    %blend;
T_605.1;
    %store/vec4 v0x600003bc1710_0, 0, 1;
    %jmp T_605;
    .thread T_605;
    .scope S_0x7fe3289d3a10;
T_606 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc1f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_606.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_606.1, 8;
T_606.0 ; End of true expr.
    %load/vec4 v0x600003bc20a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_606.2, 9;
    %load/vec4 v0x600003bc1e60_0;
    %jmp/1 T_606.3, 9;
T_606.2 ; End of true expr.
    %load/vec4 v0x600003bc2010_0;
    %jmp/0 T_606.3, 9;
 ; End of false expr.
    %blend;
T_606.3;
    %jmp/0 T_606.1, 8;
 ; End of false expr.
    %blend;
T_606.1;
    %store/vec4 v0x600003bc2010_0, 0, 1;
    %jmp T_606;
    .thread T_606;
    .scope S_0x7fe3289d34c0;
T_607 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc2880_0;
    %flag_set/vec4 8;
    %jmp/0 T_607.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_607.1, 8;
T_607.0 ; End of true expr.
    %load/vec4 v0x600003bc29a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_607.2, 9;
    %load/vec4 v0x600003bc2760_0;
    %jmp/1 T_607.3, 9;
T_607.2 ; End of true expr.
    %load/vec4 v0x600003bc2910_0;
    %jmp/0 T_607.3, 9;
 ; End of false expr.
    %blend;
T_607.3;
    %jmp/0 T_607.1, 8;
 ; End of false expr.
    %blend;
T_607.1;
    %store/vec4 v0x600003bc2910_0, 0, 1;
    %jmp T_607;
    .thread T_607;
    .scope S_0x7fe3289ba8b0;
T_608 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc3180_0;
    %flag_set/vec4 8;
    %jmp/0 T_608.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_608.1, 8;
T_608.0 ; End of true expr.
    %load/vec4 v0x600003bc32a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_608.2, 9;
    %load/vec4 v0x600003bc3060_0;
    %jmp/1 T_608.3, 9;
T_608.2 ; End of true expr.
    %load/vec4 v0x600003bc3210_0;
    %jmp/0 T_608.3, 9;
 ; End of false expr.
    %blend;
T_608.3;
    %jmp/0 T_608.1, 8;
 ; End of false expr.
    %blend;
T_608.1;
    %store/vec4 v0x600003bc3210_0, 0, 1;
    %jmp T_608;
    .thread T_608;
    .scope S_0x7fe3289b4e20;
T_609 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bc3a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_609.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_609.1, 8;
T_609.0 ; End of true expr.
    %load/vec4 v0x600003bc3ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_609.2, 9;
    %load/vec4 v0x600003bc3960_0;
    %jmp/1 T_609.3, 9;
T_609.2 ; End of true expr.
    %load/vec4 v0x600003bc3b10_0;
    %jmp/0 T_609.3, 9;
 ; End of false expr.
    %blend;
T_609.3;
    %jmp/0 T_609.1, 8;
 ; End of false expr.
    %blend;
T_609.1;
    %store/vec4 v0x600003bc3b10_0, 0, 1;
    %jmp T_609;
    .thread T_609;
    .scope S_0x7fe3289b5100;
T_610 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_610.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_610.1, 8;
T_610.0 ; End of true expr.
    %load/vec4 v0x600003bdc510_0;
    %flag_set/vec4 9;
    %jmp/0 T_610.2, 9;
    %load/vec4 v0x600003bdc2d0_0;
    %jmp/1 T_610.3, 9;
T_610.2 ; End of true expr.
    %load/vec4 v0x600003bdc480_0;
    %jmp/0 T_610.3, 9;
 ; End of false expr.
    %blend;
T_610.3;
    %jmp/0 T_610.1, 8;
 ; End of false expr.
    %blend;
T_610.1;
    %store/vec4 v0x600003bdc480_0, 0, 1;
    %jmp T_610;
    .thread T_610;
    .scope S_0x7fe3289b48d0;
T_611 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_611.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_611.1, 8;
T_611.0 ; End of true expr.
    %load/vec4 v0x600003bdce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_611.2, 9;
    %load/vec4 v0x600003bdcbd0_0;
    %jmp/1 T_611.3, 9;
T_611.2 ; End of true expr.
    %load/vec4 v0x600003bdcd80_0;
    %jmp/0 T_611.3, 9;
 ; End of false expr.
    %blend;
T_611.3;
    %jmp/0 T_611.1, 8;
 ; End of false expr.
    %blend;
T_611.1;
    %store/vec4 v0x600003bdcd80_0, 0, 1;
    %jmp T_611;
    .thread T_611;
    .scope S_0x7fe3289b4380;
T_612 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bdd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_612.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_612.1, 8;
T_612.0 ; End of true expr.
    %load/vec4 v0x600003bdd710_0;
    %flag_set/vec4 9;
    %jmp/0 T_612.2, 9;
    %load/vec4 v0x600003bdd4d0_0;
    %jmp/1 T_612.3, 9;
T_612.2 ; End of true expr.
    %load/vec4 v0x600003bdd680_0;
    %jmp/0 T_612.3, 9;
 ; End of false expr.
    %blend;
T_612.3;
    %jmp/0 T_612.1, 8;
 ; End of false expr.
    %blend;
T_612.1;
    %store/vec4 v0x600003bdd680_0, 0, 1;
    %jmp T_612;
    .thread T_612;
    .scope S_0x7fe3289b3e30;
T_613 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bddef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_613.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_613.1, 8;
T_613.0 ; End of true expr.
    %load/vec4 v0x600003bde010_0;
    %flag_set/vec4 9;
    %jmp/0 T_613.2, 9;
    %load/vec4 v0x600003bdddd0_0;
    %jmp/1 T_613.3, 9;
T_613.2 ; End of true expr.
    %load/vec4 v0x600003bddf80_0;
    %jmp/0 T_613.3, 9;
 ; End of false expr.
    %blend;
T_613.3;
    %jmp/0 T_613.1, 8;
 ; End of false expr.
    %blend;
T_613.1;
    %store/vec4 v0x600003bddf80_0, 0, 1;
    %jmp T_613;
    .thread T_613;
    .scope S_0x7fe3289b38e0;
T_614 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bde7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_614.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_614.1, 8;
T_614.0 ; End of true expr.
    %load/vec4 v0x600003bde910_0;
    %flag_set/vec4 9;
    %jmp/0 T_614.2, 9;
    %load/vec4 v0x600003bde6d0_0;
    %jmp/1 T_614.3, 9;
T_614.2 ; End of true expr.
    %load/vec4 v0x600003bde880_0;
    %jmp/0 T_614.3, 9;
 ; End of false expr.
    %blend;
T_614.3;
    %jmp/0 T_614.1, 8;
 ; End of false expr.
    %blend;
T_614.1;
    %store/vec4 v0x600003bde880_0, 0, 1;
    %jmp T_614;
    .thread T_614;
    .scope S_0x7fe328907530;
T_615 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_615.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_615.1, 8;
T_615.0 ; End of true expr.
    %load/vec4 v0x600003bfc510_0;
    %flag_set/vec4 9;
    %jmp/0 T_615.2, 9;
    %load/vec4 v0x600003bfc2d0_0;
    %jmp/1 T_615.3, 9;
T_615.2 ; End of true expr.
    %load/vec4 v0x600003bfc480_0;
    %jmp/0 T_615.3, 9;
 ; End of false expr.
    %blend;
T_615.3;
    %jmp/0 T_615.1, 8;
 ; End of false expr.
    %blend;
T_615.1;
    %store/vec4 v0x600003bfc480_0, 0, 1;
    %jmp T_615;
    .thread T_615;
    .scope S_0x7fe328907810;
T_616 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_616.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_616.1, 8;
T_616.0 ; End of true expr.
    %load/vec4 v0x600003bfce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_616.2, 9;
    %load/vec4 v0x600003bfcbd0_0;
    %jmp/1 T_616.3, 9;
T_616.2 ; End of true expr.
    %load/vec4 v0x600003bfcd80_0;
    %jmp/0 T_616.3, 9;
 ; End of false expr.
    %blend;
T_616.3;
    %jmp/0 T_616.1, 8;
 ; End of false expr.
    %blend;
T_616.1;
    %store/vec4 v0x600003bfcd80_0, 0, 1;
    %jmp T_616;
    .thread T_616;
    .scope S_0x7fe328907af0;
T_617 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_617.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_617.1, 8;
T_617.0 ; End of true expr.
    %load/vec4 v0x600003bfd710_0;
    %flag_set/vec4 9;
    %jmp/0 T_617.2, 9;
    %load/vec4 v0x600003bfd4d0_0;
    %jmp/1 T_617.3, 9;
T_617.2 ; End of true expr.
    %load/vec4 v0x600003bfd680_0;
    %jmp/0 T_617.3, 9;
 ; End of false expr.
    %blend;
T_617.3;
    %jmp/0 T_617.1, 8;
 ; End of false expr.
    %blend;
T_617.1;
    %store/vec4 v0x600003bfd680_0, 0, 1;
    %jmp T_617;
    .thread T_617;
    .scope S_0x7fe328907dd0;
T_618 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfdef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_618.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_618.1, 8;
T_618.0 ; End of true expr.
    %load/vec4 v0x600003bfe010_0;
    %flag_set/vec4 9;
    %jmp/0 T_618.2, 9;
    %load/vec4 v0x600003bfddd0_0;
    %jmp/1 T_618.3, 9;
T_618.2 ; End of true expr.
    %load/vec4 v0x600003bfdf80_0;
    %jmp/0 T_618.3, 9;
 ; End of false expr.
    %blend;
T_618.3;
    %jmp/0 T_618.1, 8;
 ; End of false expr.
    %blend;
T_618.1;
    %store/vec4 v0x600003bfdf80_0, 0, 1;
    %jmp T_618;
    .thread T_618;
    .scope S_0x7fe3289080b0;
T_619 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfe7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_619.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_619.1, 8;
T_619.0 ; End of true expr.
    %load/vec4 v0x600003bfe910_0;
    %flag_set/vec4 9;
    %jmp/0 T_619.2, 9;
    %load/vec4 v0x600003bfe6d0_0;
    %jmp/1 T_619.3, 9;
T_619.2 ; End of true expr.
    %load/vec4 v0x600003bfe880_0;
    %jmp/0 T_619.3, 9;
 ; End of false expr.
    %blend;
T_619.3;
    %jmp/0 T_619.1, 8;
 ; End of false expr.
    %blend;
T_619.1;
    %store/vec4 v0x600003bfe880_0, 0, 1;
    %jmp T_619;
    .thread T_619;
    .scope S_0x7fe328908390;
T_620 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bff0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_620.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_620.1, 8;
T_620.0 ; End of true expr.
    %load/vec4 v0x600003bff210_0;
    %flag_set/vec4 9;
    %jmp/0 T_620.2, 9;
    %load/vec4 v0x600003bfefd0_0;
    %jmp/1 T_620.3, 9;
T_620.2 ; End of true expr.
    %load/vec4 v0x600003bff180_0;
    %jmp/0 T_620.3, 9;
 ; End of false expr.
    %blend;
T_620.3;
    %jmp/0 T_620.1, 8;
 ; End of false expr.
    %blend;
T_620.1;
    %store/vec4 v0x600003bff180_0, 0, 1;
    %jmp T_620;
    .thread T_620;
    .scope S_0x7fe328908670;
T_621 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bff9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_621.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_621.1, 8;
T_621.0 ; End of true expr.
    %load/vec4 v0x600003bffb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_621.2, 9;
    %load/vec4 v0x600003bff8d0_0;
    %jmp/1 T_621.3, 9;
T_621.2 ; End of true expr.
    %load/vec4 v0x600003bffa80_0;
    %jmp/0 T_621.3, 9;
 ; End of false expr.
    %blend;
T_621.3;
    %jmp/0 T_621.1, 8;
 ; End of false expr.
    %blend;
T_621.1;
    %store/vec4 v0x600003bffa80_0, 0, 1;
    %jmp T_621;
    .thread T_621;
    .scope S_0x7fe328908950;
T_622 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_622.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_622.1, 8;
T_622.0 ; End of true expr.
    %load/vec4 v0x600003bf8480_0;
    %flag_set/vec4 9;
    %jmp/0 T_622.2, 9;
    %load/vec4 v0x600003bf8240_0;
    %jmp/1 T_622.3, 9;
T_622.2 ; End of true expr.
    %load/vec4 v0x600003bf83f0_0;
    %jmp/0 T_622.3, 9;
 ; End of false expr.
    %blend;
T_622.3;
    %jmp/0 T_622.1, 8;
 ; End of false expr.
    %blend;
T_622.1;
    %store/vec4 v0x600003bf83f0_0, 0, 1;
    %jmp T_622;
    .thread T_622;
    .scope S_0x7fe328908c30;
T_623 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf8c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_623.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_623.1, 8;
T_623.0 ; End of true expr.
    %load/vec4 v0x600003bf8d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_623.2, 9;
    %load/vec4 v0x600003bf8b40_0;
    %jmp/1 T_623.3, 9;
T_623.2 ; End of true expr.
    %load/vec4 v0x600003bf8cf0_0;
    %jmp/0 T_623.3, 9;
 ; End of false expr.
    %blend;
T_623.3;
    %jmp/0 T_623.1, 8;
 ; End of false expr.
    %blend;
T_623.1;
    %store/vec4 v0x600003bf8cf0_0, 0, 1;
    %jmp T_623;
    .thread T_623;
    .scope S_0x7fe328908f10;
T_624 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf9560_0;
    %flag_set/vec4 8;
    %jmp/0 T_624.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_624.1, 8;
T_624.0 ; End of true expr.
    %load/vec4 v0x600003bf9680_0;
    %flag_set/vec4 9;
    %jmp/0 T_624.2, 9;
    %load/vec4 v0x600003bf9440_0;
    %jmp/1 T_624.3, 9;
T_624.2 ; End of true expr.
    %load/vec4 v0x600003bf95f0_0;
    %jmp/0 T_624.3, 9;
 ; End of false expr.
    %blend;
T_624.3;
    %jmp/0 T_624.1, 8;
 ; End of false expr.
    %blend;
T_624.1;
    %store/vec4 v0x600003bf95f0_0, 0, 1;
    %jmp T_624;
    .thread T_624;
    .scope S_0x7fe3289091f0;
T_625 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf9e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_625.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_625.1, 8;
T_625.0 ; End of true expr.
    %load/vec4 v0x600003bf9f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_625.2, 9;
    %load/vec4 v0x600003bf9d40_0;
    %jmp/1 T_625.3, 9;
T_625.2 ; End of true expr.
    %load/vec4 v0x600003bf9ef0_0;
    %jmp/0 T_625.3, 9;
 ; End of false expr.
    %blend;
T_625.3;
    %jmp/0 T_625.1, 8;
 ; End of false expr.
    %blend;
T_625.1;
    %store/vec4 v0x600003bf9ef0_0, 0, 1;
    %jmp T_625;
    .thread T_625;
    .scope S_0x7fe3289094d0;
T_626 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfa760_0;
    %flag_set/vec4 8;
    %jmp/0 T_626.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_626.1, 8;
T_626.0 ; End of true expr.
    %load/vec4 v0x600003bfa880_0;
    %flag_set/vec4 9;
    %jmp/0 T_626.2, 9;
    %load/vec4 v0x600003bfa640_0;
    %jmp/1 T_626.3, 9;
T_626.2 ; End of true expr.
    %load/vec4 v0x600003bfa7f0_0;
    %jmp/0 T_626.3, 9;
 ; End of false expr.
    %blend;
T_626.3;
    %jmp/0 T_626.1, 8;
 ; End of false expr.
    %blend;
T_626.1;
    %store/vec4 v0x600003bfa7f0_0, 0, 1;
    %jmp T_626;
    .thread T_626;
    .scope S_0x7fe3289097b0;
T_627 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfb060_0;
    %flag_set/vec4 8;
    %jmp/0 T_627.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_627.1, 8;
T_627.0 ; End of true expr.
    %load/vec4 v0x600003bfb180_0;
    %flag_set/vec4 9;
    %jmp/0 T_627.2, 9;
    %load/vec4 v0x600003bfaf40_0;
    %jmp/1 T_627.3, 9;
T_627.2 ; End of true expr.
    %load/vec4 v0x600003bfb0f0_0;
    %jmp/0 T_627.3, 9;
 ; End of false expr.
    %blend;
T_627.3;
    %jmp/0 T_627.1, 8;
 ; End of false expr.
    %blend;
T_627.1;
    %store/vec4 v0x600003bfb0f0_0, 0, 1;
    %jmp T_627;
    .thread T_627;
    .scope S_0x7fe328909a90;
T_628 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bfb960_0;
    %flag_set/vec4 8;
    %jmp/0 T_628.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_628.1, 8;
T_628.0 ; End of true expr.
    %load/vec4 v0x600003bfba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_628.2, 9;
    %load/vec4 v0x600003bfb840_0;
    %jmp/1 T_628.3, 9;
T_628.2 ; End of true expr.
    %load/vec4 v0x600003bfb9f0_0;
    %jmp/0 T_628.3, 9;
 ; End of false expr.
    %blend;
T_628.3;
    %jmp/0 T_628.1, 8;
 ; End of false expr.
    %blend;
T_628.1;
    %store/vec4 v0x600003bfb9f0_0, 0, 1;
    %jmp T_628;
    .thread T_628;
    .scope S_0x7fe328909d70;
T_629 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf42d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_629.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_629.1, 8;
T_629.0 ; End of true expr.
    %load/vec4 v0x600003bf43f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_629.2, 9;
    %load/vec4 v0x600003bf41b0_0;
    %jmp/1 T_629.3, 9;
T_629.2 ; End of true expr.
    %load/vec4 v0x600003bf4360_0;
    %jmp/0 T_629.3, 9;
 ; End of false expr.
    %blend;
T_629.3;
    %jmp/0 T_629.1, 8;
 ; End of false expr.
    %blend;
T_629.1;
    %store/vec4 v0x600003bf4360_0, 0, 1;
    %jmp T_629;
    .thread T_629;
    .scope S_0x7fe328904360;
T_630 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003bf4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_630.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_630.1, 8;
T_630.0 ; End of true expr.
    %load/vec4 v0x600003bf4cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_630.2, 9;
    %load/vec4 v0x600003bf4ab0_0;
    %jmp/1 T_630.3, 9;
T_630.2 ; End of true expr.
    %load/vec4 v0x600003bf4c60_0;
    %jmp/0 T_630.3, 9;
 ; End of false expr.
    %blend;
T_630.3;
    %jmp/0 T_630.1, 8;
 ; End of false expr.
    %blend;
T_630.1;
    %store/vec4 v0x600003bf4c60_0, 0, 1;
    %jmp T_630;
    .thread T_630;
    .scope S_0x7fe3289b7c30;
T_631 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003beae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_631.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_631.1, 8;
T_631.0 ; End of true expr.
    %load/vec4 v0x600003beaf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_631.2, 9;
    %load/vec4 v0x600003bead00_0;
    %jmp/1 T_631.3, 9;
T_631.2 ; End of true expr.
    %load/vec4 v0x600003beaeb0_0;
    %jmp/0 T_631.3, 9;
 ; End of false expr.
    %blend;
T_631.3;
    %jmp/0 T_631.1, 8;
 ; End of false expr.
    %blend;
T_631.1;
    %store/vec4 v0x600003beaeb0_0, 0, 1;
    %jmp T_631;
    .thread T_631;
    .scope S_0x7fe3289b76e0;
T_632 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003beb720_0;
    %flag_set/vec4 8;
    %jmp/0 T_632.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_632.1, 8;
T_632.0 ; End of true expr.
    %load/vec4 v0x600003beb840_0;
    %flag_set/vec4 9;
    %jmp/0 T_632.2, 9;
    %load/vec4 v0x600003beb600_0;
    %jmp/1 T_632.3, 9;
T_632.2 ; End of true expr.
    %load/vec4 v0x600003beb7b0_0;
    %jmp/0 T_632.3, 9;
 ; End of false expr.
    %blend;
T_632.3;
    %jmp/0 T_632.1, 8;
 ; End of false expr.
    %blend;
T_632.1;
    %store/vec4 v0x600003beb7b0_0, 0, 1;
    %jmp T_632;
    .thread T_632;
    .scope S_0x7fe3289b7190;
T_633 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_633.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_633.1, 8;
T_633.0 ; End of true expr.
    %load/vec4 v0x600003be41b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_633.2, 9;
    %load/vec4 v0x600003bebf00_0;
    %jmp/1 T_633.3, 9;
T_633.2 ; End of true expr.
    %load/vec4 v0x600003be4120_0;
    %jmp/0 T_633.3, 9;
 ; End of false expr.
    %blend;
T_633.3;
    %jmp/0 T_633.1, 8;
 ; End of false expr.
    %blend;
T_633.1;
    %store/vec4 v0x600003be4120_0, 0, 1;
    %jmp T_633;
    .thread T_633;
    .scope S_0x7fe3289b6c40;
T_634 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be4990_0;
    %flag_set/vec4 8;
    %jmp/0 T_634.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_634.1, 8;
T_634.0 ; End of true expr.
    %load/vec4 v0x600003be4ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_634.2, 9;
    %load/vec4 v0x600003be4870_0;
    %jmp/1 T_634.3, 9;
T_634.2 ; End of true expr.
    %load/vec4 v0x600003be4a20_0;
    %jmp/0 T_634.3, 9;
 ; End of false expr.
    %blend;
T_634.3;
    %jmp/0 T_634.1, 8;
 ; End of false expr.
    %blend;
T_634.1;
    %store/vec4 v0x600003be4a20_0, 0, 1;
    %jmp T_634;
    .thread T_634;
    .scope S_0x7fe3289b66f0;
T_635 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be5290_0;
    %flag_set/vec4 8;
    %jmp/0 T_635.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_635.1, 8;
T_635.0 ; End of true expr.
    %load/vec4 v0x600003be53b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_635.2, 9;
    %load/vec4 v0x600003be5170_0;
    %jmp/1 T_635.3, 9;
T_635.2 ; End of true expr.
    %load/vec4 v0x600003be5320_0;
    %jmp/0 T_635.3, 9;
 ; End of false expr.
    %blend;
T_635.3;
    %jmp/0 T_635.1, 8;
 ; End of false expr.
    %blend;
T_635.1;
    %store/vec4 v0x600003be5320_0, 0, 1;
    %jmp T_635;
    .thread T_635;
    .scope S_0x7fe3289b61a0;
T_636 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be5b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_636.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_636.1, 8;
T_636.0 ; End of true expr.
    %load/vec4 v0x600003be5cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_636.2, 9;
    %load/vec4 v0x600003be5a70_0;
    %jmp/1 T_636.3, 9;
T_636.2 ; End of true expr.
    %load/vec4 v0x600003be5c20_0;
    %jmp/0 T_636.3, 9;
 ; End of false expr.
    %blend;
T_636.3;
    %jmp/0 T_636.1, 8;
 ; End of false expr.
    %blend;
T_636.1;
    %store/vec4 v0x600003be5c20_0, 0, 1;
    %jmp T_636;
    .thread T_636;
    .scope S_0x7fe3289b5c50;
T_637 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be6490_0;
    %flag_set/vec4 8;
    %jmp/0 T_637.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_637.1, 8;
T_637.0 ; End of true expr.
    %load/vec4 v0x600003be65b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_637.2, 9;
    %load/vec4 v0x600003be6370_0;
    %jmp/1 T_637.3, 9;
T_637.2 ; End of true expr.
    %load/vec4 v0x600003be6520_0;
    %jmp/0 T_637.3, 9;
 ; End of false expr.
    %blend;
T_637.3;
    %jmp/0 T_637.1, 8;
 ; End of false expr.
    %blend;
T_637.1;
    %store/vec4 v0x600003be6520_0, 0, 1;
    %jmp T_637;
    .thread T_637;
    .scope S_0x7fe3289b5700;
T_638 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be6d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_638.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_638.1, 8;
T_638.0 ; End of true expr.
    %load/vec4 v0x600003be6eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_638.2, 9;
    %load/vec4 v0x600003be6c70_0;
    %jmp/1 T_638.3, 9;
T_638.2 ; End of true expr.
    %load/vec4 v0x600003be6e20_0;
    %jmp/0 T_638.3, 9;
 ; End of false expr.
    %blend;
T_638.3;
    %jmp/0 T_638.1, 8;
 ; End of false expr.
    %blend;
T_638.1;
    %store/vec4 v0x600003be6e20_0, 0, 1;
    %jmp T_638;
    .thread T_638;
    .scope S_0x7fe3289058c0;
T_639 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be7690_0;
    %flag_set/vec4 8;
    %jmp/0 T_639.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_639.1, 8;
T_639.0 ; End of true expr.
    %load/vec4 v0x600003be77b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_639.2, 9;
    %load/vec4 v0x600003be7570_0;
    %jmp/1 T_639.3, 9;
T_639.2 ; End of true expr.
    %load/vec4 v0x600003be7720_0;
    %jmp/0 T_639.3, 9;
 ; End of false expr.
    %blend;
T_639.3;
    %jmp/0 T_639.1, 8;
 ; End of false expr.
    %blend;
T_639.1;
    %store/vec4 v0x600003be7720_0, 0, 1;
    %jmp T_639;
    .thread T_639;
    .scope S_0x7fe328905ba0;
T_640 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be0000_0;
    %flag_set/vec4 8;
    %jmp/0 T_640.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_640.1, 8;
T_640.0 ; End of true expr.
    %load/vec4 v0x600003be0120_0;
    %flag_set/vec4 9;
    %jmp/0 T_640.2, 9;
    %load/vec4 v0x600003be7e70_0;
    %jmp/1 T_640.3, 9;
T_640.2 ; End of true expr.
    %load/vec4 v0x600003be0090_0;
    %jmp/0 T_640.3, 9;
 ; End of false expr.
    %blend;
T_640.3;
    %jmp/0 T_640.1, 8;
 ; End of false expr.
    %blend;
T_640.1;
    %store/vec4 v0x600003be0090_0, 0, 1;
    %jmp T_640;
    .thread T_640;
    .scope S_0x7fe328905e80;
T_641 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be0900_0;
    %flag_set/vec4 8;
    %jmp/0 T_641.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_641.1, 8;
T_641.0 ; End of true expr.
    %load/vec4 v0x600003be0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_641.2, 9;
    %load/vec4 v0x600003be07e0_0;
    %jmp/1 T_641.3, 9;
T_641.2 ; End of true expr.
    %load/vec4 v0x600003be0990_0;
    %jmp/0 T_641.3, 9;
 ; End of false expr.
    %blend;
T_641.3;
    %jmp/0 T_641.1, 8;
 ; End of false expr.
    %blend;
T_641.1;
    %store/vec4 v0x600003be0990_0, 0, 1;
    %jmp T_641;
    .thread T_641;
    .scope S_0x7fe328906160;
T_642 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be1200_0;
    %flag_set/vec4 8;
    %jmp/0 T_642.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_642.1, 8;
T_642.0 ; End of true expr.
    %load/vec4 v0x600003be1320_0;
    %flag_set/vec4 9;
    %jmp/0 T_642.2, 9;
    %load/vec4 v0x600003be10e0_0;
    %jmp/1 T_642.3, 9;
T_642.2 ; End of true expr.
    %load/vec4 v0x600003be1290_0;
    %jmp/0 T_642.3, 9;
 ; End of false expr.
    %blend;
T_642.3;
    %jmp/0 T_642.1, 8;
 ; End of false expr.
    %blend;
T_642.1;
    %store/vec4 v0x600003be1290_0, 0, 1;
    %jmp T_642;
    .thread T_642;
    .scope S_0x7fe328906440;
T_643 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be1b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_643.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_643.1, 8;
T_643.0 ; End of true expr.
    %load/vec4 v0x600003be1c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_643.2, 9;
    %load/vec4 v0x600003be19e0_0;
    %jmp/1 T_643.3, 9;
T_643.2 ; End of true expr.
    %load/vec4 v0x600003be1b90_0;
    %jmp/0 T_643.3, 9;
 ; End of false expr.
    %blend;
T_643.3;
    %jmp/0 T_643.1, 8;
 ; End of false expr.
    %blend;
T_643.1;
    %store/vec4 v0x600003be1b90_0, 0, 1;
    %jmp T_643;
    .thread T_643;
    .scope S_0x7fe328906720;
T_644 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_644.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_644.1, 8;
T_644.0 ; End of true expr.
    %load/vec4 v0x600003be2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_644.2, 9;
    %load/vec4 v0x600003be22e0_0;
    %jmp/1 T_644.3, 9;
T_644.2 ; End of true expr.
    %load/vec4 v0x600003be2490_0;
    %jmp/0 T_644.3, 9;
 ; End of false expr.
    %blend;
T_644.3;
    %jmp/0 T_644.1, 8;
 ; End of false expr.
    %blend;
T_644.1;
    %store/vec4 v0x600003be2490_0, 0, 1;
    %jmp T_644;
    .thread T_644;
    .scope S_0x7fe328906a00;
T_645 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be2d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_645.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_645.1, 8;
T_645.0 ; End of true expr.
    %load/vec4 v0x600003be2e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_645.2, 9;
    %load/vec4 v0x600003be2be0_0;
    %jmp/1 T_645.3, 9;
T_645.2 ; End of true expr.
    %load/vec4 v0x600003be2d90_0;
    %jmp/0 T_645.3, 9;
 ; End of false expr.
    %blend;
T_645.3;
    %jmp/0 T_645.1, 8;
 ; End of false expr.
    %blend;
T_645.1;
    %store/vec4 v0x600003be2d90_0, 0, 1;
    %jmp T_645;
    .thread T_645;
    .scope S_0x7fe328906ce0;
T_646 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003be3600_0;
    %flag_set/vec4 8;
    %jmp/0 T_646.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_646.1, 8;
T_646.0 ; End of true expr.
    %load/vec4 v0x600003be3720_0;
    %flag_set/vec4 9;
    %jmp/0 T_646.2, 9;
    %load/vec4 v0x600003be34e0_0;
    %jmp/1 T_646.3, 9;
T_646.2 ; End of true expr.
    %load/vec4 v0x600003be3690_0;
    %jmp/0 T_646.3, 9;
 ; End of false expr.
    %blend;
T_646.3;
    %jmp/0 T_646.1, 8;
 ; End of false expr.
    %blend;
T_646.1;
    %store/vec4 v0x600003be3690_0, 0, 1;
    %jmp T_646;
    .thread T_646;
    .scope S_0x7fe32a23ec50;
T_647 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b4ac70_0, 0, 1;
    %end;
    .thread T_647;
    .scope S_0x7fe32a23ec50;
T_648 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003b4ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.0, 8;
    %load/vec4 v0x600003b4ac70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.2, 8;
    %vpi_call/w 20 97 "$readmemh", "emptyMemory.img", v0x600003b4ad00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b4ac70_0, 0, 1;
T_648.2 ;
    %jmp T_648.1;
T_648.0 ;
    %load/vec4 v0x600003b4abe0_0;
    %load/vec4 v0x600003b4ae20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.4, 8;
    %load/vec4 v0x600003b4aac0_0;
    %load/vec4 v0x600003b4a9a0_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x600003b4ad00, 4, 0;
T_648.4 ;
T_648.1 ;
    %jmp T_648;
    .thread T_648;
    .scope S_0x7fe3289d6fd0;
T_649 ;
    %vpi_call/w 3 40 "$display", "Hello world...simulation starting" {0 0 0};
    %vpi_call/w 3 41 "$display", "See verilogsim.plog and verilogsim.ptrace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000038217a0_0, 0, 32;
    %vpi_func 3 43 "$fopen" 32, "verilogsim.ptrace" {0 0 0};
    %store/vec4 v0x600003821950_0, 0, 32;
    %vpi_func 3 44 "$fopen" 32, "verilogsim.plog" {0 0 0};
    %store/vec4 v0x6000038218c0_0, 0, 32;
    %end;
    .thread T_649;
    .scope S_0x7fe3289d6fd0;
T_650 ;
    %vpi_call/w 3 57 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003821710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003821830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003821680_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003821830_0, 0, 1;
    %end;
    .thread T_650;
    .scope S_0x7fe3289d6fd0;
T_651 ;
    %delay 50, 0;
    %load/vec4 v0x600003821680_0;
    %inv;
    %store/vec4 v0x600003821680_0, 0, 1;
    %jmp T_651;
    .thread T_651;
    .scope S_0x7fe3289d6fd0;
T_652 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003821710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003821710_0, 0, 32;
    %load/vec4 v0x600003821710_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_652.0, 5;
    %vpi_call/w 3 71 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_652.0 ;
    %jmp T_652;
    .thread T_652;
    .scope S_0x7fe3289d6fd0;
T_653 ;
    %wait E_0x6000012bc100;
    %load/vec4 v0x600003821830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.0, 8;
    %load/vec4 v0x600003821050_0;
    %flag_set/vec4 8;
    %jmp/1 T_653.5, 8;
    %load/vec4 v0x6000038214d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.5;
    %jmp/1 T_653.4, 8;
    %load/vec4 v0x6000038213b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.4;
    %jmp/0xz  T_653.2, 8;
    %load/vec4 v0x6000038217a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000038217a0_0, 0, 32;
T_653.2 ;
    %vpi_call/w 3 89 "$fdisplay", v0x6000038218c0_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x %8x", v0x600003821710_0, v0x600003821440_0, v0x6000038210e0_0, v0x6000038214d0_0, v0x6000038215f0_0, v0x600003821560_0, v0x600003821320_0, v0x6000038213b0_0, v0x600003821170_0, v0x600003821200_0, v0x600003821290_0 {0 0 0};
    %load/vec4 v0x6000038214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.6, 8;
    %vpi_call/w 3 102 "$fdisplay", v0x600003821950_0, "REG: %d VALUE: 0x%04x", v0x6000038215f0_0, v0x600003821560_0 {0 0 0};
T_653.6 ;
    %load/vec4 v0x600003821320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.8, 8;
    %vpi_call/w 3 107 "$fdisplay", v0x600003821950_0, "LOAD: ADDR: 0x%04x VALUE: 0x%04x", v0x600003821170_0, v0x600003821290_0 {0 0 0};
T_653.8 ;
    %load/vec4 v0x6000038213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.10, 8;
    %vpi_call/w 3 112 "$fdisplay", v0x600003821950_0, "STORE: ADDR: 0x%04x VALUE: 0x%04x", v0x600003821170_0, v0x600003821200_0 {0 0 0};
T_653.10 ;
    %load/vec4 v0x600003821050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.12, 8;
    %vpi_call/w 3 116 "$fdisplay", v0x6000038218c0_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call/w 3 117 "$fdisplay", v0x6000038218c0_0, "SIMLOG:: sim_cycles %d\012", v0x600003821710_0 {0 0 0};
    %vpi_call/w 3 118 "$fdisplay", v0x6000038218c0_0, "SIMLOG:: inst_count %d\012", v0x6000038217a0_0 {0 0 0};
    %vpi_call/w 3 120 "$fclose", v0x600003821950_0 {0 0 0};
    %vpi_call/w 3 121 "$fclose", v0x6000038218c0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call/w 3 123 "$finish" {0 0 0};
T_653.12 ;
T_653.0 ;
    %jmp T_653;
    .thread T_653;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "project-phase2-testbench.v";
    "CPU.sv";
    "ALU.sv";
    "PADDSB.sv";
    "CLA_4bit.sv";
    "RED.sv";
    "CLA_8bit.sv";
    "ROR.sv";
    "SATADDSUB_16bit.sv";
    "Shifter.sv";
    "D_X_Flops.sv";
    "Register.v";
    "M_W_Flops.sv";
    "X_M_Flops.sv";
    "Branch.v";
    "CLA_16bit.v";
    "Control.v";
    "memory.v";
    "F_D_Flops.sv";
    "FLAG_Reg.sv";
    "Forwarding_Unit.sv";
    "Data_Hazard_Detect.sv";
    "PC.v";
    "RegisterFile.v";
