// Seed: 615564678
module module_0 (
    input supply1 id_0
    , id_15,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri1 id_13
);
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3,
    output supply1 id_4
);
  assign id_2 = id_3;
  wire id_6;
  wire id_7 = id_7;
  nor (id_0, id_7, id_3, id_6);
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_0, id_1, id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
