%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-10-26T12:54:33-04:00*%
%TF.ProjectId,SeedSBC_rev1_1,53656564-5342-4435-9f72-6576315f312e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-10-26 12:54:33*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,HeatsinkPad*%
%ADD10O,2.100000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD11O,1.800000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X-0.350000X-0.625000X0.350000X-0.625000X0.350000X0.625000X-0.350000X0.625000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.200000X1.750000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD14O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.700000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD18C,0.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20C,0.850000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD22C,0.300000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD23C,1.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD24C,0.150000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD25C,0.100000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD26C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,Net-(J6-SHIELD)*%
%TO.C,J6*%
X108257500Y-111905000D03*
D11*
X104077500Y-111905000D03*
D10*
X108257500Y-120545000D03*
D11*
X104077500Y-120545000D03*
%TD*%
D12*
%TO.N,V_BAT*%
%TO.C,J3*%
X111960000Y-123740000D03*
D13*
%TO.N,GND*%
X113960000Y-123740000D03*
%TD*%
D14*
%TO.N,GND*%
%TO.C,J1*%
X170140000Y-82815000D03*
D15*
X170140000Y-78635000D03*
D14*
X161500000Y-82815000D03*
D15*
X161500000Y-78635000D03*
%TD*%
D14*
%TO.N,GND*%
%TO.C,J7*%
X155320000Y-82815000D03*
D15*
X155320000Y-78635000D03*
D14*
X146680000Y-82815000D03*
D15*
X146680000Y-78635000D03*
%TD*%
D16*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
%TO.C,J4*%
X119380000Y-124460000D03*
D17*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121920000Y-124460000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X124460000Y-124460000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X127000000Y-124460000D03*
%TO.N,P3V3*%
X129540000Y-124460000D03*
%TO.N,GND*%
X132080000Y-124460000D03*
%TD*%
D18*
%TO.N,GND*%
%TO.C,U9*%
X116647500Y-117030000D03*
X117827500Y-117030000D03*
X116647500Y-115850000D03*
X117827500Y-115850000D03*
%TD*%
D16*
%TO.N,GND*%
%TO.C,J8*%
X170180000Y-124460000D03*
D17*
%TO.N,/FPGA + SRAM/IO_B1*%
X167640000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B2*%
X165100000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B3*%
X162560000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B4*%
X160020000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B5*%
X157480000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B6*%
X154940000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B7*%
X152400000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B8*%
X149860000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B9*%
X147320000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B10*%
X144780000Y-124460000D03*
%TO.N,GND*%
X142240000Y-124460000D03*
%TO.N,P3V3*%
X139700000Y-124460000D03*
%TO.N,V_BAT*%
X137160000Y-124460000D03*
%TD*%
D16*
%TO.N,GND*%
%TO.C,J5*%
X142240000Y-78740000D03*
D17*
%TO.N,/FPGA + SRAM/IO_T1*%
X139700000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T2*%
X137160000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T3*%
X134620000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T4*%
X132080000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T5*%
X129540000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T6*%
X127000000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T7*%
X124460000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T8*%
X121920000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T9*%
X119380000Y-78740000D03*
%TO.N,/FPGA + SRAM/IO_T10*%
X116840000Y-78740000D03*
%TO.N,USB_VBUS2*%
X114300000Y-78740000D03*
%TO.N,EN*%
X111760000Y-78740000D03*
%TO.N,USB_VBUS*%
X109220000Y-78740000D03*
%TD*%
D19*
%TO.N,EXT_PLL2P*%
%TO.C,J9*%
X132080000Y-93000000D03*
D20*
%TO.N,EXT_PLL2N*%
X132080000Y-94000000D03*
%TO.N,EXT_PLL1P*%
X132080000Y-95000000D03*
%TO.N,EXT_PLL1N*%
X132080000Y-96000000D03*
%TD*%
D21*
%TO.N,P2V5*%
X145400000Y-93500000D03*
%TO.N,Net-(D3-BK)*%
X171990000Y-120940000D03*
%TO.N,GND*%
X121560000Y-98760000D03*
D22*
X120500000Y-103000000D03*
D21*
X155150000Y-113400000D03*
X159150000Y-84170000D03*
X150640000Y-109010000D03*
X157700000Y-84170000D03*
X155200000Y-109040000D03*
X159130000Y-88350000D03*
X150640000Y-113390000D03*
X123441331Y-103283871D03*
X108900000Y-109400000D03*
X157680000Y-88340000D03*
X108828091Y-123041263D03*
X121550000Y-86630000D03*
X147813171Y-93290187D03*
X140690000Y-87650000D03*
X142880000Y-93280000D03*
%TO.N,V_SYS*%
X109400437Y-94291884D03*
X117690000Y-111313769D03*
X109416600Y-89957400D03*
X117796100Y-114069354D03*
X106416600Y-89957400D03*
X104690000Y-104740000D03*
X108600000Y-96100000D03*
X104370000Y-90510000D03*
X106160000Y-104750000D03*
X116332753Y-112564539D03*
D22*
X118700000Y-117200000D03*
D21*
%TO.N,Net-(D3-GK)*%
X171990000Y-118850000D03*
%TO.N,Net-(D3-RK)*%
X172000000Y-119890000D03*
D22*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X118120000Y-85200000D03*
%TO.N,/FPGA + SRAM/LED_B*%
X135700000Y-104800000D03*
D21*
X169170000Y-121350000D03*
D22*
%TO.N,/FPGA + SRAM/SD_CLK*%
X118120000Y-87400000D03*
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X138900000Y-104000000D03*
X126700000Y-96800000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118120000Y-84100000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X171020000Y-101850000D03*
X142100000Y-100800000D03*
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X127200000Y-96800000D03*
X137300000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X171020000Y-106850000D03*
X140500000Y-104800000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118120000Y-90700000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X140500000Y-98400000D03*
X169750000Y-98350000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X140500000Y-97600000D03*
X171020000Y-97850000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X169750000Y-102350000D03*
X141300000Y-100800000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X139700000Y-97600000D03*
X169750000Y-97350000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121701000Y-112501000D03*
X143200000Y-112100000D03*
%TO.N,EXT_PLL1N*%
X139700000Y-105600000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X143200000Y-113370000D03*
X123300000Y-113400000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X171020000Y-103850000D03*
X141300000Y-102400000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X142900000Y-104800000D03*
X136025000Y-109560000D03*
%TO.N,/FPGA + SRAM/FPGA/A16*%
X138900000Y-97600000D03*
X171020000Y-95850000D03*
%TO.N,/FPGA + SRAM/USB3_DP*%
X137300000Y-99200000D03*
D21*
X165370000Y-91540000D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/A0*%
X140500000Y-105600000D03*
X169750000Y-107350000D03*
%TO.N,P1V2*%
X138100000Y-103200000D03*
X141300000Y-103200000D03*
D21*
X113601868Y-97358040D03*
D22*
X138100000Y-100000000D03*
X141300000Y-100000000D03*
D21*
X111850000Y-97360000D03*
D22*
%TO.N,/FPGA + SRAM/USB3_DN*%
X138100000Y-99200000D03*
D21*
X166160000Y-91560000D03*
D22*
%TO.N,/FPGA + SRAM/LED_R*%
X136500000Y-104000000D03*
D21*
X169170000Y-119890000D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X171020000Y-98850000D03*
X141300000Y-98400000D03*
%TO.N,/SD MMC/SD_CMD*%
X118120000Y-89600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X142100000Y-102400000D03*
X169750000Y-103350000D03*
D21*
%TO.N,USB_VBUS*%
X111530000Y-113909267D03*
X115477983Y-115303221D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X171020000Y-99850000D03*
X141300000Y-99200000D03*
D21*
%TO.N,P3V3*%
X131054636Y-106531013D03*
D22*
X138100000Y-102400000D03*
D21*
X149650000Y-115120000D03*
X124171159Y-109695795D03*
X113295500Y-106900000D03*
X112190000Y-104740000D03*
X125547678Y-91021303D03*
X128193413Y-101606587D03*
X174320000Y-100030000D03*
X122091162Y-109098405D03*
X126800000Y-93545219D03*
X132073916Y-110537824D03*
X128600000Y-93536958D03*
X176840000Y-118840000D03*
D22*
X141300000Y-101600000D03*
D21*
X143510000Y-119580000D03*
D22*
X139700000Y-100000000D03*
D21*
X111536525Y-101999133D03*
D22*
X139700000Y-103200000D03*
D21*
X143922983Y-107222885D03*
X132070000Y-112000000D03*
D22*
X122700000Y-106200000D03*
D21*
X125548907Y-92477174D03*
X170040000Y-109660000D03*
X125629130Y-109700650D03*
X127090000Y-109700000D03*
D22*
X138100000Y-100800000D03*
D21*
X111540000Y-103310000D03*
D22*
%TO.N,/FPGA + SRAM/CDONE*%
X146140521Y-107100000D03*
X146140521Y-115059479D03*
%TO.N,EXT_PLL1P*%
X139700000Y-104000000D03*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X118120000Y-91800000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X142100000Y-103200000D03*
X169750000Y-104350000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X169750000Y-99350000D03*
X140500000Y-99200000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X171020000Y-102850000D03*
X142100000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X171020000Y-100850000D03*
X142100000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X140500000Y-104000000D03*
X171020000Y-105850000D03*
%TO.N,/FPGA + SRAM/LED_G*%
X137300000Y-104000000D03*
D21*
X169170000Y-118400000D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X140500000Y-100000000D03*
X169750000Y-100350000D03*
D21*
%TO.N,P2V5*%
X126198000Y-111901000D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X171020000Y-104850000D03*
X140500000Y-103200000D03*
%TO.N,/FPGA + SRAM/USB2_DP*%
X136500000Y-98400000D03*
D21*
X150730000Y-91070000D03*
D22*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X135150000Y-110250000D03*
X142100000Y-104800000D03*
X136025000Y-110830000D03*
X122400000Y-110800000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X169750000Y-105350000D03*
X141300000Y-104000000D03*
%TO.N,/FPGA + SRAM/USB2_DN*%
X135700000Y-98400000D03*
X150780000Y-91730000D03*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X171690000Y-109030000D03*
X138100000Y-104000000D03*
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X135700000Y-104000000D03*
X126200000Y-96800000D03*
D21*
%TO.N,Net-(U7-CS)*%
X125602622Y-94916128D03*
D22*
X121700000Y-97300000D03*
%TO.N,Net-(U7-CLK)*%
X122200000Y-97300000D03*
D21*
X125610283Y-95866132D03*
D22*
%TO.N,Net-(U8-REF)*%
X120500000Y-100500000D03*
%TO.N,Net-(U8-~{RESET})*%
X120500000Y-104500000D03*
D21*
%TO.N,/USB/D1-*%
X121359783Y-100978412D03*
X110340000Y-115470000D03*
D22*
%TO.N,Net-(U8-VPLL)*%
X120500000Y-102000000D03*
%TO.N,Net-(U8-VPHY)*%
X120500000Y-99500000D03*
D23*
%TO.N,USB_VBUS2*%
X112410000Y-85540000D03*
D21*
X162050000Y-85830000D03*
X146700000Y-85190000D03*
X170050000Y-85200000D03*
D23*
X112420000Y-82980000D03*
D21*
X154730000Y-85820000D03*
%TD*%
D24*
%TO.N,/FPGA + SRAM/LED_B*%
X139700000Y-107700000D02*
X144900000Y-112900000D01*
X135700000Y-107700000D02*
X139700000Y-107700000D01*
X144900000Y-112900000D02*
X144900000Y-115600000D01*
X144900000Y-115600000D02*
X148500000Y-119200000D01*
X148500000Y-119200000D02*
X167020000Y-119200000D01*
X135700000Y-104800000D02*
X135700000Y-107700000D01*
X167020000Y-119200000D02*
X169170000Y-121350000D01*
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X126700000Y-96867100D02*
X126700000Y-96800000D01*
X133432900Y-103600000D02*
X126700000Y-96867100D01*
X138500000Y-103600000D02*
X133432900Y-103600000D01*
X138900000Y-104000000D02*
X138500000Y-103600000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X169339998Y-101850000D02*
X168289998Y-100800000D01*
X171020000Y-101850000D02*
X169339998Y-101850000D01*
X168289998Y-100800000D02*
X142100000Y-100800000D01*
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X137300000Y-103200000D02*
X133600000Y-103200000D01*
X133600000Y-103200000D02*
X127200000Y-96800000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X171020000Y-106850000D02*
X169340000Y-106850000D01*
X140900000Y-105200000D02*
X140500000Y-104800000D01*
X169340000Y-106850000D02*
X167690000Y-105200000D01*
X167690000Y-105200000D02*
X140900000Y-105200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X140500000Y-98400000D02*
X140876000Y-98024000D01*
X168982254Y-98024000D02*
X169308254Y-98350000D01*
X140876000Y-98024000D02*
X168982254Y-98024000D01*
X169308254Y-98350000D02*
X169750000Y-98350000D01*
D25*
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X170355755Y-97850000D02*
X171020000Y-97850000D01*
D24*
X140500000Y-97600000D02*
X169058254Y-97600000D01*
X169308254Y-97850000D02*
X170355755Y-97850000D01*
X169058254Y-97600000D02*
X169308254Y-97850000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X168122900Y-101200000D02*
X141700000Y-101200000D01*
X169272900Y-102350000D02*
X168122900Y-101200000D01*
X169750000Y-102350000D02*
X169272900Y-102350000D01*
X141700000Y-101200000D02*
X141300000Y-100800000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X141000000Y-96300000D02*
X139700000Y-97600000D01*
X169340000Y-97350000D02*
X168290000Y-96300000D01*
X168290000Y-96300000D02*
X141000000Y-96300000D01*
X169750000Y-97350000D02*
X169340000Y-97350000D01*
D26*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121800000Y-112600000D02*
X142700000Y-112600000D01*
X142700000Y-112600000D02*
X143200000Y-112100000D01*
X121701000Y-112501000D02*
X121800000Y-112600000D01*
D24*
%TO.N,EXT_PLL1N*%
X139300000Y-101200000D02*
X134200000Y-101200000D01*
X134200000Y-98120000D02*
X132080000Y-96000000D01*
X134200000Y-101200000D02*
X134200000Y-98120000D01*
X139300000Y-105200000D02*
X139300000Y-101200000D01*
X139700000Y-105600000D02*
X139300000Y-105200000D01*
D26*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X123300000Y-113400000D02*
X143170000Y-113400000D01*
X143170000Y-113400000D02*
X143200000Y-113370000D01*
D24*
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X171020000Y-103850000D02*
X169272900Y-103850000D01*
X141700000Y-102800000D02*
X141300000Y-102400000D01*
X168222900Y-102800000D02*
X141700000Y-102800000D01*
X169272900Y-103850000D02*
X168222900Y-102800000D01*
%TO.N,/FPGA + SRAM/FPGA/A16*%
X140650000Y-95850000D02*
X138900000Y-97600000D01*
X171020000Y-95850000D02*
X140650000Y-95850000D01*
D26*
%TO.N,/FPGA + SRAM/USB3_DP*%
X163003606Y-94950000D02*
X165544999Y-92408607D01*
X139331802Y-94950000D02*
X163003606Y-94950000D01*
X137475000Y-96806802D02*
X139331802Y-94950000D01*
X165544999Y-91714999D02*
X165370000Y-91540000D01*
X137300000Y-99200000D02*
X137475000Y-99025000D01*
X165544999Y-92408607D02*
X165544999Y-91714999D01*
X137475000Y-99025000D02*
X137475000Y-96806802D01*
D24*
%TO.N,/FPGA + SRAM/FPGA/A0*%
X168090000Y-106100000D02*
X141000000Y-106100000D01*
X169340000Y-107350000D02*
X168090000Y-106100000D01*
X141000000Y-106100000D02*
X140500000Y-105600000D01*
X169750000Y-107350000D02*
X169340000Y-107350000D01*
D26*
%TO.N,/FPGA + SRAM/USB3_DN*%
X163190000Y-95400000D02*
X165995001Y-92594999D01*
X138100000Y-99200000D02*
X137925000Y-99025000D01*
X165995001Y-91724999D02*
X166160000Y-91560000D01*
X137925000Y-99025000D02*
X137925000Y-96993198D01*
X137925000Y-96993198D02*
X139518198Y-95400000D01*
X139518198Y-95400000D02*
X163190000Y-95400000D01*
X165995001Y-92594999D02*
X165995001Y-91724999D01*
D24*
%TO.N,/FPGA + SRAM/LED_R*%
X139900000Y-107300000D02*
X145300000Y-112700000D01*
X136500000Y-104000000D02*
X136500000Y-107300000D01*
X168080000Y-118800000D02*
X169170000Y-119890000D01*
X136500000Y-107300000D02*
X139900000Y-107300000D01*
X148700000Y-118800000D02*
X168080000Y-118800000D01*
X145300000Y-115400000D02*
X148700000Y-118800000D01*
X145300000Y-112700000D02*
X145300000Y-115400000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X169308254Y-98850000D02*
X171020000Y-98850000D01*
X141300000Y-98400000D02*
X168858254Y-98400000D01*
X168858254Y-98400000D02*
X169308254Y-98850000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X168389998Y-102400000D02*
X142100000Y-102400000D01*
X169750000Y-103350000D02*
X169340000Y-103350000D01*
X169241000Y-103251000D02*
X169240998Y-103251000D01*
X169340000Y-103350000D02*
X169241000Y-103251000D01*
X169240998Y-103251000D02*
X168389998Y-102400000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X168622900Y-99200000D02*
X141300000Y-99200000D01*
X171020000Y-99850000D02*
X169272900Y-99850000D01*
X169272900Y-99850000D02*
X168622900Y-99200000D01*
%TO.N,/FPGA + SRAM/CDONE*%
X146140521Y-107100000D02*
X146140521Y-115059479D01*
%TO.N,EXT_PLL1P*%
X134900000Y-97820000D02*
X132080000Y-95000000D01*
X140100000Y-100400000D02*
X134900000Y-100400000D01*
X134900000Y-100400000D02*
X134900000Y-97820000D01*
X139700000Y-104000000D02*
X140100000Y-103600000D01*
X140100000Y-103600000D02*
X140100000Y-100400000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X169750000Y-104350000D02*
X169272900Y-104350000D01*
X168122900Y-103200000D02*
X142100000Y-103200000D01*
X169272900Y-104350000D02*
X168122900Y-103200000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X168722898Y-98800000D02*
X140900000Y-98800000D01*
X169272898Y-99350000D02*
X168722898Y-98800000D01*
X140900000Y-98800000D02*
X140500000Y-99200000D01*
X169750000Y-99350000D02*
X169272898Y-99350000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X171020000Y-102850000D02*
X169340000Y-102850000D01*
X169340000Y-102850000D02*
X168090000Y-101600000D01*
X168090000Y-101600000D02*
X142100000Y-101600000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X171020000Y-100850000D02*
X169272898Y-100850000D01*
X168422898Y-100000000D02*
X142100000Y-100000000D01*
X169272898Y-100850000D02*
X168422898Y-100000000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X167889998Y-104400000D02*
X141467100Y-104400000D01*
X141467100Y-104400000D02*
X141466100Y-104401000D01*
X171020000Y-105850000D02*
X169339998Y-105850000D01*
X141133900Y-104401000D02*
X141132900Y-104400000D01*
X169339998Y-105850000D02*
X167889998Y-104400000D01*
X141132900Y-104400000D02*
X140900000Y-104400000D01*
X140900000Y-104400000D02*
X140500000Y-104000000D01*
X141466100Y-104401000D02*
X141133900Y-104401000D01*
%TO.N,/FPGA + SRAM/LED_G*%
X137300000Y-106900000D02*
X140100000Y-106900000D01*
X137300000Y-104000000D02*
X137300000Y-106900000D01*
X145739521Y-115225579D02*
X148913942Y-118400000D01*
X148913942Y-118400000D02*
X169170000Y-118400000D01*
X145739521Y-112539521D02*
X145739521Y-115225579D01*
X140100000Y-106900000D02*
X145739521Y-112539521D01*
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X141133900Y-99601000D02*
X141132900Y-99600000D01*
X141132900Y-99600000D02*
X140900000Y-99600000D01*
X169272900Y-100350000D02*
X168522900Y-99600000D01*
X141467100Y-99600000D02*
X141466100Y-99601000D01*
X141466100Y-99601000D02*
X141133900Y-99601000D01*
X169750000Y-100350000D02*
X169272900Y-100350000D01*
X168522900Y-99600000D02*
X141467100Y-99600000D01*
X140900000Y-99600000D02*
X140500000Y-100000000D01*
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X141932900Y-103600000D02*
X140883550Y-103600000D01*
X142267100Y-103600000D02*
X142266100Y-103601000D01*
X168022900Y-103600000D02*
X142267100Y-103600000D01*
X141933900Y-103601000D02*
X141932900Y-103600000D01*
X169272900Y-104850000D02*
X168022900Y-103600000D01*
X140500000Y-103216450D02*
X140500000Y-103200000D01*
X140883550Y-103600000D02*
X140500000Y-103216450D01*
X171020000Y-104850000D02*
X169272900Y-104850000D01*
X142266100Y-103601000D02*
X141933900Y-103601000D01*
D26*
%TO.N,/FPGA + SRAM/USB2_DP*%
X136325000Y-98225000D02*
X136325000Y-96993198D01*
X148918198Y-94500000D02*
X151230878Y-92187320D01*
X151230878Y-91725000D02*
X151230878Y-91570878D01*
X151230878Y-91570878D02*
X150730000Y-91070000D01*
X151230878Y-92187320D02*
X151230878Y-91725000D01*
X136325000Y-96993198D02*
X138818198Y-94500000D01*
X138818198Y-94500000D02*
X148918198Y-94500000D01*
X136500000Y-98400000D02*
X136325000Y-98225000D01*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X122700000Y-111100000D02*
X122400000Y-110800000D01*
X134200000Y-111100000D02*
X122700000Y-111100000D01*
X135050000Y-110250000D02*
X134200000Y-111100000D01*
X135150000Y-110250000D02*
X135050000Y-110250000D01*
D24*
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X167922900Y-104000000D02*
X141300000Y-104000000D01*
X169750000Y-105350000D02*
X169272900Y-105350000D01*
X169272900Y-105350000D02*
X167922900Y-104000000D01*
D26*
%TO.N,/FPGA + SRAM/USB2_DN*%
X135875000Y-96806802D02*
X138631802Y-94050000D01*
X135700000Y-98400000D02*
X135875000Y-98225000D01*
X148731802Y-94050000D02*
X150780876Y-92000926D01*
X138631802Y-94050000D02*
X148731802Y-94050000D01*
X150780876Y-92000926D02*
X150780876Y-91730876D01*
X135875000Y-98225000D02*
X135875000Y-96806802D01*
X150780876Y-91730876D02*
X150780000Y-91730000D01*
D24*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X138100000Y-104000000D02*
X138100000Y-106500000D01*
X138100000Y-106500000D02*
X167852502Y-106500000D01*
X167852502Y-106500000D02*
X170382502Y-109030000D01*
X170382502Y-109030000D02*
X171690000Y-109030000D01*
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X133332900Y-104000000D02*
X126200000Y-96867100D01*
X126200000Y-96867100D02*
X126200000Y-96800000D01*
X135700000Y-104000000D02*
X133332900Y-104000000D01*
%TO.N,Net-(U7-CS)*%
X125602622Y-94916128D02*
X125596094Y-94909600D01*
X123690401Y-94909600D02*
X121700000Y-96900001D01*
X125596094Y-94909600D02*
X123690401Y-94909600D01*
X121700000Y-96900001D02*
X121700000Y-97300000D01*
%TO.N,Net-(U7-CLK)*%
X125610283Y-95866132D02*
X125603751Y-95859600D01*
X123236789Y-95859600D02*
X122200000Y-96896389D01*
X122200000Y-96896389D02*
X122200000Y-97300000D01*
X125603751Y-95859600D02*
X123236789Y-95859600D01*
D26*
%TO.N,/USB/D1-*%
X110340000Y-115470000D02*
X111399940Y-115470000D01*
X111399940Y-115470000D02*
X121386600Y-105483340D01*
X121386600Y-101005229D02*
X121359783Y-100978412D01*
X121386600Y-105483340D02*
X121386600Y-101005229D01*
%TD*%
M02*
