//
// Copyright (C) 2023-2024 Intel Corporation.
// SPDX-License-Identifier: Apache 2.0
//

// RUN: vpux-opt --split-input-file --init-compiler="vpu-arch=%arch%" --convert-VPUIPDPU-to-NPUReg40XX --create-elf-relocations %s | FileCheck %s
// REQUIRES: arch-NPU40XX

module @DPURelocTest {
    IE.CNNNetwork entryPoint : @main inputsInfo : {
        DataInfo "input_0" : tensor<1x16x16x16xf16>
        DataInfo "input_1" : tensor<16x1x1x1xi64>
    } outputsInfo : {
        DataInfo "output_0" : tensor<1x16x64x64xf16>
    }
    func.func @main() {
        ELF.Main @ELFMain {
            ELF.CreateLogicalSection @builtin.data.nncmx0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareBuffer @DeclareBuffer_ActIn !VPUASM.Buffer< "CMX_NN"[0] <196736> : memref<1x16x16x16xf16,  [@CMX_NN, 0]> :  swizzling(0)>
                VPUASM.DeclareBuffer @DeclareBuffer_ActOut !VPUASM.Buffer< "CMX_NN"[0] <128> : memref<1x16x64x64xf16,  [@CMX_NN, 0]> :  swizzling(0)>
            }
            ELF.CreateLogicalSection @builtin.tasks.DPUVariant0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareTaskBuffer @DeclareTaskBuffer_DPUVariant_0 idx(!VPURegMapped.Index<0:0:0>) <DPUVariant>
            }
            ELF.CreateLogicalSection @builtin.tasks.DPUInvariant0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareTaskBuffer @DeclareTaskBuffer_DPUInvariant_0 idx(!VPURegMapped.Index<0:0:0>) <DPUInvariant>
            }
            ELF.CreateSection @text.invariants aligned(64) secType(SHT_PROGBITS) secFlags(SHF_ALLOC) {
                VPUIPDPU.DPUInvariant @DPUInvariant_0 {task_index = !VPURegMapped.Index<0:0:0>, task_location = @builtin.tasks.DPUInvariant0::@DeclareTaskBuffer_DPUInvariant_0, input = @builtin.data.nncmx0::@DeclareBuffer_ActIn, output = @builtin.data.nncmx0::@DeclareBuffer_ActOut, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>, mpe_frequent_mode = #VPU.mpe_mode<CUBOID_16x16>, start_after = 0 : ui64, clean_after = 0 : ui64}
                    DPUCfg : {
                    ^bb0(%act_in: memref<1x16x16x16xf16,  [@CMX_NN, 0]>,
                        %act_out: memref<1x16x64x64xf16,  [@CMX_NN, 0]>):
                    VPUIPDPU.IDUCfg {
                        VPUIPDPU.IDUInActivations in_activations(%act_in: memref<1x16x16x16xf16,  [@CMX_NN, 0]>)
                    }
                    VPUIPDPU.PPECfg {
                        VPUIPDPU.PPEFpAddMultBypass bypass_mode(ON)
                    }
                    VPUIPDPU.ODUCfg {
                        VPUIPDPU.ODUOutTensorSize dim_x(64) dim_y(64) dim_z(16)
                        VPUIPDPU.ODUOutActivations out_activations(%act_out: memref<1x16x64x64xf16,  [@CMX_NN, 0]>) data_width(ODU_DTYPE_16BIT)
                    }
                }
            }
            ELF.CreateSection @text.variants aligned(64) secType(SHT_PROGBITS) secFlags(SHF_ALLOC) {
                VPUIPDPU.DPUVariant @DPUVariant_0 invariant(@builtin.tasks.DPUInvariant0::@DeclareTaskBuffer_DPUInvariant_0) {task_index = !VPURegMapped.Index<0:0:0>, task_location = @builtin.tasks.DPUVariant0::@DeclareTaskBuffer_DPUVariant_0, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>}
                DPUCfg: {
                    VPUIPDPU.ODUOutSubtensor begin_coord_x(1) begin_coord_y(32) begin_coord_z(64) end_coord_x(63) end_coord_y(63) end_coord_z(15)
                }
            }
            ELF.CreateSymbolTableSection @symtab secFlags("SHF_NONE") {
                ELF.Symbol @elfsym.builtin.data.nncmx0 of(@builtin.data.nncmx0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.builtin.tasks.DPUVariant0 of(@builtin.tasks.DPUVariant0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.builtin.tasks.DPUInvariant0 of(@builtin.tasks.DPUInvariant0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.text.invariants of(@text.invariants) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.text.variants of(@text.variants) type(<STT_SECTION>) size(0) value(0)
            }
        }

        return
    }
}

// CHECK:       ELF.CreateRelocationSection @rela.text.invariants.symtab
// CHECK-SAME:     target(@text.invariants)
// CHECK-SAME:     symtab(@symtab)
// CHECK-SAME:     secFlags("SHF_NONE") {
// Input Relocs:
//      tensor_start:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
//      act_offset[1]:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
//      act_offset[2]:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
//      act_offset[3]:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
// Weights Relocs (relocation generated because nce_task_type is MAXPOOL)
//      wt_offset:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
// Output Relocs:
//      odu_ac_base:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.data.nncmx0)
// CHECK-SAME:        relocType(<R_VPU_LO_21>)
// CHECK-SAME:        addend({{[0-9]+}})
// relocation for preemtion workaround:
//      tensor_mode.pad_value:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.tasks.DPUInvariant0)
// CHECK-SAME:        relocType(<R_VPU_16_LSB_21_RSHIFT_5_LSHIFT_16>)
// CHECK-SAME:        addend({{[0-9]+}})

// CHECK:       ELF.CreateRelocationSection @rela.text.variants.symtab
// CHECK-SAME:    target(@text.variants)
// CHECK-SAME:    symtab(@symtab)
// CHECK-SAME:    secFlags("SHF_NONE") {
// invariant pointer Relocs:
//      invariant_.ptr:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.tasks.DPUInvariant0)
// CHECK-SAME:        relocType(<R_VPU_64_BIT_OR_B21_B26_UNSET>)
// CHECK-SAME:        addend({{[0-9]+}})
//      invar_ptr:
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.tasks.DPUInvariant0)
// CHECK-SAME:        relocType(<R_VPU_16_LSB_21_RSHIFT_5>)
// CHECK-SAME:        addend({{[0-9]+}})
// relocation for preemtion workaround:
//      dpu_cfg: cfg_Reserved_4, cfg_Reserved_5, cfg_Reserved_6
// CHECK:           ELF.Reloc
// CHECK-SAME:        offset({{[0-9]+}})
// CHECK-SAME:        sourceSym(@symtab::@elfsym.builtin.tasks.DPUVariant0)
// CHECK-SAME:        relocType(<R_VPU_16_LSB_21_RSHIFT_5_LSHIFT_CUSTOM>)
// CHECK-SAME:        addend({{[0-9]+}})

// -----

module @DPULLRelocTest {
    IE.CNNNetwork entryPoint : @main inputsInfo : {
        DataInfo "input_0" : tensor<1x16x16x16xf16>
        DataInfo "input_1" : tensor<16x1x1x1xi64>
    } outputsInfo : {
        DataInfo "output_0" : tensor<1x16x64x64xf16>
    }
    func.func @main() {
        ELF.Main @ELFMain {
            ELF.CreateLogicalSection @builtin.data.nncmx0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareBuffer @DeclareBuffer_ActIn !VPUASM.Buffer< "CMX_NN"[0] <196736> : memref<1x16x16x16xf16,  [@CMX_NN, 0]> :  swizzling(0)>
                VPUASM.DeclareBuffer @DeclareBuffer_ActOut !VPUASM.Buffer< "CMX_NN"[0] <128> : memref<1x16x64x64xf16,  [@CMX_NN, 0]> :  swizzling(0)>
            }
            ELF.CreateLogicalSection @builtin.tasks.DPUVariant0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareTaskBuffer @DeclareTaskBuffer_DPUVariant_0 idx(!VPURegMapped.Index<0:0:0>) <DPUVariant>
                VPUASM.DeclareTaskBuffer @DeclareTaskBuffer_DPUVariant_1 idx(!VPURegMapped.Index<0:0:0>) <DPUVariant>
            }

            ELF.CreateLogicalSection @builtin.tasks.DPUInvariant0 aligned(64) secType(SHT_NOBITS) secFlags(SHF_ALLOC) {
                VPUASM.DeclareTaskBuffer @DeclareTaskBuffer_DPUInvariant_0 idx(!VPURegMapped.Index<0:0:0>) <DPUInvariant>
            }

            ELF.CreateSection @text.invariants aligned(64) secType(SHT_PROGBITS) secFlags(SHF_ALLOC) {
                VPUIPDPU.DPUInvariant @DPUInvariant_0 {task_index = !VPURegMapped.Index<0:0:0>, task_location = @builtin.tasks.DPUInvariant0::@DeclareTaskBuffer_DPUInvariant_0, input = @builtin.data.nncmx0::@DeclareBuffer_ActIn, output = @builtin.data.nncmx0::@DeclareBuffer_ActOut, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>, mpe_frequent_mode = #VPU.mpe_mode<CUBOID_16x16>, start_after = 0 : ui64, clean_after = 0 : ui64}
                    DPUCfg : {
                    ^bb0(%act_in: memref<1x16x16x16xf16,  [@CMX_NN, 0]>,
                        %act_out: memref<1x16x64x64xf16,  [@CMX_NN, 0]>):
                    VPUIPDPU.IDUCfg {
                        VPUIPDPU.IDUInActivations in_activations(%act_in: memref<1x16x16x16xf16,  [@CMX_NN, 0]>)
                    }
                    VPUIPDPU.PPECfg {
                        VPUIPDPU.PPEFpAddMultBypass bypass_mode(ON)
                    }
                    VPUIPDPU.ODUCfg {
                        VPUIPDPU.ODUOutTensorSize dim_x(64) dim_y(64) dim_z(16)
                        VPUIPDPU.ODUOutActivations out_activations(%act_out: memref<1x16x64x64xf16,  [@CMX_NN, 0]>) data_width(ODU_DTYPE_16BIT)
                    }
                }
            }
            ELF.CreateSection @text.variants aligned(64) secType(SHT_PROGBITS) secFlags(SHF_ALLOC) {
                VPUIPDPU.DPUVariant @DPUVariant_0 nextLink(@text.variants::@DPUVariant_1) invariant(@builtin.tasks.DPUInvariant0::@DeclareTaskBuffer_DPUInvariant_0) {task_index = !VPURegMapped.Index<0:0:0>, task_location = @builtin.tasks.DPUVariant0::@DeclareTaskBuffer_DPUVariant_0, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>}
                DPUCfg: {
                    VPUIPDPU.ODUOutSubtensor begin_coord_x(1) begin_coord_y(32) begin_coord_z(64) end_coord_x(63) end_coord_y(63) end_coord_z(15)
                }

                VPUIPDPU.DPUVariant @DPUVariant_1 invariant(@builtin.tasks.DPUInvariant0::@DeclareTaskBuffer_DPUInvariant_0) {task_index = !VPURegMapped.Index<0:0:1>, task_location = @builtin.tasks.DPUVariant0::@DeclareTaskBuffer_DPUVariant_1, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>}
                DPUCfg: {
                    VPUIPDPU.ODUOutSubtensor begin_coord_x(1) begin_coord_y(32) begin_coord_z(64) end_coord_x(63) end_coord_y(63) end_coord_z(15)
                }
            }
            ELF.CreateSymbolTableSection @symtab secFlags("SHF_NONE") {
                ELF.Symbol @elfsym.builtin.data.nncmx0 of(@builtin.data.nncmx0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.builtin.tasks.DPUVariant0 of(@builtin.tasks.DPUVariant0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.builtin.tasks.DPUInvariant0 of(@builtin.tasks.DPUInvariant0) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.text.invariants of(@text.invariants) type(<STT_SECTION>) size(0) value(0)
                ELF.Symbol @elfsym.text.variants of(@text.variants) type(<STT_SECTION>) size(0) value(0)
            }
        }

        return
    }
}

// CHECK:       ELF.CreateRelocationSection @rela.text.variants.symtab
// CHECK-SAME:    target(@text.variants)
// CHECK-SAME:    symtab(@symtab)
// CHECK:       ELF.Reloc offset(28)
// CHECK-SAME:    sourceSym(@symtab::@elfsym.text.variants)
// CHECK-SAME:    relocType(<R_VPU_16_LSB_21_RSHIFT_5_LSHIFT_16>)
// CHECK-SAME:    addend(0)
