// Seed: 1174312707
module module_0 #(
    parameter id_2 = 32'd24
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1 : -1  *  1  ==  id_2] id_4, id_5;
  logic id_6;
  logic id_7;
  assign id_5 = id_5;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd40,
    parameter id_14 = 32'd29,
    parameter id_17 = 32'd31,
    parameter id_19 = 32'd17,
    parameter id_23 = 32'd97,
    parameter id_24 = 32'd71
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    _id_17,
    id_18
);
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  inout tri1 id_15;
  input wire _id_14;
  output wire id_13;
  input wire id_12;
  inout logic [7:0] id_11;
  output tri0 id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input logic [7:0] id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  parameter id_19 = 1;
  assign id_10 = -1'b0;
  wire id_20;
  assign {-1, {!id_8, 1}, -1, (id_7), 1, -1, 1'b0, id_8, id_6[id_14]} = -1;
  logic [7:0] id_21;
  module_0 modCall_1 (
      id_3,
      id_19,
      id_20
  );
  assign modCall_1.id_2 = 0;
  assign id_15 = -1;
  logic [7:0][id_17 : 1] id_22;
  wire _id_23;
  wire [-1 : -1  ==  -1] _id_24;
  always @(negedge 1) $signed(id_19);
  ;
  assign id_11[-1] = 1 ? id_8 & -1 % 1 : "" ? 1 : 1;
  logic [-1 : id_23] id_25;
  assign id_8[id_1] = 1 ? -1'b0 : 1;
  parameter id_26 = id_19;
  logic [-1 : 1] id_27;
  wire [-1 'd0 : id_19] id_28;
endmodule
