Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jun 11 12:34:08 2022
| Host         : Seapup-dell running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (28)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 12 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.307      -35.214                     23                 2273        0.122        0.000                      0                 2273        7.313        0.000                       0                  1184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_in     {0.000 19.231}     38.462          26.000          
  adc_clk  {-6.160 1.653}     15.625          63.999          
  pll_fb   {0.000 19.231}     38.462          26.000          
  sys_clk  {0.000 7.813}      15.625          63.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                         14.171        0.000                       0                     2  
  adc_clk                                                                                                                                                      13.470        0.000                       0                     2  
  pll_fb                                                                                                                                                       14.171        0.000                       0                     2  
  sys_clk          -3.307      -35.214                     23                 2240        0.122        0.000                      0                 2240        7.313        0.000                       0                  1178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       sys_clk             0.626        0.000                      0                   30        1.238        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  8.003        0.000                      0                    3        1.057        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { -6.160 1.653 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           23  Failing Endpoints,  Worst Slack       -3.307ns,  Total Violation      -35.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 slave_fifo/SLRD_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLRD
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.694ns  (logic 4.020ns (70.608%)  route 1.673ns (29.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.604ns = ( 16.416 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.635    16.416    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y11          FDSE                                         r  slave_fifo/SLRD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDSE (Prop_fdse_C_Q)         0.459    16.875 r  slave_fifo/SLRD_reg/Q
                         net (fo=1, routed)           1.673    18.549    SLRD_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    22.110 r  SLRD_OBUF_inst/O
                         net (fo=0)                   0.000    22.110    SLRD
    V12                                                               r  SLRD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.110    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 slave_fifo/SLCS_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLCS
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.689ns  (logic 4.023ns (70.722%)  route 1.666ns (29.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns = ( 16.417 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636    16.417    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  slave_fifo/SLCS_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.459    16.876 r  slave_fifo/SLCS_reg/Q
                         net (fo=1, routed)           1.666    18.542    SLCS_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564    22.106 r  SLCS_OBUF_inst/O
                         net (fo=0)                   0.000    22.106    SLCS
    U12                                                               r  SLCS (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 slave_fifo/PKTEND_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            PKTEND
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.684ns  (logic 4.008ns (70.520%)  route 1.676ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.607ns = ( 16.419 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.638    16.419    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  slave_fifo/PKTEND_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.459    16.878 r  slave_fifo/PKTEND_reg/Q
                         net (fo=1, routed)           1.676    18.554    PKTEND_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.549    22.103 r  PKTEND_OBUF_inst/O
                         net (fo=0)                   0.000    22.103    PKTEND
    V10                                                               r  PKTEND (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 -3.300    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 slave_fifo/A0_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            A[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.659ns  (logic 3.996ns (70.619%)  route 1.663ns (29.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.602ns = ( 16.414 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.633    16.414    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  slave_fifo/A0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.459    16.873 r  slave_fifo/A0_reg/Q
                         net (fo=1, routed)           1.663    18.536    A_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.537    22.074 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.074    A[0]
    U16                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.074    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 slave_fifo/SLWR_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLWR
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.655ns  (logic 3.993ns (70.613%)  route 1.662ns (29.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.604ns = ( 16.416 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.635    16.416    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X3Y11          FDSE                                         r  slave_fifo/SLWR_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDSE (Prop_fdse_C_Q)         0.459    16.875 r  slave_fifo/SLWR_reg/Q
                         net (fo=1, routed)           1.662    18.537    SLWR_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.534    22.071 r  SLWR_OBUF_inst/O
                         net (fo=0)                   0.000    22.071    SLWR
    U11                                                               r  SLWR (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.071    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.143ns  (required time - arrival time)
  Source:                 slave_fifo/SLOE_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLOE
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.527ns  (logic 3.994ns (72.260%)  route 1.533ns (27.740%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.607ns = ( 16.419 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.638    16.419    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y3           FDSE                                         r  slave_fifo/SLOE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDSE (Prop_fdse_C_Q)         0.459    16.878 r  slave_fifo/SLOE_reg/Q
                         net (fo=1, routed)           1.533    18.411    SLOE_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.535    21.946 r  SLOE_OBUF_inst/O
                         net (fo=0)                   0.000    21.946    SLOE
    U13                                                               r  SLOE (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                 -3.143    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.428ns (40.909%)  route 4.952ns (59.091%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.089ns = ( 15.901 - 7.813 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     9.061 r  adc2/filter1/avg_binning1/d_out_reg[4]/Q
                         net (fo=1, routed)           0.656     9.717    adc2/filter1/d_out[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.239 r  adc2/filter1/FIFO36E1_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.239    adc2/filter1/FIFO36E1_inst_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.478 f  adc2/filter1/FIFO36E1_inst_i_11/O[2]
                         net (fo=4, routed)           0.665    11.143    adc2/filter1/d_round[4]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.302    11.445 r  adc2/filter1/t_counter[15]_i_230/O
                         net (fo=1, routed)           0.000    11.445    adc2/filter1/t_counter[15]_i_230_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.846 r  adc2/filter1/t_counter_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.846    adc2/filter1/t_counter_reg[15]_i_161_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.180 r  adc2/filter1/t_counter_reg[15]_i_95/O[1]
                         net (fo=2, routed)           0.597    12.776    adc2/filter1/avg_binning1/t_counter[15]_i_31_0[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.303    13.079 r  adc2/filter1/avg_binning1/t_counter[15]_i_158/O
                         net (fo=1, routed)           0.303    13.383    adc2/filter1/avg_binning1/t_counter[15]_i_158_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    13.507 r  adc2/filter1/avg_binning1/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.613    14.120    adc2/filter1/avg_binning1/t_counter[15]_i_79_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.505 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.505    adc2/filter1/avg_binning1/t_counter_reg[15]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.619 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_11/CO[3]
                         net (fo=2, routed)           1.279    15.898    adc2/filter2/avg_binning1/t_counter_reg[0]_0[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124    16.022 r  adc2/filter2/avg_binning1/t_counter[15]_i_4/O
                         net (fo=2, routed)           0.304    16.326    adc2/filter2/avg_binning1/h_counter_reg[6]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124    16.450 r  adc2/filter2/avg_binning1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.534    16.984    trigger/SR[0]
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.507    15.901    trigger/ifclk_out_OBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.368    
                         clock uncertainty           -0.039    16.329    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.426    15.903    trigger/t_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.428ns (40.909%)  route 4.952ns (59.091%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.089ns = ( 15.901 - 7.813 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     9.061 r  adc2/filter1/avg_binning1/d_out_reg[4]/Q
                         net (fo=1, routed)           0.656     9.717    adc2/filter1/d_out[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.239 r  adc2/filter1/FIFO36E1_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.239    adc2/filter1/FIFO36E1_inst_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.478 f  adc2/filter1/FIFO36E1_inst_i_11/O[2]
                         net (fo=4, routed)           0.665    11.143    adc2/filter1/d_round[4]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.302    11.445 r  adc2/filter1/t_counter[15]_i_230/O
                         net (fo=1, routed)           0.000    11.445    adc2/filter1/t_counter[15]_i_230_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.846 r  adc2/filter1/t_counter_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.846    adc2/filter1/t_counter_reg[15]_i_161_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.180 r  adc2/filter1/t_counter_reg[15]_i_95/O[1]
                         net (fo=2, routed)           0.597    12.776    adc2/filter1/avg_binning1/t_counter[15]_i_31_0[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.303    13.079 r  adc2/filter1/avg_binning1/t_counter[15]_i_158/O
                         net (fo=1, routed)           0.303    13.383    adc2/filter1/avg_binning1/t_counter[15]_i_158_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    13.507 r  adc2/filter1/avg_binning1/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.613    14.120    adc2/filter1/avg_binning1/t_counter[15]_i_79_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.505 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.505    adc2/filter1/avg_binning1/t_counter_reg[15]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.619 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_11/CO[3]
                         net (fo=2, routed)           1.279    15.898    adc2/filter2/avg_binning1/t_counter_reg[0]_0[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124    16.022 r  adc2/filter2/avg_binning1/t_counter[15]_i_4/O
                         net (fo=2, routed)           0.304    16.326    adc2/filter2/avg_binning1/h_counter_reg[6]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124    16.450 r  adc2/filter2/avg_binning1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.534    16.984    trigger/SR[0]
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.507    15.901    trigger/ifclk_out_OBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.368    
                         clock uncertainty           -0.039    16.329    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.426    15.903    trigger/t_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.428ns (40.909%)  route 4.952ns (59.091%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.089ns = ( 15.901 - 7.813 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     9.061 r  adc2/filter1/avg_binning1/d_out_reg[4]/Q
                         net (fo=1, routed)           0.656     9.717    adc2/filter1/d_out[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.239 r  adc2/filter1/FIFO36E1_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.239    adc2/filter1/FIFO36E1_inst_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.478 f  adc2/filter1/FIFO36E1_inst_i_11/O[2]
                         net (fo=4, routed)           0.665    11.143    adc2/filter1/d_round[4]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.302    11.445 r  adc2/filter1/t_counter[15]_i_230/O
                         net (fo=1, routed)           0.000    11.445    adc2/filter1/t_counter[15]_i_230_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.846 r  adc2/filter1/t_counter_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.846    adc2/filter1/t_counter_reg[15]_i_161_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.180 r  adc2/filter1/t_counter_reg[15]_i_95/O[1]
                         net (fo=2, routed)           0.597    12.776    adc2/filter1/avg_binning1/t_counter[15]_i_31_0[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.303    13.079 r  adc2/filter1/avg_binning1/t_counter[15]_i_158/O
                         net (fo=1, routed)           0.303    13.383    adc2/filter1/avg_binning1/t_counter[15]_i_158_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    13.507 r  adc2/filter1/avg_binning1/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.613    14.120    adc2/filter1/avg_binning1/t_counter[15]_i_79_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.505 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.505    adc2/filter1/avg_binning1/t_counter_reg[15]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.619 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_11/CO[3]
                         net (fo=2, routed)           1.279    15.898    adc2/filter2/avg_binning1/t_counter_reg[0]_0[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124    16.022 r  adc2/filter2/avg_binning1/t_counter[15]_i_4/O
                         net (fo=2, routed)           0.304    16.326    adc2/filter2/avg_binning1/h_counter_reg[6]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124    16.450 r  adc2/filter2/avg_binning1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.534    16.984    trigger/SR[0]
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.507    15.901    trigger/ifclk_out_OBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  trigger/t_counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.368    
                         clock uncertainty           -0.039    16.329    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.426    15.903    trigger/t_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 3.428ns (40.934%)  route 4.946ns (59.066%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.093ns = ( 15.905 - 7.813 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     9.061 r  adc2/filter1/avg_binning1/d_out_reg[4]/Q
                         net (fo=1, routed)           0.656     9.717    adc2/filter1/d_out[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.239 r  adc2/filter1/FIFO36E1_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.239    adc2/filter1/FIFO36E1_inst_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.478 f  adc2/filter1/FIFO36E1_inst_i_11/O[2]
                         net (fo=4, routed)           0.665    11.143    adc2/filter1/d_round[4]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.302    11.445 r  adc2/filter1/t_counter[15]_i_230/O
                         net (fo=1, routed)           0.000    11.445    adc2/filter1/t_counter[15]_i_230_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.846 r  adc2/filter1/t_counter_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.846    adc2/filter1/t_counter_reg[15]_i_161_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.180 r  adc2/filter1/t_counter_reg[15]_i_95/O[1]
                         net (fo=2, routed)           0.597    12.776    adc2/filter1/avg_binning1/t_counter[15]_i_31_0[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.303    13.079 r  adc2/filter1/avg_binning1/t_counter[15]_i_158/O
                         net (fo=1, routed)           0.303    13.383    adc2/filter1/avg_binning1/t_counter[15]_i_158_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    13.507 r  adc2/filter1/avg_binning1/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.613    14.120    adc2/filter1/avg_binning1/t_counter[15]_i_79_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.505 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.505    adc2/filter1/avg_binning1/t_counter_reg[15]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.619 r  adc2/filter1/avg_binning1/t_counter_reg[15]_i_11/CO[3]
                         net (fo=2, routed)           1.279    15.898    adc2/filter2/avg_binning1/t_counter_reg[0]_0[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124    16.022 r  adc2/filter2/avg_binning1/t_counter[15]_i_4/O
                         net (fo=2, routed)           0.304    16.326    adc2/filter2/avg_binning1/h_counter_reg[6]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124    16.450 r  adc2/filter2/avg_binning1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.529    16.979    trigger/SR[0]
    SLICE_X4Y15          FDRE                                         r  trigger/t_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.511    15.905    trigger/ifclk_out_OBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  trigger/t_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.372    
                         clock uncertainty           -0.039    16.333    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.426    15.907    trigger/t_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                 -1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 packetizer_inst/FSM_onehot_main_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            packetizer_inst/FSM_onehot_main_state_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk fall@7.813ns - sys_clk fall@7.813ns)
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 11.235 - 7.813 ) 
    Source Clock Delay      (SCD):    2.588ns = ( 10.401 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.567    10.401    packetizer_inst/ifclk_out_OBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.146    10.547 r  packetizer_inst/FSM_onehot_main_state_reg[3]/Q
                         net (fo=4, routed)           0.068    10.615    packetizer_inst/FSM_onehot_main_state_reg_n_0_[3]
    SLICE_X12Y0          LUT3 (Prop_lut3_I0_O)        0.045    10.660 r  packetizer_inst/FSM_onehot_main_state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.660    packetizer_inst/FSM_onehot_main_state[4]_i_1_n_0
    SLICE_X12Y0          FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     8.231 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     8.920    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.949 f  clock_buf/O
                         net (fo=1, routed)           0.822     9.771    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.824 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546    10.369    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.398 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.837    11.235    packetizer_inst/ifclk_out_OBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  packetizer_inst/FSM_onehot_main_state_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.821    10.414    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.124    10.538    packetizer_inst/FSM_onehot_main_state_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.538    
                         arrival time                          10.660    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/dSDA_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.593     2.614    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X7Y4           FDSE                                         r  poten_i2c/byte_controller/bit_controller/dSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDSE (Prop_fdse_C_Q)         0.141     2.755 f  poten_i2c/byte_controller/bit_controller/dSDA_reg/Q
                         net (fo=1, routed)           0.087     2.842    poten_i2c/byte_controller/bit_controller/dSDA
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.045     2.887 r  poten_i2c/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.000     2.887    poten_i2c/byte_controller/bit_controller/sto_condition
    SLICE_X6Y4           FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.864     3.449    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism             -0.822     2.627    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.120     2.747    poten_i2c/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc2/filter1/m_filter1/d_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/m_filter1/pipeline1_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.590     2.611    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  adc2/filter1/m_filter1/d_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     2.752 r  adc2/filter1/m_filter1/d_reg[0][1]/Q
                         net (fo=6, routed)           0.099     2.851    adc2/filter1/m_filter1/s1_0/Q[1]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.048     2.899 r  adc2/filter1/m_filter1/s1_0/pipeline1[0][1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.899    adc2/filter1/m_filter1/stage2[0]_14[1]
    SLICE_X6Y37          FDRE                                         r  adc2/filter1/m_filter1/pipeline1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.860     3.445    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  adc2/filter1/m_filter1/pipeline1_reg[0][1]/C
                         clock pessimism             -0.821     2.624    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.131     2.755    adc2/filter1/m_filter1/pipeline1_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 adc1/filter2/m_filter1/d_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter2/m_filter1/pipeline1_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.566     2.587    adc1/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  adc1/filter2/m_filter1/d_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     2.728 r  adc1/filter2/m_filter1/d_reg[0][6]/Q
                         net (fo=6, routed)           0.099     2.828    adc1/filter2/m_filter1/s1_0/Q[6]
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.045     2.873 r  adc1/filter2/m_filter1/s1_0/pipeline1[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.873    adc1/filter2/m_filter1/s1_0_n_44
    SLICE_X14Y3          FDRE                                         r  adc1/filter2/m_filter1/pipeline1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.836     3.421    adc1/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  adc1/filter2/m_filter1/pipeline1_reg[0][6]/C
                         clock pessimism             -0.821     2.600    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.120     2.720    adc1/filter2/m_filter1/pipeline1_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.596     2.617    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     2.758 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/Q
                         net (fo=7, routed)           0.111     2.870    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.045     2.915 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.915    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[3]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.867     3.452    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/C
                         clock pessimism             -0.822     2.630    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120     2.750    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.592     2.613    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  poten_i2c/byte_controller/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     2.754 r  poten_i2c/byte_controller/sr_reg[5]/Q
                         net (fo=1, routed)           0.085     2.839    poten_i2c/byte_controller/sr[5]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     2.884 r  poten_i2c/byte_controller/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.884    poten_i2c/byte_controller/sr[6]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  poten_i2c/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.863     3.448    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  poten_i2c/byte_controller/sr_reg[6]/C
                         clock pessimism             -0.822     2.626    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.092     2.718    poten_i2c/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.562     2.583    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  adc1/filter1/m_filter1/d_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  adc1/filter1/m_filter1/d_reg[0][6]/Q
                         net (fo=6, routed)           0.114     2.839    adc1/filter1/m_filter1/s1_0/Q[6]
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.045     2.884 r  adc1/filter1/m_filter1/s1_0/pipeline1[0][6]_i_1/O
                         net (fo=1, routed)           0.000     2.884    adc1/filter1/m_filter1/stage2[0]_14[6]
    SLICE_X12Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.830     3.415    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][6]/C
                         clock pessimism             -0.819     2.596    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121     2.717    adc1/filter1/m_filter1/pipeline1_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.595     2.616    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     2.780 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/Q
                         net (fo=4, routed)           0.073     2.853    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[17]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.045     2.898 r  poten_i2c/byte_controller/bit_controller/cmd_ack_i_1/O
                         net (fo=1, routed)           0.000     2.898    poten_i2c/byte_controller/bit_controller/cmd_ack3_out
    SLICE_X3Y3           FDRE                                         r  poten_i2c/byte_controller/bit_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.866     3.451    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  poten_i2c/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism             -0.822     2.629    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091     2.720    poten_i2c/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.593     2.614    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  poten_i2c/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     2.755 f  poten_i2c/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, routed)           0.097     2.852    poten_i2c/byte_controller/bit_controller/cmd_stop_reg_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.045     2.897 r  poten_i2c/byte_controller/bit_controller/al_i_1/O
                         net (fo=1, routed)           0.000     2.897    poten_i2c/byte_controller/bit_controller/al_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  poten_i2c/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.864     3.449    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  poten_i2c/byte_controller/bit_controller/al_reg/C
                         clock pessimism             -0.822     2.627    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.091     2.718    poten_i2c/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adc2/filter2/m_filter1/d_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/m_filter1/d_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.586     2.607    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  adc2/filter2/m_filter1/d_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     2.748 r  adc2/filter2/m_filter1/d_reg[1][9]/Q
                         net (fo=7, routed)           0.123     2.872    adc2/filter2/m_filter1/d_reg_n_0_[1][9]
    SLICE_X7Y32          FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.856     3.441    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][9]/C
                         clock pessimism             -0.819     2.622    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.070     2.692    adc2/filter2/m_filter1/d_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y2     slave_fifo/fifo_departure/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y2     slave_fifo/fifo_departure/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y1     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y1     trigger/FIFO36E1_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   ifclk_out_OBUF_BUFG_inst/I
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y39    adc1/genblk1[1].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y40    adc1/genblk1[2].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y41    adc1/genblk1[3].adc_data_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y15    adc1/filter1/m_filter1/pipeline1_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y17    adc1/filter1/m_filter1/pipeline1_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y17    adc1/filter1/m_filter1/pipeline1_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y15    adc1/filter1/m_filter1/pipeline1_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y15    adc1/filter1/m_filter1/pipeline1_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y17    adc1/filter1/m_filter1/pipeline1_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter2/avg_binning1/d_acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter2/avg_binning1/d_acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y15    adc1/filter1/m_filter1/pipeline1_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y15    adc1/filter1/m_filter1/pipeline1_reg[2][1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X8Y17     config_man/trigger_level_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y23    adc1/filter1/m_filter1/pipeline1_reg[0][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y23    adc1/filter1/m_filter1/pipeline1_reg[0][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y16    adc1/filter1/m_filter1/pipeline1_reg[0][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y16    adc1/filter1/m_filter1/pipeline1_reg[0][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y14    adc1/filter1/m_filter1/pipeline1_reg[1][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y22    adc1/filter1/m_filter1/pipeline1_reg[1][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y23    adc1/filter1/m_filter1/pipeline1_reg[1][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y23    adc1/filter1/m_filter1/pipeline1_reg[1][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y14    adc1/filter1/m_filter1/pipeline1_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 D_2[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.483ns  (logic 0.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A16                                               0.000     9.664 r  D_2[3] (IN)
                         net (fo=0)                   0.000     9.664    D_2[3]
    A16                  IBUF (Prop_ibuf_I_O)         0.483    10.146 r  D_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    10.146    adc2/d_in[3]
    ILOGIC_X0Y83         IDDR                                         r  adc2/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y83         IDDR                                         f  adc2/genblk1[3].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y83         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 D_2[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 10.416 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A14                                               0.000     9.664 r  D_2[0] (IN)
                         net (fo=0)                   0.000     9.664    D_2[0]
    A14                  IBUF (Prop_ibuf_I_O)         0.478    10.142 r  D_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.142    adc2/d_in[0]
    ILOGIC_X0Y81         IDDR                                         r  adc2/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.582    10.416    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y81         IDDR                                         f  adc2/genblk1[0].adc_data_inst/C
                         clock pessimism              0.516    10.932    
                         clock uncertainty           -0.159    10.773    
    ILOGIC_X0Y81         IDDR (Setup_iddr_C_D)       -0.002    10.771    adc2/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 D_2[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.469ns  (logic 0.469ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 10.414 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A18                                               0.000     9.664 r  D_2[8] (IN)
                         net (fo=0)                   0.000     9.664    D_2[8]
    A18                  IBUF (Prop_ibuf_I_O)         0.469    10.133 r  D_2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    10.133    adc2/d_in[8]
    ILOGIC_X0Y79         IDDR                                         r  adc2/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.580    10.414    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y79         IDDR                                         f  adc2/genblk1[8].adc_data_inst/C
                         clock pessimism              0.516    10.930    
                         clock uncertainty           -0.159    10.771    
    ILOGIC_X0Y79         IDDR (Setup_iddr_C_D)       -0.002    10.769    adc2/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 D_2[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 10.413 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E16                                               0.000     9.664 r  D_2[10] (IN)
                         net (fo=0)                   0.000     9.664    D_2[10]
    E16                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  D_2_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/d_in[10]
    ILOGIC_X0Y77         IDDR                                         r  adc2/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.579    10.413    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y77         IDDR                                         f  adc2/genblk1[10].adc_data_inst/C
                         clock pessimism              0.516    10.929    
                         clock uncertainty           -0.159    10.770    
    ILOGIC_X0Y77         IDDR (Setup_iddr_C_D)       -0.002    10.768    adc2/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 D_2[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 10.412 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C15                                               0.000     9.664 r  D_2[7] (IN)
                         net (fo=0)                   0.000     9.664    D_2[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.463    10.126 r  D_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    10.126    adc2/d_in[7]
    ILOGIC_X0Y75         IDDR                                         r  adc2/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.578    10.412    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y75         IDDR                                         f  adc2/genblk1[7].adc_data_inst/C
                         clock pessimism              0.516    10.928    
                         clock uncertainty           -0.159    10.769    
    ILOGIC_X0Y75         IDDR (Setup_iddr_C_D)       -0.002    10.767    adc2/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 D_2[9]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[9].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.468ns  (logic 0.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C17                                               0.000     9.664 r  D_2[9] (IN)
                         net (fo=0)                   0.000     9.664    D_2[9]
    C17                  IBUF (Prop_ibuf_I_O)         0.468    10.132 r  D_2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000    10.132    adc2/d_in[9]
    ILOGIC_X0Y59         IDDR                                         r  adc2/genblk1[9].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y59         IDDR                                         f  adc2/genblk1[9].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y59         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[9].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 D_2[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B17                                               0.000     9.664 r  D_2[6] (IN)
                         net (fo=0)                   0.000     9.664    D_2[6]
    B17                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[6]
    ILOGIC_X0Y85         IDDR                                         r  adc2/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y85         IDDR                                         f  adc2/genblk1[6].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y85         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 OTR_2
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E18                                               0.000     9.664 r  OTR_2 (IN)
                         net (fo=0)                   0.000     9.664    OTR_2
    E18                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  OTR_2_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/overflow
    ILOGIC_X0Y58         IDDR                                         r  adc2/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y58         IDDR                                         f  adc2/IDDR_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y58         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/IDDR_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 D_2[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B12                                               0.000     9.664 r  D_2[1] (IN)
                         net (fo=0)                   0.000     9.664    D_2[1]
    B12                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[1]
    ILOGIC_X0Y93         IDDR                                         r  adc2/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y93         IDDR                                         f  adc2/genblk1[1].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 D_1[13]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[13].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.461ns  (logic 0.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 10.418 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    V2                                                0.000     9.664 r  D_1[13] (IN)
                         net (fo=0)                   0.000     9.664    D_1[13]
    V2                   IBUF (Prop_ibuf_I_O)         0.461    10.124 r  D_1_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000    10.124    adc1/d_in[13]
    ILOGIC_X1Y31         IDDR                                         r  adc1/genblk1[13].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.584    10.418    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y31         IDDR                                         f  adc1/genblk1[13].adc_data_inst/C
                         clock pessimism              0.516    10.934    
                         clock uncertainty           -0.159    10.775    
    ILOGIC_X1Y31         IDDR (Setup_iddr_C_D)       -0.002    10.773    adc1/genblk1[13].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 D_1[11]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[11].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 16.462 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K6                                                0.000    16.379 r  D_1[11] (IN)
                         net (fo=0)                   0.000    16.379    D_1[11]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    17.747 r  D_1_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000    17.747    adc1/d_in[11]
    ILOGIC_X1Y49         IDDR                                         r  adc1/genblk1[11].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.681    16.462    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         f  adc1/genblk1[11].adc_data_inst/C
                         clock pessimism             -0.303    16.159    
                         clock uncertainty            0.159    16.318    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    16.509    adc1/genblk1[11].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.747    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 D_1[2]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[2].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.388ns  (logic 1.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K5                                                0.000    16.379 r  D_1[2] (IN)
                         net (fo=0)                   0.000    16.379    D_1[2]
    K5                   IBUF (Prop_ibuf_I_O)         1.388    17.767 r  D_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[2]
    ILOGIC_X1Y40         IDDR                                         r  adc1/genblk1[2].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y40         IDDR                                         f  adc1/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y40         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 D_1[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L6                                                0.000    16.379 r  D_1[8] (IN)
                         net (fo=0)                   0.000    16.379    D_1[8]
    L6                   IBUF (Prop_ibuf_I_O)         1.389    17.768 r  D_1_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    17.768    adc1/d_in[8]
    ILOGIC_X1Y38         IDDR                                         r  adc1/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y38         IDDR                                         f  adc1/genblk1[8].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y38         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.768    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[4]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[4].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M3                                                0.000    16.379 r  D_1[4] (IN)
                         net (fo=0)                   0.000    16.379    D_1[4]
    M3                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[4]
    ILOGIC_X1Y42         IDDR                                         r  adc1/genblk1[4].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y42         IDDR                                         f  adc1/genblk1[4].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y42         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[4].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.390ns  (logic 1.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L5                                                0.000    16.379 r  D_1[7] (IN)
                         net (fo=0)                   0.000    16.379    D_1[7]
    L5                   IBUF (Prop_ibuf_I_O)         1.390    17.769 r  D_1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    17.769    adc1/d_in[7]
    ILOGIC_X1Y37         IDDR                                         r  adc1/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y37         IDDR                                         f  adc1/genblk1[7].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y37         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.769    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M2                                                0.000    16.379 r  D_1[3] (IN)
                         net (fo=0)                   0.000    16.379    D_1[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.391    17.771 r  D_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    17.771    adc1/d_in[3]
    ILOGIC_X1Y41         IDDR                                         r  adc1/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y41         IDDR                                         f  adc1/genblk1[3].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y41         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.771    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 16.456 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    N6                                                0.000    16.379 r  D_1[10] (IN)
                         net (fo=0)                   0.000    16.379    D_1[10]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    17.767 r  D_1_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[10]
    ILOGIC_X1Y13         IDDR                                         r  adc1/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.675    16.456    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y13         IDDR                                         f  adc1/genblk1[10].adc_data_inst/C
                         clock pessimism             -0.303    16.153    
                         clock uncertainty            0.159    16.312    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    16.503    adc1/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.503    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L4                                                0.000    16.379 r  D_1[1] (IN)
                         net (fo=0)                   0.000    16.379    D_1[1]
    L4                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[1]
    ILOGIC_X1Y39         IDDR                                         r  adc1/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y39         IDDR                                         f  adc1/genblk1[1].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y39         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.393ns  (logic 1.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 16.461 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L3                                                0.000    16.379 r  D_1[0] (IN)
                         net (fo=0)                   0.000    16.379    D_1[0]
    L3                   IBUF (Prop_ibuf_I_O)         1.393    17.772 r  D_1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    17.772    adc1/d_in[0]
    ILOGIC_X1Y45         IDDR                                         r  adc1/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.680    16.461    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y45         IDDR                                         f  adc1/genblk1[0].adc_data_inst/C
                         clock pessimism             -0.303    16.158    
                         clock uncertainty            0.159    16.317    
    ILOGIC_X1Y45         IDDR (Hold_iddr_C_D)         0.191    16.508    adc1/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.508    
                         arrival time                          17.772    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 D_1[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk rise@0.000ns - adc_clk fall@1.653ns)
  Data Path Delay:        1.386ns  (logic 1.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.640ns
    Source Clock Delay      (SCD):    4.914ns = ( 6.567 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     3.045 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     4.913    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.004 f  clock_buf/O
                         net (fo=1, routed)           1.479     6.484    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.567 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     8.567    
    N4                                                0.000     8.567 r  D_1[6] (IN)
                         net (fo=0)                   0.000     8.567    D_1[6]
    N4                   IBUF (Prop_ibuf_I_O)         1.386     9.953 r  D_1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     9.953    adc1/d_in[6]
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.672     8.640    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/C
                         clock pessimism             -0.303     8.337    
                         clock uncertainty            0.159     8.496    
    ILOGIC_X1Y17         IDDR (Hold_iddr_C_D)         0.191     8.687    adc1/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -8.687    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.937ns (18.219%)  route 4.206ns (81.781%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 23.691 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_reg/Q
                         net (fo=39, routed)          0.972    10.033    reset_inst/rst_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.149    10.182 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          2.006    12.188    trigger/LED_GREEN_OBUF
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.332    12.520 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           1.228    13.748    trigger/fifo_rst_internal
    RAMB36_X0Y1          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.485    23.691    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y1          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.158    
                         clock uncertainty           -0.039    24.119    
    RAMB36_X0Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.751    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.937ns (19.545%)  route 3.857ns (80.455%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.063ns = ( 23.688 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_reg/Q
                         net (fo=39, routed)          0.972    10.033    reset_inst/rst_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.149    10.182 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          1.998    12.180    trigger/LED_GREEN_OBUF
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.332    12.512 f  trigger/fifo_departure_i_1/O
                         net (fo=2, routed)           0.887    13.399    slave_fifo/poten1_value_reg[7]
    RAMB36_X0Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.482    23.688    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/RDCLK
                         clock pessimism              0.467    24.155    
                         clock uncertainty           -0.039    24.116    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.748    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         21.748    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.937ns (21.135%)  route 3.496ns (78.865%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 23.676 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_reg/Q
                         net (fo=39, routed)          0.972    10.033    reset_inst/rst_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.149    10.182 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          1.998    12.180    trigger/LED_GREEN_OBUF
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.332    12.512 f  trigger/fifo_departure_i_1/O
                         net (fo=2, routed)           0.526    13.038    slave_fifo/poten1_value_reg[7]
    RAMB36_X0Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.470    23.676    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.143    
                         clock uncertainty           -0.039    24.104    
    RAMB36_X0Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.736    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  8.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 adc2/rst_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.439%)  route 0.339ns (64.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.556     2.577    adc2/ifclk_out_OBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  adc2/rst_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     2.718 f  adc2/rst_2d_reg/Q
                         net (fo=7, routed)           0.125     2.844    trigger/rst_2d
    SLICE_X8Y22          LUT6 (Prop_lut6_I5_O)        0.045     2.889 f  trigger/fifo_departure_i_1/O
                         net (fo=2, routed)           0.213     3.102    slave_fifo/poten1_value_reg[7]
    RAMB36_X0Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.866     3.452    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.818     2.634    
    RAMB36_X0Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.045    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 adc2/rst_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.120%)  route 0.475ns (71.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.556     2.577    adc2/ifclk_out_OBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  adc2/rst_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     2.718 f  adc2/rst_2d_reg/Q
                         net (fo=7, routed)           0.125     2.844    trigger/rst_2d
    SLICE_X8Y22          LUT6 (Prop_lut6_I5_O)        0.045     2.889 f  trigger/fifo_departure_i_1/O
                         net (fo=2, routed)           0.350     3.239    slave_fifo/poten1_value_reg[7]
    RAMB36_X0Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.876     3.462    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/WRCLK
                         clock pessimism             -0.818     2.644    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.055    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 adc2/rst_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.502%)  route 0.605ns (76.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.556     2.577    adc2/ifclk_out_OBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  adc2/rst_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     2.718 f  adc2/rst_2d_reg/Q
                         net (fo=7, routed)           0.121     2.840    trigger/rst_2d
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.045     2.885 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           0.484     3.369    trigger/fifo_rst_internal
    RAMB36_X0Y1          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.878     3.464    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y1          FIFO36E1                                     r  trigger/FIFO36E1_inst/WRCLK
                         clock pessimism             -0.818     2.646    
    RAMB36_X0Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.057    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  1.312    





