#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 02:36:59 2017
# Process ID: 3680
# Current directory: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent236 C:\Users\afergu06\Documents\GitHub\RAT_MCU\CPE233_Fall_2017\CPE233_Fall_2017.xpr
# Log file: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/vivado.log
# Journal file: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.xpr
INFO: [Project 1-313] Project file moved from 'D:/CPE233_Fall_2017' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd', nor could it be found using path 'D:/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 02:38:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 02:38:31 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 797.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 797.215 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/tb_RAT_wrapper/dut/MCU/my_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_PC/PC_COUNT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/INT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/PS}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/NS}} 
run 10 us
add_wave {{/tb_RAT_wrapper/dut/MCU/my_regfile/REG}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/tb_RAT_wrapper/dut/MCU/prog_rom/INSTRUCTION}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/ALU_SEL}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 797.938 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 807.527 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/tb_RAT_wrapper/dut/MCU/my_SCR/DATA_OUT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_SCR/MY_RAM}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 818.922 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close [ open C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd w ]
add_files C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 04:56:09 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 04:56:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713983A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 04:59:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 04:59:41 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.508 ; gain = 0.703
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 05:14:40 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 05:14:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 05:20:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 05:20:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 05:20:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 05:20:15 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713983A
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 05:28:01 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 05:28:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/tb_RAT_wrapper/dut/MCU/INT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 05:36:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 05:36:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 05:39:27 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 05:39:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 05:42:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 05:42:52 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.164 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.164 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.164 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.164 ; gain = 0.000
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 06:09:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 06:09:35 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 06:10:08 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 06:10:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 06:14:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 06:14:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
remove_files  C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 06:25:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 06:25:21 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec  1 06:30:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Fri Dec  1 06:30:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 06:52:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 06:52:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.164 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 07:13:23 2017...
