# RISC-V RV32I Softcore CPU (Basys3) ğŸš€

This project contains a complete softcore CPU implementing the **RV32I** RISC-V instruction set, written in **VHDL** and designed to run on the **Basys3 FPGA board**. It also includes a minimal **bare-metal toolchain** to compile and load C programs onto the softcore via ROM.

---

## ğŸ§  Whatâ€™s Inside?

- ğŸ§¬ **VHDL implementation** of a single-cycle RV32I CPU
- ğŸ§° **Bare-metal C toolchain** for compiling programs
- ğŸ“¦ Ready for simulation & deployment on **Basys3**
- ğŸ§  Educational, simple, and modifiable â€” ideal for learning how CPUs work from the ground up

---

## ğŸ“ Folder Structure

```
project-root/
â”‚
â”œâ”€â”€ toolchain/
â”‚   â”œâ”€â”€ main.c           # Bare-metal test code
â”‚   â”œâ”€â”€ start.s          # Startup assembly
â”‚   â”œâ”€â”€ linker.ld        # Custom linker script
â”‚   â”œâ”€â”€ convert.py       # ELF -> .mem
â”‚   â””â”€â”€ fill_rom.py      # .mem -> VHDL ROM init
â”‚
â”œâ”€â”€ build/
â”‚   â”œâ”€â”€ main.elf
â”‚   â”œâ”€â”€ main.bin
â”‚   â”œâ”€â”€ rom.mem
â”‚   â””â”€â”€ rom_init.txt
â”‚
â”œâ”€â”€ src/
â”‚   â””â”€â”€ rom.vhd          # VHDL ROM module to be initialized
â”‚   â””â”€â”€ <...other VHDL components...>
â”‚
â”œâ”€â”€ constraints/
â”‚   â””â”€â”€ basys3.xdc       # Pin mappings for Basys3
â”‚
â””â”€â”€ README.md
```

---

## ğŸ§ª Toolchain Usage (from root)

### 1. Compile Program
```bash
riscv-none-elf-gcc -march=rv32i -mabi=ilp32 \
  -T toolchain/linker.ld -nostartfiles -ffreestanding \
  -o build/main.elf toolchain/start.s toolchain/main.c
```

### 2. Convert to Flat Binary
```bash
riscv-none-elf-objcopy -O binary build/main.elf build/main.bin
```

### 3. Convert to .mem Format
```bash
python3 toolchain/convert.py
```

### 4. Generate VHDL-Friendly ROM Init
```bash
python3 toolchain/fill_rom.py
```

---

## ğŸ’¾ Load Program into CPU

After generating `build/rom_init.txt`, **manually copy-paste its contents** into the ROM memory array section in:

```
src/rom.vhd
```

Then re-synthesize the project in Vivado and program your Basys3 board.

---

## ğŸ›  Toolchain Setup (Linux)

This project uses the **xPack prebuilt RISC-V GCC** toolchain:

### 1. Download
```bash
wget https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack/releases/download/\
v14.2.0-3/xpack-riscv-none-elf-gcc-14.2.0-3-linux-x64.tar.gz

tar -zxvf xpack-riscv-none-elf-gcc-14.2.0-3-linux-x64.tar.gz
```

### 2. Add to PATH
Add this to the end of `~/.bashrc` or `~/.zshrc`:
```bash
export PATH="$PATH:$HOME/xpack-riscv-none-elf-gcc-14.2.0-3/bin/"
```
Then:
```bash
source ~/.bashrc
```

### 3. Confirm
```bash
riscv-none-elf-gcc --version
```

---

## ğŸ Python Requirements

- Python 3.x
- No external libraries required

---

## ğŸ“¡ Target Hardware

- âœ… Digilent **Basys3 FPGA Board**
- âœ… 100 MHz clock (you may need a clock divider)
- âœ… 4K RAM, 1K ROM (configurable via linker script)

---

