<h1>Week 4 Reading</h1>
<ul>
  <li>
  <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/pentium_btb.htm">Branch prediction in the Pentium family</a></li>
	<li>
  <font color="#0000ff"><a href="https://secure.ecs.soton.ac.uk/notes/elec3020/ppm.htm">Pentium Probe Mode</a></font></li>
	<li>
  <a href="http://www.x86.org/ftp/manuals/686/p6updt.pdf">A 0.6 mm BiCMOS 
	Processor With Dynamic Execution</a> (slides)</li>
	<li>
  <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/ISSCC95.pdf">A 0.6 mm BiCMOS Processor With Dynamic Execution</a> 
	(paper)</li>
	<li>
  <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/p6.pdf">A Tour of the P6 Microarchitecture</a>.</li>
  <li><a href="https://secure.ecs.soton.ac.uk/notes/elec3020/pentproperf.pdf">Performance Characterization of the Pentium<sup>Â®</sup> Pro 
	Processor</a></li>
  <li><a href="https://secure.ecs.soton.ac.uk/notes/elec3020/p51-yeh.pdf">Two-Level Adaptive Training Branch Prediction</a></li>
  <li><a href="https://secure.ecs.soton.ac.uk/notes/elec3020/isca-92.2-level-adaptive.pdf">Alternative Implementations of 
	Two-Level Adaptive Branch Prediction</a></li>
  <li><a href="https://secure.ecs.soton.ac.uk/notes/elec3020/isca-93.comp-2-level-bp.pdf">A Comparison of Dynamic Branch 
	Predictors that use Two Levels of Branch History</a></li>
	<li>I also discussed IPR issues at some length, including mention of issues 
	associated with Amdahl, ARM, IBM, Rambus and Unisys.</li>

<li>An <a href="http://www.agner.org/optimize/microarchitecture.pdf">
	  analysis of the microarchitectures</a>. The author, Agner Fog has several 
	  other <a href="http://www.agner.org/optimize/">good resources</a>.</li>

		<li> <a href ="local_refs/superbasic.pdf">Basic Superscalar</a></li>
		<li> <a href ="local_refs/superscalar.pdf">More Superscalar</a></li>

</ul>
