<!-- This file defines the cyclone5_sockit HDL platform -->
<HdlPlatform language='vhdl' spec='platform-spec' version='2'>
  <specproperty name='platform' value='cyclone5_sockit'/>
  <!-- These next two lines must be present in all platforms -->
  <metadata master='true'/>
  <timebase master='true'/>
  <!-- This platform worker provides a control plane -->
  <cpmaster master='true'/>
  <sdp name='cyclone5_sockit' master='true' count='1'/>
  <!-- Set your time server frequency -->
  <device worker='time_server'>
    <property name='frequency' value='50e6'/>
  </device>

  <!-- PIN AC18-->
  <!-- <signal input='fpga_clk_50'/>  -->
  
  <property name='axi_error' type='bool' arraylength='4' volatile='true'/>
  <property name='sdpDropCount' type='uchar' volatile='true'/>

  <!-- Put any additional platform-specific properties here using <Property> -->
  <!-- Put any built-in (always present) devices here using <device> -->
  <!-- Put any card slots here using <slot> -->
  <!-- Put ad hoc signals here using <signal> -->
</HdlPlatform>
