
"/home/es4user/tools/radiant/2.2/tcltk/linux/bin/tclsh" "cpu_project_impl_1_synthesize.tcl"

synthesis -f cpu_project_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2.2.0.97.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 19 14:32:45 2021


Command Line:  synthesis -f cpu_project_impl_1_lattice.synproj -gui -msgset /home/es4user/Documents/radiant-designs/cpu_project/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Top-level module name = alu.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = cpu_project_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path /home/es4user/Documents/radiant-designs/cpu_project (searchpath added)
-path /home/es4user/Documents/radiant-designs/cpu_project/impl_1 (searchpath added)
-path /home/es4user/tools/radiant/2.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = /home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = /home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd
VHDL library = work
VHDL design file = /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/programcounter.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file /home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v. VERI-1482
INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(1):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_addsub.v(40):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(2):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_add.v(50):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(3):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_complex_mult.v(52):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(4):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_counter.v(39):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(5):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_fifo.v(44):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(6):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_fifo_dc.v(47):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(7):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_mac.v(52):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(8):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_multaddsubsum.v(53):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(9):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_multaddsub.v(52):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(10):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_mult.v(51):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(11):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_ram_dp.v(48):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(12):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_ram_dq.v(45):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(13):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_rom.v(45):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(14):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_sub.v(50):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(15):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_ram_dp_be.v(49):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(16):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_ram_dq_be.v(45):analyzing included file . VERI-1328INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.v(17):analyzing included file . VERI-1328Analyzing VHDL file /home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.vhd. VHDL-1481
Analyzing VHDL file /home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.vhd

INFO - "/home/es4user/tools/radiant/2.2/ip/pmi/pmi_iCE40UP.vhd(4):analyzing package . VHDL-1014Analyzing VHDL file /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd. VHDL-1481
Analyzing VHDL file /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd

INFO - "/home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd(5):analyzing entity . VHDL-1012INFO - "/home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd(15):analyzing architecture . VHDL-1010WARNING - "/home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/alu.vhd(45):possible infinite loop process does not have a wait statement. VHDL-1196Analyzing VHDL file /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/programcounter.vhd. VHDL-1481
Analyzing VHDL file /home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/programcounter.vhd

INFO - "/home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/programcounter.vhd(5):analyzing entity . VHDL-1012INFO - "/home/es4user/Documents/radiant-designs/cpu_project/source/impl_1/programcounter.vhd(15):analyzing architecture . VHDL-1010child process exited abnormally
Fail to run synthesis -f cpu_project_impl_1_lattice.synproj -gui -msgset /home/es4user/Documents/radiant-designs/cpu_project/promote.xml 
